
SolarTracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad20  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  0800aeb0  0800aeb0  0001aeb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3b8  0800b3b8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3b8  0800b3b8  0001b3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3c0  0800b3c0  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3c0  0800b3c0  0001b3c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3c4  0800b3c4  0001b3c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b3c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ecc  200001e4  0800b5ac  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200030b0  0800b5ac  000230b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c08f  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038a3  00000000  00000000  0003c2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  0003fb48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015f0  00000000  00000000  000412a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004e7e  00000000  00000000  00042890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a365  00000000  00000000  0004770e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8692  00000000  00000000  00061a73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013a105  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007510  00000000  00000000  0013a158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ae98 	.word	0x0800ae98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800ae98 	.word	0x0800ae98

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c40:	f000 b9aa 	b.w	8000f98 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff49 	bl	8000afc <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcbf 	bl	8000618 <__aeabi_dmul>
 8000c9a:	f7ff ff57 	bl	8000b4c <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc40 	bl	8000524 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fcb6 	bl	8000618 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff faf8 	bl	80002a8 <__aeabi_dsub>
 8000cb8:	f7ff ff48 	bl	8000b4c <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000fac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	4a06      	ldr	r2, [pc, #24]	; (8000fcc <vApplicationGetIdleTaskMemory+0x30>)
 8000fb2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2280      	movs	r2, #128	; 0x80
 8000fb8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000fba:	bf00      	nop
 8000fbc:	3714      	adds	r7, #20
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000200 	.word	0x20000200
 8000fcc:	200002b4 	.word	0x200002b4

08000fd0 <GpsToDecimalDegrees>:
 * Convert NMEA absolute position to decimal degrees
 * "ddmm.mmmm" or "dddmm.mmmm" really is D+M/60,
 * then negated if quadrant is 'W' or 'S'
 */
float GpsToDecimalDegrees(char* nmeaPos, char quadrant)
{
 8000fd0:	b5b0      	push	{r4, r5, r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	70fb      	strb	r3, [r7, #3]
  float v= 0;
 8000fdc:	f04f 0300 	mov.w	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
  if(strlen(nmeaPos)>5)
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff f8fe 	bl	80001e4 <strlen>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	d948      	bls.n	8001080 <GpsToDecimalDegrees+0xb0>
  {
    char integerPart[3+1];
    int digitCount= (nmeaPos[4]=='.' ? 2 : 3);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b2e      	cmp	r3, #46	; 0x2e
 8000ff6:	d101      	bne.n	8000ffc <GpsToDecimalDegrees+0x2c>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	e000      	b.n	8000ffe <GpsToDecimalDegrees+0x2e>
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	613b      	str	r3, [r7, #16]
    memcpy(integerPart, nmeaPos, digitCount);
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	4618      	mov	r0, r3
 800100a:	f007 f86b 	bl	80080e4 <memcpy>
    integerPart[digitCount]= 0;
 800100e:	f107 020c 	add.w	r2, r7, #12
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	4413      	add	r3, r2
 8001016:	2200      	movs	r2, #0
 8001018:	701a      	strb	r2, [r3, #0]
    nmeaPos+= digitCount;
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	4413      	add	r3, r2
 8001020:	607b      	str	r3, [r7, #4]
    v= atoi(integerPart) + atof(nmeaPos)/60.;
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	4618      	mov	r0, r3
 8001028:	f006 ff2b 	bl	8007e82 <atoi>
 800102c:	4603      	mov	r3, r0
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fa88 	bl	8000544 <__aeabi_i2d>
 8001034:	4604      	mov	r4, r0
 8001036:	460d      	mov	r5, r1
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f006 ff1f 	bl	8007e7c <atof>
 800103e:	ec51 0b10 	vmov	r0, r1, d0
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	4b12      	ldr	r3, [pc, #72]	; (8001090 <GpsToDecimalDegrees+0xc0>)
 8001048:	f7ff fc10 	bl	800086c <__aeabi_ddiv>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4620      	mov	r0, r4
 8001052:	4629      	mov	r1, r5
 8001054:	f7ff f92a 	bl	80002ac <__adddf3>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fd94 	bl	8000b8c <__aeabi_d2f>
 8001064:	4603      	mov	r3, r0
 8001066:	617b      	str	r3, [r7, #20]
    if(quadrant=='W' || quadrant=='S')
 8001068:	78fb      	ldrb	r3, [r7, #3]
 800106a:	2b57      	cmp	r3, #87	; 0x57
 800106c:	d002      	beq.n	8001074 <GpsToDecimalDegrees+0xa4>
 800106e:	78fb      	ldrb	r3, [r7, #3]
 8001070:	2b53      	cmp	r3, #83	; 0x53
 8001072:	d105      	bne.n	8001080 <GpsToDecimalDegrees+0xb0>
      v= -v;
 8001074:	edd7 7a05 	vldr	s15, [r7, #20]
 8001078:	eef1 7a67 	vneg.f32	s15, s15
 800107c:	edc7 7a05 	vstr	s15, [r7, #20]
  }
  return v;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	ee07 3a90 	vmov	s15, r3
}
 8001086:	eeb0 0a67 	vmov.f32	s0, s15
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bdb0      	pop	{r4, r5, r7, pc}
 8001090:	404e0000 	.word	0x404e0000

08001094 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b092      	sub	sp, #72	; 0x48
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109a:	f000 fe48 	bl	8001d2e <HAL_Init>
  /* USER CODE BEGIN Init */
//  BSP_LED_Init(LED3);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109e:	f000 f86f 	bl	8001180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a2:	f000 f947 	bl	8001334 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010a6:	f000 f8ef 	bl	8001288 <MX_USART1_UART_Init>
  MX_DMA_Init();
 80010aa:	f000 f91d 	bl	80012e8 <MX_DMA_Init>
  MX_SPI3_Init();
 80010ae:	f000 f8ad 	bl	800120c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  //Enable Uart Interrupts
  HAL_NVIC_SetPriority(USART_GPS_IRQn, 7, 6);
 80010b2:	2206      	movs	r2, #6
 80010b4:	2107      	movs	r1, #7
 80010b6:	2025      	movs	r0, #37	; 0x25
 80010b8:	f000 ff2a 	bl	8001f10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART_GPS_IRQn);
 80010bc:	2025      	movs	r0, #37	; 0x25
 80010be:	f000 ff43 	bl	8001f48 <HAL_NVIC_EnableIRQ>
  USART_GPS->CR1 |= USART_CR1_RXNEIE; // Enable Interrupt
 80010c2:	4b27      	ldr	r3, [pc, #156]	; (8001160 <main+0xcc>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a26      	ldr	r2, [pc, #152]	; (8001160 <main+0xcc>)
 80010c8:	f043 0320 	orr.w	r3, r3, #32
 80010cc:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SPI_sem */
  osSemaphoreDef(SPI_sem);
 80010ce:	2300      	movs	r3, #0
 80010d0:	643b      	str	r3, [r7, #64]	; 0x40
 80010d2:	2300      	movs	r3, #0
 80010d4:	647b      	str	r3, [r7, #68]	; 0x44
  SPI_semHandle = osSemaphoreCreate(osSemaphore(SPI_sem), 1);
 80010d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010da:	2101      	movs	r1, #1
 80010dc:	4618      	mov	r0, r3
 80010de:	f004 fb1d 	bl	800571c <osSemaphoreCreate>
 80010e2:	4603      	mov	r3, r0
 80010e4:	4a1f      	ldr	r2, [pc, #124]	; (8001164 <main+0xd0>)
 80010e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_sem */
  osSemaphoreDef(UART_sem);
 80010e8:	2300      	movs	r3, #0
 80010ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80010ec:	2300      	movs	r3, #0
 80010ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  UART_semHandle = osSemaphoreCreate(osSemaphore(UART_sem), 1);
 80010f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010f4:	2101      	movs	r1, #1
 80010f6:	4618      	mov	r0, r3
 80010f8:	f004 fb10 	bl	800571c <osSemaphoreCreate>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a1a      	ldr	r2, [pc, #104]	; (8001168 <main+0xd4>)
 8001100:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  xQueueSerialDataReceived = xQueueCreate( 2, sizeof( SerialBuffer) );
 8001102:	2200      	movs	r2, #0
 8001104:	2164      	movs	r1, #100	; 0x64
 8001106:	2002      	movs	r0, #2
 8001108:	f004 fcdc 	bl	8005ac4 <xQueueGenericCreate>
 800110c:	4603      	mov	r3, r0
 800110e:	4a17      	ldr	r2, [pc, #92]	; (800116c <main+0xd8>)
 8001110:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of uartTask */
  osThreadDef(uartTask, uartTaskFunc, osPriorityNormal, 0, 512);
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <main+0xdc>)
 8001114:	f107 041c 	add.w	r4, r7, #28
 8001118:	461d      	mov	r5, r3
 800111a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800111c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001122:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uartTaskHandle = osThreadCreate(osThread(uartTask), NULL);
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	2100      	movs	r1, #0
 800112c:	4618      	mov	r0, r3
 800112e:	f004 fa95 	bl	800565c <osThreadCreate>
 8001132:	4603      	mov	r3, r0
 8001134:	4a0f      	ldr	r2, [pc, #60]	; (8001174 <main+0xe0>)
 8001136:	6013      	str	r3, [r2, #0]

  /* definition and creation of spiTask */
  osThreadDef(spiTask, spiTaskFunc, osPriorityNormal, 0, 512);
 8001138:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <main+0xe4>)
 800113a:	463c      	mov	r4, r7
 800113c:	461d      	mov	r5, r3
 800113e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001140:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001142:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001146:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  spiTaskHandle = osThreadCreate(osThread(spiTask), NULL);
 800114a:	463b      	mov	r3, r7
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f004 fa84 	bl	800565c <osThreadCreate>
 8001154:	4603      	mov	r3, r0
 8001156:	4a09      	ldr	r2, [pc, #36]	; (800117c <main+0xe8>)
 8001158:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800115a:	f004 fa78 	bl	800564e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800115e:	e7fe      	b.n	800115e <main+0xca>
 8001160:	40013800 	.word	0x40013800
 8001164:	200006a8 	.word	0x200006a8
 8001168:	200006ac 	.word	0x200006ac
 800116c:	20000714 	.word	0x20000714
 8001170:	0800aec4 	.word	0x0800aec4
 8001174:	200006a0 	.word	0x200006a0
 8001178:	0800aee0 	.word	0x0800aee0
 800117c:	200006a4 	.word	0x200006a4

08001180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b096      	sub	sp, #88	; 0x58
 8001184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	2244      	movs	r2, #68	; 0x44
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f006 ffb6 	bl	8008100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001194:	463b      	mov	r3, r7
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011a6:	f001 fa65 	bl	8002674 <HAL_PWREx_ControlVoltageScaling>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011b0:	f000 fb0e 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011b4:	2310      	movs	r3, #16
 80011b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011b8:	2301      	movs	r3, #1
 80011ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011c0:	2360      	movs	r3, #96	; 0x60
 80011c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4618      	mov	r0, r3
 80011ce:	f001 faa7 	bl	8002720 <HAL_RCC_OscConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80011d8:	f000 fafa 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011dc:	230f      	movs	r3, #15
 80011de:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011e0:	2300      	movs	r3, #0
 80011e2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ec:	2300      	movs	r3, #0
 80011ee:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011f0:	463b      	mov	r3, r7
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f001 fea7 	bl	8002f48 <HAL_RCC_ClockConfig>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001200:	f000 fae6 	bl	80017d0 <Error_Handler>
  }
}
 8001204:	bf00      	nop
 8001206:	3758      	adds	r7, #88	; 0x58
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001210:	4b1b      	ldr	r3, [pc, #108]	; (8001280 <MX_SPI3_Init+0x74>)
 8001212:	4a1c      	ldr	r2, [pc, #112]	; (8001284 <MX_SPI3_Init+0x78>)
 8001214:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001216:	4b1a      	ldr	r3, [pc, #104]	; (8001280 <MX_SPI3_Init+0x74>)
 8001218:	f44f 7282 	mov.w	r2, #260	; 0x104
 800121c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <MX_SPI3_Init+0x74>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001224:	4b16      	ldr	r3, [pc, #88]	; (8001280 <MX_SPI3_Init+0x74>)
 8001226:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800122a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800122c:	4b14      	ldr	r3, [pc, #80]	; (8001280 <MX_SPI3_Init+0x74>)
 800122e:	2200      	movs	r2, #0
 8001230:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001232:	4b13      	ldr	r3, [pc, #76]	; (8001280 <MX_SPI3_Init+0x74>)
 8001234:	2200      	movs	r2, #0
 8001236:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001238:	4b11      	ldr	r3, [pc, #68]	; (8001280 <MX_SPI3_Init+0x74>)
 800123a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800123e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001240:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <MX_SPI3_Init+0x74>)
 8001242:	2230      	movs	r2, #48	; 0x30
 8001244:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <MX_SPI3_Init+0x74>)
 8001248:	2200      	movs	r2, #0
 800124a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <MX_SPI3_Init+0x74>)
 800124e:	2200      	movs	r2, #0
 8001250:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001252:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <MX_SPI3_Init+0x74>)
 8001254:	2200      	movs	r2, #0
 8001256:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <MX_SPI3_Init+0x74>)
 800125a:	2207      	movs	r2, #7
 800125c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800125e:	4b08      	ldr	r3, [pc, #32]	; (8001280 <MX_SPI3_Init+0x74>)
 8001260:	2200      	movs	r2, #0
 8001262:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001264:	4b06      	ldr	r3, [pc, #24]	; (8001280 <MX_SPI3_Init+0x74>)
 8001266:	2200      	movs	r2, #0
 8001268:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800126a:	4805      	ldr	r0, [pc, #20]	; (8001280 <MX_SPI3_Init+0x74>)
 800126c:	f002 fbaa 	bl	80039c4 <HAL_SPI_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001276:	f000 faab 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
  //SPI3->CR1 |= SPI_CR1_SSM;
  /* USER CODE END SPI3_Init 2 */

}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000528 	.word	0x20000528
 8001284:	40003c00 	.word	0x40003c00

08001288 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800128c:	4b14      	ldr	r3, [pc, #80]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 800128e:	4a15      	ldr	r2, [pc, #84]	; (80012e4 <MX_USART1_UART_Init+0x5c>)
 8001290:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001292:	4b13      	ldr	r3, [pc, #76]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 8001294:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001298:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012be:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	; (80012e0 <MX_USART1_UART_Init+0x58>)
 80012cc:	f003 fd7e 	bl	8004dcc <HAL_UART_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80012d6:	f000 fa7b 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	2000061c 	.word	0x2000061c
 80012e4:	40013800 	.word	0x40013800

080012e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012ee:	4b10      	ldr	r3, [pc, #64]	; (8001330 <MX_DMA_Init+0x48>)
 80012f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012f2:	4a0f      	ldr	r2, [pc, #60]	; (8001330 <MX_DMA_Init+0x48>)
 80012f4:	f043 0302 	orr.w	r3, r3, #2
 80012f8:	6493      	str	r3, [r2, #72]	; 0x48
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <MX_DMA_Init+0x48>)
 80012fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2105      	movs	r1, #5
 800130a:	2038      	movs	r0, #56	; 0x38
 800130c:	f000 fe00 	bl	8001f10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001310:	2038      	movs	r0, #56	; 0x38
 8001312:	f000 fe19 	bl	8001f48 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8001316:	2200      	movs	r2, #0
 8001318:	2105      	movs	r1, #5
 800131a:	2039      	movs	r0, #57	; 0x39
 800131c:	f000 fdf8 	bl	8001f10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001320:	2039      	movs	r0, #57	; 0x39
 8001322:	f000 fe11 	bl	8001f48 <HAL_NVIC_EnableIRQ>

}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133a:	f107 030c 	add.w	r3, r7, #12
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
 8001348:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_GPIO_Init+0x78>)
 800134c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800134e:	4a17      	ldr	r2, [pc, #92]	; (80013ac <MX_GPIO_Init+0x78>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <MX_GPIO_Init+0x78>)
 8001358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <MX_GPIO_Init+0x78>)
 8001364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001366:	4a11      	ldr	r2, [pc, #68]	; (80013ac <MX_GPIO_Init+0x78>)
 8001368:	f043 0302 	orr.w	r3, r3, #2
 800136c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800136e:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <MX_GPIO_Init+0x78>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800137a:	2200      	movs	r2, #0
 800137c:	2110      	movs	r1, #16
 800137e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001382:	f001 f951 	bl	8002628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001386:	2310      	movs	r3, #16
 8001388:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2300      	movs	r3, #0
 8001394:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	4619      	mov	r1, r3
 800139c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a0:	f000 ffd8 	bl	8002354 <HAL_GPIO_Init>

}
 80013a4:	bf00      	nop
 80013a6:	3720      	adds	r7, #32
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40021000 	.word	0x40021000

080013b0 <USART1_IRQHandler>:

/* USER CODE BEGIN 4 */
void USART_GPS_IRQHandler(void) // Sync and Queue NMEA Sentences
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	603b      	str	r3, [r7, #0]
	static char rx_buffer[LINEMAX + 1]; // Local holding buffer to build line, w/NUL
	static int rx_index = 0;
	if (USART_GPS->ISR & USART_ISR_ORE) // Overrun Error
 80013ba:	4b2e      	ldr	r3, [pc, #184]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d002      	beq.n	80013cc <USART1_IRQHandler+0x1c>
		USART_GPS->ICR = USART_ICR_ORECF;
 80013c6:	4b2b      	ldr	r3, [pc, #172]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013c8:	2208      	movs	r2, #8
 80013ca:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_NE) // Noise Error
 80013cc:	4b29      	ldr	r3, [pc, #164]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	f003 0304 	and.w	r3, r3, #4
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d002      	beq.n	80013de <USART1_IRQHandler+0x2e>
		USART_GPS->ICR = USART_ICR_NCF;
 80013d8:	4b26      	ldr	r3, [pc, #152]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013da:	2204      	movs	r2, #4
 80013dc:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_FE) // Framing Error
 80013de:	4b25      	ldr	r3, [pc, #148]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d002      	beq.n	80013f0 <USART1_IRQHandler+0x40>
		USART_GPS->ICR = USART_ICR_FECF;
 80013ea:	4b22      	ldr	r3, [pc, #136]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_RXNE) // Received character?
 80013f0:	4b20      	ldr	r3, [pc, #128]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	f003 0320 	and.w	r3, r3, #32
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d036      	beq.n	800146a <USART1_IRQHandler+0xba>
	{
		char rx = (char)(USART_GPS->RDR & 0xFF);
 80013fc:	4b1d      	ldr	r3, [pc, #116]	; (8001474 <USART1_IRQHandler+0xc4>)
 80013fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001400:	b29b      	uxth	r3, r3
 8001402:	71fb      	strb	r3, [r7, #7]
		if ((rx == '\r') || (rx == '\n')) // Is this an end-of-line condition, either will suffice?
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	2b0d      	cmp	r3, #13
 8001408:	d002      	beq.n	8001410 <USART1_IRQHandler+0x60>
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b0a      	cmp	r3, #10
 800140e:	d119      	bne.n	8001444 <USART1_IRQHandler+0x94>
		{
			if (rx_index != 0) // Line has some content?
 8001410:	4b19      	ldr	r3, [pc, #100]	; (8001478 <USART1_IRQHandler+0xc8>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d028      	beq.n	800146a <USART1_IRQHandler+0xba>
			{
				rx_buffer[rx_index++] = 0; // Add NUL if required down stream
 8001418:	4b17      	ldr	r3, [pc, #92]	; (8001478 <USART1_IRQHandler+0xc8>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	4916      	ldr	r1, [pc, #88]	; (8001478 <USART1_IRQHandler+0xc8>)
 8001420:	600a      	str	r2, [r1, #0]
 8001422:	4a16      	ldr	r2, [pc, #88]	; (800147c <USART1_IRQHandler+0xcc>)
 8001424:	2100      	movs	r1, #0
 8001426:	54d1      	strb	r1, [r2, r3]
				//QueueBuffer(rx_buffer, rx_index); // Copy to queue from live dynamic receive buffer
				xQueueSendFromISR(xQueueSerialDataReceived,(void *)&rx_buffer,&xHigherPriorityTaskWoken);
 8001428:	4b15      	ldr	r3, [pc, #84]	; (8001480 <USART1_IRQHandler+0xd0>)
 800142a:	6818      	ldr	r0, [r3, #0]
 800142c:	463a      	mov	r2, r7
 800142e:	2300      	movs	r3, #0
 8001430:	4912      	ldr	r1, [pc, #72]	; (800147c <USART1_IRQHandler+0xcc>)
 8001432:	f004 fd09 	bl	8005e48 <xQueueGenericSendFromISR>
				rx_index = 0; // Reset content pointer
 8001436:	4b10      	ldr	r3, [pc, #64]	; (8001478 <USART1_IRQHandler+0xc8>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
				got_nmea = 1;
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <USART1_IRQHandler+0xd4>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
			if (rx_index != 0) // Line has some content?
 8001442:	e012      	b.n	800146a <USART1_IRQHandler+0xba>
			}
		}
		else
		{
			if ((rx == '$') || (rx_index == LINEMAX)) // If resync or overflows pull back to start
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	2b24      	cmp	r3, #36	; 0x24
 8001448:	d003      	beq.n	8001452 <USART1_IRQHandler+0xa2>
 800144a:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <USART1_IRQHandler+0xc8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2bc8      	cmp	r3, #200	; 0xc8
 8001450:	d102      	bne.n	8001458 <USART1_IRQHandler+0xa8>
				rx_index = 0;
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <USART1_IRQHandler+0xc8>)
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
			rx_buffer[rx_index++] = rx; // Copy to buffer and increment
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <USART1_IRQHandler+0xc8>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	1c5a      	adds	r2, r3, #1
 800145e:	4906      	ldr	r1, [pc, #24]	; (8001478 <USART1_IRQHandler+0xc8>)
 8001460:	600a      	str	r2, [r1, #0]
 8001462:	4906      	ldr	r1, [pc, #24]	; (800147c <USART1_IRQHandler+0xcc>)
 8001464:	79fa      	ldrb	r2, [r7, #7]
 8001466:	54ca      	strb	r2, [r1, r3]
		}
	}
}
 8001468:	e7ff      	b.n	800146a <USART1_IRQHandler+0xba>
 800146a:	bf00      	nop
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40013800 	.word	0x40013800
 8001478:	20000718 	.word	0x20000718
 800147c:	2000071c 	.word	0x2000071c
 8001480:	20000714 	.word	0x20000714
 8001484:	200004b4 	.word	0x200004b4

08001488 <uartTaskFunc>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_uartTaskFunc */
void uartTaskFunc(void const * argument)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08c      	sub	sp, #48	; 0x30
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	char* message_id, *time, *data_valid, *raw_latitude, *raw_longitude, *latdir, *longdir;

	/* Infinite loop */
	for(;;)
	{
	  if(uxQueueMessagesWaitingFromISR(xQueueSerialDataReceived)>0)
 8001490:	4b4f      	ldr	r3, [pc, #316]	; (80015d0 <uartTaskFunc+0x148>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f004 ff5f 	bl	8006358 <uxQueueMessagesWaitingFromISR>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f7      	beq.n	8001490 <uartTaskFunc+0x8>
	  {
		  if(valid_count == 0) {
 80014a0:	4b4c      	ldr	r3, [pc, #304]	; (80015d4 <uartTaskFunc+0x14c>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d106      	bne.n	80014b6 <uartTaskFunc+0x2e>
			  //osSemaphoreAcquire(UART_semHandle, osWaitForever); //Grab semaphore for new message
			  xSemaphoreTake(UART_semHandle, portMAX_DELAY);
 80014a8:	4b4b      	ldr	r3, [pc, #300]	; (80015d8 <uartTaskFunc+0x150>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f04f 31ff 	mov.w	r1, #4294967295
 80014b0:	4618      	mov	r0, r3
 80014b2:	f004 fe45 	bl	8006140 <xQueueSemaphoreTake>
		  }

		  xQueueReceive(xQueueSerialDataReceived,&(SerialBufferReceived),1);
 80014b6:	4b46      	ldr	r3, [pc, #280]	; (80015d0 <uartTaskFunc+0x148>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2201      	movs	r2, #1
 80014bc:	4947      	ldr	r1, [pc, #284]	; (80015dc <uartTaskFunc+0x154>)
 80014be:	4618      	mov	r0, r3
 80014c0:	f004 fd5e 	bl	8005f80 <xQueueReceive>
		  valid_count++;
 80014c4:	4b43      	ldr	r3, [pc, #268]	; (80015d4 <uartTaskFunc+0x14c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	3301      	adds	r3, #1
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	4b41      	ldr	r3, [pc, #260]	; (80015d4 <uartTaskFunc+0x14c>)
 80014ce:	701a      	strb	r2, [r3, #0]
		  //Fill and check header
		  for(int c = 0; c < 6; c++){
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014d4:	e00b      	b.n	80014ee <uartTaskFunc+0x66>
			  nmea_header[c] = SerialBufferReceived.Buffer[c];
 80014d6:	4a41      	ldr	r2, [pc, #260]	; (80015dc <uartTaskFunc+0x154>)
 80014d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014da:	4413      	add	r3, r2
 80014dc:	7819      	ldrb	r1, [r3, #0]
 80014de:	4a40      	ldr	r2, [pc, #256]	; (80015e0 <uartTaskFunc+0x158>)
 80014e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e2:	4413      	add	r3, r2
 80014e4:	460a      	mov	r2, r1
 80014e6:	701a      	strb	r2, [r3, #0]
		  for(int c = 0; c < 6; c++){
 80014e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014ea:	3301      	adds	r3, #1
 80014ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f0:	2b05      	cmp	r3, #5
 80014f2:	ddf0      	ble.n	80014d6 <uartTaskFunc+0x4e>
		  }
		  if(!strcmp(nmea_header, "$GPRMC")){
 80014f4:	493b      	ldr	r1, [pc, #236]	; (80015e4 <uartTaskFunc+0x15c>)
 80014f6:	483a      	ldr	r0, [pc, #232]	; (80015e0 <uartTaskFunc+0x158>)
 80014f8:	f7fe fe6a 	bl	80001d0 <strcmp>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d161      	bne.n	80015c6 <uartTaskFunc+0x13e>
			  if(SerialBufferReceived.Buffer[18] == 'A'){
 8001502:	4b36      	ldr	r3, [pc, #216]	; (80015dc <uartTaskFunc+0x154>)
 8001504:	7c9b      	ldrb	r3, [r3, #18]
 8001506:	2b41      	cmp	r3, #65	; 0x41
 8001508:	d15d      	bne.n	80015c6 <uartTaskFunc+0x13e>
				  //Got a fix0000
				  message_id = SerialBufferReceived.Buffer;
 800150a:	4b34      	ldr	r3, [pc, #208]	; (80015dc <uartTaskFunc+0x154>)
 800150c:	62bb      	str	r3, [r7, #40]	; 0x28
				  time = FIND_AND_NUL(message_id, time, ',');
 800150e:	212c      	movs	r1, #44	; 0x2c
 8001510:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001512:	f006 ffb2 	bl	800847a <strchr>
 8001516:	6278      	str	r0, [r7, #36]	; 0x24
 8001518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	3301      	adds	r3, #1
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
				  data_valid = FIND_AND_NUL(time, data_valid, ',');
 8001524:	212c      	movs	r1, #44	; 0x2c
 8001526:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001528:	f006 ffa7 	bl	800847a <strchr>
 800152c:	6238      	str	r0, [r7, #32]
 800152e:	6a3b      	ldr	r3, [r7, #32]
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]
 8001534:	6a3b      	ldr	r3, [r7, #32]
 8001536:	3301      	adds	r3, #1
 8001538:	623b      	str	r3, [r7, #32]
				  raw_latitude = FIND_AND_NUL(data_valid, raw_latitude, ',');
 800153a:	212c      	movs	r1, #44	; 0x2c
 800153c:	6a38      	ldr	r0, [r7, #32]
 800153e:	f006 ff9c 	bl	800847a <strchr>
 8001542:	61f8      	str	r0, [r7, #28]
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	3301      	adds	r3, #1
 800154e:	61fb      	str	r3, [r7, #28]
				  latdir = FIND_AND_NUL(raw_latitude, latdir, ',');
 8001550:	212c      	movs	r1, #44	; 0x2c
 8001552:	69f8      	ldr	r0, [r7, #28]
 8001554:	f006 ff91 	bl	800847a <strchr>
 8001558:	61b8      	str	r0, [r7, #24]
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	3301      	adds	r3, #1
 8001564:	61bb      	str	r3, [r7, #24]
				  raw_longitude = FIND_AND_NUL(latdir, raw_longitude, ',');
 8001566:	212c      	movs	r1, #44	; 0x2c
 8001568:	69b8      	ldr	r0, [r7, #24]
 800156a:	f006 ff86 	bl	800847a <strchr>
 800156e:	6178      	str	r0, [r7, #20]
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	3301      	adds	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
				  longdir = FIND_AND_NUL(raw_longitude, longdir, ',');
 800157c:	212c      	movs	r1, #44	; 0x2c
 800157e:	6978      	ldr	r0, [r7, #20]
 8001580:	f006 ff7b 	bl	800847a <strchr>
 8001584:	6138      	str	r0, [r7, #16]
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	3301      	adds	r3, #1
 8001590:	613b      	str	r3, [r7, #16]

				  latitude = GpsToDecimalDegrees(raw_latitude, latdir);
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	b2db      	uxtb	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	69f8      	ldr	r0, [r7, #28]
 800159a:	f7ff fd19 	bl	8000fd0 <GpsToDecimalDegrees>
 800159e:	ed87 0a03 	vstr	s0, [r7, #12]
				  longitude = GpsToDecimalDegrees(raw_longitude, longdir);
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4619      	mov	r1, r3
 80015a8:	6978      	ldr	r0, [r7, #20]
 80015aa:	f7ff fd11 	bl	8000fd0 <GpsToDecimalDegrees>
 80015ae:	ed87 0a02 	vstr	s0, [r7, #8]

				  valid_count = 0;
 80015b2:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <uartTaskFunc+0x14c>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	701a      	strb	r2, [r3, #0]
				  xSemaphoreGive(SPI_semHandle);
 80015b8:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <uartTaskFunc+0x160>)
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	2300      	movs	r3, #0
 80015be:	2200      	movs	r2, #0
 80015c0:	2100      	movs	r1, #0
 80015c2:	f004 fb43 	bl	8005c4c <xQueueGenericSend>
//					  //osSemaphoreRelease(SPI_semHandle);
//
//				  }
			  }
		  }
		  got_nmea=0;
 80015c6:	4b09      	ldr	r3, [pc, #36]	; (80015ec <uartTaskFunc+0x164>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
	  if(uxQueueMessagesWaitingFromISR(xQueueSerialDataReceived)>0)
 80015cc:	e760      	b.n	8001490 <uartTaskFunc+0x8>
 80015ce:	bf00      	nop
 80015d0:	20000714 	.word	0x20000714
 80015d4:	200007e5 	.word	0x200007e5
 80015d8:	200006ac 	.word	0x200006ac
 80015dc:	200006b0 	.word	0x200006b0
 80015e0:	200004b8 	.word	0x200004b8
 80015e4:	0800aefc 	.word	0x0800aefc
 80015e8:	200006a8 	.word	0x200006a8
 80015ec:	200004b4 	.word	0x200004b4

080015f0 <spiTaskFunc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_spiTaskFunc */
void spiTaskFunc(void const * argument)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN spiTaskFunc */
	HAL_StatusTypeDef response = HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  //osStatus stat = osSemaphoreAcquire(SPI_semHandle, osWaitForever); //Wait for nmea sem to be posted
	  xSemaphoreTake(SPI_semHandle, portMAX_DELAY);
 80015fc:	4b5f      	ldr	r3, [pc, #380]	; (800177c <spiTaskFunc+0x18c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f04f 31ff 	mov.w	r1, #4294967295
 8001604:	4618      	mov	r0, r3
 8001606:	f004 fd9b 	bl	8006140 <xQueueSemaphoreTake>
	  osDelay(1);
 800160a:	2001      	movs	r0, #1
 800160c:	f004 f872 	bl	80056f4 <osDelay>
	  //Send over SPI to FRAM
	  //SPI Initialization **************************
	  //Write CS Pin high
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001610:	2201      	movs	r2, #1
 8001612:	2110      	movs	r1, #16
 8001614:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001618:	f001 f806 	bl	8002628 <HAL_GPIO_WritePin>
	  // Enable write enable latch (allow write operations)
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	2110      	movs	r1, #16
 8001620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001624:	f001 f800 	bl	8002628 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)&WREN, 1);
 8001628:	2201      	movs	r2, #1
 800162a:	4955      	ldr	r1, [pc, #340]	; (8001780 <spiTaskFunc+0x190>)
 800162c:	4855      	ldr	r0, [pc, #340]	; (8001784 <spiTaskFunc+0x194>)
 800162e:	f002 fa6d 	bl	8003b0c <HAL_SPI_Transmit_DMA>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001632:	2201      	movs	r2, #1
 8001634:	2110      	movs	r1, #16
 8001636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800163a:	f000 fff5 	bl	8002628 <HAL_GPIO_WritePin>

	  // Test bytes to write to EEPROM
	  spi_mout_buf[0] = 0xAB;
 800163e:	4b52      	ldr	r3, [pc, #328]	; (8001788 <spiTaskFunc+0x198>)
 8001640:	22ab      	movs	r2, #171	; 0xab
 8001642:	701a      	strb	r2, [r3, #0]
	  spi_mout_buf[1] = 0xCD;
 8001644:	4b50      	ldr	r3, [pc, #320]	; (8001788 <spiTaskFunc+0x198>)
 8001646:	22cd      	movs	r2, #205	; 0xcd
 8001648:	705a      	strb	r2, [r3, #1]
	  spi_mout_buf[2] = 0xEF;
 800164a:	4b4f      	ldr	r3, [pc, #316]	; (8001788 <spiTaskFunc+0x198>)
 800164c:	22ef      	movs	r2, #239	; 0xef
 800164e:	709a      	strb	r2, [r3, #2]

	  // Set starting address
	  spi_addr = 0x00;
 8001650:	4b4e      	ldr	r3, [pc, #312]	; (800178c <spiTaskFunc+0x19c>)
 8001652:	2200      	movs	r2, #0
 8001654:	801a      	strh	r2, [r3, #0]

	  // Write 3 bytes starting at given address
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	2110      	movs	r1, #16
 800165a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800165e:	f000 ffe3 	bl	8002628 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)&WRITE, 1);
 8001662:	2201      	movs	r2, #1
 8001664:	494a      	ldr	r1, [pc, #296]	; (8001790 <spiTaskFunc+0x1a0>)
 8001666:	4847      	ldr	r0, [pc, #284]	; (8001784 <spiTaskFunc+0x194>)
 8001668:	f002 fa50 	bl	8003b0c <HAL_SPI_Transmit_DMA>
	  HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)&spi_addr, 2);
 800166c:	2202      	movs	r2, #2
 800166e:	4947      	ldr	r1, [pc, #284]	; (800178c <spiTaskFunc+0x19c>)
 8001670:	4844      	ldr	r0, [pc, #272]	; (8001784 <spiTaskFunc+0x194>)
 8001672:	f002 fa4b 	bl	8003b0c <HAL_SPI_Transmit_DMA>
	  HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)spi_mout_buf, 3);
 8001676:	2203      	movs	r2, #3
 8001678:	4943      	ldr	r1, [pc, #268]	; (8001788 <spiTaskFunc+0x198>)
 800167a:	4842      	ldr	r0, [pc, #264]	; (8001784 <spiTaskFunc+0x194>)
 800167c:	f002 fa46 	bl	8003b0c <HAL_SPI_Transmit_DMA>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001680:	2201      	movs	r2, #1
 8001682:	2110      	movs	r1, #16
 8001684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001688:	f000 ffce 	bl	8002628 <HAL_GPIO_WritePin>
	  //IO Driver for output pin enable

	  // Clear buffer
	  spi_mout_buf[0] = 0;
 800168c:	4b3e      	ldr	r3, [pc, #248]	; (8001788 <spiTaskFunc+0x198>)
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
	  spi_mout_buf[1] = 0;
 8001692:	4b3d      	ldr	r3, [pc, #244]	; (8001788 <spiTaskFunc+0x198>)
 8001694:	2200      	movs	r2, #0
 8001696:	705a      	strb	r2, [r3, #1]
	  spi_mout_buf[2] = 0;
 8001698:	4b3b      	ldr	r3, [pc, #236]	; (8001788 <spiTaskFunc+0x198>)
 800169a:	2200      	movs	r2, #0
 800169c:	709a      	strb	r2, [r3, #2]

	  // Wait until WIP bit is cleared
	   spi_wip = 1;
 800169e:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <spiTaskFunc+0x1a4>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	701a      	strb	r2, [r3, #0]
	   while (spi_wip)
 80016a4:	e02d      	b.n	8001702 <spiTaskFunc+0x112>
	   {
		 // Read status register
		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2110      	movs	r1, #16
 80016aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ae:	f000 ffbb 	bl	8002628 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)&RDSR, 1);
 80016b2:	2201      	movs	r2, #1
 80016b4:	4938      	ldr	r1, [pc, #224]	; (8001798 <spiTaskFunc+0x1a8>)
 80016b6:	4833      	ldr	r0, [pc, #204]	; (8001784 <spiTaskFunc+0x194>)
 80016b8:	f002 fa28 	bl	8003b0c <HAL_SPI_Transmit_DMA>
		 response = HAL_SPI_Receive_DMA(&hspi3, (uint8_t *)spi_mout_buf, 1);
 80016bc:	2201      	movs	r2, #1
 80016be:	4932      	ldr	r1, [pc, #200]	; (8001788 <spiTaskFunc+0x198>)
 80016c0:	4830      	ldr	r0, [pc, #192]	; (8001784 <spiTaskFunc+0x194>)
 80016c2:	f002 fb17 	bl	8003cf4 <HAL_SPI_Receive_DMA>
 80016c6:	4603      	mov	r3, r0
 80016c8:	73fb      	strb	r3, [r7, #15]
		 if (response == HAL_OK) {
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d106      	bne.n	80016de <spiTaskFunc+0xee>
		  printf("Status Reg: %02x \r\n", spi_mout_buf[0]);
 80016d0:	4b2d      	ldr	r3, [pc, #180]	; (8001788 <spiTaskFunc+0x198>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	4619      	mov	r1, r3
 80016d6:	4831      	ldr	r0, [pc, #196]	; (800179c <spiTaskFunc+0x1ac>)
 80016d8:	f006 fdfa 	bl	80082d0 <iprintf>
 80016dc:	e004      	b.n	80016e8 <spiTaskFunc+0xf8>
		 } else {
		  printf("Got error response as %d\r\n", response);
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	4619      	mov	r1, r3
 80016e2:	482f      	ldr	r0, [pc, #188]	; (80017a0 <spiTaskFunc+0x1b0>)
 80016e4:	f006 fdf4 	bl	80082d0 <iprintf>
		 }
		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80016e8:	2201      	movs	r2, #1
 80016ea:	2110      	movs	r1, #16
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f0:	f000 ff9a 	bl	8002628 <HAL_GPIO_WritePin>

		 // Mask out WIP bit
		 spi_wip = spi_mout_buf[0] & 0b00000001;
 80016f4:	4b24      	ldr	r3, [pc, #144]	; (8001788 <spiTaskFunc+0x198>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	b2da      	uxtb	r2, r3
 80016fe:	4b25      	ldr	r3, [pc, #148]	; (8001794 <spiTaskFunc+0x1a4>)
 8001700:	701a      	strb	r2, [r3, #0]
	   while (spi_wip)
 8001702:	4b24      	ldr	r3, [pc, #144]	; (8001794 <spiTaskFunc+0x1a4>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1cd      	bne.n	80016a6 <spiTaskFunc+0xb6>
	   }

	   // Read the 3 bytes back
	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800170a:	2200      	movs	r2, #0
 800170c:	2110      	movs	r1, #16
 800170e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001712:	f000 ff89 	bl	8002628 <HAL_GPIO_WritePin>
	   HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)&READ, 1);
 8001716:	2201      	movs	r2, #1
 8001718:	4922      	ldr	r1, [pc, #136]	; (80017a4 <spiTaskFunc+0x1b4>)
 800171a:	481a      	ldr	r0, [pc, #104]	; (8001784 <spiTaskFunc+0x194>)
 800171c:	f002 f9f6 	bl	8003b0c <HAL_SPI_Transmit_DMA>
	   HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)&spi_addr, 2);
 8001720:	2202      	movs	r2, #2
 8001722:	491a      	ldr	r1, [pc, #104]	; (800178c <spiTaskFunc+0x19c>)
 8001724:	4817      	ldr	r0, [pc, #92]	; (8001784 <spiTaskFunc+0x194>)
 8001726:	f002 f9f1 	bl	8003b0c <HAL_SPI_Transmit_DMA>
	   HAL_SPI_Receive_DMA(&hspi3, (uint8_t *)spi_mout_buf, 3);
 800172a:	2203      	movs	r2, #3
 800172c:	4916      	ldr	r1, [pc, #88]	; (8001788 <spiTaskFunc+0x198>)
 800172e:	4815      	ldr	r0, [pc, #84]	; (8001784 <spiTaskFunc+0x194>)
 8001730:	f002 fae0 	bl	8003cf4 <HAL_SPI_Receive_DMA>
	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001734:	2201      	movs	r2, #1
 8001736:	2110      	movs	r1, #16
 8001738:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173c:	f000 ff74 	bl	8002628 <HAL_GPIO_WritePin>

	   // Read status register
	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001740:	2200      	movs	r2, #0
 8001742:	2110      	movs	r1, #16
 8001744:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001748:	f000 ff6e 	bl	8002628 <HAL_GPIO_WritePin>
	   HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)&RDSR, 1);
 800174c:	2201      	movs	r2, #1
 800174e:	4912      	ldr	r1, [pc, #72]	; (8001798 <spiTaskFunc+0x1a8>)
 8001750:	480c      	ldr	r0, [pc, #48]	; (8001784 <spiTaskFunc+0x194>)
 8001752:	f002 f9db 	bl	8003b0c <HAL_SPI_Transmit_DMA>
	   HAL_SPI_Receive_DMA(&hspi3, (uint8_t *)spi_mout_buf, 1);
 8001756:	2201      	movs	r2, #1
 8001758:	490b      	ldr	r1, [pc, #44]	; (8001788 <spiTaskFunc+0x198>)
 800175a:	480a      	ldr	r0, [pc, #40]	; (8001784 <spiTaskFunc+0x194>)
 800175c:	f002 faca 	bl	8003cf4 <HAL_SPI_Receive_DMA>
	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001760:	2201      	movs	r2, #1
 8001762:	2110      	movs	r1, #16
 8001764:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001768:	f000 ff5e 	bl	8002628 <HAL_GPIO_WritePin>
	  //osSemaphoreRelease(UART_semHandle); //Tell UART to gather more data
	  xSemaphoreGive(UART_semHandle);
 800176c:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <spiTaskFunc+0x1b8>)
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	2300      	movs	r3, #0
 8001772:	2200      	movs	r2, #0
 8001774:	2100      	movs	r1, #0
 8001776:	f004 fa69 	bl	8005c4c <xQueueGenericSend>
	  xSemaphoreTake(SPI_semHandle, portMAX_DELAY);
 800177a:	e73f      	b.n	80015fc <spiTaskFunc+0xc>
 800177c:	200006a8 	.word	0x200006a8
 8001780:	0800af3b 	.word	0x0800af3b
 8001784:	20000528 	.word	0x20000528
 8001788:	200004c0 	.word	0x200004c0
 800178c:	20000524 	.word	0x20000524
 8001790:	0800af3a 	.word	0x0800af3a
 8001794:	20000526 	.word	0x20000526
 8001798:	0800af3c 	.word	0x0800af3c
 800179c:	0800af04 	.word	0x0800af04
 80017a0:	0800af18 	.word	0x0800af18
 80017a4:	0800af39 	.word	0x0800af39
 80017a8:	200006ac 	.word	0x200006ac

080017ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a04      	ldr	r2, [pc, #16]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d101      	bne.n	80017c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017be:	f000 facf 	bl	8001d60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40012c00 	.word	0x40012c00

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <Error_Handler+0x8>
	...

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	4b11      	ldr	r3, [pc, #68]	; (8001828 <HAL_MspInit+0x4c>)
 80017e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e6:	4a10      	ldr	r2, [pc, #64]	; (8001828 <HAL_MspInit+0x4c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6613      	str	r3, [r2, #96]	; 0x60
 80017ee:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <HAL_MspInit+0x4c>)
 80017f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <HAL_MspInit+0x4c>)
 80017fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fe:	4a0a      	ldr	r2, [pc, #40]	; (8001828 <HAL_MspInit+0x4c>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001804:	6593      	str	r3, [r2, #88]	; 0x58
 8001806:	4b08      	ldr	r3, [pc, #32]	; (8001828 <HAL_MspInit+0x4c>)
 8001808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800180a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	210f      	movs	r1, #15
 8001816:	f06f 0001 	mvn.w	r0, #1
 800181a:	f000 fb79 	bl	8001f10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000

0800182c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08a      	sub	sp, #40	; 0x28
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a40      	ldr	r2, [pc, #256]	; (800194c <HAL_SPI_MspInit+0x120>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d179      	bne.n	8001942 <HAL_SPI_MspInit+0x116>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800184e:	4b40      	ldr	r3, [pc, #256]	; (8001950 <HAL_SPI_MspInit+0x124>)
 8001850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001852:	4a3f      	ldr	r2, [pc, #252]	; (8001950 <HAL_SPI_MspInit+0x124>)
 8001854:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001858:	6593      	str	r3, [r2, #88]	; 0x58
 800185a:	4b3d      	ldr	r3, [pc, #244]	; (8001950 <HAL_SPI_MspInit+0x124>)
 800185c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800185e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001866:	4b3a      	ldr	r3, [pc, #232]	; (8001950 <HAL_SPI_MspInit+0x124>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186a:	4a39      	ldr	r2, [pc, #228]	; (8001950 <HAL_SPI_MspInit+0x124>)
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001872:	4b37      	ldr	r3, [pc, #220]	; (8001950 <HAL_SPI_MspInit+0x124>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800187e:	2338      	movs	r3, #56	; 0x38
 8001880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188a:	2303      	movs	r3, #3
 800188c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800188e:	2306      	movs	r3, #6
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	482e      	ldr	r0, [pc, #184]	; (8001954 <HAL_SPI_MspInit+0x128>)
 800189a:	f000 fd5b 	bl	8002354 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA2_Channel1;
 800189e:	4b2e      	ldr	r3, [pc, #184]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018a0:	4a2e      	ldr	r2, [pc, #184]	; (800195c <HAL_SPI_MspInit+0x130>)
 80018a2:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Request = DMA_REQUEST_3;
 80018a4:	4b2c      	ldr	r3, [pc, #176]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018a6:	2203      	movs	r2, #3
 80018a8:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018aa:	4b2b      	ldr	r3, [pc, #172]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018b0:	4b29      	ldr	r3, [pc, #164]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018b6:	4b28      	ldr	r3, [pc, #160]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018b8:	2280      	movs	r2, #128	; 0x80
 80018ba:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018bc:	4b26      	ldr	r3, [pc, #152]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018c2:	4b25      	ldr	r3, [pc, #148]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 80018c8:	4b23      	ldr	r3, [pc, #140]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018ce:	4b22      	ldr	r3, [pc, #136]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80018d4:	4820      	ldr	r0, [pc, #128]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018d6:	f000 fb45 	bl	8001f64 <HAL_DMA_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <HAL_SPI_MspInit+0xb8>
    {
      Error_Handler();
 80018e0:	f7ff ff76 	bl	80017d0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a1c      	ldr	r2, [pc, #112]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018e8:	659a      	str	r2, [r3, #88]	; 0x58
 80018ea:	4a1b      	ldr	r2, [pc, #108]	; (8001958 <HAL_SPI_MspInit+0x12c>)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA2_Channel2;
 80018f0:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <HAL_SPI_MspInit+0x134>)
 80018f2:	4a1c      	ldr	r2, [pc, #112]	; (8001964 <HAL_SPI_MspInit+0x138>)
 80018f4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_3;
 80018f6:	4b1a      	ldr	r3, [pc, #104]	; (8001960 <HAL_SPI_MspInit+0x134>)
 80018f8:	2203      	movs	r2, #3
 80018fa:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018fc:	4b18      	ldr	r3, [pc, #96]	; (8001960 <HAL_SPI_MspInit+0x134>)
 80018fe:	2210      	movs	r2, #16
 8001900:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001902:	4b17      	ldr	r3, [pc, #92]	; (8001960 <HAL_SPI_MspInit+0x134>)
 8001904:	2200      	movs	r2, #0
 8001906:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001908:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_SPI_MspInit+0x134>)
 800190a:	2280      	movs	r2, #128	; 0x80
 800190c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800190e:	4b14      	ldr	r3, [pc, #80]	; (8001960 <HAL_SPI_MspInit+0x134>)
 8001910:	2200      	movs	r2, #0
 8001912:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_SPI_MspInit+0x134>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800191a:	4b11      	ldr	r3, [pc, #68]	; (8001960 <HAL_SPI_MspInit+0x134>)
 800191c:	2200      	movs	r2, #0
 800191e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_SPI_MspInit+0x134>)
 8001922:	2200      	movs	r2, #0
 8001924:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001926:	480e      	ldr	r0, [pc, #56]	; (8001960 <HAL_SPI_MspInit+0x134>)
 8001928:	f000 fb1c 	bl	8001f64 <HAL_DMA_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 8001932:	f7ff ff4d 	bl	80017d0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a09      	ldr	r2, [pc, #36]	; (8001960 <HAL_SPI_MspInit+0x134>)
 800193a:	655a      	str	r2, [r3, #84]	; 0x54
 800193c:	4a08      	ldr	r2, [pc, #32]	; (8001960 <HAL_SPI_MspInit+0x134>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001942:	bf00      	nop
 8001944:	3728      	adds	r7, #40	; 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40003c00 	.word	0x40003c00
 8001950:	40021000 	.word	0x40021000
 8001954:	48000400 	.word	0x48000400
 8001958:	2000058c 	.word	0x2000058c
 800195c:	40020408 	.word	0x40020408
 8001960:	200005d4 	.word	0x200005d4
 8001964:	4002041c 	.word	0x4002041c

08001968 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b09e      	sub	sp, #120	; 0x78
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001980:	f107 0310 	add.w	r3, r7, #16
 8001984:	2254      	movs	r2, #84	; 0x54
 8001986:	2100      	movs	r1, #0
 8001988:	4618      	mov	r0, r3
 800198a:	f006 fbb9 	bl	8008100 <memset>
  if(huart->Instance==USART1)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a1f      	ldr	r2, [pc, #124]	; (8001a10 <HAL_UART_MspInit+0xa8>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d137      	bne.n	8001a08 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001998:	2301      	movs	r3, #1
 800199a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800199c:	2300      	movs	r3, #0
 800199e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	4618      	mov	r0, r3
 80019a6:	f001 fd25 	bl	80033f4 <HAL_RCCEx_PeriphCLKConfig>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019b0:	f7ff ff0e 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b4:	4b17      	ldr	r3, [pc, #92]	; (8001a14 <HAL_UART_MspInit+0xac>)
 80019b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019b8:	4a16      	ldr	r2, [pc, #88]	; (8001a14 <HAL_UART_MspInit+0xac>)
 80019ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019be:	6613      	str	r3, [r2, #96]	; 0x60
 80019c0:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <HAL_UART_MspInit+0xac>)
 80019c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <HAL_UART_MspInit+0xac>)
 80019ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d0:	4a10      	ldr	r2, [pc, #64]	; (8001a14 <HAL_UART_MspInit+0xac>)
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019d8:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <HAL_UART_MspInit+0xac>)
 80019da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019dc:	f003 0301 	and.w	r3, r3, #1
 80019e0:	60bb      	str	r3, [r7, #8]
 80019e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019e4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80019e8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ea:	2302      	movs	r3, #2
 80019ec:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f2:	2303      	movs	r3, #3
 80019f4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019f6:	2307      	movs	r3, #7
 80019f8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019fe:	4619      	mov	r1, r3
 8001a00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a04:	f000 fca6 	bl	8002354 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a08:	bf00      	nop
 8001a0a:	3778      	adds	r7, #120	; 0x78
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40013800 	.word	0x40013800
 8001a14:	40021000 	.word	0x40021000

08001a18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08c      	sub	sp, #48	; 0x30
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	2019      	movs	r0, #25
 8001a2e:	f000 fa6f 	bl	8001f10 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a32:	2019      	movs	r0, #25
 8001a34:	f000 fa88 	bl	8001f48 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a38:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <HAL_InitTick+0x9c>)
 8001a3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a3c:	4a1d      	ldr	r2, [pc, #116]	; (8001ab4 <HAL_InitTick+0x9c>)
 8001a3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a42:	6613      	str	r3, [r2, #96]	; 0x60
 8001a44:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <HAL_InitTick+0x9c>)
 8001a46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a50:	f107 0210 	add.w	r2, r7, #16
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4611      	mov	r1, r2
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f001 fc38 	bl	80032d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a60:	f001 fc20 	bl	80032a4 <HAL_RCC_GetPCLK2Freq>
 8001a64:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a68:	4a13      	ldr	r2, [pc, #76]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6e:	0c9b      	lsrs	r3, r3, #18
 8001a70:	3b01      	subs	r3, #1
 8001a72:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a74:	4b11      	ldr	r3, [pc, #68]	; (8001abc <HAL_InitTick+0xa4>)
 8001a76:	4a12      	ldr	r2, [pc, #72]	; (8001ac0 <HAL_InitTick+0xa8>)
 8001a78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <HAL_InitTick+0xa4>)
 8001a7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a80:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001a82:	4a0e      	ldr	r2, [pc, #56]	; (8001abc <HAL_InitTick+0xa4>)
 8001a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a86:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001a88:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <HAL_InitTick+0xa4>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_InitTick+0xa4>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001a94:	4809      	ldr	r0, [pc, #36]	; (8001abc <HAL_InitTick+0xa4>)
 8001a96:	f002 ff19 	bl	80048cc <HAL_TIM_Base_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d104      	bne.n	8001aaa <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001aa0:	4806      	ldr	r0, [pc, #24]	; (8001abc <HAL_InitTick+0xa4>)
 8001aa2:	f002 ff75 	bl	8004990 <HAL_TIM_Base_Start_IT>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	e000      	b.n	8001aac <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3730      	adds	r7, #48	; 0x30
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	431bde83 	.word	0x431bde83
 8001abc:	200007e8 	.word	0x200007e8
 8001ac0:	40012c00 	.word	0x40012c00

08001ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <NMI_Handler+0x4>

08001aca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ace:	e7fe      	b.n	8001ace <HardFault_Handler+0x4>

08001ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad4:	e7fe      	b.n	8001ad4 <MemManage_Handler+0x4>

08001ad6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ada:	e7fe      	b.n	8001ada <BusFault_Handler+0x4>

08001adc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <UsageFault_Handler+0x4>

08001ae2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001af4:	4802      	ldr	r0, [pc, #8]	; (8001b00 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001af6:	f002 ff9f 	bl	8004a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200007e8 	.word	0x200007e8

08001b04 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8001b08:	4802      	ldr	r0, [pc, #8]	; (8001b14 <DMA2_Channel1_IRQHandler+0x10>)
 8001b0a:	f000 fb43 	bl	8002194 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	2000058c 	.word	0x2000058c

08001b18 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <DMA2_Channel2_IRQHandler+0x10>)
 8001b1e:	f000 fb39 	bl	8002194 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	200005d4 	.word	0x200005d4

08001b2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
	return 1;
 8001b30:	2301      	movs	r3, #1
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_kill>:

int _kill(int pid, int sig)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b46:	f006 f9a1 	bl	8007e8c <__errno>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2216      	movs	r2, #22
 8001b4e:	601a      	str	r2, [r3, #0]
	return -1;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <_exit>:

void _exit (int status)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b64:	f04f 31ff 	mov.w	r1, #4294967295
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ffe7 	bl	8001b3c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b6e:	e7fe      	b.n	8001b6e <_exit+0x12>

08001b70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	e00a      	b.n	8001b98 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b82:	f3af 8000 	nop.w
 8001b86:	4601      	mov	r1, r0
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	60ba      	str	r2, [r7, #8]
 8001b8e:	b2ca      	uxtb	r2, r1
 8001b90:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	3301      	adds	r3, #1
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	dbf0      	blt.n	8001b82 <_read+0x12>
	}

return len;
 8001ba0:	687b      	ldr	r3, [r7, #4]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b086      	sub	sp, #24
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	60f8      	str	r0, [r7, #12]
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	e009      	b.n	8001bd0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	60ba      	str	r2, [r7, #8]
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	dbf1      	blt.n	8001bbc <_write+0x12>
	}
	return len;
 8001bd8:	687b      	ldr	r3, [r7, #4]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3718      	adds	r7, #24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <_close>:

int _close(int file)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b083      	sub	sp, #12
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
	return -1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c0a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <_isatty>:

int _isatty(int file)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
	return 1;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c54:	4a14      	ldr	r2, [pc, #80]	; (8001ca8 <_sbrk+0x5c>)
 8001c56:	4b15      	ldr	r3, [pc, #84]	; (8001cac <_sbrk+0x60>)
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c60:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d102      	bne.n	8001c6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <_sbrk+0x64>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <_sbrk+0x68>)
 8001c6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d207      	bcs.n	8001c8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c7c:	f006 f906 	bl	8007e8c <__errno>
 8001c80:	4603      	mov	r3, r0
 8001c82:	220c      	movs	r2, #12
 8001c84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	e009      	b.n	8001ca0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <_sbrk+0x64>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <_sbrk+0x64>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	4a05      	ldr	r2, [pc, #20]	; (8001cb0 <_sbrk+0x64>)
 8001c9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3718      	adds	r7, #24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20010000 	.word	0x20010000
 8001cac:	00000400 	.word	0x00000400
 8001cb0:	20000834 	.word	0x20000834
 8001cb4:	200030b0 	.word	0x200030b0

08001cb8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <SystemInit+0x20>)
 8001cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cc2:	4a05      	ldr	r2, [pc, #20]	; (8001cd8 <SystemInit+0x20>)
 8001cc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce0:	f7ff ffea 	bl	8001cb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce4:	480c      	ldr	r0, [pc, #48]	; (8001d18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ce6:	490d      	ldr	r1, [pc, #52]	; (8001d1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	; (8001d20 <LoopForever+0xe>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	; (8001d24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cfc:	4c0a      	ldr	r4, [pc, #40]	; (8001d28 <LoopForever+0x16>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f006 f9bb 	bl	8008084 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d0e:	f7ff f9c1 	bl	8001094 <main>

08001d12 <LoopForever>:

LoopForever:
    b LoopForever
 8001d12:	e7fe      	b.n	8001d12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d14:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001d20:	0800b3c8 	.word	0x0800b3c8
  ldr r2, =_sbss
 8001d24:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001d28:	200030b0 	.word	0x200030b0

08001d2c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC1_IRQHandler>

08001d2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f000 f8de 	bl	8001efa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d3e:	200f      	movs	r0, #15
 8001d40:	f7ff fe6a 	bl	8001a18 <HAL_InitTick>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d002      	beq.n	8001d50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	71fb      	strb	r3, [r7, #7]
 8001d4e:	e001      	b.n	8001d54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d50:	f7ff fd44 	bl	80017dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d54:	79fb      	ldrb	r3, [r7, #7]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <HAL_IncTick+0x20>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_IncTick+0x24>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4413      	add	r3, r2
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <HAL_IncTick+0x24>)
 8001d72:	6013      	str	r3, [r2, #0]
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000008 	.word	0x20000008
 8001d84:	20000838 	.word	0x20000838

08001d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	; (8001d9c <HAL_GetTick+0x14>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000838 	.word	0x20000838

08001da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db0:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <__NVIC_SetPriorityGrouping+0x44>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dd2:	4a04      	ldr	r2, [pc, #16]	; (8001de4 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	60d3      	str	r3, [r2, #12]
}
 8001dd8:	bf00      	nop
 8001dda:	3714      	adds	r7, #20
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dec:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <__NVIC_GetPriorityGrouping+0x18>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	0a1b      	lsrs	r3, r3, #8
 8001df2:	f003 0307 	and.w	r3, r3, #7
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	db0b      	blt.n	8001e2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	f003 021f 	and.w	r2, r3, #31
 8001e1c:	4907      	ldr	r1, [pc, #28]	; (8001e3c <__NVIC_EnableIRQ+0x38>)
 8001e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e22:	095b      	lsrs	r3, r3, #5
 8001e24:	2001      	movs	r0, #1
 8001e26:	fa00 f202 	lsl.w	r2, r0, r2
 8001e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000e100 	.word	0xe000e100

08001e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	6039      	str	r1, [r7, #0]
 8001e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	db0a      	blt.n	8001e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	490c      	ldr	r1, [pc, #48]	; (8001e8c <__NVIC_SetPriority+0x4c>)
 8001e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5e:	0112      	lsls	r2, r2, #4
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	440b      	add	r3, r1
 8001e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e68:	e00a      	b.n	8001e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	4908      	ldr	r1, [pc, #32]	; (8001e90 <__NVIC_SetPriority+0x50>)
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	3b04      	subs	r3, #4
 8001e78:	0112      	lsls	r2, r2, #4
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	761a      	strb	r2, [r3, #24]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	e000e100 	.word	0xe000e100
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b089      	sub	sp, #36	; 0x24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f1c3 0307 	rsb	r3, r3, #7
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	bf28      	it	cs
 8001eb2:	2304      	movcs	r3, #4
 8001eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	3304      	adds	r3, #4
 8001eba:	2b06      	cmp	r3, #6
 8001ebc:	d902      	bls.n	8001ec4 <NVIC_EncodePriority+0x30>
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3b03      	subs	r3, #3
 8001ec2:	e000      	b.n	8001ec6 <NVIC_EncodePriority+0x32>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001edc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee6:	43d9      	mvns	r1, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eec:	4313      	orrs	r3, r2
         );
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3724      	adds	r7, #36	; 0x24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ff4c 	bl	8001da0 <__NVIC_SetPriorityGrouping>
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
 8001f1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f22:	f7ff ff61 	bl	8001de8 <__NVIC_GetPriorityGrouping>
 8001f26:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	68b9      	ldr	r1, [r7, #8]
 8001f2c:	6978      	ldr	r0, [r7, #20]
 8001f2e:	f7ff ffb1 	bl	8001e94 <NVIC_EncodePriority>
 8001f32:	4602      	mov	r2, r0
 8001f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f38:	4611      	mov	r1, r2
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff80 	bl	8001e40 <__NVIC_SetPriority>
}
 8001f40:	bf00      	nop
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff ff54 	bl	8001e04 <__NVIC_EnableIRQ>
}
 8001f5c:	bf00      	nop
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e098      	b.n	80020a8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b4d      	ldr	r3, [pc, #308]	; (80020b4 <HAL_DMA_Init+0x150>)
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d80f      	bhi.n	8001fa2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b4b      	ldr	r3, [pc, #300]	; (80020b8 <HAL_DMA_Init+0x154>)
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a4b      	ldr	r2, [pc, #300]	; (80020bc <HAL_DMA_Init+0x158>)
 8001f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f92:	091b      	lsrs	r3, r3, #4
 8001f94:	009a      	lsls	r2, r3, #2
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a48      	ldr	r2, [pc, #288]	; (80020c0 <HAL_DMA_Init+0x15c>)
 8001f9e:	641a      	str	r2, [r3, #64]	; 0x40
 8001fa0:	e00e      	b.n	8001fc0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	4b46      	ldr	r3, [pc, #280]	; (80020c4 <HAL_DMA_Init+0x160>)
 8001faa:	4413      	add	r3, r2
 8001fac:	4a43      	ldr	r2, [pc, #268]	; (80020bc <HAL_DMA_Init+0x158>)
 8001fae:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb2:	091b      	lsrs	r3, r3, #4
 8001fb4:	009a      	lsls	r2, r3, #2
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a42      	ldr	r2, [pc, #264]	; (80020c8 <HAL_DMA_Init+0x164>)
 8001fbe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fda:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001fe4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ff0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ffc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4313      	orrs	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800201a:	d039      	beq.n	8002090 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002020:	4a27      	ldr	r2, [pc, #156]	; (80020c0 <HAL_DMA_Init+0x15c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d11a      	bne.n	800205c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002026:	4b29      	ldr	r3, [pc, #164]	; (80020cc <HAL_DMA_Init+0x168>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202e:	f003 031c 	and.w	r3, r3, #28
 8002032:	210f      	movs	r1, #15
 8002034:	fa01 f303 	lsl.w	r3, r1, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	4924      	ldr	r1, [pc, #144]	; (80020cc <HAL_DMA_Init+0x168>)
 800203c:	4013      	ands	r3, r2
 800203e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002040:	4b22      	ldr	r3, [pc, #136]	; (80020cc <HAL_DMA_Init+0x168>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6859      	ldr	r1, [r3, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204c:	f003 031c 	and.w	r3, r3, #28
 8002050:	fa01 f303 	lsl.w	r3, r1, r3
 8002054:	491d      	ldr	r1, [pc, #116]	; (80020cc <HAL_DMA_Init+0x168>)
 8002056:	4313      	orrs	r3, r2
 8002058:	600b      	str	r3, [r1, #0]
 800205a:	e019      	b.n	8002090 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800205c:	4b1c      	ldr	r3, [pc, #112]	; (80020d0 <HAL_DMA_Init+0x16c>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002064:	f003 031c 	and.w	r3, r3, #28
 8002068:	210f      	movs	r1, #15
 800206a:	fa01 f303 	lsl.w	r3, r1, r3
 800206e:	43db      	mvns	r3, r3
 8002070:	4917      	ldr	r1, [pc, #92]	; (80020d0 <HAL_DMA_Init+0x16c>)
 8002072:	4013      	ands	r3, r2
 8002074:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002076:	4b16      	ldr	r3, [pc, #88]	; (80020d0 <HAL_DMA_Init+0x16c>)
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6859      	ldr	r1, [r3, #4]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002082:	f003 031c 	and.w	r3, r3, #28
 8002086:	fa01 f303 	lsl.w	r3, r1, r3
 800208a:	4911      	ldr	r1, [pc, #68]	; (80020d0 <HAL_DMA_Init+0x16c>)
 800208c:	4313      	orrs	r3, r2
 800208e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2201      	movs	r2, #1
 800209a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	40020407 	.word	0x40020407
 80020b8:	bffdfff8 	.word	0xbffdfff8
 80020bc:	cccccccd 	.word	0xcccccccd
 80020c0:	40020000 	.word	0x40020000
 80020c4:	bffdfbf8 	.word	0xbffdfbf8
 80020c8:	40020400 	.word	0x40020400
 80020cc:	400200a8 	.word	0x400200a8
 80020d0:	400204a8 	.word	0x400204a8

080020d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d101      	bne.n	80020f4 <HAL_DMA_Start_IT+0x20>
 80020f0:	2302      	movs	r3, #2
 80020f2:	e04b      	b.n	800218c <HAL_DMA_Start_IT+0xb8>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b01      	cmp	r3, #1
 8002106:	d13a      	bne.n	800217e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2202      	movs	r2, #2
 800210c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2200      	movs	r2, #0
 8002114:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0201 	bic.w	r2, r2, #1
 8002124:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	68b9      	ldr	r1, [r7, #8]
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	f000 f8e0 	bl	80022f2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	2b00      	cmp	r3, #0
 8002138:	d008      	beq.n	800214c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f042 020e 	orr.w	r2, r2, #14
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	e00f      	b.n	800216c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0204 	bic.w	r2, r2, #4
 800215a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f042 020a 	orr.w	r2, r2, #10
 800216a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 0201 	orr.w	r2, r2, #1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	e005      	b.n	800218a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002186:	2302      	movs	r3, #2
 8002188:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800218a:	7dfb      	ldrb	r3, [r7, #23]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3718      	adds	r7, #24
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b0:	f003 031c 	and.w	r3, r3, #28
 80021b4:	2204      	movs	r2, #4
 80021b6:	409a      	lsls	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d026      	beq.n	800220e <HAL_DMA_IRQHandler+0x7a>
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d021      	beq.n	800220e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0320 	and.w	r3, r3, #32
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d107      	bne.n	80021e8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0204 	bic.w	r2, r2, #4
 80021e6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ec:	f003 021c 	and.w	r2, r3, #28
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	2104      	movs	r1, #4
 80021f6:	fa01 f202 	lsl.w	r2, r1, r2
 80021fa:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002200:	2b00      	cmp	r3, #0
 8002202:	d071      	beq.n	80022e8 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800220c:	e06c      	b.n	80022e8 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002212:	f003 031c 	and.w	r3, r3, #28
 8002216:	2202      	movs	r2, #2
 8002218:	409a      	lsls	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4013      	ands	r3, r2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d02e      	beq.n	8002280 <HAL_DMA_IRQHandler+0xec>
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d029      	beq.n	8002280 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0320 	and.w	r3, r3, #32
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10b      	bne.n	8002252 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 020a 	bic.w	r2, r2, #10
 8002248:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2201      	movs	r2, #1
 800224e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	f003 021c 	and.w	r2, r3, #28
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	2102      	movs	r1, #2
 8002260:	fa01 f202 	lsl.w	r2, r1, r2
 8002264:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	2b00      	cmp	r3, #0
 8002274:	d038      	beq.n	80022e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800227e:	e033      	b.n	80022e8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002284:	f003 031c 	and.w	r3, r3, #28
 8002288:	2208      	movs	r2, #8
 800228a:	409a      	lsls	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4013      	ands	r3, r2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d02a      	beq.n	80022ea <HAL_DMA_IRQHandler+0x156>
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b00      	cmp	r3, #0
 800229c:	d025      	beq.n	80022ea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 020e 	bic.w	r2, r2, #14
 80022ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b2:	f003 021c 	and.w	r2, r3, #28
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	2101      	movs	r1, #1
 80022bc:	fa01 f202 	lsl.w	r2, r1, r2
 80022c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2201      	movs	r2, #1
 80022c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d004      	beq.n	80022ea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80022e8:	bf00      	nop
 80022ea:	bf00      	nop
}
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022f2:	b480      	push	{r7}
 80022f4:	b085      	sub	sp, #20
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
 80022fe:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002304:	f003 021c 	and.w	r2, r3, #28
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	2101      	movs	r1, #1
 800230e:	fa01 f202 	lsl.w	r2, r1, r2
 8002312:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	2b10      	cmp	r3, #16
 8002322:	d108      	bne.n	8002336 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002334:	e007      	b.n	8002346 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	60da      	str	r2, [r3, #12]
}
 8002346:	bf00      	nop
 8002348:	3714      	adds	r7, #20
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
	...

08002354 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002354:	b480      	push	{r7}
 8002356:	b087      	sub	sp, #28
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002362:	e148      	b.n	80025f6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	2101      	movs	r1, #1
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	fa01 f303 	lsl.w	r3, r1, r3
 8002370:	4013      	ands	r3, r2
 8002372:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 813a 	beq.w	80025f0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	2b01      	cmp	r3, #1
 8002386:	d005      	beq.n	8002394 <HAL_GPIO_Init+0x40>
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d130      	bne.n	80023f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	2203      	movs	r2, #3
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43db      	mvns	r3, r3
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4013      	ands	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	68da      	ldr	r2, [r3, #12]
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023ca:	2201      	movs	r2, #1
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43db      	mvns	r3, r3
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	4013      	ands	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	091b      	lsrs	r3, r3, #4
 80023e0:	f003 0201 	and.w	r2, r3, #1
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	2b03      	cmp	r3, #3
 8002400:	d017      	beq.n	8002432 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	2203      	movs	r2, #3
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	43db      	mvns	r3, r3
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4013      	ands	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d123      	bne.n	8002486 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	08da      	lsrs	r2, r3, #3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	3208      	adds	r2, #8
 8002446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800244a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	220f      	movs	r2, #15
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	4013      	ands	r3, r2
 8002460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	691a      	ldr	r2, [r3, #16]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	08da      	lsrs	r2, r3, #3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3208      	adds	r2, #8
 8002480:	6939      	ldr	r1, [r7, #16]
 8002482:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	2203      	movs	r2, #3
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	43db      	mvns	r3, r3
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	4013      	ands	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f003 0203 	and.w	r2, r3, #3
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f000 8094 	beq.w	80025f0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c8:	4b52      	ldr	r3, [pc, #328]	; (8002614 <HAL_GPIO_Init+0x2c0>)
 80024ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024cc:	4a51      	ldr	r2, [pc, #324]	; (8002614 <HAL_GPIO_Init+0x2c0>)
 80024ce:	f043 0301 	orr.w	r3, r3, #1
 80024d2:	6613      	str	r3, [r2, #96]	; 0x60
 80024d4:	4b4f      	ldr	r3, [pc, #316]	; (8002614 <HAL_GPIO_Init+0x2c0>)
 80024d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024e0:	4a4d      	ldr	r2, [pc, #308]	; (8002618 <HAL_GPIO_Init+0x2c4>)
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	089b      	lsrs	r3, r3, #2
 80024e6:	3302      	adds	r3, #2
 80024e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	f003 0303 	and.w	r3, r3, #3
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	220f      	movs	r2, #15
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800250a:	d00d      	beq.n	8002528 <HAL_GPIO_Init+0x1d4>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a43      	ldr	r2, [pc, #268]	; (800261c <HAL_GPIO_Init+0x2c8>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d007      	beq.n	8002524 <HAL_GPIO_Init+0x1d0>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4a42      	ldr	r2, [pc, #264]	; (8002620 <HAL_GPIO_Init+0x2cc>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d101      	bne.n	8002520 <HAL_GPIO_Init+0x1cc>
 800251c:	2302      	movs	r3, #2
 800251e:	e004      	b.n	800252a <HAL_GPIO_Init+0x1d6>
 8002520:	2307      	movs	r3, #7
 8002522:	e002      	b.n	800252a <HAL_GPIO_Init+0x1d6>
 8002524:	2301      	movs	r3, #1
 8002526:	e000      	b.n	800252a <HAL_GPIO_Init+0x1d6>
 8002528:	2300      	movs	r3, #0
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	f002 0203 	and.w	r2, r2, #3
 8002530:	0092      	lsls	r2, r2, #2
 8002532:	4093      	lsls	r3, r2
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	4313      	orrs	r3, r2
 8002538:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800253a:	4937      	ldr	r1, [pc, #220]	; (8002618 <HAL_GPIO_Init+0x2c4>)
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	089b      	lsrs	r3, r3, #2
 8002540:	3302      	adds	r3, #2
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002548:	4b36      	ldr	r3, [pc, #216]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	43db      	mvns	r3, r3
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800256c:	4a2d      	ldr	r2, [pc, #180]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002572:	4b2c      	ldr	r3, [pc, #176]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	43db      	mvns	r3, r3
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4013      	ands	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4313      	orrs	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002596:	4a23      	ldr	r2, [pc, #140]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800259c:	4b21      	ldr	r3, [pc, #132]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	43db      	mvns	r3, r3
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	4013      	ands	r3, r2
 80025aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d003      	beq.n	80025c0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	4313      	orrs	r3, r2
 80025be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025c0:	4a18      	ldr	r2, [pc, #96]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025c6:	4b17      	ldr	r3, [pc, #92]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	43db      	mvns	r3, r3
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	4013      	ands	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025ea:	4a0e      	ldr	r2, [pc, #56]	; (8002624 <HAL_GPIO_Init+0x2d0>)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	3301      	adds	r3, #1
 80025f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	f47f aeaf 	bne.w	8002364 <HAL_GPIO_Init+0x10>
  }
}
 8002606:	bf00      	nop
 8002608:	bf00      	nop
 800260a:	371c      	adds	r7, #28
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	40021000 	.word	0x40021000
 8002618:	40010000 	.word	0x40010000
 800261c:	48000400 	.word	0x48000400
 8002620:	48000800 	.word	0x48000800
 8002624:	40010400 	.word	0x40010400

08002628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	807b      	strh	r3, [r7, #2]
 8002634:	4613      	mov	r3, r2
 8002636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002638:	787b      	ldrb	r3, [r7, #1]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800263e:	887a      	ldrh	r2, [r7, #2]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002644:	e002      	b.n	800264c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002646:	887a      	ldrh	r2, [r7, #2]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800265c:	4b04      	ldr	r3, [pc, #16]	; (8002670 <HAL_PWREx_GetVoltageRange+0x18>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002664:	4618      	mov	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40007000 	.word	0x40007000

08002674 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002682:	d130      	bne.n	80026e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002684:	4b23      	ldr	r3, [pc, #140]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800268c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002690:	d038      	beq.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002692:	4b20      	ldr	r3, [pc, #128]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800269a:	4a1e      	ldr	r2, [pc, #120]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800269c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026a2:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2232      	movs	r2, #50	; 0x32
 80026a8:	fb02 f303 	mul.w	r3, r2, r3
 80026ac:	4a1b      	ldr	r2, [pc, #108]	; (800271c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	0c9b      	lsrs	r3, r3, #18
 80026b4:	3301      	adds	r3, #1
 80026b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026b8:	e002      	b.n	80026c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	3b01      	subs	r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026c0:	4b14      	ldr	r3, [pc, #80]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026cc:	d102      	bne.n	80026d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1f2      	bne.n	80026ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026d4:	4b0f      	ldr	r3, [pc, #60]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026e0:	d110      	bne.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e00f      	b.n	8002706 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026e6:	4b0b      	ldr	r3, [pc, #44]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026f2:	d007      	beq.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026f4:	4b07      	ldr	r3, [pc, #28]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026fc:	4a05      	ldr	r2, [pc, #20]	; (8002714 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002702:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40007000 	.word	0x40007000
 8002718:	20000000 	.word	0x20000000
 800271c:	431bde83 	.word	0x431bde83

08002720 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d102      	bne.n	8002734 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	f000 bc02 	b.w	8002f38 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002734:	4b96      	ldr	r3, [pc, #600]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 030c 	and.w	r3, r3, #12
 800273c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800273e:	4b94      	ldr	r3, [pc, #592]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0310 	and.w	r3, r3, #16
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80e4 	beq.w	800291e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <HAL_RCC_OscConfig+0x4c>
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	2b0c      	cmp	r3, #12
 8002760:	f040 808b 	bne.w	800287a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	2b01      	cmp	r3, #1
 8002768:	f040 8087 	bne.w	800287a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800276c:	4b88      	ldr	r3, [pc, #544]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_RCC_OscConfig+0x64>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e3d9      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a1a      	ldr	r2, [r3, #32]
 8002788:	4b81      	ldr	r3, [pc, #516]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d004      	beq.n	800279e <HAL_RCC_OscConfig+0x7e>
 8002794:	4b7e      	ldr	r3, [pc, #504]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800279c:	e005      	b.n	80027aa <HAL_RCC_OscConfig+0x8a>
 800279e:	4b7c      	ldr	r3, [pc, #496]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d223      	bcs.n	80027f6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f000 fdbe 	bl	8003334 <RCC_SetFlashLatencyFromMSIRange>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e3ba      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027c2:	4b73      	ldr	r3, [pc, #460]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a72      	ldr	r2, [pc, #456]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027c8:	f043 0308 	orr.w	r3, r3, #8
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	4b70      	ldr	r3, [pc, #448]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	496d      	ldr	r1, [pc, #436]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027e0:	4b6b      	ldr	r3, [pc, #428]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	69db      	ldr	r3, [r3, #28]
 80027ec:	021b      	lsls	r3, r3, #8
 80027ee:	4968      	ldr	r1, [pc, #416]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]
 80027f4:	e025      	b.n	8002842 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027f6:	4b66      	ldr	r3, [pc, #408]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a65      	ldr	r2, [pc, #404]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80027fc:	f043 0308 	orr.w	r3, r3, #8
 8002800:	6013      	str	r3, [r2, #0]
 8002802:	4b63      	ldr	r3, [pc, #396]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	4960      	ldr	r1, [pc, #384]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002810:	4313      	orrs	r3, r2
 8002812:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002814:	4b5e      	ldr	r3, [pc, #376]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	021b      	lsls	r3, r3, #8
 8002822:	495b      	ldr	r1, [pc, #364]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002824:	4313      	orrs	r3, r2
 8002826:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d109      	bne.n	8002842 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4618      	mov	r0, r3
 8002834:	f000 fd7e 	bl	8003334 <RCC_SetFlashLatencyFromMSIRange>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e37a      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002842:	f000 fc81 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8002846:	4602      	mov	r2, r0
 8002848:	4b51      	ldr	r3, [pc, #324]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	091b      	lsrs	r3, r3, #4
 800284e:	f003 030f 	and.w	r3, r3, #15
 8002852:	4950      	ldr	r1, [pc, #320]	; (8002994 <HAL_RCC_OscConfig+0x274>)
 8002854:	5ccb      	ldrb	r3, [r1, r3]
 8002856:	f003 031f 	and.w	r3, r3, #31
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	4a4e      	ldr	r2, [pc, #312]	; (8002998 <HAL_RCC_OscConfig+0x278>)
 8002860:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002862:	4b4e      	ldr	r3, [pc, #312]	; (800299c <HAL_RCC_OscConfig+0x27c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff f8d6 	bl	8001a18 <HAL_InitTick>
 800286c:	4603      	mov	r3, r0
 800286e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002870:	7bfb      	ldrb	r3, [r7, #15]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d052      	beq.n	800291c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002876:	7bfb      	ldrb	r3, [r7, #15]
 8002878:	e35e      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d032      	beq.n	80028e8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002882:	4b43      	ldr	r3, [pc, #268]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a42      	ldr	r2, [pc, #264]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800288e:	f7ff fa7b 	bl	8001d88 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002896:	f7ff fa77 	bl	8001d88 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e347      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028a8:	4b39      	ldr	r3, [pc, #228]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028b4:	4b36      	ldr	r3, [pc, #216]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a35      	ldr	r2, [pc, #212]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ba:	f043 0308 	orr.w	r3, r3, #8
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	4b33      	ldr	r3, [pc, #204]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	4930      	ldr	r1, [pc, #192]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028d2:	4b2f      	ldr	r3, [pc, #188]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	021b      	lsls	r3, r3, #8
 80028e0:	492b      	ldr	r1, [pc, #172]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	604b      	str	r3, [r1, #4]
 80028e6:	e01a      	b.n	800291e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028e8:	4b29      	ldr	r3, [pc, #164]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a28      	ldr	r2, [pc, #160]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 80028ee:	f023 0301 	bic.w	r3, r3, #1
 80028f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028f4:	f7ff fa48 	bl	8001d88 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028fc:	f7ff fa44 	bl	8001d88 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e314      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800290e:	4b20      	ldr	r3, [pc, #128]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x1dc>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800291c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	d073      	beq.n	8002a12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b08      	cmp	r3, #8
 800292e:	d005      	beq.n	800293c <HAL_RCC_OscConfig+0x21c>
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	2b0c      	cmp	r3, #12
 8002934:	d10e      	bne.n	8002954 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b03      	cmp	r3, #3
 800293a:	d10b      	bne.n	8002954 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800293c:	4b14      	ldr	r3, [pc, #80]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d063      	beq.n	8002a10 <HAL_RCC_OscConfig+0x2f0>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d15f      	bne.n	8002a10 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e2f1      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800295c:	d106      	bne.n	800296c <HAL_RCC_OscConfig+0x24c>
 800295e:	4b0c      	ldr	r3, [pc, #48]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a0b      	ldr	r2, [pc, #44]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	e025      	b.n	80029b8 <HAL_RCC_OscConfig+0x298>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002974:	d114      	bne.n	80029a0 <HAL_RCC_OscConfig+0x280>
 8002976:	4b06      	ldr	r3, [pc, #24]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a05      	ldr	r2, [pc, #20]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 800297c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	4b03      	ldr	r3, [pc, #12]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a02      	ldr	r2, [pc, #8]	; (8002990 <HAL_RCC_OscConfig+0x270>)
 8002988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	e013      	b.n	80029b8 <HAL_RCC_OscConfig+0x298>
 8002990:	40021000 	.word	0x40021000
 8002994:	0800af40 	.word	0x0800af40
 8002998:	20000000 	.word	0x20000000
 800299c:	20000004 	.word	0x20000004
 80029a0:	4ba0      	ldr	r3, [pc, #640]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a9f      	ldr	r2, [pc, #636]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029aa:	6013      	str	r3, [r2, #0]
 80029ac:	4b9d      	ldr	r3, [pc, #628]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a9c      	ldr	r2, [pc, #624]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d013      	beq.n	80029e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c0:	f7ff f9e2 	bl	8001d88 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c8:	f7ff f9de 	bl	8001d88 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b64      	cmp	r3, #100	; 0x64
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e2ae      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029da:	4b92      	ldr	r3, [pc, #584]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0f0      	beq.n	80029c8 <HAL_RCC_OscConfig+0x2a8>
 80029e6:	e014      	b.n	8002a12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e8:	f7ff f9ce 	bl	8001d88 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f0:	f7ff f9ca 	bl	8001d88 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b64      	cmp	r3, #100	; 0x64
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e29a      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a02:	4b88      	ldr	r3, [pc, #544]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0x2d0>
 8002a0e:	e000      	b.n	8002a12 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d060      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d005      	beq.n	8002a30 <HAL_RCC_OscConfig+0x310>
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2b0c      	cmp	r3, #12
 8002a28:	d119      	bne.n	8002a5e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d116      	bne.n	8002a5e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a30:	4b7c      	ldr	r3, [pc, #496]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_RCC_OscConfig+0x328>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d101      	bne.n	8002a48 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e277      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a48:	4b76      	ldr	r3, [pc, #472]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	061b      	lsls	r3, r3, #24
 8002a56:	4973      	ldr	r1, [pc, #460]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a5c:	e040      	b.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d023      	beq.n	8002aae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a66:	4b6f      	ldr	r3, [pc, #444]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a6e      	ldr	r2, [pc, #440]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a72:	f7ff f989 	bl	8001d88 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7a:	f7ff f985 	bl	8001d88 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e255      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a8c:	4b65      	ldr	r3, [pc, #404]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a98:	4b62      	ldr	r3, [pc, #392]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	061b      	lsls	r3, r3, #24
 8002aa6:	495f      	ldr	r1, [pc, #380]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
 8002aac:	e018      	b.n	8002ae0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aae:	4b5d      	ldr	r3, [pc, #372]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a5c      	ldr	r2, [pc, #368]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002ab4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aba:	f7ff f965 	bl	8001d88 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac2:	f7ff f961 	bl	8001d88 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e231      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ad4:	4b53      	ldr	r3, [pc, #332]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1f0      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d03c      	beq.n	8002b66 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d01c      	beq.n	8002b2e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af4:	4b4b      	ldr	r3, [pc, #300]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002afa:	4a4a      	ldr	r2, [pc, #296]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b04:	f7ff f940 	bl	8001d88 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b0c:	f7ff f93c 	bl	8001d88 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e20c      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b1e:	4b41      	ldr	r3, [pc, #260]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0ef      	beq.n	8002b0c <HAL_RCC_OscConfig+0x3ec>
 8002b2c:	e01b      	b.n	8002b66 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b2e:	4b3d      	ldr	r3, [pc, #244]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b34:	4a3b      	ldr	r2, [pc, #236]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b36:	f023 0301 	bic.w	r3, r3, #1
 8002b3a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b3e:	f7ff f923 	bl	8001d88 <HAL_GetTick>
 8002b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b46:	f7ff f91f 	bl	8001d88 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e1ef      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b58:	4b32      	ldr	r3, [pc, #200]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1ef      	bne.n	8002b46 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80a6 	beq.w	8002cc0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b74:	2300      	movs	r3, #0
 8002b76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b78:	4b2a      	ldr	r3, [pc, #168]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10d      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b84:	4b27      	ldr	r3, [pc, #156]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b88:	4a26      	ldr	r2, [pc, #152]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b8e:	6593      	str	r3, [r2, #88]	; 0x58
 8002b90:	4b24      	ldr	r3, [pc, #144]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ba0:	4b21      	ldr	r3, [pc, #132]	; (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d118      	bne.n	8002bde <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bac:	4b1e      	ldr	r3, [pc, #120]	; (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a1d      	ldr	r2, [pc, #116]	; (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bb8:	f7ff f8e6 	bl	8001d88 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc0:	f7ff f8e2 	bl	8001d88 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e1b2      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bd2:	4b15      	ldr	r3, [pc, #84]	; (8002c28 <HAL_RCC_OscConfig+0x508>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d108      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x4d8>
 8002be6:	4b0f      	ldr	r3, [pc, #60]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bec:	4a0d      	ldr	r2, [pc, #52]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002bee:	f043 0301 	orr.w	r3, r3, #1
 8002bf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bf6:	e029      	b.n	8002c4c <HAL_RCC_OscConfig+0x52c>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2b05      	cmp	r3, #5
 8002bfe:	d115      	bne.n	8002c2c <HAL_RCC_OscConfig+0x50c>
 8002c00:	4b08      	ldr	r3, [pc, #32]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c06:	4a07      	ldr	r2, [pc, #28]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c16:	4a03      	ldr	r2, [pc, #12]	; (8002c24 <HAL_RCC_OscConfig+0x504>)
 8002c18:	f043 0301 	orr.w	r3, r3, #1
 8002c1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c20:	e014      	b.n	8002c4c <HAL_RCC_OscConfig+0x52c>
 8002c22:	bf00      	nop
 8002c24:	40021000 	.word	0x40021000
 8002c28:	40007000 	.word	0x40007000
 8002c2c:	4b9a      	ldr	r3, [pc, #616]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c32:	4a99      	ldr	r2, [pc, #612]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c34:	f023 0301 	bic.w	r3, r3, #1
 8002c38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c3c:	4b96      	ldr	r3, [pc, #600]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c42:	4a95      	ldr	r2, [pc, #596]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c44:	f023 0304 	bic.w	r3, r3, #4
 8002c48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d016      	beq.n	8002c82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c54:	f7ff f898 	bl	8001d88 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5c:	f7ff f894 	bl	8001d88 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e162      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c72:	4b89      	ldr	r3, [pc, #548]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d0ed      	beq.n	8002c5c <HAL_RCC_OscConfig+0x53c>
 8002c80:	e015      	b.n	8002cae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c82:	f7ff f881 	bl	8001d88 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c88:	e00a      	b.n	8002ca0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c8a:	f7ff f87d 	bl	8001d88 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e14b      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ca0:	4b7d      	ldr	r3, [pc, #500]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1ed      	bne.n	8002c8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cae:	7ffb      	ldrb	r3, [r7, #31]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d105      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cb4:	4b78      	ldr	r3, [pc, #480]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb8:	4a77      	ldr	r2, [pc, #476]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cbe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d03c      	beq.n	8002d46 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d01c      	beq.n	8002d0e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cd4:	4b70      	ldr	r3, [pc, #448]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cda:	4a6f      	ldr	r2, [pc, #444]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002cdc:	f043 0301 	orr.w	r3, r3, #1
 8002ce0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce4:	f7ff f850 	bl	8001d88 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cec:	f7ff f84c 	bl	8001d88 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e11c      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cfe:	4b66      	ldr	r3, [pc, #408]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0ef      	beq.n	8002cec <HAL_RCC_OscConfig+0x5cc>
 8002d0c:	e01b      	b.n	8002d46 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d0e:	4b62      	ldr	r3, [pc, #392]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d14:	4a60      	ldr	r2, [pc, #384]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1e:	f7ff f833 	bl	8001d88 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d26:	f7ff f82f 	bl	8001d88 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e0ff      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d38:	4b57      	ldr	r3, [pc, #348]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1ef      	bne.n	8002d26 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 80f3 	beq.w	8002f36 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	f040 80c9 	bne.w	8002eec <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d5a:	4b4f      	ldr	r3, [pc, #316]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f003 0203 	and.w	r2, r3, #3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d12c      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d123      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d8a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d11b      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d113      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002daa:	085b      	lsrs	r3, r3, #1
 8002dac:	3b01      	subs	r3, #1
 8002dae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d109      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	085b      	lsrs	r3, r3, #1
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d06b      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	2b0c      	cmp	r3, #12
 8002dcc:	d062      	beq.n	8002e94 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002dce:	4b32      	ldr	r3, [pc, #200]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e0ac      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002dde:	4b2e      	ldr	r3, [pc, #184]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a2d      	ldr	r2, [pc, #180]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002de4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002de8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dea:	f7fe ffcd 	bl	8001d88 <HAL_GetTick>
 8002dee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df0:	e008      	b.n	8002e04 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df2:	f7fe ffc9 	bl	8001d88 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e099      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e04:	4b24      	ldr	r3, [pc, #144]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1f0      	bne.n	8002df2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e10:	4b21      	ldr	r3, [pc, #132]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	4b21      	ldr	r3, [pc, #132]	; (8002e9c <HAL_RCC_OscConfig+0x77c>)
 8002e16:	4013      	ands	r3, r2
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e20:	3a01      	subs	r2, #1
 8002e22:	0112      	lsls	r2, r2, #4
 8002e24:	4311      	orrs	r1, r2
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e2a:	0212      	lsls	r2, r2, #8
 8002e2c:	4311      	orrs	r1, r2
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e32:	0852      	lsrs	r2, r2, #1
 8002e34:	3a01      	subs	r2, #1
 8002e36:	0552      	lsls	r2, r2, #21
 8002e38:	4311      	orrs	r1, r2
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e3e:	0852      	lsrs	r2, r2, #1
 8002e40:	3a01      	subs	r2, #1
 8002e42:	0652      	lsls	r2, r2, #25
 8002e44:	4311      	orrs	r1, r2
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e4a:	06d2      	lsls	r2, r2, #27
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	4912      	ldr	r1, [pc, #72]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e54:	4b10      	ldr	r3, [pc, #64]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a0f      	ldr	r2, [pc, #60]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e60:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	4a0c      	ldr	r2, [pc, #48]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e6c:	f7fe ff8c 	bl	8001d88 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e74:	f7fe ff88 	bl	8001d88 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e058      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e86:	4b04      	ldr	r3, [pc, #16]	; (8002e98 <HAL_RCC_OscConfig+0x778>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0f0      	beq.n	8002e74 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e92:	e050      	b.n	8002f36 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e04f      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea0:	4b27      	ldr	r3, [pc, #156]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d144      	bne.n	8002f36 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002eac:	4b24      	ldr	r3, [pc, #144]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a23      	ldr	r2, [pc, #140]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002eb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eb8:	4b21      	ldr	r3, [pc, #132]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	4a20      	ldr	r2, [pc, #128]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ebe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ec2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ec4:	f7fe ff60 	bl	8001d88 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ecc:	f7fe ff5c 	bl	8001d88 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e02c      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ede:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0f0      	beq.n	8002ecc <HAL_RCC_OscConfig+0x7ac>
 8002eea:	e024      	b.n	8002f36 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	2b0c      	cmp	r3, #12
 8002ef0:	d01f      	beq.n	8002f32 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef2:	4b13      	ldr	r3, [pc, #76]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a12      	ldr	r2, [pc, #72]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002ef8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002efc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efe:	f7fe ff43 	bl	8001d88 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f06:	f7fe ff3f 	bl	8001d88 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e00f      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f18:	4b09      	ldr	r3, [pc, #36]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1f0      	bne.n	8002f06 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002f24:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	4905      	ldr	r1, [pc, #20]	; (8002f40 <HAL_RCC_OscConfig+0x820>)
 8002f2a:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <HAL_RCC_OscConfig+0x824>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60cb      	str	r3, [r1, #12]
 8002f30:	e001      	b.n	8002f36 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e000      	b.n	8002f38 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3720      	adds	r7, #32
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40021000 	.word	0x40021000
 8002f44:	feeefffc 	.word	0xfeeefffc

08002f48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0e7      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f5c:	4b75      	ldr	r3, [pc, #468]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d910      	bls.n	8002f8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6a:	4b72      	ldr	r3, [pc, #456]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 0207 	bic.w	r2, r3, #7
 8002f72:	4970      	ldr	r1, [pc, #448]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f7a:	4b6e      	ldr	r3, [pc, #440]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d001      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0cf      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d010      	beq.n	8002fba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	4b66      	ldr	r3, [pc, #408]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d908      	bls.n	8002fba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa8:	4b63      	ldr	r3, [pc, #396]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4960      	ldr	r1, [pc, #384]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d04c      	beq.n	8003060 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fce:	4b5a      	ldr	r3, [pc, #360]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d121      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0a6      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d107      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fe6:	4b54      	ldr	r3, [pc, #336]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d115      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e09a      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d107      	bne.n	800300e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ffe:	4b4e      	ldr	r3, [pc, #312]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d109      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e08e      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800300e:	4b4a      	ldr	r3, [pc, #296]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e086      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800301e:	4b46      	ldr	r3, [pc, #280]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f023 0203 	bic.w	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	4943      	ldr	r1, [pc, #268]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 800302c:	4313      	orrs	r3, r2
 800302e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003030:	f7fe feaa 	bl	8001d88 <HAL_GetTick>
 8003034:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003036:	e00a      	b.n	800304e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003038:	f7fe fea6 	bl	8001d88 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	f241 3288 	movw	r2, #5000	; 0x1388
 8003046:	4293      	cmp	r3, r2
 8003048:	d901      	bls.n	800304e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e06e      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800304e:	4b3a      	ldr	r3, [pc, #232]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 020c 	and.w	r2, r3, #12
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	429a      	cmp	r2, r3
 800305e:	d1eb      	bne.n	8003038 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d010      	beq.n	800308e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	4b31      	ldr	r3, [pc, #196]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003078:	429a      	cmp	r2, r3
 800307a:	d208      	bcs.n	800308e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800307c:	4b2e      	ldr	r3, [pc, #184]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	492b      	ldr	r1, [pc, #172]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 800308a:	4313      	orrs	r3, r2
 800308c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800308e:	4b29      	ldr	r3, [pc, #164]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	429a      	cmp	r2, r3
 800309a:	d210      	bcs.n	80030be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309c:	4b25      	ldr	r3, [pc, #148]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f023 0207 	bic.w	r2, r3, #7
 80030a4:	4923      	ldr	r1, [pc, #140]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ac:	4b21      	ldr	r3, [pc, #132]	; (8003134 <HAL_RCC_ClockConfig+0x1ec>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d001      	beq.n	80030be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e036      	b.n	800312c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0304 	and.w	r3, r3, #4
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d008      	beq.n	80030dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030ca:	4b1b      	ldr	r3, [pc, #108]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	4918      	ldr	r1, [pc, #96]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0308 	and.w	r3, r3, #8
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d009      	beq.n	80030fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030e8:	4b13      	ldr	r3, [pc, #76]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	4910      	ldr	r1, [pc, #64]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030fc:	f000 f824 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b0d      	ldr	r3, [pc, #52]	; (8003138 <HAL_RCC_ClockConfig+0x1f0>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	091b      	lsrs	r3, r3, #4
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	490b      	ldr	r1, [pc, #44]	; (800313c <HAL_RCC_ClockConfig+0x1f4>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	f003 031f 	and.w	r3, r3, #31
 8003114:	fa22 f303 	lsr.w	r3, r2, r3
 8003118:	4a09      	ldr	r2, [pc, #36]	; (8003140 <HAL_RCC_ClockConfig+0x1f8>)
 800311a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800311c:	4b09      	ldr	r3, [pc, #36]	; (8003144 <HAL_RCC_ClockConfig+0x1fc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f7fe fc79 	bl	8001a18 <HAL_InitTick>
 8003126:	4603      	mov	r3, r0
 8003128:	72fb      	strb	r3, [r7, #11]

  return status;
 800312a:	7afb      	ldrb	r3, [r7, #11]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40022000 	.word	0x40022000
 8003138:	40021000 	.word	0x40021000
 800313c:	0800af40 	.word	0x0800af40
 8003140:	20000000 	.word	0x20000000
 8003144:	20000004 	.word	0x20000004

08003148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003148:	b480      	push	{r7}
 800314a:	b089      	sub	sp, #36	; 0x24
 800314c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
 8003152:	2300      	movs	r3, #0
 8003154:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003156:	4b3e      	ldr	r3, [pc, #248]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 030c 	and.w	r3, r3, #12
 800315e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003160:	4b3b      	ldr	r3, [pc, #236]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	f003 0303 	and.w	r3, r3, #3
 8003168:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_RCC_GetSysClockFreq+0x34>
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	2b0c      	cmp	r3, #12
 8003174:	d121      	bne.n	80031ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d11e      	bne.n	80031ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800317c:	4b34      	ldr	r3, [pc, #208]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d107      	bne.n	8003198 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003188:	4b31      	ldr	r3, [pc, #196]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 800318a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800318e:	0a1b      	lsrs	r3, r3, #8
 8003190:	f003 030f 	and.w	r3, r3, #15
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	e005      	b.n	80031a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003198:	4b2d      	ldr	r3, [pc, #180]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	091b      	lsrs	r3, r3, #4
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80031a4:	4a2b      	ldr	r2, [pc, #172]	; (8003254 <HAL_RCC_GetSysClockFreq+0x10c>)
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10d      	bne.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031b8:	e00a      	b.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	2b04      	cmp	r3, #4
 80031be:	d102      	bne.n	80031c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031c0:	4b25      	ldr	r3, [pc, #148]	; (8003258 <HAL_RCC_GetSysClockFreq+0x110>)
 80031c2:	61bb      	str	r3, [r7, #24]
 80031c4:	e004      	b.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d101      	bne.n	80031d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031cc:	4b23      	ldr	r3, [pc, #140]	; (800325c <HAL_RCC_GetSysClockFreq+0x114>)
 80031ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	2b0c      	cmp	r3, #12
 80031d4:	d134      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031d6:	4b1e      	ldr	r3, [pc, #120]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 0303 	and.w	r3, r3, #3
 80031de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d003      	beq.n	80031ee <HAL_RCC_GetSysClockFreq+0xa6>
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d003      	beq.n	80031f4 <HAL_RCC_GetSysClockFreq+0xac>
 80031ec:	e005      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <HAL_RCC_GetSysClockFreq+0x110>)
 80031f0:	617b      	str	r3, [r7, #20]
      break;
 80031f2:	e005      	b.n	8003200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031f4:	4b19      	ldr	r3, [pc, #100]	; (800325c <HAL_RCC_GetSysClockFreq+0x114>)
 80031f6:	617b      	str	r3, [r7, #20]
      break;
 80031f8:	e002      	b.n	8003200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	617b      	str	r3, [r7, #20]
      break;
 80031fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003200:	4b13      	ldr	r3, [pc, #76]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	091b      	lsrs	r3, r3, #4
 8003206:	f003 0307 	and.w	r3, r3, #7
 800320a:	3301      	adds	r3, #1
 800320c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800320e:	4b10      	ldr	r3, [pc, #64]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	0a1b      	lsrs	r3, r3, #8
 8003214:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	fb03 f202 	mul.w	r2, r3, r2
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	fbb2 f3f3 	udiv	r3, r2, r3
 8003224:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003226:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <HAL_RCC_GetSysClockFreq+0x108>)
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	0e5b      	lsrs	r3, r3, #25
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	3301      	adds	r3, #1
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	fbb2 f3f3 	udiv	r3, r2, r3
 800323e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003240:	69bb      	ldr	r3, [r7, #24]
}
 8003242:	4618      	mov	r0, r3
 8003244:	3724      	adds	r7, #36	; 0x24
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40021000 	.word	0x40021000
 8003254:	0800af58 	.word	0x0800af58
 8003258:	00f42400 	.word	0x00f42400
 800325c:	007a1200 	.word	0x007a1200

08003260 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003264:	4b03      	ldr	r3, [pc, #12]	; (8003274 <HAL_RCC_GetHCLKFreq+0x14>)
 8003266:	681b      	ldr	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	20000000 	.word	0x20000000

08003278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800327c:	f7ff fff0 	bl	8003260 <HAL_RCC_GetHCLKFreq>
 8003280:	4602      	mov	r2, r0
 8003282:	4b06      	ldr	r3, [pc, #24]	; (800329c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	0a1b      	lsrs	r3, r3, #8
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	4904      	ldr	r1, [pc, #16]	; (80032a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800328e:	5ccb      	ldrb	r3, [r1, r3]
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003298:	4618      	mov	r0, r3
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40021000 	.word	0x40021000
 80032a0:	0800af50 	.word	0x0800af50

080032a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032a8:	f7ff ffda 	bl	8003260 <HAL_RCC_GetHCLKFreq>
 80032ac:	4602      	mov	r2, r0
 80032ae:	4b06      	ldr	r3, [pc, #24]	; (80032c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	0adb      	lsrs	r3, r3, #11
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	4904      	ldr	r1, [pc, #16]	; (80032cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80032ba:	5ccb      	ldrb	r3, [r1, r3]
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40021000 	.word	0x40021000
 80032cc:	0800af50 	.word	0x0800af50

080032d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	220f      	movs	r2, #15
 80032de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80032e0:	4b12      	ldr	r3, [pc, #72]	; (800332c <HAL_RCC_GetClockConfig+0x5c>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 0203 	and.w	r2, r3, #3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80032ec:	4b0f      	ldr	r3, [pc, #60]	; (800332c <HAL_RCC_GetClockConfig+0x5c>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80032f8:	4b0c      	ldr	r3, [pc, #48]	; (800332c <HAL_RCC_GetClockConfig+0x5c>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003304:	4b09      	ldr	r3, [pc, #36]	; (800332c <HAL_RCC_GetClockConfig+0x5c>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	08db      	lsrs	r3, r3, #3
 800330a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003312:	4b07      	ldr	r3, [pc, #28]	; (8003330 <HAL_RCC_GetClockConfig+0x60>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0207 	and.w	r2, r3, #7
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	601a      	str	r2, [r3, #0]
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	40021000 	.word	0x40021000
 8003330:	40022000 	.word	0x40022000

08003334 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003340:	4b2a      	ldr	r3, [pc, #168]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800334c:	f7ff f984 	bl	8002658 <HAL_PWREx_GetVoltageRange>
 8003350:	6178      	str	r0, [r7, #20]
 8003352:	e014      	b.n	800337e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003354:	4b25      	ldr	r3, [pc, #148]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003358:	4a24      	ldr	r2, [pc, #144]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800335a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800335e:	6593      	str	r3, [r2, #88]	; 0x58
 8003360:	4b22      	ldr	r3, [pc, #136]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003364:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800336c:	f7ff f974 	bl	8002658 <HAL_PWREx_GetVoltageRange>
 8003370:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003372:	4b1e      	ldr	r3, [pc, #120]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003376:	4a1d      	ldr	r2, [pc, #116]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003378:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800337c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003384:	d10b      	bne.n	800339e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b80      	cmp	r3, #128	; 0x80
 800338a:	d919      	bls.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2ba0      	cmp	r3, #160	; 0xa0
 8003390:	d902      	bls.n	8003398 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003392:	2302      	movs	r3, #2
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	e013      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003398:	2301      	movs	r3, #1
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	e010      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b80      	cmp	r3, #128	; 0x80
 80033a2:	d902      	bls.n	80033aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80033a4:	2303      	movs	r3, #3
 80033a6:	613b      	str	r3, [r7, #16]
 80033a8:	e00a      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2b80      	cmp	r3, #128	; 0x80
 80033ae:	d102      	bne.n	80033b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033b0:	2302      	movs	r3, #2
 80033b2:	613b      	str	r3, [r7, #16]
 80033b4:	e004      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b70      	cmp	r3, #112	; 0x70
 80033ba:	d101      	bne.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033bc:	2301      	movs	r3, #1
 80033be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033c0:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 0207 	bic.w	r2, r3, #7
 80033c8:	4909      	ldr	r1, [pc, #36]	; (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033d0:	4b07      	ldr	r3, [pc, #28]	; (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d001      	beq.n	80033e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40022000 	.word	0x40022000

080033f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033fc:	2300      	movs	r3, #0
 80033fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003400:	2300      	movs	r3, #0
 8003402:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800340c:	2b00      	cmp	r3, #0
 800340e:	d031      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003414:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003418:	d01a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800341a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800341e:	d814      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003420:	2b00      	cmp	r3, #0
 8003422:	d009      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003424:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003428:	d10f      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800342a:	4b5d      	ldr	r3, [pc, #372]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	4a5c      	ldr	r2, [pc, #368]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003434:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003436:	e00c      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3304      	adds	r3, #4
 800343c:	2100      	movs	r1, #0
 800343e:	4618      	mov	r0, r3
 8003440:	f000 f9ce 	bl	80037e0 <RCCEx_PLLSAI1_Config>
 8003444:	4603      	mov	r3, r0
 8003446:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003448:	e003      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	74fb      	strb	r3, [r7, #19]
      break;
 800344e:	e000      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003450:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003452:	7cfb      	ldrb	r3, [r7, #19]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10b      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003458:	4b51      	ldr	r3, [pc, #324]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800345e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003466:	494e      	ldr	r1, [pc, #312]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800346e:	e001      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003470:	7cfb      	ldrb	r3, [r7, #19]
 8003472:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 809e 	beq.w	80035be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003482:	2300      	movs	r3, #0
 8003484:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003486:	4b46      	ldr	r3, [pc, #280]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003492:	2301      	movs	r3, #1
 8003494:	e000      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003496:	2300      	movs	r3, #0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00d      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800349c:	4b40      	ldr	r3, [pc, #256]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800349e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a0:	4a3f      	ldr	r2, [pc, #252]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034a6:	6593      	str	r3, [r2, #88]	; 0x58
 80034a8:	4b3d      	ldr	r3, [pc, #244]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034b4:	2301      	movs	r3, #1
 80034b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034b8:	4b3a      	ldr	r3, [pc, #232]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a39      	ldr	r2, [pc, #228]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80034be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034c4:	f7fe fc60 	bl	8001d88 <HAL_GetTick>
 80034c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034ca:	e009      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034cc:	f7fe fc5c 	bl	8001d88 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d902      	bls.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	74fb      	strb	r3, [r7, #19]
        break;
 80034de:	e005      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034e0:	4b30      	ldr	r3, [pc, #192]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0ef      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80034ec:	7cfb      	ldrb	r3, [r7, #19]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d15a      	bne.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f2:	4b2b      	ldr	r3, [pc, #172]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01e      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	429a      	cmp	r2, r3
 800350c:	d019      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800350e:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003514:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003518:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800351a:	4b21      	ldr	r3, [pc, #132]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800351c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003520:	4a1f      	ldr	r2, [pc, #124]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003526:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800352a:	4b1d      	ldr	r3, [pc, #116]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800352c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003530:	4a1b      	ldr	r2, [pc, #108]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003532:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003536:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800353a:	4a19      	ldr	r2, [pc, #100]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d016      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354c:	f7fe fc1c 	bl	8001d88 <HAL_GetTick>
 8003550:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003552:	e00b      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003554:	f7fe fc18 	bl	8001d88 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003562:	4293      	cmp	r3, r2
 8003564:	d902      	bls.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	74fb      	strb	r3, [r7, #19]
            break;
 800356a:	e006      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356c:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800356e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0ec      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800357a:	7cfb      	ldrb	r3, [r7, #19]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10b      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003580:	4b07      	ldr	r3, [pc, #28]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003586:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358e:	4904      	ldr	r1, [pc, #16]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003590:	4313      	orrs	r3, r2
 8003592:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003596:	e009      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003598:	7cfb      	ldrb	r3, [r7, #19]
 800359a:	74bb      	strb	r3, [r7, #18]
 800359c:	e006      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a8:	7cfb      	ldrb	r3, [r7, #19]
 80035aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035ac:	7c7b      	ldrb	r3, [r7, #17]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d105      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035b2:	4b8a      	ldr	r3, [pc, #552]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80035b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b6:	4a89      	ldr	r2, [pc, #548]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80035b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035ca:	4b84      	ldr	r3, [pc, #528]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d0:	f023 0203 	bic.w	r2, r3, #3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	4980      	ldr	r1, [pc, #512]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035ec:	4b7b      	ldr	r3, [pc, #492]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f2:	f023 020c 	bic.w	r2, r3, #12
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fa:	4978      	ldr	r1, [pc, #480]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0320 	and.w	r3, r3, #32
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800360e:	4b73      	ldr	r3, [pc, #460]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003614:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361c:	496f      	ldr	r1, [pc, #444]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800361e:	4313      	orrs	r3, r2
 8003620:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00a      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003630:	4b6a      	ldr	r3, [pc, #424]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003636:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800363e:	4967      	ldr	r1, [pc, #412]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003652:	4b62      	ldr	r3, [pc, #392]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003658:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003660:	495e      	ldr	r1, [pc, #376]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003662:	4313      	orrs	r3, r2
 8003664:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00a      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003674:	4b59      	ldr	r3, [pc, #356]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800367a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003682:	4956      	ldr	r1, [pc, #344]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003684:	4313      	orrs	r3, r2
 8003686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003696:	4b51      	ldr	r3, [pc, #324]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a4:	494d      	ldr	r1, [pc, #308]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d028      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036b8:	4b48      	ldr	r3, [pc, #288]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c6:	4945      	ldr	r1, [pc, #276]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036d6:	d106      	bne.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036d8:	4b40      	ldr	r3, [pc, #256]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4a3f      	ldr	r2, [pc, #252]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80036de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036e2:	60d3      	str	r3, [r2, #12]
 80036e4:	e011      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036ee:	d10c      	bne.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3304      	adds	r3, #4
 80036f4:	2101      	movs	r1, #1
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 f872 	bl	80037e0 <RCCEx_PLLSAI1_Config>
 80036fc:	4603      	mov	r3, r0
 80036fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003700:	7cfb      	ldrb	r3, [r7, #19]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003706:	7cfb      	ldrb	r3, [r7, #19]
 8003708:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d028      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003716:	4b31      	ldr	r3, [pc, #196]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003724:	492d      	ldr	r1, [pc, #180]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003726:	4313      	orrs	r3, r2
 8003728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003730:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003734:	d106      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003736:	4b29      	ldr	r3, [pc, #164]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	4a28      	ldr	r2, [pc, #160]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800373c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003740:	60d3      	str	r3, [r2, #12]
 8003742:	e011      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003748:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800374c:	d10c      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	3304      	adds	r3, #4
 8003752:	2101      	movs	r1, #1
 8003754:	4618      	mov	r0, r3
 8003756:	f000 f843 	bl	80037e0 <RCCEx_PLLSAI1_Config>
 800375a:	4603      	mov	r3, r0
 800375c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800375e:	7cfb      	ldrb	r3, [r7, #19]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003764:	7cfb      	ldrb	r3, [r7, #19]
 8003766:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d01c      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003774:	4b19      	ldr	r3, [pc, #100]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800377a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003782:	4916      	ldr	r1, [pc, #88]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800378e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003792:	d10c      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	3304      	adds	r3, #4
 8003798:	2102      	movs	r1, #2
 800379a:	4618      	mov	r0, r3
 800379c:	f000 f820 	bl	80037e0 <RCCEx_PLLSAI1_Config>
 80037a0:	4603      	mov	r3, r0
 80037a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037a4:	7cfb      	ldrb	r3, [r7, #19]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80037aa:	7cfb      	ldrb	r3, [r7, #19]
 80037ac:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037ba:	4b08      	ldr	r3, [pc, #32]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c8:	4904      	ldr	r1, [pc, #16]	; (80037dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3718      	adds	r7, #24
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40021000 	.word	0x40021000

080037e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037ea:	2300      	movs	r3, #0
 80037ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037ee:	4b74      	ldr	r3, [pc, #464]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	f003 0303 	and.w	r3, r3, #3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d018      	beq.n	800382c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037fa:	4b71      	ldr	r3, [pc, #452]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	f003 0203 	and.w	r2, r3, #3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d10d      	bne.n	8003826 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
       ||
 800380e:	2b00      	cmp	r3, #0
 8003810:	d009      	beq.n	8003826 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003812:	4b6b      	ldr	r3, [pc, #428]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	091b      	lsrs	r3, r3, #4
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	1c5a      	adds	r2, r3, #1
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
       ||
 8003822:	429a      	cmp	r2, r3
 8003824:	d047      	beq.n	80038b6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	73fb      	strb	r3, [r7, #15]
 800382a:	e044      	b.n	80038b6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b03      	cmp	r3, #3
 8003832:	d018      	beq.n	8003866 <RCCEx_PLLSAI1_Config+0x86>
 8003834:	2b03      	cmp	r3, #3
 8003836:	d825      	bhi.n	8003884 <RCCEx_PLLSAI1_Config+0xa4>
 8003838:	2b01      	cmp	r3, #1
 800383a:	d002      	beq.n	8003842 <RCCEx_PLLSAI1_Config+0x62>
 800383c:	2b02      	cmp	r3, #2
 800383e:	d009      	beq.n	8003854 <RCCEx_PLLSAI1_Config+0x74>
 8003840:	e020      	b.n	8003884 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003842:	4b5f      	ldr	r3, [pc, #380]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d11d      	bne.n	800388a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003852:	e01a      	b.n	800388a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003854:	4b5a      	ldr	r3, [pc, #360]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385c:	2b00      	cmp	r3, #0
 800385e:	d116      	bne.n	800388e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003864:	e013      	b.n	800388e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003866:	4b56      	ldr	r3, [pc, #344]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10f      	bne.n	8003892 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003872:	4b53      	ldr	r3, [pc, #332]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d109      	bne.n	8003892 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003882:	e006      	b.n	8003892 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	73fb      	strb	r3, [r7, #15]
      break;
 8003888:	e004      	b.n	8003894 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800388a:	bf00      	nop
 800388c:	e002      	b.n	8003894 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800388e:	bf00      	nop
 8003890:	e000      	b.n	8003894 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003892:	bf00      	nop
    }

    if(status == HAL_OK)
 8003894:	7bfb      	ldrb	r3, [r7, #15]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10d      	bne.n	80038b6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800389a:	4b49      	ldr	r3, [pc, #292]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6819      	ldr	r1, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	3b01      	subs	r3, #1
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	430b      	orrs	r3, r1
 80038b0:	4943      	ldr	r1, [pc, #268]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d17c      	bne.n	80039b6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038bc:	4b40      	ldr	r3, [pc, #256]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a3f      	ldr	r2, [pc, #252]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038c2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038c8:	f7fe fa5e 	bl	8001d88 <HAL_GetTick>
 80038cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038ce:	e009      	b.n	80038e4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038d0:	f7fe fa5a 	bl	8001d88 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d902      	bls.n	80038e4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	73fb      	strb	r3, [r7, #15]
        break;
 80038e2:	e005      	b.n	80038f0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038e4:	4b36      	ldr	r3, [pc, #216]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1ef      	bne.n	80038d0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038f0:	7bfb      	ldrb	r3, [r7, #15]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d15f      	bne.n	80039b6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d110      	bne.n	800391e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038fc:	4b30      	ldr	r3, [pc, #192]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003904:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6892      	ldr	r2, [r2, #8]
 800390c:	0211      	lsls	r1, r2, #8
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	68d2      	ldr	r2, [r2, #12]
 8003912:	06d2      	lsls	r2, r2, #27
 8003914:	430a      	orrs	r2, r1
 8003916:	492a      	ldr	r1, [pc, #168]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003918:	4313      	orrs	r3, r2
 800391a:	610b      	str	r3, [r1, #16]
 800391c:	e027      	b.n	800396e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d112      	bne.n	800394a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003924:	4b26      	ldr	r3, [pc, #152]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800392c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6892      	ldr	r2, [r2, #8]
 8003934:	0211      	lsls	r1, r2, #8
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	6912      	ldr	r2, [r2, #16]
 800393a:	0852      	lsrs	r2, r2, #1
 800393c:	3a01      	subs	r2, #1
 800393e:	0552      	lsls	r2, r2, #21
 8003940:	430a      	orrs	r2, r1
 8003942:	491f      	ldr	r1, [pc, #124]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003944:	4313      	orrs	r3, r2
 8003946:	610b      	str	r3, [r1, #16]
 8003948:	e011      	b.n	800396e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800394a:	4b1d      	ldr	r3, [pc, #116]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003952:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	6892      	ldr	r2, [r2, #8]
 800395a:	0211      	lsls	r1, r2, #8
 800395c:	687a      	ldr	r2, [r7, #4]
 800395e:	6952      	ldr	r2, [r2, #20]
 8003960:	0852      	lsrs	r2, r2, #1
 8003962:	3a01      	subs	r2, #1
 8003964:	0652      	lsls	r2, r2, #25
 8003966:	430a      	orrs	r2, r1
 8003968:	4915      	ldr	r1, [pc, #84]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800396a:	4313      	orrs	r3, r2
 800396c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800396e:	4b14      	ldr	r3, [pc, #80]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a13      	ldr	r2, [pc, #76]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003974:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003978:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397a:	f7fe fa05 	bl	8001d88 <HAL_GetTick>
 800397e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003980:	e009      	b.n	8003996 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003982:	f7fe fa01 	bl	8001d88 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d902      	bls.n	8003996 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	73fb      	strb	r3, [r7, #15]
          break;
 8003994:	e005      	b.n	80039a2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003996:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d0ef      	beq.n	8003982 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80039a2:	7bfb      	ldrb	r3, [r7, #15]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d106      	bne.n	80039b6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80039a8:	4b05      	ldr	r3, [pc, #20]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039aa:	691a      	ldr	r2, [r3, #16]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	4903      	ldr	r1, [pc, #12]	; (80039c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40021000 	.word	0x40021000

080039c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e095      	b.n	8003b02 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d108      	bne.n	80039f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039e6:	d009      	beq.n	80039fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	61da      	str	r2, [r3, #28]
 80039ee:	e005      	b.n	80039fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d106      	bne.n	8003a1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7fd ff08 	bl	800182c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a3c:	d902      	bls.n	8003a44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	e002      	b.n	8003a4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003a52:	d007      	beq.n	8003a64 <HAL_SPI_Init+0xa0>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a5c:	d002      	beq.n	8003a64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	431a      	orrs	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69db      	ldr	r3, [r3, #28]
 8003a98:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa6:	ea42 0103 	orr.w	r1, r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	0c1b      	lsrs	r3, r3, #16
 8003ac0:	f003 0204 	and.w	r2, r3, #4
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad2:	f003 0308 	and.w	r3, r3, #8
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003ae0:	ea42 0103 	orr.w	r1, r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
	...

08003b0c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	4613      	mov	r3, r2
 8003b18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_SPI_Transmit_DMA+0x20>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e0d8      	b.n	8003cde <HAL_SPI_Transmit_DMA+0x1d2>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d002      	beq.n	8003b46 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003b40:	2302      	movs	r3, #2
 8003b42:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b44:	e0c6      	b.n	8003cd4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d002      	beq.n	8003b52 <HAL_SPI_Transmit_DMA+0x46>
 8003b4c:	88fb      	ldrh	r3, [r7, #6]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d102      	bne.n	8003b58 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b56:	e0bd      	b.n	8003cd4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	88fa      	ldrh	r2, [r7, #6]
 8003b70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	88fa      	ldrh	r2, [r7, #6]
 8003b76:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ba2:	d10f      	bne.n	8003bc4 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bb2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bc2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bc8:	4a47      	ldr	r2, [pc, #284]	; (8003ce8 <HAL_SPI_Transmit_DMA+0x1dc>)
 8003bca:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd0:	4a46      	ldr	r2, [pc, #280]	; (8003cec <HAL_SPI_Transmit_DMA+0x1e0>)
 8003bd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd8:	4a45      	ldr	r2, [pc, #276]	; (8003cf0 <HAL_SPI_Transmit_DMA+0x1e4>)
 8003bda:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003be0:	2200      	movs	r2, #0
 8003be2:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003bf2:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003bfc:	d82d      	bhi.n	8003c5a <HAL_SPI_Transmit_DMA+0x14e>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c08:	d127      	bne.n	8003c5a <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10f      	bne.n	8003c38 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c26:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	085b      	lsrs	r3, r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c36:	e010      	b.n	8003c5a <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c46:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	085b      	lsrs	r3, r3, #1
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	3301      	adds	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c62:	4619      	mov	r1, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	330c      	adds	r3, #12
 8003c6a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c70:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003c72:	f7fe fa2f 	bl	80020d4 <HAL_DMA_Start_IT>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00c      	beq.n	8003c96 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c80:	f043 0210 	orr.w	r2, r3, #16
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8003c94:	e01e      	b.n	8003cd4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca0:	2b40      	cmp	r3, #64	; 0x40
 8003ca2:	d007      	beq.n	8003cb4 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cb2:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0220 	orr.w	r2, r2, #32
 8003cc2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0202 	orr.w	r2, r2, #2
 8003cd2:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	080044bf 	.word	0x080044bf
 8003cec:	080042e1 	.word	0x080042e1
 8003cf0:	08004513 	.word	0x08004513

08003cf4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d110      	bne.n	8003d30 <HAL_SPI_Receive_DMA+0x3c>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d16:	d10b      	bne.n	8003d30 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2204      	movs	r2, #4
 8003d1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8003d20:	88fb      	ldrh	r3, [r7, #6]
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	68b9      	ldr	r1, [r7, #8]
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 f908 	bl	8003f3c <HAL_SPI_TransmitReceive_DMA>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	e0fb      	b.n	8003f28 <HAL_SPI_Receive_DMA+0x234>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d101      	bne.n	8003d3e <HAL_SPI_Receive_DMA+0x4a>
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	e0f4      	b.n	8003f28 <HAL_SPI_Receive_DMA+0x234>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d002      	beq.n	8003d58 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8003d52:	2302      	movs	r3, #2
 8003d54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003d56:	e0e2      	b.n	8003f1e <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <HAL_SPI_Receive_DMA+0x70>
 8003d5e:	88fb      	ldrh	r3, [r7, #6]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d102      	bne.n	8003d6a <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003d68:	e0d9      	b.n	8003f1e <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2204      	movs	r2, #4
 8003d6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	88fa      	ldrh	r2, [r7, #6]
 8003d82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	88fa      	ldrh	r2, [r7, #6]
 8003d8a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dae:	d10f      	bne.n	8003dd0 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dbe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003dce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dde:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003de8:	d908      	bls.n	8003dfc <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003df8:	605a      	str	r2, [r3, #4]
 8003dfa:	e042      	b.n	8003e82 <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e0a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e16:	d134      	bne.n	8003e82 <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e26:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d111      	bne.n	8003e5c <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e46:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	085b      	lsrs	r3, r3, #1
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003e5a:	e012      	b.n	8003e82 <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e6a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	085b      	lsrs	r3, r3, #1
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	3301      	adds	r3, #1
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e86:	4a2a      	ldr	r2, [pc, #168]	; (8003f30 <HAL_SPI_Receive_DMA+0x23c>)
 8003e88:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e8e:	4a29      	ldr	r2, [pc, #164]	; (8003f34 <HAL_SPI_Receive_DMA+0x240>)
 8003e90:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e96:	4a28      	ldr	r2, [pc, #160]	; (8003f38 <HAL_SPI_Receive_DMA+0x244>)
 8003e98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	330c      	adds	r3, #12
 8003eac:	4619      	mov	r1, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb2:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003eba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003ebc:	f7fe f90a 	bl	80020d4 <HAL_DMA_Start_IT>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00c      	beq.n	8003ee0 <HAL_SPI_Receive_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eca:	f043 0210 	orr.w	r2, r3, #16
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8003ede:	e01e      	b.n	8003f1e <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eea:	2b40      	cmp	r3, #64	; 0x40
 8003eec:	d007      	beq.n	8003efe <HAL_SPI_Receive_DMA+0x20a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003efc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f042 0220 	orr.w	r2, r2, #32
 8003f0c:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f042 0201 	orr.w	r2, r2, #1
 8003f1c:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	080044db 	.word	0x080044db
 8003f34:	08004387 	.word	0x08004387
 8003f38:	08004513 	.word	0x08004513

08003f3c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
 8003f48:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d101      	bne.n	8003f5c <HAL_SPI_TransmitReceive_DMA+0x20>
 8003f58:	2302      	movs	r3, #2
 8003f5a:	e16c      	b.n	8004236 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f6a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003f72:	7dbb      	ldrb	r3, [r7, #22]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d00d      	beq.n	8003f94 <HAL_SPI_TransmitReceive_DMA+0x58>
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f7e:	d106      	bne.n	8003f8e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d102      	bne.n	8003f8e <HAL_SPI_TransmitReceive_DMA+0x52>
 8003f88:	7dbb      	ldrb	r3, [r7, #22]
 8003f8a:	2b04      	cmp	r3, #4
 8003f8c:	d002      	beq.n	8003f94 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8003f8e:	2302      	movs	r3, #2
 8003f90:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003f92:	e14b      	b.n	800422c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d005      	beq.n	8003fa6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d002      	beq.n	8003fa6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8003fa0:	887b      	ldrh	r3, [r7, #2]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d102      	bne.n	8003fac <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003faa:	e13f      	b.n	800422c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d003      	beq.n	8003fc0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2205      	movs	r2, #5
 8003fbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	68ba      	ldr	r2, [r7, #8]
 8003fca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	887a      	ldrh	r2, [r7, #2]
 8003fd0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	887a      	ldrh	r2, [r7, #2]
 8003fd6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	887a      	ldrh	r2, [r7, #2]
 8003fe2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	887a      	ldrh	r2, [r7, #2]
 8003fea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8004008:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004012:	d908      	bls.n	8004026 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004022:	605a      	str	r2, [r3, #4]
 8004024:	e06f      	b.n	8004106 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004034:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004040:	d126      	bne.n	8004090 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10f      	bne.n	800406e <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	685a      	ldr	r2, [r3, #4]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800405c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004062:	b29b      	uxth	r3, r3
 8004064:	085b      	lsrs	r3, r3, #1
 8004066:	b29a      	uxth	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800406c:	e010      	b.n	8004090 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800407c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004082:	b29b      	uxth	r3, r3
 8004084:	085b      	lsrs	r3, r3, #1
 8004086:	b29b      	uxth	r3, r3
 8004088:	3301      	adds	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800409a:	d134      	bne.n	8004106 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80040aa:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d111      	bne.n	80040e0 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040ca:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	085b      	lsrs	r3, r3, #1
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80040de:	e012      	b.n	8004106 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040ee:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	085b      	lsrs	r3, r3, #1
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	3301      	adds	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b04      	cmp	r3, #4
 8004110:	d108      	bne.n	8004124 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004116:	4a4a      	ldr	r2, [pc, #296]	; (8004240 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8004118:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411e:	4a49      	ldr	r2, [pc, #292]	; (8004244 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8004120:	62da      	str	r2, [r3, #44]	; 0x2c
 8004122:	e007      	b.n	8004134 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004128:	4a47      	ldr	r2, [pc, #284]	; (8004248 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800412a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004130:	4a46      	ldr	r2, [pc, #280]	; (800424c <HAL_SPI_TransmitReceive_DMA+0x310>)
 8004132:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004138:	4a45      	ldr	r2, [pc, #276]	; (8004250 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800413a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004140:	2200      	movs	r2, #0
 8004142:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	330c      	adds	r3, #12
 800414e:	4619      	mov	r1, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004154:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800415c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800415e:	f7fd ffb9 	bl	80020d4 <HAL_DMA_Start_IT>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00c      	beq.n	8004182 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800416c:	f043 0210 	orr.w	r2, r3, #16
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004180:	e054      	b.n	800422c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f042 0201 	orr.w	r2, r2, #1
 8004190:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004196:	2200      	movs	r2, #0
 8004198:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800419e:	2200      	movs	r2, #0
 80041a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a6:	2200      	movs	r2, #0
 80041a8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ae:	2200      	movs	r2, #0
 80041b0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ba:	4619      	mov	r1, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	330c      	adds	r3, #12
 80041c2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041c8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80041ca:	f7fd ff83 	bl	80020d4 <HAL_DMA_Start_IT>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00c      	beq.n	80041ee <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041d8:	f043 0210 	orr.w	r2, r3, #16
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80041ec:	e01e      	b.n	800422c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f8:	2b40      	cmp	r3, #64	; 0x40
 80041fa:	d007      	beq.n	800420c <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800420a:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0220 	orr.w	r2, r2, #32
 800421a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0202 	orr.w	r2, r2, #2
 800422a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004234:	7dfb      	ldrb	r3, [r7, #23]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	080044db 	.word	0x080044db
 8004244:	08004387 	.word	0x08004387
 8004248:	080044f7 	.word	0x080044f7
 800424c:	0800442f 	.word	0x0800442f
 8004250:	08004513 	.word	0x08004513

08004254 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ec:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042ee:	f7fd fd4b 	bl	8001d88 <HAL_GetTick>
 80042f2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b20      	cmp	r3, #32
 8004300:	d03b      	beq.n	800437a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0220 	bic.w	r2, r2, #32
 8004310:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f022 0202 	bic.w	r2, r2, #2
 8004320:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	2164      	movs	r1, #100	; 0x64
 8004326:	6978      	ldr	r0, [r7, #20]
 8004328:	f000 fa8a 	bl	8004840 <SPI_EndRxTxTransaction>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d005      	beq.n	800433e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004336:	f043 0220 	orr.w	r2, r3, #32
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10a      	bne.n	800435c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004346:	2300      	movs	r3, #0
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	60fb      	str	r3, [r7, #12]
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	60fb      	str	r3, [r7, #12]
 800435a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2200      	movs	r2, #0
 8004360:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004372:	6978      	ldr	r0, [r7, #20]
 8004374:	f7ff ffaa 	bl	80042cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004378:	e002      	b.n	8004380 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800437a:	6978      	ldr	r0, [r7, #20]
 800437c:	f7ff ff6a 	bl	8004254 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004380:	3718      	adds	r7, #24
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	b084      	sub	sp, #16
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004392:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004394:	f7fd fcf8 	bl	8001d88 <HAL_GetTick>
 8004398:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0320 	and.w	r3, r3, #32
 80043a4:	2b20      	cmp	r3, #32
 80043a6:	d03c      	beq.n	8004422 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0220 	bic.w	r2, r2, #32
 80043b6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10d      	bne.n	80043dc <SPI_DMAReceiveCplt+0x56>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043c8:	d108      	bne.n	80043dc <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0203 	bic.w	r2, r2, #3
 80043d8:	605a      	str	r2, [r3, #4]
 80043da:	e007      	b.n	80043ec <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 0201 	bic.w	r2, r2, #1
 80043ea:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80043ec:	68ba      	ldr	r2, [r7, #8]
 80043ee:	2164      	movs	r1, #100	; 0x64
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 f9cd 	bl	8004790 <SPI_EndRxTransaction>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2220      	movs	r2, #32
 8004400:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800441a:	68f8      	ldr	r0, [r7, #12]
 800441c:	f7ff ff56 	bl	80042cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004420:	e002      	b.n	8004428 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f7ff ff20 	bl	8004268 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b084      	sub	sp, #16
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800443a:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800443c:	f7fd fca4 	bl	8001d88 <HAL_GetTick>
 8004440:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0320 	and.w	r3, r3, #32
 800444c:	2b20      	cmp	r3, #32
 800444e:	d030      	beq.n	80044b2 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0220 	bic.w	r2, r2, #32
 800445e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	2164      	movs	r1, #100	; 0x64
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 f9eb 	bl	8004840 <SPI_EndRxTxTransaction>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d005      	beq.n	800447c <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004474:	f043 0220 	orr.w	r2, r3, #32
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0203 	bic.w	r2, r2, #3
 800448a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f7ff ff0e 	bl	80042cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80044b0:	e002      	b.n	80044b8 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f7ff fee2 	bl	800427c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f7ff fedf 	bl	8004290 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80044d2:	bf00      	nop
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b084      	sub	sp, #16
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f7ff fedb 	bl	80042a4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80044ee:	bf00      	nop
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b084      	sub	sp, #16
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004502:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f7ff fed7 	bl	80042b8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800450a:	bf00      	nop
 800450c:	3710      	adds	r7, #16
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	b084      	sub	sp, #16
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800451e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0203 	bic.w	r2, r2, #3
 800452e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004534:	f043 0210 	orr.w	r2, r3, #16
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f7ff fec1 	bl	80042cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800454a:	bf00      	nop
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
	...

08004554 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	4613      	mov	r3, r2
 8004562:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004564:	f7fd fc10 	bl	8001d88 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456c:	1a9b      	subs	r3, r3, r2
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	4413      	add	r3, r2
 8004572:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004574:	f7fd fc08 	bl	8001d88 <HAL_GetTick>
 8004578:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800457a:	4b39      	ldr	r3, [pc, #228]	; (8004660 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	015b      	lsls	r3, r3, #5
 8004580:	0d1b      	lsrs	r3, r3, #20
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	fb02 f303 	mul.w	r3, r2, r3
 8004588:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800458a:	e054      	b.n	8004636 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004592:	d050      	beq.n	8004636 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004594:	f7fd fbf8 	bl	8001d88 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	69fa      	ldr	r2, [r7, #28]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d902      	bls.n	80045aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d13d      	bne.n	8004626 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80045b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045c2:	d111      	bne.n	80045e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045cc:	d004      	beq.n	80045d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045d6:	d107      	bne.n	80045e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045f0:	d10f      	bne.n	8004612 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004610:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e017      	b.n	8004656 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	3b01      	subs	r3, #1
 8004634:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	4013      	ands	r3, r2
 8004640:	68ba      	ldr	r2, [r7, #8]
 8004642:	429a      	cmp	r2, r3
 8004644:	bf0c      	ite	eq
 8004646:	2301      	moveq	r3, #1
 8004648:	2300      	movne	r3, #0
 800464a:	b2db      	uxtb	r3, r3
 800464c:	461a      	mov	r2, r3
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	429a      	cmp	r2, r3
 8004652:	d19b      	bne.n	800458c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3720      	adds	r7, #32
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	20000000 	.word	0x20000000

08004664 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b08a      	sub	sp, #40	; 0x28
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
 8004670:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004672:	2300      	movs	r3, #0
 8004674:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004676:	f7fd fb87 	bl	8001d88 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467e:	1a9b      	subs	r3, r3, r2
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	4413      	add	r3, r2
 8004684:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004686:	f7fd fb7f 	bl	8001d88 <HAL_GetTick>
 800468a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	330c      	adds	r3, #12
 8004692:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004694:	4b3d      	ldr	r3, [pc, #244]	; (800478c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	4613      	mov	r3, r2
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	4413      	add	r3, r2
 800469e:	00da      	lsls	r2, r3, #3
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	0d1b      	lsrs	r3, r3, #20
 80046a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80046ac:	e060      	b.n	8004770 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80046b4:	d107      	bne.n	80046c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d104      	bne.n	80046c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80046c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046cc:	d050      	beq.n	8004770 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046ce:	f7fd fb5b 	bl	8001d88 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046da:	429a      	cmp	r2, r3
 80046dc:	d902      	bls.n	80046e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80046de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d13d      	bne.n	8004760 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80046f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046fc:	d111      	bne.n	8004722 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004706:	d004      	beq.n	8004712 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004710:	d107      	bne.n	8004722 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004720:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800472a:	d10f      	bne.n	800474c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800474a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e010      	b.n	8004782 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	3b01      	subs	r3, #1
 800476e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	689a      	ldr	r2, [r3, #8]
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	4013      	ands	r3, r2
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	429a      	cmp	r2, r3
 800477e:	d196      	bne.n	80046ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3728      	adds	r7, #40	; 0x28
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	20000000 	.word	0x20000000

08004790 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af02      	add	r7, sp, #8
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047a4:	d111      	bne.n	80047ca <SPI_EndRxTransaction+0x3a>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047ae:	d004      	beq.n	80047ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b8:	d107      	bne.n	80047ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047c8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	2200      	movs	r2, #0
 80047d2:	2180      	movs	r1, #128	; 0x80
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f7ff febd 	bl	8004554 <SPI_WaitFlagStateUntilTimeout>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d007      	beq.n	80047f0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047e4:	f043 0220 	orr.w	r2, r3, #32
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e023      	b.n	8004838 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047f8:	d11d      	bne.n	8004836 <SPI_EndRxTransaction+0xa6>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004802:	d004      	beq.n	800480e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800480c:	d113      	bne.n	8004836 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2200      	movs	r2, #0
 8004816:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f7ff ff22 	bl	8004664 <SPI_WaitFifoStateUntilTimeout>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d007      	beq.n	8004836 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800482a:	f043 0220 	orr.w	r2, r3, #32
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e000      	b.n	8004838 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af02      	add	r7, sp, #8
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	9300      	str	r3, [sp, #0]
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	2200      	movs	r2, #0
 8004854:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f7ff ff03 	bl	8004664 <SPI_WaitFifoStateUntilTimeout>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d007      	beq.n	8004874 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004868:	f043 0220 	orr.w	r2, r3, #32
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e027      	b.n	80048c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	9300      	str	r3, [sp, #0]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	2200      	movs	r2, #0
 800487c:	2180      	movs	r1, #128	; 0x80
 800487e:	68f8      	ldr	r0, [r7, #12]
 8004880:	f7ff fe68 	bl	8004554 <SPI_WaitFlagStateUntilTimeout>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d007      	beq.n	800489a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800488e:	f043 0220 	orr.w	r2, r3, #32
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e014      	b.n	80048c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	9300      	str	r3, [sp, #0]
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f7ff fedc 	bl	8004664 <SPI_WaitFifoStateUntilTimeout>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d007      	beq.n	80048c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048b6:	f043 0220 	orr.w	r2, r3, #32
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e000      	b.n	80048c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e049      	b.n	8004972 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d106      	bne.n	80048f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f841 	bl	800497a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	3304      	adds	r3, #4
 8004908:	4619      	mov	r1, r3
 800490a:	4610      	mov	r0, r2
 800490c:	f000 f9dc 	bl	8004cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
	...

08004990 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d001      	beq.n	80049a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e03b      	b.n	8004a20 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0201 	orr.w	r2, r2, #1
 80049be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a19      	ldr	r2, [pc, #100]	; (8004a2c <HAL_TIM_Base_Start_IT+0x9c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d009      	beq.n	80049de <HAL_TIM_Base_Start_IT+0x4e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049d2:	d004      	beq.n	80049de <HAL_TIM_Base_Start_IT+0x4e>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a15      	ldr	r2, [pc, #84]	; (8004a30 <HAL_TIM_Base_Start_IT+0xa0>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d115      	bne.n	8004a0a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	689a      	ldr	r2, [r3, #8]
 80049e4:	4b13      	ldr	r3, [pc, #76]	; (8004a34 <HAL_TIM_Base_Start_IT+0xa4>)
 80049e6:	4013      	ands	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2b06      	cmp	r3, #6
 80049ee:	d015      	beq.n	8004a1c <HAL_TIM_Base_Start_IT+0x8c>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049f6:	d011      	beq.n	8004a1c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f042 0201 	orr.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a08:	e008      	b.n	8004a1c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f042 0201 	orr.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]
 8004a1a:	e000      	b.n	8004a1e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a1c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3714      	adds	r7, #20
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	40012c00 	.word	0x40012c00
 8004a30:	40014000 	.word	0x40014000
 8004a34:	00010007 	.word	0x00010007

08004a38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d122      	bne.n	8004a94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f003 0302 	and.w	r3, r3, #2
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d11b      	bne.n	8004a94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f06f 0202 	mvn.w	r2, #2
 8004a64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f905 	bl	8004c8a <HAL_TIM_IC_CaptureCallback>
 8004a80:	e005      	b.n	8004a8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 f8f7 	bl	8004c76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 f908 	bl	8004c9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d122      	bne.n	8004ae8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b04      	cmp	r3, #4
 8004aae:	d11b      	bne.n	8004ae8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f06f 0204 	mvn.w	r2, #4
 8004ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2202      	movs	r2, #2
 8004abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d003      	beq.n	8004ad6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 f8db 	bl	8004c8a <HAL_TIM_IC_CaptureCallback>
 8004ad4:	e005      	b.n	8004ae2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f8cd 	bl	8004c76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 f8de 	bl	8004c9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	d122      	bne.n	8004b3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d11b      	bne.n	8004b3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f06f 0208 	mvn.w	r2, #8
 8004b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2204      	movs	r2, #4
 8004b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	f003 0303 	and.w	r3, r3, #3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f8b1 	bl	8004c8a <HAL_TIM_IC_CaptureCallback>
 8004b28:	e005      	b.n	8004b36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f8a3 	bl	8004c76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f8b4 	bl	8004c9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f003 0310 	and.w	r3, r3, #16
 8004b46:	2b10      	cmp	r3, #16
 8004b48:	d122      	bne.n	8004b90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	f003 0310 	and.w	r3, r3, #16
 8004b54:	2b10      	cmp	r3, #16
 8004b56:	d11b      	bne.n	8004b90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f06f 0210 	mvn.w	r2, #16
 8004b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2208      	movs	r2, #8
 8004b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f887 	bl	8004c8a <HAL_TIM_IC_CaptureCallback>
 8004b7c:	e005      	b.n	8004b8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f879 	bl	8004c76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 f88a 	bl	8004c9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d10e      	bne.n	8004bbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d107      	bne.n	8004bbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f06f 0201 	mvn.w	r2, #1
 8004bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7fc fdf8 	bl	80017ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc6:	2b80      	cmp	r3, #128	; 0x80
 8004bc8:	d10e      	bne.n	8004be8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd4:	2b80      	cmp	r3, #128	; 0x80
 8004bd6:	d107      	bne.n	8004be8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 f8de 	bl	8004da4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bf6:	d10e      	bne.n	8004c16 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c02:	2b80      	cmp	r3, #128	; 0x80
 8004c04:	d107      	bne.n	8004c16 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 f8d1 	bl	8004db8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c20:	2b40      	cmp	r3, #64	; 0x40
 8004c22:	d10e      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2e:	2b40      	cmp	r3, #64	; 0x40
 8004c30:	d107      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 f838 	bl	8004cb2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	f003 0320 	and.w	r3, r3, #32
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	d10e      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f003 0320 	and.w	r3, r3, #32
 8004c5a:	2b20      	cmp	r3, #32
 8004c5c:	d107      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f06f 0220 	mvn.w	r2, #32
 8004c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 f891 	bl	8004d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c6e:	bf00      	nop
 8004c70:	3708      	adds	r7, #8
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c7e:	bf00      	nop
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c9e:	b480      	push	{r7}
 8004ca0:	b083      	sub	sp, #12
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b083      	sub	sp, #12
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cba:	bf00      	nop
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
	...

08004cc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a2a      	ldr	r2, [pc, #168]	; (8004d84 <TIM_Base_SetConfig+0xbc>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d003      	beq.n	8004ce8 <TIM_Base_SetConfig+0x20>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce6:	d108      	bne.n	8004cfa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a21      	ldr	r2, [pc, #132]	; (8004d84 <TIM_Base_SetConfig+0xbc>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00b      	beq.n	8004d1a <TIM_Base_SetConfig+0x52>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d08:	d007      	beq.n	8004d1a <TIM_Base_SetConfig+0x52>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a1e      	ldr	r2, [pc, #120]	; (8004d88 <TIM_Base_SetConfig+0xc0>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d003      	beq.n	8004d1a <TIM_Base_SetConfig+0x52>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a1d      	ldr	r2, [pc, #116]	; (8004d8c <TIM_Base_SetConfig+0xc4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d108      	bne.n	8004d2c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a0c      	ldr	r2, [pc, #48]	; (8004d84 <TIM_Base_SetConfig+0xbc>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d007      	beq.n	8004d68 <TIM_Base_SetConfig+0xa0>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a0b      	ldr	r2, [pc, #44]	; (8004d88 <TIM_Base_SetConfig+0xc0>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d003      	beq.n	8004d68 <TIM_Base_SetConfig+0xa0>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a0a      	ldr	r2, [pc, #40]	; (8004d8c <TIM_Base_SetConfig+0xc4>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d103      	bne.n	8004d70 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	691a      	ldr	r2, [r3, #16]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	615a      	str	r2, [r3, #20]
}
 8004d76:	bf00      	nop
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	40012c00 	.word	0x40012c00
 8004d88:	40014000 	.word	0x40014000
 8004d8c:	40014400 	.word	0x40014400

08004d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e040      	b.n	8004e60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d106      	bne.n	8004df4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7fc fdba 	bl	8001968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2224      	movs	r2, #36	; 0x24
 8004df8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 0201 	bic.w	r2, r2, #1
 8004e08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f82c 	bl	8004e68 <UART_SetConfig>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e022      	b.n	8004e60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fa4c 	bl	80052c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0201 	orr.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fad3 	bl	8005404 <UART_CheckIdleState>
 8004e5e:	4603      	mov	r3, r0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e6c:	b08a      	sub	sp, #40	; 0x28
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e72:	2300      	movs	r3, #0
 8004e74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	431a      	orrs	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	431a      	orrs	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	4bb4      	ldr	r3, [pc, #720]	; (8005168 <UART_SetConfig+0x300>)
 8004e98:	4013      	ands	r3, r2
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	6812      	ldr	r2, [r2, #0]
 8004e9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ea0:	430b      	orrs	r3, r1
 8004ea2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	68da      	ldr	r2, [r3, #12]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	699b      	ldr	r3, [r3, #24]
 8004ebe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4aa9      	ldr	r2, [pc, #676]	; (800516c <UART_SetConfig+0x304>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d004      	beq.n	8004ed4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4aa0      	ldr	r2, [pc, #640]	; (8005170 <UART_SetConfig+0x308>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d126      	bne.n	8004f40 <UART_SetConfig+0xd8>
 8004ef2:	4ba0      	ldr	r3, [pc, #640]	; (8005174 <UART_SetConfig+0x30c>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef8:	f003 0303 	and.w	r3, r3, #3
 8004efc:	2b03      	cmp	r3, #3
 8004efe:	d81b      	bhi.n	8004f38 <UART_SetConfig+0xd0>
 8004f00:	a201      	add	r2, pc, #4	; (adr r2, 8004f08 <UART_SetConfig+0xa0>)
 8004f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f06:	bf00      	nop
 8004f08:	08004f19 	.word	0x08004f19
 8004f0c:	08004f29 	.word	0x08004f29
 8004f10:	08004f21 	.word	0x08004f21
 8004f14:	08004f31 	.word	0x08004f31
 8004f18:	2301      	movs	r3, #1
 8004f1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f1e:	e080      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004f20:	2302      	movs	r3, #2
 8004f22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f26:	e07c      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004f28:	2304      	movs	r3, #4
 8004f2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f2e:	e078      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004f30:	2308      	movs	r3, #8
 8004f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f36:	e074      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004f38:	2310      	movs	r3, #16
 8004f3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f3e:	e070      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a8c      	ldr	r2, [pc, #560]	; (8005178 <UART_SetConfig+0x310>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d138      	bne.n	8004fbc <UART_SetConfig+0x154>
 8004f4a:	4b8a      	ldr	r3, [pc, #552]	; (8005174 <UART_SetConfig+0x30c>)
 8004f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f50:	f003 030c 	and.w	r3, r3, #12
 8004f54:	2b0c      	cmp	r3, #12
 8004f56:	d82d      	bhi.n	8004fb4 <UART_SetConfig+0x14c>
 8004f58:	a201      	add	r2, pc, #4	; (adr r2, 8004f60 <UART_SetConfig+0xf8>)
 8004f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f5e:	bf00      	nop
 8004f60:	08004f95 	.word	0x08004f95
 8004f64:	08004fb5 	.word	0x08004fb5
 8004f68:	08004fb5 	.word	0x08004fb5
 8004f6c:	08004fb5 	.word	0x08004fb5
 8004f70:	08004fa5 	.word	0x08004fa5
 8004f74:	08004fb5 	.word	0x08004fb5
 8004f78:	08004fb5 	.word	0x08004fb5
 8004f7c:	08004fb5 	.word	0x08004fb5
 8004f80:	08004f9d 	.word	0x08004f9d
 8004f84:	08004fb5 	.word	0x08004fb5
 8004f88:	08004fb5 	.word	0x08004fb5
 8004f8c:	08004fb5 	.word	0x08004fb5
 8004f90:	08004fad 	.word	0x08004fad
 8004f94:	2300      	movs	r3, #0
 8004f96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f9a:	e042      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fa2:	e03e      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004fa4:	2304      	movs	r3, #4
 8004fa6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004faa:	e03a      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004fac:	2308      	movs	r3, #8
 8004fae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fb2:	e036      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004fb4:	2310      	movs	r3, #16
 8004fb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fba:	e032      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a6a      	ldr	r2, [pc, #424]	; (800516c <UART_SetConfig+0x304>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d12a      	bne.n	800501c <UART_SetConfig+0x1b4>
 8004fc6:	4b6b      	ldr	r3, [pc, #428]	; (8005174 <UART_SetConfig+0x30c>)
 8004fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fcc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004fd0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fd4:	d01a      	beq.n	800500c <UART_SetConfig+0x1a4>
 8004fd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fda:	d81b      	bhi.n	8005014 <UART_SetConfig+0x1ac>
 8004fdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fe0:	d00c      	beq.n	8004ffc <UART_SetConfig+0x194>
 8004fe2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fe6:	d815      	bhi.n	8005014 <UART_SetConfig+0x1ac>
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d003      	beq.n	8004ff4 <UART_SetConfig+0x18c>
 8004fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ff0:	d008      	beq.n	8005004 <UART_SetConfig+0x19c>
 8004ff2:	e00f      	b.n	8005014 <UART_SetConfig+0x1ac>
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ffa:	e012      	b.n	8005022 <UART_SetConfig+0x1ba>
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005002:	e00e      	b.n	8005022 <UART_SetConfig+0x1ba>
 8005004:	2304      	movs	r3, #4
 8005006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800500a:	e00a      	b.n	8005022 <UART_SetConfig+0x1ba>
 800500c:	2308      	movs	r3, #8
 800500e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005012:	e006      	b.n	8005022 <UART_SetConfig+0x1ba>
 8005014:	2310      	movs	r3, #16
 8005016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800501a:	e002      	b.n	8005022 <UART_SetConfig+0x1ba>
 800501c:	2310      	movs	r3, #16
 800501e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a51      	ldr	r2, [pc, #324]	; (800516c <UART_SetConfig+0x304>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d17a      	bne.n	8005122 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800502c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005030:	2b08      	cmp	r3, #8
 8005032:	d824      	bhi.n	800507e <UART_SetConfig+0x216>
 8005034:	a201      	add	r2, pc, #4	; (adr r2, 800503c <UART_SetConfig+0x1d4>)
 8005036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800503a:	bf00      	nop
 800503c:	08005061 	.word	0x08005061
 8005040:	0800507f 	.word	0x0800507f
 8005044:	08005069 	.word	0x08005069
 8005048:	0800507f 	.word	0x0800507f
 800504c:	0800506f 	.word	0x0800506f
 8005050:	0800507f 	.word	0x0800507f
 8005054:	0800507f 	.word	0x0800507f
 8005058:	0800507f 	.word	0x0800507f
 800505c:	08005077 	.word	0x08005077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005060:	f7fe f90a 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8005064:	61f8      	str	r0, [r7, #28]
        break;
 8005066:	e010      	b.n	800508a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005068:	4b44      	ldr	r3, [pc, #272]	; (800517c <UART_SetConfig+0x314>)
 800506a:	61fb      	str	r3, [r7, #28]
        break;
 800506c:	e00d      	b.n	800508a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800506e:	f7fe f86b 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8005072:	61f8      	str	r0, [r7, #28]
        break;
 8005074:	e009      	b.n	800508a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005076:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800507a:	61fb      	str	r3, [r7, #28]
        break;
 800507c:	e005      	b.n	800508a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800507e:	2300      	movs	r3, #0
 8005080:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005088:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 8107 	beq.w	80052a0 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	685a      	ldr	r2, [r3, #4]
 8005096:	4613      	mov	r3, r2
 8005098:	005b      	lsls	r3, r3, #1
 800509a:	4413      	add	r3, r2
 800509c:	69fa      	ldr	r2, [r7, #28]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d305      	bcc.n	80050ae <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80050a8:	69fa      	ldr	r2, [r7, #28]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d903      	bls.n	80050b6 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80050b4:	e0f4      	b.n	80052a0 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	2200      	movs	r2, #0
 80050ba:	461c      	mov	r4, r3
 80050bc:	4615      	mov	r5, r2
 80050be:	f04f 0200 	mov.w	r2, #0
 80050c2:	f04f 0300 	mov.w	r3, #0
 80050c6:	022b      	lsls	r3, r5, #8
 80050c8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80050cc:	0222      	lsls	r2, r4, #8
 80050ce:	68f9      	ldr	r1, [r7, #12]
 80050d0:	6849      	ldr	r1, [r1, #4]
 80050d2:	0849      	lsrs	r1, r1, #1
 80050d4:	2000      	movs	r0, #0
 80050d6:	4688      	mov	r8, r1
 80050d8:	4681      	mov	r9, r0
 80050da:	eb12 0a08 	adds.w	sl, r2, r8
 80050de:	eb43 0b09 	adc.w	fp, r3, r9
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	603b      	str	r3, [r7, #0]
 80050ea:	607a      	str	r2, [r7, #4]
 80050ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050f0:	4650      	mov	r0, sl
 80050f2:	4659      	mov	r1, fp
 80050f4:	f7fb fd9a 	bl	8000c2c <__aeabi_uldivmod>
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	4613      	mov	r3, r2
 80050fe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005106:	d308      	bcc.n	800511a <UART_SetConfig+0x2b2>
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800510e:	d204      	bcs.n	800511a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	60da      	str	r2, [r3, #12]
 8005118:	e0c2      	b.n	80052a0 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005120:	e0be      	b.n	80052a0 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	69db      	ldr	r3, [r3, #28]
 8005126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800512a:	d16a      	bne.n	8005202 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800512c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005130:	2b08      	cmp	r3, #8
 8005132:	d834      	bhi.n	800519e <UART_SetConfig+0x336>
 8005134:	a201      	add	r2, pc, #4	; (adr r2, 800513c <UART_SetConfig+0x2d4>)
 8005136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800513a:	bf00      	nop
 800513c:	08005161 	.word	0x08005161
 8005140:	08005181 	.word	0x08005181
 8005144:	08005189 	.word	0x08005189
 8005148:	0800519f 	.word	0x0800519f
 800514c:	0800518f 	.word	0x0800518f
 8005150:	0800519f 	.word	0x0800519f
 8005154:	0800519f 	.word	0x0800519f
 8005158:	0800519f 	.word	0x0800519f
 800515c:	08005197 	.word	0x08005197
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005160:	f7fe f88a 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8005164:	61f8      	str	r0, [r7, #28]
        break;
 8005166:	e020      	b.n	80051aa <UART_SetConfig+0x342>
 8005168:	efff69f3 	.word	0xefff69f3
 800516c:	40008000 	.word	0x40008000
 8005170:	40013800 	.word	0x40013800
 8005174:	40021000 	.word	0x40021000
 8005178:	40004400 	.word	0x40004400
 800517c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005180:	f7fe f890 	bl	80032a4 <HAL_RCC_GetPCLK2Freq>
 8005184:	61f8      	str	r0, [r7, #28]
        break;
 8005186:	e010      	b.n	80051aa <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005188:	4b4c      	ldr	r3, [pc, #304]	; (80052bc <UART_SetConfig+0x454>)
 800518a:	61fb      	str	r3, [r7, #28]
        break;
 800518c:	e00d      	b.n	80051aa <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800518e:	f7fd ffdb 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8005192:	61f8      	str	r0, [r7, #28]
        break;
 8005194:	e009      	b.n	80051aa <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005196:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800519a:	61fb      	str	r3, [r7, #28]
        break;
 800519c:	e005      	b.n	80051aa <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800519e:	2300      	movs	r3, #0
 80051a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80051a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d077      	beq.n	80052a0 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	005a      	lsls	r2, r3, #1
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	085b      	lsrs	r3, r3, #1
 80051ba:	441a      	add	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	2b0f      	cmp	r3, #15
 80051ca:	d916      	bls.n	80051fa <UART_SetConfig+0x392>
 80051cc:	69bb      	ldr	r3, [r7, #24]
 80051ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d2:	d212      	bcs.n	80051fa <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	f023 030f 	bic.w	r3, r3, #15
 80051dc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	085b      	lsrs	r3, r3, #1
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	f003 0307 	and.w	r3, r3, #7
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	8afb      	ldrh	r3, [r7, #22]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	8afa      	ldrh	r2, [r7, #22]
 80051f6:	60da      	str	r2, [r3, #12]
 80051f8:	e052      	b.n	80052a0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005200:	e04e      	b.n	80052a0 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005202:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005206:	2b08      	cmp	r3, #8
 8005208:	d827      	bhi.n	800525a <UART_SetConfig+0x3f2>
 800520a:	a201      	add	r2, pc, #4	; (adr r2, 8005210 <UART_SetConfig+0x3a8>)
 800520c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005210:	08005235 	.word	0x08005235
 8005214:	0800523d 	.word	0x0800523d
 8005218:	08005245 	.word	0x08005245
 800521c:	0800525b 	.word	0x0800525b
 8005220:	0800524b 	.word	0x0800524b
 8005224:	0800525b 	.word	0x0800525b
 8005228:	0800525b 	.word	0x0800525b
 800522c:	0800525b 	.word	0x0800525b
 8005230:	08005253 	.word	0x08005253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005234:	f7fe f820 	bl	8003278 <HAL_RCC_GetPCLK1Freq>
 8005238:	61f8      	str	r0, [r7, #28]
        break;
 800523a:	e014      	b.n	8005266 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800523c:	f7fe f832 	bl	80032a4 <HAL_RCC_GetPCLK2Freq>
 8005240:	61f8      	str	r0, [r7, #28]
        break;
 8005242:	e010      	b.n	8005266 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005244:	4b1d      	ldr	r3, [pc, #116]	; (80052bc <UART_SetConfig+0x454>)
 8005246:	61fb      	str	r3, [r7, #28]
        break;
 8005248:	e00d      	b.n	8005266 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800524a:	f7fd ff7d 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 800524e:	61f8      	str	r0, [r7, #28]
        break;
 8005250:	e009      	b.n	8005266 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005256:	61fb      	str	r3, [r7, #28]
        break;
 8005258:	e005      	b.n	8005266 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800525a:	2300      	movs	r3, #0
 800525c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005264:	bf00      	nop
    }

    if (pclk != 0U)
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d019      	beq.n	80052a0 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	085a      	lsrs	r2, r3, #1
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	441a      	add	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	fbb2 f3f3 	udiv	r3, r2, r3
 800527e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b0f      	cmp	r3, #15
 8005284:	d909      	bls.n	800529a <UART_SetConfig+0x432>
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800528c:	d205      	bcs.n	800529a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	60da      	str	r2, [r3, #12]
 8005298:	e002      	b.n	80052a0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80052ac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3728      	adds	r7, #40	; 0x28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052ba:	bf00      	nop
 80052bc:	00f42400 	.word	0x00f42400

080052c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00a      	beq.n	80052ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00a      	beq.n	800530c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	f003 0304 	and.w	r3, r3, #4
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00a      	beq.n	800532e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005332:	f003 0308 	and.w	r3, r3, #8
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00a      	beq.n	8005350 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005354:	f003 0310 	and.w	r3, r3, #16
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00a      	beq.n	8005372 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005376:	f003 0320 	and.w	r3, r3, #32
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800539c:	2b00      	cmp	r3, #0
 800539e:	d01a      	beq.n	80053d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053be:	d10a      	bne.n	80053d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	605a      	str	r2, [r3, #4]
  }
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af02      	add	r7, sp, #8
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005414:	f7fc fcb8 	bl	8001d88 <HAL_GetTick>
 8005418:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 0308 	and.w	r3, r3, #8
 8005424:	2b08      	cmp	r3, #8
 8005426:	d10e      	bne.n	8005446 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005428:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800542c:	9300      	str	r3, [sp, #0]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f82d 	bl	8005496 <UART_WaitOnFlagUntilTimeout>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e023      	b.n	800548e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0304 	and.w	r3, r3, #4
 8005450:	2b04      	cmp	r3, #4
 8005452:	d10e      	bne.n	8005472 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005454:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005458:	9300      	str	r3, [sp, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f817 	bl	8005496 <UART_WaitOnFlagUntilTimeout>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e00d      	b.n	800548e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2220      	movs	r2, #32
 800547c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005496:	b580      	push	{r7, lr}
 8005498:	b09c      	sub	sp, #112	; 0x70
 800549a:	af00      	add	r7, sp, #0
 800549c:	60f8      	str	r0, [r7, #12]
 800549e:	60b9      	str	r1, [r7, #8]
 80054a0:	603b      	str	r3, [r7, #0]
 80054a2:	4613      	mov	r3, r2
 80054a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054a6:	e0a5      	b.n	80055f4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ae:	f000 80a1 	beq.w	80055f4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054b2:	f7fc fc69 	bl	8001d88 <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80054be:	429a      	cmp	r2, r3
 80054c0:	d302      	bcc.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x32>
 80054c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d13e      	bne.n	8005546 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054d0:	e853 3f00 	ldrex	r3, [r3]
 80054d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80054d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054dc:	667b      	str	r3, [r7, #100]	; 0x64
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	461a      	mov	r2, r3
 80054e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054e8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80054ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80054ee:	e841 2300 	strex	r3, r2, [r1]
 80054f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80054f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1e6      	bne.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3308      	adds	r3, #8
 8005500:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005504:	e853 3f00 	ldrex	r3, [r3]
 8005508:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800550a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800550c:	f023 0301 	bic.w	r3, r3, #1
 8005510:	663b      	str	r3, [r7, #96]	; 0x60
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	3308      	adds	r3, #8
 8005518:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800551a:	64ba      	str	r2, [r7, #72]	; 0x48
 800551c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005522:	e841 2300 	strex	r3, r2, [r1]
 8005526:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1e5      	bne.n	80054fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2220      	movs	r2, #32
 8005532:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2220      	movs	r2, #32
 8005538:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e067      	b.n	8005616 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0304 	and.w	r3, r3, #4
 8005550:	2b00      	cmp	r3, #0
 8005552:	d04f      	beq.n	80055f4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800555e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005562:	d147      	bne.n	80055f4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800556c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005582:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	461a      	mov	r2, r3
 800558a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800558c:	637b      	str	r3, [r7, #52]	; 0x34
 800558e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005592:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800559a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e6      	bne.n	800556e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3308      	adds	r3, #8
 80055a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	613b      	str	r3, [r7, #16]
   return(result);
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f023 0301 	bic.w	r3, r3, #1
 80055b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3308      	adds	r3, #8
 80055be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80055c0:	623a      	str	r2, [r7, #32]
 80055c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c4:	69f9      	ldr	r1, [r7, #28]
 80055c6:	6a3a      	ldr	r2, [r7, #32]
 80055c8:	e841 2300 	strex	r3, r2, [r1]
 80055cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1e5      	bne.n	80055a0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2220      	movs	r2, #32
 80055d8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2220      	movs	r2, #32
 80055de:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e010      	b.n	8005616 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69da      	ldr	r2, [r3, #28]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	4013      	ands	r3, r2
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	429a      	cmp	r2, r3
 8005602:	bf0c      	ite	eq
 8005604:	2301      	moveq	r3, #1
 8005606:	2300      	movne	r3, #0
 8005608:	b2db      	uxtb	r3, r3
 800560a:	461a      	mov	r2, r3
 800560c:	79fb      	ldrb	r3, [r7, #7]
 800560e:	429a      	cmp	r2, r3
 8005610:	f43f af4a 	beq.w	80054a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3770      	adds	r7, #112	; 0x70
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800561e:	b480      	push	{r7}
 8005620:	b085      	sub	sp, #20
 8005622:	af00      	add	r7, sp, #0
 8005624:	4603      	mov	r3, r0
 8005626:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005628:	2300      	movs	r3, #0
 800562a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800562c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005630:	2b84      	cmp	r3, #132	; 0x84
 8005632:	d005      	beq.n	8005640 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005634:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	4413      	add	r3, r2
 800563c:	3303      	adds	r3, #3
 800563e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005640:	68fb      	ldr	r3, [r7, #12]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005652:	f001 f9a5 	bl	80069a0 <vTaskStartScheduler>
  
  return osOK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	bd80      	pop	{r7, pc}

0800565c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800565c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800565e:	b089      	sub	sp, #36	; 0x24
 8005660:	af04      	add	r7, sp, #16
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d020      	beq.n	80056b0 <osThreadCreate+0x54>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d01c      	beq.n	80056b0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685c      	ldr	r4, [r3, #4]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681d      	ldr	r5, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691e      	ldr	r6, [r3, #16]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005688:	4618      	mov	r0, r3
 800568a:	f7ff ffc8 	bl	800561e <makeFreeRtosPriority>
 800568e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005698:	9202      	str	r2, [sp, #8]
 800569a:	9301      	str	r3, [sp, #4]
 800569c:	9100      	str	r1, [sp, #0]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	4632      	mov	r2, r6
 80056a2:	4629      	mov	r1, r5
 80056a4:	4620      	mov	r0, r4
 80056a6:	f000 ff9d 	bl	80065e4 <xTaskCreateStatic>
 80056aa:	4603      	mov	r3, r0
 80056ac:	60fb      	str	r3, [r7, #12]
 80056ae:	e01c      	b.n	80056ea <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685c      	ldr	r4, [r3, #4]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056bc:	b29e      	uxth	r6, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7ff ffaa 	bl	800561e <makeFreeRtosPriority>
 80056ca:	4602      	mov	r2, r0
 80056cc:	f107 030c 	add.w	r3, r7, #12
 80056d0:	9301      	str	r3, [sp, #4]
 80056d2:	9200      	str	r2, [sp, #0]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	4632      	mov	r2, r6
 80056d8:	4629      	mov	r1, r5
 80056da:	4620      	mov	r0, r4
 80056dc:	f000 ffdf 	bl	800669e <xTaskCreate>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d001      	beq.n	80056ea <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e000      	b.n	80056ec <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80056ea:	68fb      	ldr	r3, [r7, #12]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056f4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <osDelay+0x16>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	e000      	b.n	800570c <osDelay+0x18>
 800570a:	2301      	movs	r3, #1
 800570c:	4618      	mov	r0, r3
 800570e:	f001 f913 	bl	8006938 <vTaskDelay>
  
  return osOK;
 8005712:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005714:	4618      	mov	r0, r3
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800571c:	b580      	push	{r7, lr}
 800571e:	b086      	sub	sp, #24
 8005720:	af02      	add	r7, sp, #8
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d016      	beq.n	800575c <osSemaphoreCreate+0x40>
    if (count == 1) {
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d10a      	bne.n	800574a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	2203      	movs	r2, #3
 800573a:	9200      	str	r2, [sp, #0]
 800573c:	2200      	movs	r2, #0
 800573e:	2100      	movs	r1, #0
 8005740:	2001      	movs	r0, #1
 8005742:	f000 f947 	bl	80059d4 <xQueueGenericCreateStatic>
 8005746:	4603      	mov	r3, r0
 8005748:	e023      	b.n	8005792 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 800574a:	6838      	ldr	r0, [r7, #0]
 800574c:	6839      	ldr	r1, [r7, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	461a      	mov	r2, r3
 8005754:	f000 fa0f 	bl	8005b76 <xQueueCreateCountingSemaphoreStatic>
 8005758:	4603      	mov	r3, r0
 800575a:	e01a      	b.n	8005792 <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d110      	bne.n	8005784 <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 8005762:	2203      	movs	r2, #3
 8005764:	2100      	movs	r1, #0
 8005766:	2001      	movs	r0, #1
 8005768:	f000 f9ac 	bl	8005ac4 <xQueueGenericCreate>
 800576c:	60f8      	str	r0, [r7, #12]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d005      	beq.n	8005780 <osSemaphoreCreate+0x64>
 8005774:	2300      	movs	r3, #0
 8005776:	2200      	movs	r2, #0
 8005778:	2100      	movs	r1, #0
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 fa66 	bl	8005c4c <xQueueGenericSend>
      return sema;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	e006      	b.n	8005792 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	683a      	ldr	r2, [r7, #0]
 8005788:	4611      	mov	r1, r2
 800578a:	4618      	mov	r0, r3
 800578c:	f000 fa2a 	bl	8005be4 <xQueueCreateCountingSemaphore>
 8005790:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 8005792:	4618      	mov	r0, r3
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800579a:	b480      	push	{r7}
 800579c:	b083      	sub	sp, #12
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f103 0208 	add.w	r2, r3, #8
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f04f 32ff 	mov.w	r2, #4294967295
 80057b2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f103 0208 	add.w	r2, r3, #8
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f103 0208 	add.w	r2, r3, #8
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80057da:	b480      	push	{r7}
 80057dc:	b083      	sub	sp, #12
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	689a      	ldr	r2, [r3, #8]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	683a      	ldr	r2, [r7, #0]
 800581e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	601a      	str	r2, [r3, #0]
}
 8005830:	bf00      	nop
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005852:	d103      	bne.n	800585c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	60fb      	str	r3, [r7, #12]
 800585a:	e00c      	b.n	8005876 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3308      	adds	r3, #8
 8005860:	60fb      	str	r3, [r7, #12]
 8005862:	e002      	b.n	800586a <vListInsert+0x2e>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68ba      	ldr	r2, [r7, #8]
 8005872:	429a      	cmp	r2, r3
 8005874:	d2f6      	bcs.n	8005864 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	685a      	ldr	r2, [r3, #4]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	683a      	ldr	r2, [r7, #0]
 8005884:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	601a      	str	r2, [r3, #0]
}
 80058a2:	bf00      	nop
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr

080058ae <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80058ae:	b480      	push	{r7}
 80058b0:	b085      	sub	sp, #20
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	6892      	ldr	r2, [r2, #8]
 80058c4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	6852      	ldr	r2, [r2, #4]
 80058ce:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d103      	bne.n	80058e2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689a      	ldr	r2, [r3, #8]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	1e5a      	subs	r2, r3, #1
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3714      	adds	r7, #20
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
	...

08005904 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d10a      	bne.n	800592e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591c:	f383 8811 	msr	BASEPRI, r3
 8005920:	f3bf 8f6f 	isb	sy
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800592a:	bf00      	nop
 800592c:	e7fe      	b.n	800592c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800592e:	f001 ff99 	bl	8007864 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800593a:	68f9      	ldr	r1, [r7, #12]
 800593c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800593e:	fb01 f303 	mul.w	r3, r1, r3
 8005942:	441a      	add	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800595e:	3b01      	subs	r3, #1
 8005960:	68f9      	ldr	r1, [r7, #12]
 8005962:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005964:	fb01 f303 	mul.w	r3, r1, r3
 8005968:	441a      	add	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	22ff      	movs	r2, #255	; 0xff
 8005972:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	22ff      	movs	r2, #255	; 0xff
 800597a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d114      	bne.n	80059ae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d01a      	beq.n	80059c2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	3310      	adds	r3, #16
 8005990:	4618      	mov	r0, r3
 8005992:	f001 fa57 	bl	8006e44 <xTaskRemoveFromEventList>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d012      	beq.n	80059c2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800599c:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <xQueueGenericReset+0xcc>)
 800599e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	e009      	b.n	80059c2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	3310      	adds	r3, #16
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff fef1 	bl	800579a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	3324      	adds	r3, #36	; 0x24
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff feec 	bl	800579a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80059c2:	f001 ff7f 	bl	80078c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80059c6:	2301      	movs	r3, #1
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3710      	adds	r7, #16
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	e000ed04 	.word	0xe000ed04

080059d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b08e      	sub	sp, #56	; 0x38
 80059d8:	af02      	add	r7, sp, #8
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
 80059e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10a      	bne.n	80059fe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80059e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ec:	f383 8811 	msr	BASEPRI, r3
 80059f0:	f3bf 8f6f 	isb	sy
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80059fa:	bf00      	nop
 80059fc:	e7fe      	b.n	80059fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005a16:	bf00      	nop
 8005a18:	e7fe      	b.n	8005a18 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d002      	beq.n	8005a26 <xQueueGenericCreateStatic+0x52>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <xQueueGenericCreateStatic+0x56>
 8005a26:	2301      	movs	r3, #1
 8005a28:	e000      	b.n	8005a2c <xQueueGenericCreateStatic+0x58>
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10a      	bne.n	8005a46 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	623b      	str	r3, [r7, #32]
}
 8005a42:	bf00      	nop
 8005a44:	e7fe      	b.n	8005a44 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d102      	bne.n	8005a52 <xQueueGenericCreateStatic+0x7e>
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <xQueueGenericCreateStatic+0x82>
 8005a52:	2301      	movs	r3, #1
 8005a54:	e000      	b.n	8005a58 <xQueueGenericCreateStatic+0x84>
 8005a56:	2300      	movs	r3, #0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10a      	bne.n	8005a72 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a60:	f383 8811 	msr	BASEPRI, r3
 8005a64:	f3bf 8f6f 	isb	sy
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	61fb      	str	r3, [r7, #28]
}
 8005a6e:	bf00      	nop
 8005a70:	e7fe      	b.n	8005a70 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a72:	2348      	movs	r3, #72	; 0x48
 8005a74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	2b48      	cmp	r3, #72	; 0x48
 8005a7a:	d00a      	beq.n	8005a92 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a80:	f383 8811 	msr	BASEPRI, r3
 8005a84:	f3bf 8f6f 	isb	sy
 8005a88:	f3bf 8f4f 	dsb	sy
 8005a8c:	61bb      	str	r3, [r7, #24]
}
 8005a8e:	bf00      	nop
 8005a90:	e7fe      	b.n	8005a90 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a92:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00d      	beq.n	8005aba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005aa6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	4613      	mov	r3, r2
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	68b9      	ldr	r1, [r7, #8]
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f000 f83f 	bl	8005b38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3730      	adds	r7, #48	; 0x30
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	; 0x28
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d10a      	bne.n	8005aee <xQueueGenericCreate+0x2a>
	__asm volatile
 8005ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005adc:	f383 8811 	msr	BASEPRI, r3
 8005ae0:	f3bf 8f6f 	isb	sy
 8005ae4:	f3bf 8f4f 	dsb	sy
 8005ae8:	613b      	str	r3, [r7, #16]
}
 8005aea:	bf00      	nop
 8005aec:	e7fe      	b.n	8005aec <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	fb02 f303 	mul.w	r3, r2, r3
 8005af6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	3348      	adds	r3, #72	; 0x48
 8005afc:	4618      	mov	r0, r3
 8005afe:	f001 ffd3 	bl	8007aa8 <pvPortMalloc>
 8005b02:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d011      	beq.n	8005b2e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	3348      	adds	r3, #72	; 0x48
 8005b12:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b1c:	79fa      	ldrb	r2, [r7, #7]
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	9300      	str	r3, [sp, #0]
 8005b22:	4613      	mov	r3, r2
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	68b9      	ldr	r1, [r7, #8]
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f000 f805 	bl	8005b38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b2e:	69bb      	ldr	r3, [r7, #24]
	}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3720      	adds	r7, #32
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]
 8005b44:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d103      	bne.n	8005b54 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	69ba      	ldr	r2, [r7, #24]
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	e002      	b.n	8005b5a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005b66:	2101      	movs	r1, #1
 8005b68:	69b8      	ldr	r0, [r7, #24]
 8005b6a:	f7ff fecb 	bl	8005904 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b6e:	bf00      	nop
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b08a      	sub	sp, #40	; 0x28
 8005b7a:	af02      	add	r7, sp, #8
 8005b7c:	60f8      	str	r0, [r7, #12]
 8005b7e:	60b9      	str	r1, [r7, #8]
 8005b80:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10a      	bne.n	8005b9e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8005b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b8c:	f383 8811 	msr	BASEPRI, r3
 8005b90:	f3bf 8f6f 	isb	sy
 8005b94:	f3bf 8f4f 	dsb	sy
 8005b98:	61bb      	str	r3, [r7, #24]
}
 8005b9a:	bf00      	nop
 8005b9c:	e7fe      	b.n	8005b9c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005b9e:	68ba      	ldr	r2, [r7, #8]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d90a      	bls.n	8005bbc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8005ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005baa:	f383 8811 	msr	BASEPRI, r3
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f3bf 8f4f 	dsb	sy
 8005bb6:	617b      	str	r3, [r7, #20]
}
 8005bb8:	bf00      	nop
 8005bba:	e7fe      	b.n	8005bba <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f7ff ff04 	bl	80059d4 <xQueueGenericCreateStatic>
 8005bcc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d002      	beq.n	8005bda <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005bda:	69fb      	ldr	r3, [r7, #28]
	}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3720      	adds	r7, #32
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b086      	sub	sp, #24
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10a      	bne.n	8005c0a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8005bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf8:	f383 8811 	msr	BASEPRI, r3
 8005bfc:	f3bf 8f6f 	isb	sy
 8005c00:	f3bf 8f4f 	dsb	sy
 8005c04:	613b      	str	r3, [r7, #16]
}
 8005c06:	bf00      	nop
 8005c08:	e7fe      	b.n	8005c08 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d90a      	bls.n	8005c28 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8005c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c16:	f383 8811 	msr	BASEPRI, r3
 8005c1a:	f3bf 8f6f 	isb	sy
 8005c1e:	f3bf 8f4f 	dsb	sy
 8005c22:	60fb      	str	r3, [r7, #12]
}
 8005c24:	bf00      	nop
 8005c26:	e7fe      	b.n	8005c26 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005c28:	2202      	movs	r2, #2
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff ff49 	bl	8005ac4 <xQueueGenericCreate>
 8005c32:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d002      	beq.n	8005c40 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005c40:	697b      	ldr	r3, [r7, #20]
	}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
	...

08005c4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b08e      	sub	sp, #56	; 0x38
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10a      	bne.n	8005c7e <xQueueGenericSend+0x32>
	__asm volatile
 8005c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c6c:	f383 8811 	msr	BASEPRI, r3
 8005c70:	f3bf 8f6f 	isb	sy
 8005c74:	f3bf 8f4f 	dsb	sy
 8005c78:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005c7a:	bf00      	nop
 8005c7c:	e7fe      	b.n	8005c7c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d103      	bne.n	8005c8c <xQueueGenericSend+0x40>
 8005c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d101      	bne.n	8005c90 <xQueueGenericSend+0x44>
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e000      	b.n	8005c92 <xQueueGenericSend+0x46>
 8005c90:	2300      	movs	r3, #0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d10a      	bne.n	8005cac <xQueueGenericSend+0x60>
	__asm volatile
 8005c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9a:	f383 8811 	msr	BASEPRI, r3
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005ca8:	bf00      	nop
 8005caa:	e7fe      	b.n	8005caa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d103      	bne.n	8005cba <xQueueGenericSend+0x6e>
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d101      	bne.n	8005cbe <xQueueGenericSend+0x72>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e000      	b.n	8005cc0 <xQueueGenericSend+0x74>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10a      	bne.n	8005cda <xQueueGenericSend+0x8e>
	__asm volatile
 8005cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc8:	f383 8811 	msr	BASEPRI, r3
 8005ccc:	f3bf 8f6f 	isb	sy
 8005cd0:	f3bf 8f4f 	dsb	sy
 8005cd4:	623b      	str	r3, [r7, #32]
}
 8005cd6:	bf00      	nop
 8005cd8:	e7fe      	b.n	8005cd8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005cda:	f001 fa73 	bl	80071c4 <xTaskGetSchedulerState>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d102      	bne.n	8005cea <xQueueGenericSend+0x9e>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <xQueueGenericSend+0xa2>
 8005cea:	2301      	movs	r3, #1
 8005cec:	e000      	b.n	8005cf0 <xQueueGenericSend+0xa4>
 8005cee:	2300      	movs	r3, #0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10a      	bne.n	8005d0a <xQueueGenericSend+0xbe>
	__asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	61fb      	str	r3, [r7, #28]
}
 8005d06:	bf00      	nop
 8005d08:	e7fe      	b.n	8005d08 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d0a:	f001 fdab 	bl	8007864 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d302      	bcc.n	8005d20 <xQueueGenericSend+0xd4>
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d129      	bne.n	8005d74 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	68b9      	ldr	r1, [r7, #8]
 8005d24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d26:	f000 fb4d 	bl	80063c4 <prvCopyDataToQueue>
 8005d2a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d010      	beq.n	8005d56 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d36:	3324      	adds	r3, #36	; 0x24
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f001 f883 	bl	8006e44 <xTaskRemoveFromEventList>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d013      	beq.n	8005d6c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005d44:	4b3f      	ldr	r3, [pc, #252]	; (8005e44 <xQueueGenericSend+0x1f8>)
 8005d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	f3bf 8f6f 	isb	sy
 8005d54:	e00a      	b.n	8005d6c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d007      	beq.n	8005d6c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005d5c:	4b39      	ldr	r3, [pc, #228]	; (8005e44 <xQueueGenericSend+0x1f8>)
 8005d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d62:	601a      	str	r2, [r3, #0]
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005d6c:	f001 fdaa 	bl	80078c4 <vPortExitCritical>
				return pdPASS;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e063      	b.n	8005e3c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d103      	bne.n	8005d82 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005d7a:	f001 fda3 	bl	80078c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	e05c      	b.n	8005e3c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d106      	bne.n	8005d96 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d88:	f107 0314 	add.w	r3, r7, #20
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f001 f8bb 	bl	8006f08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d92:	2301      	movs	r3, #1
 8005d94:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d96:	f001 fd95 	bl	80078c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d9a:	f000 fe6b 	bl	8006a74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d9e:	f001 fd61 	bl	8007864 <vPortEnterCritical>
 8005da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005da8:	b25b      	sxtb	r3, r3
 8005daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dae:	d103      	bne.n	8005db8 <xQueueGenericSend+0x16c>
 8005db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005dbe:	b25b      	sxtb	r3, r3
 8005dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc4:	d103      	bne.n	8005dce <xQueueGenericSend+0x182>
 8005dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005dce:	f001 fd79 	bl	80078c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005dd2:	1d3a      	adds	r2, r7, #4
 8005dd4:	f107 0314 	add.w	r3, r7, #20
 8005dd8:	4611      	mov	r1, r2
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f001 f8aa 	bl	8006f34 <xTaskCheckForTimeOut>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d124      	bne.n	8005e30 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005de6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005de8:	f000 fbe4 	bl	80065b4 <prvIsQueueFull>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d018      	beq.n	8005e24 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df4:	3310      	adds	r3, #16
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	4611      	mov	r1, r2
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 fffe 	bl	8006dfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e02:	f000 fb6f 	bl	80064e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e06:	f000 fe43 	bl	8006a90 <xTaskResumeAll>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f47f af7c 	bne.w	8005d0a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005e12:	4b0c      	ldr	r3, [pc, #48]	; (8005e44 <xQueueGenericSend+0x1f8>)
 8005e14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e18:	601a      	str	r2, [r3, #0]
 8005e1a:	f3bf 8f4f 	dsb	sy
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	e772      	b.n	8005d0a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005e24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e26:	f000 fb5d 	bl	80064e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e2a:	f000 fe31 	bl	8006a90 <xTaskResumeAll>
 8005e2e:	e76c      	b.n	8005d0a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e32:	f000 fb57 	bl	80064e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e36:	f000 fe2b 	bl	8006a90 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3738      	adds	r7, #56	; 0x38
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	e000ed04 	.word	0xe000ed04

08005e48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b090      	sub	sp, #64	; 0x40
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	607a      	str	r2, [r7, #4]
 8005e54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d10a      	bne.n	8005e76 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005e72:	bf00      	nop
 8005e74:	e7fe      	b.n	8005e74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d103      	bne.n	8005e84 <xQueueGenericSendFromISR+0x3c>
 8005e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <xQueueGenericSendFromISR+0x40>
 8005e84:	2301      	movs	r3, #1
 8005e86:	e000      	b.n	8005e8a <xQueueGenericSendFromISR+0x42>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10a      	bne.n	8005ea4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005ea0:	bf00      	nop
 8005ea2:	e7fe      	b.n	8005ea2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d103      	bne.n	8005eb2 <xQueueGenericSendFromISR+0x6a>
 8005eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d101      	bne.n	8005eb6 <xQueueGenericSendFromISR+0x6e>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e000      	b.n	8005eb8 <xQueueGenericSendFromISR+0x70>
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10a      	bne.n	8005ed2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ec0:	f383 8811 	msr	BASEPRI, r3
 8005ec4:	f3bf 8f6f 	isb	sy
 8005ec8:	f3bf 8f4f 	dsb	sy
 8005ecc:	623b      	str	r3, [r7, #32]
}
 8005ece:	bf00      	nop
 8005ed0:	e7fe      	b.n	8005ed0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ed2:	f001 fda9 	bl	8007a28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005ed6:	f3ef 8211 	mrs	r2, BASEPRI
 8005eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ede:	f383 8811 	msr	BASEPRI, r3
 8005ee2:	f3bf 8f6f 	isb	sy
 8005ee6:	f3bf 8f4f 	dsb	sy
 8005eea:	61fa      	str	r2, [r7, #28]
 8005eec:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005eee:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ef0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d302      	bcc.n	8005f04 <xQueueGenericSendFromISR+0xbc>
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d12f      	bne.n	8005f64 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f12:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f14:	683a      	ldr	r2, [r7, #0]
 8005f16:	68b9      	ldr	r1, [r7, #8]
 8005f18:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005f1a:	f000 fa53 	bl	80063c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f1e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f26:	d112      	bne.n	8005f4e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d016      	beq.n	8005f5e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f32:	3324      	adds	r3, #36	; 0x24
 8005f34:	4618      	mov	r0, r3
 8005f36:	f000 ff85 	bl	8006e44 <xTaskRemoveFromEventList>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00e      	beq.n	8005f5e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00b      	beq.n	8005f5e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	601a      	str	r2, [r3, #0]
 8005f4c:	e007      	b.n	8005f5e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f4e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005f52:	3301      	adds	r3, #1
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	b25a      	sxtb	r2, r3
 8005f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005f62:	e001      	b.n	8005f68 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005f64:	2300      	movs	r3, #0
 8005f66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f6a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f72:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3740      	adds	r7, #64	; 0x40
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08c      	sub	sp, #48	; 0x30
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10a      	bne.n	8005fb0 <xQueueReceive+0x30>
	__asm volatile
 8005f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f9e:	f383 8811 	msr	BASEPRI, r3
 8005fa2:	f3bf 8f6f 	isb	sy
 8005fa6:	f3bf 8f4f 	dsb	sy
 8005faa:	623b      	str	r3, [r7, #32]
}
 8005fac:	bf00      	nop
 8005fae:	e7fe      	b.n	8005fae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d103      	bne.n	8005fbe <xQueueReceive+0x3e>
 8005fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <xQueueReceive+0x42>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e000      	b.n	8005fc4 <xQueueReceive+0x44>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10a      	bne.n	8005fde <xQueueReceive+0x5e>
	__asm volatile
 8005fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fcc:	f383 8811 	msr	BASEPRI, r3
 8005fd0:	f3bf 8f6f 	isb	sy
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	61fb      	str	r3, [r7, #28]
}
 8005fda:	bf00      	nop
 8005fdc:	e7fe      	b.n	8005fdc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fde:	f001 f8f1 	bl	80071c4 <xTaskGetSchedulerState>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d102      	bne.n	8005fee <xQueueReceive+0x6e>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d101      	bne.n	8005ff2 <xQueueReceive+0x72>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e000      	b.n	8005ff4 <xQueueReceive+0x74>
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d10a      	bne.n	800600e <xQueueReceive+0x8e>
	__asm volatile
 8005ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ffc:	f383 8811 	msr	BASEPRI, r3
 8006000:	f3bf 8f6f 	isb	sy
 8006004:	f3bf 8f4f 	dsb	sy
 8006008:	61bb      	str	r3, [r7, #24]
}
 800600a:	bf00      	nop
 800600c:	e7fe      	b.n	800600c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800600e:	f001 fc29 	bl	8007864 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006016:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601a:	2b00      	cmp	r3, #0
 800601c:	d01f      	beq.n	800605e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800601e:	68b9      	ldr	r1, [r7, #8]
 8006020:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006022:	f000 fa39 	bl	8006498 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006028:	1e5a      	subs	r2, r3, #1
 800602a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800602e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00f      	beq.n	8006056 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006038:	3310      	adds	r3, #16
 800603a:	4618      	mov	r0, r3
 800603c:	f000 ff02 	bl	8006e44 <xTaskRemoveFromEventList>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d007      	beq.n	8006056 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006046:	4b3d      	ldr	r3, [pc, #244]	; (800613c <xQueueReceive+0x1bc>)
 8006048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006056:	f001 fc35 	bl	80078c4 <vPortExitCritical>
				return pdPASS;
 800605a:	2301      	movs	r3, #1
 800605c:	e069      	b.n	8006132 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d103      	bne.n	800606c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006064:	f001 fc2e 	bl	80078c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006068:	2300      	movs	r3, #0
 800606a:	e062      	b.n	8006132 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800606c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800606e:	2b00      	cmp	r3, #0
 8006070:	d106      	bne.n	8006080 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006072:	f107 0310 	add.w	r3, r7, #16
 8006076:	4618      	mov	r0, r3
 8006078:	f000 ff46 	bl	8006f08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800607c:	2301      	movs	r3, #1
 800607e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006080:	f001 fc20 	bl	80078c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006084:	f000 fcf6 	bl	8006a74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006088:	f001 fbec 	bl	8007864 <vPortEnterCritical>
 800608c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800608e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006092:	b25b      	sxtb	r3, r3
 8006094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006098:	d103      	bne.n	80060a2 <xQueueReceive+0x122>
 800609a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060a8:	b25b      	sxtb	r3, r3
 80060aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ae:	d103      	bne.n	80060b8 <xQueueReceive+0x138>
 80060b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060b8:	f001 fc04 	bl	80078c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060bc:	1d3a      	adds	r2, r7, #4
 80060be:	f107 0310 	add.w	r3, r7, #16
 80060c2:	4611      	mov	r1, r2
 80060c4:	4618      	mov	r0, r3
 80060c6:	f000 ff35 	bl	8006f34 <xTaskCheckForTimeOut>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d123      	bne.n	8006118 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060d2:	f000 fa59 	bl	8006588 <prvIsQueueEmpty>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d017      	beq.n	800610c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060de:	3324      	adds	r3, #36	; 0x24
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	4611      	mov	r1, r2
 80060e4:	4618      	mov	r0, r3
 80060e6:	f000 fe89 	bl	8006dfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060ec:	f000 f9fa 	bl	80064e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80060f0:	f000 fcce 	bl	8006a90 <xTaskResumeAll>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d189      	bne.n	800600e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80060fa:	4b10      	ldr	r3, [pc, #64]	; (800613c <xQueueReceive+0x1bc>)
 80060fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	e780      	b.n	800600e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800610c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800610e:	f000 f9e9 	bl	80064e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006112:	f000 fcbd 	bl	8006a90 <xTaskResumeAll>
 8006116:	e77a      	b.n	800600e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006118:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800611a:	f000 f9e3 	bl	80064e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800611e:	f000 fcb7 	bl	8006a90 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006122:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006124:	f000 fa30 	bl	8006588 <prvIsQueueEmpty>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	f43f af6f 	beq.w	800600e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006130:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006132:	4618      	mov	r0, r3
 8006134:	3730      	adds	r7, #48	; 0x30
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	e000ed04 	.word	0xe000ed04

08006140 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b08e      	sub	sp, #56	; 0x38
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800614a:	2300      	movs	r3, #0
 800614c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006152:	2300      	movs	r3, #0
 8006154:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10a      	bne.n	8006172 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800615c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006160:	f383 8811 	msr	BASEPRI, r3
 8006164:	f3bf 8f6f 	isb	sy
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	623b      	str	r3, [r7, #32]
}
 800616e:	bf00      	nop
 8006170:	e7fe      	b.n	8006170 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00a      	beq.n	8006190 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	61fb      	str	r3, [r7, #28]
}
 800618c:	bf00      	nop
 800618e:	e7fe      	b.n	800618e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006190:	f001 f818 	bl	80071c4 <xTaskGetSchedulerState>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d102      	bne.n	80061a0 <xQueueSemaphoreTake+0x60>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d101      	bne.n	80061a4 <xQueueSemaphoreTake+0x64>
 80061a0:	2301      	movs	r3, #1
 80061a2:	e000      	b.n	80061a6 <xQueueSemaphoreTake+0x66>
 80061a4:	2300      	movs	r3, #0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10a      	bne.n	80061c0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	61bb      	str	r3, [r7, #24]
}
 80061bc:	bf00      	nop
 80061be:	e7fe      	b.n	80061be <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061c0:	f001 fb50 	bl	8007864 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80061c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80061ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d024      	beq.n	800621a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80061d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d2:	1e5a      	subs	r2, r3, #1
 80061d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061d6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d104      	bne.n	80061ea <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80061e0:	f001 f998 	bl	8007514 <pvTaskIncrementMutexHeldCount>
 80061e4:	4602      	mov	r2, r0
 80061e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00f      	beq.n	8006212 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f4:	3310      	adds	r3, #16
 80061f6:	4618      	mov	r0, r3
 80061f8:	f000 fe24 	bl	8006e44 <xTaskRemoveFromEventList>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d007      	beq.n	8006212 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006202:	4b54      	ldr	r3, [pc, #336]	; (8006354 <xQueueSemaphoreTake+0x214>)
 8006204:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006212:	f001 fb57 	bl	80078c4 <vPortExitCritical>
				return pdPASS;
 8006216:	2301      	movs	r3, #1
 8006218:	e097      	b.n	800634a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d111      	bne.n	8006244 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00a      	beq.n	800623c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	617b      	str	r3, [r7, #20]
}
 8006238:	bf00      	nop
 800623a:	e7fe      	b.n	800623a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800623c:	f001 fb42 	bl	80078c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006240:	2300      	movs	r3, #0
 8006242:	e082      	b.n	800634a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006246:	2b00      	cmp	r3, #0
 8006248:	d106      	bne.n	8006258 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800624a:	f107 030c 	add.w	r3, r7, #12
 800624e:	4618      	mov	r0, r3
 8006250:	f000 fe5a 	bl	8006f08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006254:	2301      	movs	r3, #1
 8006256:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006258:	f001 fb34 	bl	80078c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800625c:	f000 fc0a 	bl	8006a74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006260:	f001 fb00 	bl	8007864 <vPortEnterCritical>
 8006264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006266:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800626a:	b25b      	sxtb	r3, r3
 800626c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006270:	d103      	bne.n	800627a <xQueueSemaphoreTake+0x13a>
 8006272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800627a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800627c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006280:	b25b      	sxtb	r3, r3
 8006282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006286:	d103      	bne.n	8006290 <xQueueSemaphoreTake+0x150>
 8006288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800628a:	2200      	movs	r2, #0
 800628c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006290:	f001 fb18 	bl	80078c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006294:	463a      	mov	r2, r7
 8006296:	f107 030c 	add.w	r3, r7, #12
 800629a:	4611      	mov	r1, r2
 800629c:	4618      	mov	r0, r3
 800629e:	f000 fe49 	bl	8006f34 <xTaskCheckForTimeOut>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d132      	bne.n	800630e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80062aa:	f000 f96d 	bl	8006588 <prvIsQueueEmpty>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d026      	beq.n	8006302 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d109      	bne.n	80062d0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80062bc:	f001 fad2 	bl	8007864 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	4618      	mov	r0, r3
 80062c6:	f000 ff9b 	bl	8007200 <xTaskPriorityInherit>
 80062ca:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80062cc:	f001 fafa 	bl	80078c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80062d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062d2:	3324      	adds	r3, #36	; 0x24
 80062d4:	683a      	ldr	r2, [r7, #0]
 80062d6:	4611      	mov	r1, r2
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 fd8f 	bl	8006dfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80062de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80062e0:	f000 f900 	bl	80064e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80062e4:	f000 fbd4 	bl	8006a90 <xTaskResumeAll>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f47f af68 	bne.w	80061c0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80062f0:	4b18      	ldr	r3, [pc, #96]	; (8006354 <xQueueSemaphoreTake+0x214>)
 80062f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062f6:	601a      	str	r2, [r3, #0]
 80062f8:	f3bf 8f4f 	dsb	sy
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	e75e      	b.n	80061c0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006302:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006304:	f000 f8ee 	bl	80064e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006308:	f000 fbc2 	bl	8006a90 <xTaskResumeAll>
 800630c:	e758      	b.n	80061c0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800630e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006310:	f000 f8e8 	bl	80064e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006314:	f000 fbbc 	bl	8006a90 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006318:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800631a:	f000 f935 	bl	8006588 <prvIsQueueEmpty>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	f43f af4d 	beq.w	80061c0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00d      	beq.n	8006348 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800632c:	f001 fa9a 	bl	8007864 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006330:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006332:	f000 f82f 	bl	8006394 <prvGetDisinheritPriorityAfterTimeout>
 8006336:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800633e:	4618      	mov	r0, r3
 8006340:	f001 f85a 	bl	80073f8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006344:	f001 fabe 	bl	80078c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006348:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800634a:	4618      	mov	r0, r3
 800634c:	3738      	adds	r7, #56	; 0x38
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	e000ed04 	.word	0xe000ed04

08006358 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d10a      	bne.n	8006380 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	60fb      	str	r3, [r7, #12]
}
 800637c:	bf00      	nop
 800637e:	e7fe      	b.n	800637e <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006384:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006386:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006388:	4618      	mov	r0, r3
 800638a:	371c      	adds	r7, #28
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d006      	beq.n	80063b2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f1c3 0307 	rsb	r3, r3, #7
 80063ae:	60fb      	str	r3, [r7, #12]
 80063b0:	e001      	b.n	80063b6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80063b2:	2300      	movs	r3, #0
 80063b4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80063b6:	68fb      	ldr	r3, [r7, #12]
	}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3714      	adds	r7, #20
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b086      	sub	sp, #24
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80063d0:	2300      	movs	r3, #0
 80063d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d10d      	bne.n	80063fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d14d      	bne.n	8006486 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	4618      	mov	r0, r3
 80063f0:	f000 ff7c 	bl	80072ec <xTaskPriorityDisinherit>
 80063f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	609a      	str	r2, [r3, #8]
 80063fc:	e043      	b.n	8006486 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d119      	bne.n	8006438 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6858      	ldr	r0, [r3, #4]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640c:	461a      	mov	r2, r3
 800640e:	68b9      	ldr	r1, [r7, #8]
 8006410:	f001 fe68 	bl	80080e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	685a      	ldr	r2, [r3, #4]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641c:	441a      	add	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	429a      	cmp	r2, r3
 800642c:	d32b      	bcc.n	8006486 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	605a      	str	r2, [r3, #4]
 8006436:	e026      	b.n	8006486 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	68d8      	ldr	r0, [r3, #12]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006440:	461a      	mov	r2, r3
 8006442:	68b9      	ldr	r1, [r7, #8]
 8006444:	f001 fe4e 	bl	80080e4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006450:	425b      	negs	r3, r3
 8006452:	441a      	add	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	68da      	ldr	r2, [r3, #12]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	429a      	cmp	r2, r3
 8006462:	d207      	bcs.n	8006474 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	689a      	ldr	r2, [r3, #8]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646c:	425b      	negs	r3, r3
 800646e:	441a      	add	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b02      	cmp	r3, #2
 8006478:	d105      	bne.n	8006486 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d002      	beq.n	8006486 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	3b01      	subs	r3, #1
 8006484:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1c5a      	adds	r2, r3, #1
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800648e:	697b      	ldr	r3, [r7, #20]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d018      	beq.n	80064dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68da      	ldr	r2, [r3, #12]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b2:	441a      	add	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68da      	ldr	r2, [r3, #12]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d303      	bcc.n	80064cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	68d9      	ldr	r1, [r3, #12]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d4:	461a      	mov	r2, r3
 80064d6:	6838      	ldr	r0, [r7, #0]
 80064d8:	f001 fe04 	bl	80080e4 <memcpy>
	}
}
 80064dc:	bf00      	nop
 80064de:	3708      	adds	r7, #8
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80064ec:	f001 f9ba 	bl	8007864 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064f8:	e011      	b.n	800651e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d012      	beq.n	8006528 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	3324      	adds	r3, #36	; 0x24
 8006506:	4618      	mov	r0, r3
 8006508:	f000 fc9c 	bl	8006e44 <xTaskRemoveFromEventList>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d001      	beq.n	8006516 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006512:	f000 fd71 	bl	8006ff8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006516:	7bfb      	ldrb	r3, [r7, #15]
 8006518:	3b01      	subs	r3, #1
 800651a:	b2db      	uxtb	r3, r3
 800651c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800651e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006522:	2b00      	cmp	r3, #0
 8006524:	dce9      	bgt.n	80064fa <prvUnlockQueue+0x16>
 8006526:	e000      	b.n	800652a <prvUnlockQueue+0x46>
					break;
 8006528:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	22ff      	movs	r2, #255	; 0xff
 800652e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006532:	f001 f9c7 	bl	80078c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006536:	f001 f995 	bl	8007864 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006540:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006542:	e011      	b.n	8006568 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d012      	beq.n	8006572 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	3310      	adds	r3, #16
 8006550:	4618      	mov	r0, r3
 8006552:	f000 fc77 	bl	8006e44 <xTaskRemoveFromEventList>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d001      	beq.n	8006560 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800655c:	f000 fd4c 	bl	8006ff8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006560:	7bbb      	ldrb	r3, [r7, #14]
 8006562:	3b01      	subs	r3, #1
 8006564:	b2db      	uxtb	r3, r3
 8006566:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006568:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800656c:	2b00      	cmp	r3, #0
 800656e:	dce9      	bgt.n	8006544 <prvUnlockQueue+0x60>
 8006570:	e000      	b.n	8006574 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006572:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	22ff      	movs	r2, #255	; 0xff
 8006578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800657c:	f001 f9a2 	bl	80078c4 <vPortExitCritical>
}
 8006580:	bf00      	nop
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006590:	f001 f968 	bl	8007864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006598:	2b00      	cmp	r3, #0
 800659a:	d102      	bne.n	80065a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800659c:	2301      	movs	r3, #1
 800659e:	60fb      	str	r3, [r7, #12]
 80065a0:	e001      	b.n	80065a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80065a2:	2300      	movs	r3, #0
 80065a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065a6:	f001 f98d 	bl	80078c4 <vPortExitCritical>

	return xReturn;
 80065aa:	68fb      	ldr	r3, [r7, #12]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3710      	adds	r7, #16
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065bc:	f001 f952 	bl	8007864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d102      	bne.n	80065d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80065cc:	2301      	movs	r3, #1
 80065ce:	60fb      	str	r3, [r7, #12]
 80065d0:	e001      	b.n	80065d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80065d2:	2300      	movs	r3, #0
 80065d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065d6:	f001 f975 	bl	80078c4 <vPortExitCritical>

	return xReturn;
 80065da:	68fb      	ldr	r3, [r7, #12]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08e      	sub	sp, #56	; 0x38
 80065e8:	af04      	add	r7, sp, #16
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
 80065f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80065f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10a      	bne.n	800660e <xTaskCreateStatic+0x2a>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	623b      	str	r3, [r7, #32]
}
 800660a:	bf00      	nop
 800660c:	e7fe      	b.n	800660c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800660e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006610:	2b00      	cmp	r3, #0
 8006612:	d10a      	bne.n	800662a <xTaskCreateStatic+0x46>
	__asm volatile
 8006614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006618:	f383 8811 	msr	BASEPRI, r3
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	61fb      	str	r3, [r7, #28]
}
 8006626:	bf00      	nop
 8006628:	e7fe      	b.n	8006628 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800662a:	23b4      	movs	r3, #180	; 0xb4
 800662c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	2bb4      	cmp	r3, #180	; 0xb4
 8006632:	d00a      	beq.n	800664a <xTaskCreateStatic+0x66>
	__asm volatile
 8006634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	61bb      	str	r3, [r7, #24]
}
 8006646:	bf00      	nop
 8006648:	e7fe      	b.n	8006648 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800664a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800664c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800664e:	2b00      	cmp	r3, #0
 8006650:	d01e      	beq.n	8006690 <xTaskCreateStatic+0xac>
 8006652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006654:	2b00      	cmp	r3, #0
 8006656:	d01b      	beq.n	8006690 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800665a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800665c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006660:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006664:	2202      	movs	r2, #2
 8006666:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800666a:	2300      	movs	r3, #0
 800666c:	9303      	str	r3, [sp, #12]
 800666e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006670:	9302      	str	r3, [sp, #8]
 8006672:	f107 0314 	add.w	r3, r7, #20
 8006676:	9301      	str	r3, [sp, #4]
 8006678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	68b9      	ldr	r1, [r7, #8]
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 f850 	bl	8006728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006688:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800668a:	f000 f8eb 	bl	8006864 <prvAddNewTaskToReadyList>
 800668e:	e001      	b.n	8006694 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006690:	2300      	movs	r3, #0
 8006692:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006694:	697b      	ldr	r3, [r7, #20]
	}
 8006696:	4618      	mov	r0, r3
 8006698:	3728      	adds	r7, #40	; 0x28
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b08c      	sub	sp, #48	; 0x30
 80066a2:	af04      	add	r7, sp, #16
 80066a4:	60f8      	str	r0, [r7, #12]
 80066a6:	60b9      	str	r1, [r7, #8]
 80066a8:	603b      	str	r3, [r7, #0]
 80066aa:	4613      	mov	r3, r2
 80066ac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80066ae:	88fb      	ldrh	r3, [r7, #6]
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4618      	mov	r0, r3
 80066b4:	f001 f9f8 	bl	8007aa8 <pvPortMalloc>
 80066b8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00e      	beq.n	80066de <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80066c0:	20b4      	movs	r0, #180	; 0xb4
 80066c2:	f001 f9f1 	bl	8007aa8 <pvPortMalloc>
 80066c6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d003      	beq.n	80066d6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	697a      	ldr	r2, [r7, #20]
 80066d2:	631a      	str	r2, [r3, #48]	; 0x30
 80066d4:	e005      	b.n	80066e2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80066d6:	6978      	ldr	r0, [r7, #20]
 80066d8:	f001 fab2 	bl	8007c40 <vPortFree>
 80066dc:	e001      	b.n	80066e2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80066de:	2300      	movs	r3, #0
 80066e0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d017      	beq.n	8006718 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80066f0:	88fa      	ldrh	r2, [r7, #6]
 80066f2:	2300      	movs	r3, #0
 80066f4:	9303      	str	r3, [sp, #12]
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	9302      	str	r3, [sp, #8]
 80066fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066fc:	9301      	str	r3, [sp, #4]
 80066fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	68b9      	ldr	r1, [r7, #8]
 8006706:	68f8      	ldr	r0, [r7, #12]
 8006708:	f000 f80e 	bl	8006728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800670c:	69f8      	ldr	r0, [r7, #28]
 800670e:	f000 f8a9 	bl	8006864 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006712:	2301      	movs	r3, #1
 8006714:	61bb      	str	r3, [r7, #24]
 8006716:	e002      	b.n	800671e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006718:	f04f 33ff 	mov.w	r3, #4294967295
 800671c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800671e:	69bb      	ldr	r3, [r7, #24]
	}
 8006720:	4618      	mov	r0, r3
 8006722:	3720      	adds	r7, #32
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
 8006734:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006738:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006740:	3b01      	subs	r3, #1
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006748:	69bb      	ldr	r3, [r7, #24]
 800674a:	f023 0307 	bic.w	r3, r3, #7
 800674e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	f003 0307 	and.w	r3, r3, #7
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00a      	beq.n	8006770 <prvInitialiseNewTask+0x48>
	__asm volatile
 800675a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	617b      	str	r3, [r7, #20]
}
 800676c:	bf00      	nop
 800676e:	e7fe      	b.n	800676e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d01f      	beq.n	80067b6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006776:	2300      	movs	r3, #0
 8006778:	61fb      	str	r3, [r7, #28]
 800677a:	e012      	b.n	80067a2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800677c:	68ba      	ldr	r2, [r7, #8]
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	4413      	add	r3, r2
 8006782:	7819      	ldrb	r1, [r3, #0]
 8006784:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	4413      	add	r3, r2
 800678a:	3334      	adds	r3, #52	; 0x34
 800678c:	460a      	mov	r2, r1
 800678e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006790:	68ba      	ldr	r2, [r7, #8]
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	4413      	add	r3, r2
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d006      	beq.n	80067aa <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	3301      	adds	r3, #1
 80067a0:	61fb      	str	r3, [r7, #28]
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	2b0f      	cmp	r3, #15
 80067a6:	d9e9      	bls.n	800677c <prvInitialiseNewTask+0x54>
 80067a8:	e000      	b.n	80067ac <prvInitialiseNewTask+0x84>
			{
				break;
 80067aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80067ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067b4:	e003      	b.n	80067be <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80067b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80067be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c0:	2b06      	cmp	r3, #6
 80067c2:	d901      	bls.n	80067c8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80067c4:	2306      	movs	r3, #6
 80067c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80067c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80067ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067d2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80067d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d6:	2200      	movs	r2, #0
 80067d8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80067da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067dc:	3304      	adds	r3, #4
 80067de:	4618      	mov	r0, r3
 80067e0:	f7fe fffb 	bl	80057da <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80067e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e6:	3318      	adds	r3, #24
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7fe fff6 	bl	80057da <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80067ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f6:	f1c3 0207 	rsb	r2, r3, #7
 80067fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80067fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006802:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006806:	2200      	movs	r2, #0
 8006808:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800680c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800680e:	2200      	movs	r2, #0
 8006810:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006816:	334c      	adds	r3, #76	; 0x4c
 8006818:	2260      	movs	r2, #96	; 0x60
 800681a:	2100      	movs	r1, #0
 800681c:	4618      	mov	r0, r3
 800681e:	f001 fc6f 	bl	8008100 <memset>
 8006822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006824:	4a0c      	ldr	r2, [pc, #48]	; (8006858 <prvInitialiseNewTask+0x130>)
 8006826:	651a      	str	r2, [r3, #80]	; 0x50
 8006828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682a:	4a0c      	ldr	r2, [pc, #48]	; (800685c <prvInitialiseNewTask+0x134>)
 800682c:	655a      	str	r2, [r3, #84]	; 0x54
 800682e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006830:	4a0b      	ldr	r2, [pc, #44]	; (8006860 <prvInitialiseNewTask+0x138>)
 8006832:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006834:	683a      	ldr	r2, [r7, #0]
 8006836:	68f9      	ldr	r1, [r7, #12]
 8006838:	69b8      	ldr	r0, [r7, #24]
 800683a:	f000 fee5 	bl	8007608 <pxPortInitialiseStack>
 800683e:	4602      	mov	r2, r0
 8006840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006842:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006846:	2b00      	cmp	r3, #0
 8006848:	d002      	beq.n	8006850 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800684a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800684c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800684e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006850:	bf00      	nop
 8006852:	3720      	adds	r7, #32
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	0800afa8 	.word	0x0800afa8
 800685c:	0800afc8 	.word	0x0800afc8
 8006860:	0800af88 	.word	0x0800af88

08006864 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b082      	sub	sp, #8
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800686c:	f000 fffa 	bl	8007864 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006870:	4b2a      	ldr	r3, [pc, #168]	; (800691c <prvAddNewTaskToReadyList+0xb8>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	3301      	adds	r3, #1
 8006876:	4a29      	ldr	r2, [pc, #164]	; (800691c <prvAddNewTaskToReadyList+0xb8>)
 8006878:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800687a:	4b29      	ldr	r3, [pc, #164]	; (8006920 <prvAddNewTaskToReadyList+0xbc>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d109      	bne.n	8006896 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006882:	4a27      	ldr	r2, [pc, #156]	; (8006920 <prvAddNewTaskToReadyList+0xbc>)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006888:	4b24      	ldr	r3, [pc, #144]	; (800691c <prvAddNewTaskToReadyList+0xb8>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d110      	bne.n	80068b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006890:	f000 fbd6 	bl	8007040 <prvInitialiseTaskLists>
 8006894:	e00d      	b.n	80068b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006896:	4b23      	ldr	r3, [pc, #140]	; (8006924 <prvAddNewTaskToReadyList+0xc0>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d109      	bne.n	80068b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800689e:	4b20      	ldr	r3, [pc, #128]	; (8006920 <prvAddNewTaskToReadyList+0xbc>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d802      	bhi.n	80068b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80068ac:	4a1c      	ldr	r2, [pc, #112]	; (8006920 <prvAddNewTaskToReadyList+0xbc>)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80068b2:	4b1d      	ldr	r3, [pc, #116]	; (8006928 <prvAddNewTaskToReadyList+0xc4>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3301      	adds	r3, #1
 80068b8:	4a1b      	ldr	r2, [pc, #108]	; (8006928 <prvAddNewTaskToReadyList+0xc4>)
 80068ba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c0:	2201      	movs	r2, #1
 80068c2:	409a      	lsls	r2, r3
 80068c4:	4b19      	ldr	r3, [pc, #100]	; (800692c <prvAddNewTaskToReadyList+0xc8>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	4a18      	ldr	r2, [pc, #96]	; (800692c <prvAddNewTaskToReadyList+0xc8>)
 80068cc:	6013      	str	r3, [r2, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068d2:	4613      	mov	r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	4413      	add	r3, r2
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	4a15      	ldr	r2, [pc, #84]	; (8006930 <prvAddNewTaskToReadyList+0xcc>)
 80068dc:	441a      	add	r2, r3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	3304      	adds	r3, #4
 80068e2:	4619      	mov	r1, r3
 80068e4:	4610      	mov	r0, r2
 80068e6:	f7fe ff85 	bl	80057f4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80068ea:	f000 ffeb 	bl	80078c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80068ee:	4b0d      	ldr	r3, [pc, #52]	; (8006924 <prvAddNewTaskToReadyList+0xc0>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00e      	beq.n	8006914 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80068f6:	4b0a      	ldr	r3, [pc, #40]	; (8006920 <prvAddNewTaskToReadyList+0xbc>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006900:	429a      	cmp	r2, r3
 8006902:	d207      	bcs.n	8006914 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006904:	4b0b      	ldr	r3, [pc, #44]	; (8006934 <prvAddNewTaskToReadyList+0xd0>)
 8006906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800690a:	601a      	str	r2, [r3, #0]
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006914:	bf00      	nop
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	2000093c 	.word	0x2000093c
 8006920:	2000083c 	.word	0x2000083c
 8006924:	20000948 	.word	0x20000948
 8006928:	20000958 	.word	0x20000958
 800692c:	20000944 	.word	0x20000944
 8006930:	20000840 	.word	0x20000840
 8006934:	e000ed04 	.word	0xe000ed04

08006938 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006940:	2300      	movs	r3, #0
 8006942:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d017      	beq.n	800697a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800694a:	4b13      	ldr	r3, [pc, #76]	; (8006998 <vTaskDelay+0x60>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00a      	beq.n	8006968 <vTaskDelay+0x30>
	__asm volatile
 8006952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006956:	f383 8811 	msr	BASEPRI, r3
 800695a:	f3bf 8f6f 	isb	sy
 800695e:	f3bf 8f4f 	dsb	sy
 8006962:	60bb      	str	r3, [r7, #8]
}
 8006964:	bf00      	nop
 8006966:	e7fe      	b.n	8006966 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006968:	f000 f884 	bl	8006a74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800696c:	2100      	movs	r1, #0
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fde4 	bl	800753c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006974:	f000 f88c 	bl	8006a90 <xTaskResumeAll>
 8006978:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d107      	bne.n	8006990 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006980:	4b06      	ldr	r3, [pc, #24]	; (800699c <vTaskDelay+0x64>)
 8006982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006986:	601a      	str	r2, [r3, #0]
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006990:	bf00      	nop
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	20000964 	.word	0x20000964
 800699c:	e000ed04 	.word	0xe000ed04

080069a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b08a      	sub	sp, #40	; 0x28
 80069a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80069a6:	2300      	movs	r3, #0
 80069a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80069aa:	2300      	movs	r3, #0
 80069ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80069ae:	463a      	mov	r2, r7
 80069b0:	1d39      	adds	r1, r7, #4
 80069b2:	f107 0308 	add.w	r3, r7, #8
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7fa faf0 	bl	8000f9c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	68ba      	ldr	r2, [r7, #8]
 80069c2:	9202      	str	r2, [sp, #8]
 80069c4:	9301      	str	r3, [sp, #4]
 80069c6:	2300      	movs	r3, #0
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	2300      	movs	r3, #0
 80069cc:	460a      	mov	r2, r1
 80069ce:	4921      	ldr	r1, [pc, #132]	; (8006a54 <vTaskStartScheduler+0xb4>)
 80069d0:	4821      	ldr	r0, [pc, #132]	; (8006a58 <vTaskStartScheduler+0xb8>)
 80069d2:	f7ff fe07 	bl	80065e4 <xTaskCreateStatic>
 80069d6:	4603      	mov	r3, r0
 80069d8:	4a20      	ldr	r2, [pc, #128]	; (8006a5c <vTaskStartScheduler+0xbc>)
 80069da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80069dc:	4b1f      	ldr	r3, [pc, #124]	; (8006a5c <vTaskStartScheduler+0xbc>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80069e4:	2301      	movs	r3, #1
 80069e6:	617b      	str	r3, [r7, #20]
 80069e8:	e001      	b.n	80069ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80069ea:	2300      	movs	r3, #0
 80069ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d11b      	bne.n	8006a2c <vTaskStartScheduler+0x8c>
	__asm volatile
 80069f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	613b      	str	r3, [r7, #16]
}
 8006a06:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006a08:	4b15      	ldr	r3, [pc, #84]	; (8006a60 <vTaskStartScheduler+0xc0>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	334c      	adds	r3, #76	; 0x4c
 8006a0e:	4a15      	ldr	r2, [pc, #84]	; (8006a64 <vTaskStartScheduler+0xc4>)
 8006a10:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a12:	4b15      	ldr	r3, [pc, #84]	; (8006a68 <vTaskStartScheduler+0xc8>)
 8006a14:	f04f 32ff 	mov.w	r2, #4294967295
 8006a18:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a1a:	4b14      	ldr	r3, [pc, #80]	; (8006a6c <vTaskStartScheduler+0xcc>)
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a20:	4b13      	ldr	r3, [pc, #76]	; (8006a70 <vTaskStartScheduler+0xd0>)
 8006a22:	2200      	movs	r2, #0
 8006a24:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a26:	f000 fe7b 	bl	8007720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a2a:	e00e      	b.n	8006a4a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a32:	d10a      	bne.n	8006a4a <vTaskStartScheduler+0xaa>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	60fb      	str	r3, [r7, #12]
}
 8006a46:	bf00      	nop
 8006a48:	e7fe      	b.n	8006a48 <vTaskStartScheduler+0xa8>
}
 8006a4a:	bf00      	nop
 8006a4c:	3718      	adds	r7, #24
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	0800af34 	.word	0x0800af34
 8006a58:	08007011 	.word	0x08007011
 8006a5c:	20000960 	.word	0x20000960
 8006a60:	2000083c 	.word	0x2000083c
 8006a64:	20000010 	.word	0x20000010
 8006a68:	2000095c 	.word	0x2000095c
 8006a6c:	20000948 	.word	0x20000948
 8006a70:	20000940 	.word	0x20000940

08006a74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006a78:	4b04      	ldr	r3, [pc, #16]	; (8006a8c <vTaskSuspendAll+0x18>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	3301      	adds	r3, #1
 8006a7e:	4a03      	ldr	r2, [pc, #12]	; (8006a8c <vTaskSuspendAll+0x18>)
 8006a80:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006a82:	bf00      	nop
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	20000964 	.word	0x20000964

08006a90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006a96:	2300      	movs	r3, #0
 8006a98:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006a9e:	4b41      	ldr	r3, [pc, #260]	; (8006ba4 <xTaskResumeAll+0x114>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10a      	bne.n	8006abc <xTaskResumeAll+0x2c>
	__asm volatile
 8006aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aaa:	f383 8811 	msr	BASEPRI, r3
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	603b      	str	r3, [r7, #0]
}
 8006ab8:	bf00      	nop
 8006aba:	e7fe      	b.n	8006aba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006abc:	f000 fed2 	bl	8007864 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ac0:	4b38      	ldr	r3, [pc, #224]	; (8006ba4 <xTaskResumeAll+0x114>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	4a37      	ldr	r2, [pc, #220]	; (8006ba4 <xTaskResumeAll+0x114>)
 8006ac8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aca:	4b36      	ldr	r3, [pc, #216]	; (8006ba4 <xTaskResumeAll+0x114>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d161      	bne.n	8006b96 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ad2:	4b35      	ldr	r3, [pc, #212]	; (8006ba8 <xTaskResumeAll+0x118>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d05d      	beq.n	8006b96 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ada:	e02e      	b.n	8006b3a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006adc:	4b33      	ldr	r3, [pc, #204]	; (8006bac <xTaskResumeAll+0x11c>)
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	3318      	adds	r3, #24
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7fe fee0 	bl	80058ae <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	3304      	adds	r3, #4
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7fe fedb 	bl	80058ae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006afc:	2201      	movs	r2, #1
 8006afe:	409a      	lsls	r2, r3
 8006b00:	4b2b      	ldr	r3, [pc, #172]	; (8006bb0 <xTaskResumeAll+0x120>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	4a2a      	ldr	r2, [pc, #168]	; (8006bb0 <xTaskResumeAll+0x120>)
 8006b08:	6013      	str	r3, [r2, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0e:	4613      	mov	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	4a27      	ldr	r2, [pc, #156]	; (8006bb4 <xTaskResumeAll+0x124>)
 8006b18:	441a      	add	r2, r3
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	4619      	mov	r1, r3
 8006b20:	4610      	mov	r0, r2
 8006b22:	f7fe fe67 	bl	80057f4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b2a:	4b23      	ldr	r3, [pc, #140]	; (8006bb8 <xTaskResumeAll+0x128>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d302      	bcc.n	8006b3a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006b34:	4b21      	ldr	r3, [pc, #132]	; (8006bbc <xTaskResumeAll+0x12c>)
 8006b36:	2201      	movs	r2, #1
 8006b38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b3a:	4b1c      	ldr	r3, [pc, #112]	; (8006bac <xTaskResumeAll+0x11c>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1cc      	bne.n	8006adc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d001      	beq.n	8006b4c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006b48:	f000 fb1c 	bl	8007184 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006b4c:	4b1c      	ldr	r3, [pc, #112]	; (8006bc0 <xTaskResumeAll+0x130>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d010      	beq.n	8006b7a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006b58:	f000 f836 	bl	8006bc8 <xTaskIncrementTick>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d002      	beq.n	8006b68 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006b62:	4b16      	ldr	r3, [pc, #88]	; (8006bbc <xTaskResumeAll+0x12c>)
 8006b64:	2201      	movs	r2, #1
 8006b66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1f1      	bne.n	8006b58 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006b74:	4b12      	ldr	r3, [pc, #72]	; (8006bc0 <xTaskResumeAll+0x130>)
 8006b76:	2200      	movs	r2, #0
 8006b78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006b7a:	4b10      	ldr	r3, [pc, #64]	; (8006bbc <xTaskResumeAll+0x12c>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d009      	beq.n	8006b96 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b82:	2301      	movs	r3, #1
 8006b84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b86:	4b0f      	ldr	r3, [pc, #60]	; (8006bc4 <xTaskResumeAll+0x134>)
 8006b88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b8c:	601a      	str	r2, [r3, #0]
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b96:	f000 fe95 	bl	80078c4 <vPortExitCritical>

	return xAlreadyYielded;
 8006b9a:	68bb      	ldr	r3, [r7, #8]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	20000964 	.word	0x20000964
 8006ba8:	2000093c 	.word	0x2000093c
 8006bac:	200008fc 	.word	0x200008fc
 8006bb0:	20000944 	.word	0x20000944
 8006bb4:	20000840 	.word	0x20000840
 8006bb8:	2000083c 	.word	0x2000083c
 8006bbc:	20000950 	.word	0x20000950
 8006bc0:	2000094c 	.word	0x2000094c
 8006bc4:	e000ed04 	.word	0xe000ed04

08006bc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b086      	sub	sp, #24
 8006bcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bd2:	4b4e      	ldr	r3, [pc, #312]	; (8006d0c <xTaskIncrementTick+0x144>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f040 808e 	bne.w	8006cf8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006bdc:	4b4c      	ldr	r3, [pc, #304]	; (8006d10 <xTaskIncrementTick+0x148>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	3301      	adds	r3, #1
 8006be2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006be4:	4a4a      	ldr	r2, [pc, #296]	; (8006d10 <xTaskIncrementTick+0x148>)
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d120      	bne.n	8006c32 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006bf0:	4b48      	ldr	r3, [pc, #288]	; (8006d14 <xTaskIncrementTick+0x14c>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <xTaskIncrementTick+0x48>
	__asm volatile
 8006bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	603b      	str	r3, [r7, #0]
}
 8006c0c:	bf00      	nop
 8006c0e:	e7fe      	b.n	8006c0e <xTaskIncrementTick+0x46>
 8006c10:	4b40      	ldr	r3, [pc, #256]	; (8006d14 <xTaskIncrementTick+0x14c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	60fb      	str	r3, [r7, #12]
 8006c16:	4b40      	ldr	r3, [pc, #256]	; (8006d18 <xTaskIncrementTick+0x150>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a3e      	ldr	r2, [pc, #248]	; (8006d14 <xTaskIncrementTick+0x14c>)
 8006c1c:	6013      	str	r3, [r2, #0]
 8006c1e:	4a3e      	ldr	r2, [pc, #248]	; (8006d18 <xTaskIncrementTick+0x150>)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6013      	str	r3, [r2, #0]
 8006c24:	4b3d      	ldr	r3, [pc, #244]	; (8006d1c <xTaskIncrementTick+0x154>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	4a3c      	ldr	r2, [pc, #240]	; (8006d1c <xTaskIncrementTick+0x154>)
 8006c2c:	6013      	str	r3, [r2, #0]
 8006c2e:	f000 faa9 	bl	8007184 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006c32:	4b3b      	ldr	r3, [pc, #236]	; (8006d20 <xTaskIncrementTick+0x158>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d348      	bcc.n	8006cce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c3c:	4b35      	ldr	r3, [pc, #212]	; (8006d14 <xTaskIncrementTick+0x14c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d104      	bne.n	8006c50 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c46:	4b36      	ldr	r3, [pc, #216]	; (8006d20 <xTaskIncrementTick+0x158>)
 8006c48:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4c:	601a      	str	r2, [r3, #0]
					break;
 8006c4e:	e03e      	b.n	8006cce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c50:	4b30      	ldr	r3, [pc, #192]	; (8006d14 <xTaskIncrementTick+0x14c>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c60:	693a      	ldr	r2, [r7, #16]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d203      	bcs.n	8006c70 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006c68:	4a2d      	ldr	r2, [pc, #180]	; (8006d20 <xTaskIncrementTick+0x158>)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006c6e:	e02e      	b.n	8006cce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	3304      	adds	r3, #4
 8006c74:	4618      	mov	r0, r3
 8006c76:	f7fe fe1a 	bl	80058ae <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d004      	beq.n	8006c8c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	3318      	adds	r3, #24
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7fe fe11 	bl	80058ae <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c90:	2201      	movs	r2, #1
 8006c92:	409a      	lsls	r2, r3
 8006c94:	4b23      	ldr	r3, [pc, #140]	; (8006d24 <xTaskIncrementTick+0x15c>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	4a22      	ldr	r2, [pc, #136]	; (8006d24 <xTaskIncrementTick+0x15c>)
 8006c9c:	6013      	str	r3, [r2, #0]
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	4413      	add	r3, r2
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4a1f      	ldr	r2, [pc, #124]	; (8006d28 <xTaskIncrementTick+0x160>)
 8006cac:	441a      	add	r2, r3
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	3304      	adds	r3, #4
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	f7fe fd9d 	bl	80057f4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cbe:	4b1b      	ldr	r3, [pc, #108]	; (8006d2c <xTaskIncrementTick+0x164>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d3b9      	bcc.n	8006c3c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ccc:	e7b6      	b.n	8006c3c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006cce:	4b17      	ldr	r3, [pc, #92]	; (8006d2c <xTaskIncrementTick+0x164>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd4:	4914      	ldr	r1, [pc, #80]	; (8006d28 <xTaskIncrementTick+0x160>)
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	440b      	add	r3, r1
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d901      	bls.n	8006cea <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006cea:	4b11      	ldr	r3, [pc, #68]	; (8006d30 <xTaskIncrementTick+0x168>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d007      	beq.n	8006d02 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	617b      	str	r3, [r7, #20]
 8006cf6:	e004      	b.n	8006d02 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006cf8:	4b0e      	ldr	r3, [pc, #56]	; (8006d34 <xTaskIncrementTick+0x16c>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	3301      	adds	r3, #1
 8006cfe:	4a0d      	ldr	r2, [pc, #52]	; (8006d34 <xTaskIncrementTick+0x16c>)
 8006d00:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d02:	697b      	ldr	r3, [r7, #20]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3718      	adds	r7, #24
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	20000964 	.word	0x20000964
 8006d10:	20000940 	.word	0x20000940
 8006d14:	200008f4 	.word	0x200008f4
 8006d18:	200008f8 	.word	0x200008f8
 8006d1c:	20000954 	.word	0x20000954
 8006d20:	2000095c 	.word	0x2000095c
 8006d24:	20000944 	.word	0x20000944
 8006d28:	20000840 	.word	0x20000840
 8006d2c:	2000083c 	.word	0x2000083c
 8006d30:	20000950 	.word	0x20000950
 8006d34:	2000094c 	.word	0x2000094c

08006d38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006d3e:	4b29      	ldr	r3, [pc, #164]	; (8006de4 <vTaskSwitchContext+0xac>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d003      	beq.n	8006d4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006d46:	4b28      	ldr	r3, [pc, #160]	; (8006de8 <vTaskSwitchContext+0xb0>)
 8006d48:	2201      	movs	r2, #1
 8006d4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006d4c:	e044      	b.n	8006dd8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006d4e:	4b26      	ldr	r3, [pc, #152]	; (8006de8 <vTaskSwitchContext+0xb0>)
 8006d50:	2200      	movs	r2, #0
 8006d52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d54:	4b25      	ldr	r3, [pc, #148]	; (8006dec <vTaskSwitchContext+0xb4>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	fab3 f383 	clz	r3, r3
 8006d60:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006d62:	7afb      	ldrb	r3, [r7, #11]
 8006d64:	f1c3 031f 	rsb	r3, r3, #31
 8006d68:	617b      	str	r3, [r7, #20]
 8006d6a:	4921      	ldr	r1, [pc, #132]	; (8006df0 <vTaskSwitchContext+0xb8>)
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	4613      	mov	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	4413      	add	r3, r2
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	440b      	add	r3, r1
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d10a      	bne.n	8006d94 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	607b      	str	r3, [r7, #4]
}
 8006d90:	bf00      	nop
 8006d92:	e7fe      	b.n	8006d92 <vTaskSwitchContext+0x5a>
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4a14      	ldr	r2, [pc, #80]	; (8006df0 <vTaskSwitchContext+0xb8>)
 8006da0:	4413      	add	r3, r2
 8006da2:	613b      	str	r3, [r7, #16]
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	685a      	ldr	r2, [r3, #4]
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	605a      	str	r2, [r3, #4]
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	3308      	adds	r3, #8
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d104      	bne.n	8006dc4 <vTaskSwitchContext+0x8c>
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	685a      	ldr	r2, [r3, #4]
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	605a      	str	r2, [r3, #4]
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	4a0a      	ldr	r2, [pc, #40]	; (8006df4 <vTaskSwitchContext+0xbc>)
 8006dcc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006dce:	4b09      	ldr	r3, [pc, #36]	; (8006df4 <vTaskSwitchContext+0xbc>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	334c      	adds	r3, #76	; 0x4c
 8006dd4:	4a08      	ldr	r2, [pc, #32]	; (8006df8 <vTaskSwitchContext+0xc0>)
 8006dd6:	6013      	str	r3, [r2, #0]
}
 8006dd8:	bf00      	nop
 8006dda:	371c      	adds	r7, #28
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	20000964 	.word	0x20000964
 8006de8:	20000950 	.word	0x20000950
 8006dec:	20000944 	.word	0x20000944
 8006df0:	20000840 	.word	0x20000840
 8006df4:	2000083c 	.word	0x2000083c
 8006df8:	20000010 	.word	0x20000010

08006dfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10a      	bne.n	8006e22 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e10:	f383 8811 	msr	BASEPRI, r3
 8006e14:	f3bf 8f6f 	isb	sy
 8006e18:	f3bf 8f4f 	dsb	sy
 8006e1c:	60fb      	str	r3, [r7, #12]
}
 8006e1e:	bf00      	nop
 8006e20:	e7fe      	b.n	8006e20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e22:	4b07      	ldr	r3, [pc, #28]	; (8006e40 <vTaskPlaceOnEventList+0x44>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	3318      	adds	r3, #24
 8006e28:	4619      	mov	r1, r3
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f7fe fd06 	bl	800583c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e30:	2101      	movs	r1, #1
 8006e32:	6838      	ldr	r0, [r7, #0]
 8006e34:	f000 fb82 	bl	800753c <prvAddCurrentTaskToDelayedList>
}
 8006e38:	bf00      	nop
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	2000083c 	.word	0x2000083c

08006e44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b086      	sub	sp, #24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10a      	bne.n	8006e70 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	60fb      	str	r3, [r7, #12]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	3318      	adds	r3, #24
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7fe fd1a 	bl	80058ae <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e7a:	4b1d      	ldr	r3, [pc, #116]	; (8006ef0 <xTaskRemoveFromEventList+0xac>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d11c      	bne.n	8006ebc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	3304      	adds	r3, #4
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7fe fd11 	bl	80058ae <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e90:	2201      	movs	r2, #1
 8006e92:	409a      	lsls	r2, r3
 8006e94:	4b17      	ldr	r3, [pc, #92]	; (8006ef4 <xTaskRemoveFromEventList+0xb0>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	4a16      	ldr	r2, [pc, #88]	; (8006ef4 <xTaskRemoveFromEventList+0xb0>)
 8006e9c:	6013      	str	r3, [r2, #0]
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4a13      	ldr	r2, [pc, #76]	; (8006ef8 <xTaskRemoveFromEventList+0xb4>)
 8006eac:	441a      	add	r2, r3
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f7fe fc9d 	bl	80057f4 <vListInsertEnd>
 8006eba:	e005      	b.n	8006ec8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	3318      	adds	r3, #24
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	480e      	ldr	r0, [pc, #56]	; (8006efc <xTaskRemoveFromEventList+0xb8>)
 8006ec4:	f7fe fc96 	bl	80057f4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ecc:	4b0c      	ldr	r3, [pc, #48]	; (8006f00 <xTaskRemoveFromEventList+0xbc>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d905      	bls.n	8006ee2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006eda:	4b0a      	ldr	r3, [pc, #40]	; (8006f04 <xTaskRemoveFromEventList+0xc0>)
 8006edc:	2201      	movs	r2, #1
 8006ede:	601a      	str	r2, [r3, #0]
 8006ee0:	e001      	b.n	8006ee6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006ee6:	697b      	ldr	r3, [r7, #20]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3718      	adds	r7, #24
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	20000964 	.word	0x20000964
 8006ef4:	20000944 	.word	0x20000944
 8006ef8:	20000840 	.word	0x20000840
 8006efc:	200008fc 	.word	0x200008fc
 8006f00:	2000083c 	.word	0x2000083c
 8006f04:	20000950 	.word	0x20000950

08006f08 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006f10:	4b06      	ldr	r3, [pc, #24]	; (8006f2c <vTaskInternalSetTimeOutState+0x24>)
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006f18:	4b05      	ldr	r3, [pc, #20]	; (8006f30 <vTaskInternalSetTimeOutState+0x28>)
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	605a      	str	r2, [r3, #4]
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr
 8006f2c:	20000954 	.word	0x20000954
 8006f30:	20000940 	.word	0x20000940

08006f34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b088      	sub	sp, #32
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10a      	bne.n	8006f5a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	613b      	str	r3, [r7, #16]
}
 8006f56:	bf00      	nop
 8006f58:	e7fe      	b.n	8006f58 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10a      	bne.n	8006f76 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	60fb      	str	r3, [r7, #12]
}
 8006f72:	bf00      	nop
 8006f74:	e7fe      	b.n	8006f74 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006f76:	f000 fc75 	bl	8007864 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006f7a:	4b1d      	ldr	r3, [pc, #116]	; (8006ff0 <xTaskCheckForTimeOut+0xbc>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f92:	d102      	bne.n	8006f9a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006f94:	2300      	movs	r3, #0
 8006f96:	61fb      	str	r3, [r7, #28]
 8006f98:	e023      	b.n	8006fe2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	4b15      	ldr	r3, [pc, #84]	; (8006ff4 <xTaskCheckForTimeOut+0xc0>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d007      	beq.n	8006fb6 <xTaskCheckForTimeOut+0x82>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	69ba      	ldr	r2, [r7, #24]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d302      	bcc.n	8006fb6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	61fb      	str	r3, [r7, #28]
 8006fb4:	e015      	b.n	8006fe2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	697a      	ldr	r2, [r7, #20]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d20b      	bcs.n	8006fd8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	1ad2      	subs	r2, r2, r3
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f7ff ff9b 	bl	8006f08 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
 8006fd6:	e004      	b.n	8006fe2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006fe2:	f000 fc6f 	bl	80078c4 <vPortExitCritical>

	return xReturn;
 8006fe6:	69fb      	ldr	r3, [r7, #28]
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3720      	adds	r7, #32
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	20000940 	.word	0x20000940
 8006ff4:	20000954 	.word	0x20000954

08006ff8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ffc:	4b03      	ldr	r3, [pc, #12]	; (800700c <vTaskMissedYield+0x14>)
 8006ffe:	2201      	movs	r2, #1
 8007000:	601a      	str	r2, [r3, #0]
}
 8007002:	bf00      	nop
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr
 800700c:	20000950 	.word	0x20000950

08007010 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007018:	f000 f852 	bl	80070c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800701c:	4b06      	ldr	r3, [pc, #24]	; (8007038 <prvIdleTask+0x28>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d9f9      	bls.n	8007018 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007024:	4b05      	ldr	r3, [pc, #20]	; (800703c <prvIdleTask+0x2c>)
 8007026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800702a:	601a      	str	r2, [r3, #0]
 800702c:	f3bf 8f4f 	dsb	sy
 8007030:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007034:	e7f0      	b.n	8007018 <prvIdleTask+0x8>
 8007036:	bf00      	nop
 8007038:	20000840 	.word	0x20000840
 800703c:	e000ed04 	.word	0xe000ed04

08007040 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007046:	2300      	movs	r3, #0
 8007048:	607b      	str	r3, [r7, #4]
 800704a:	e00c      	b.n	8007066 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	4613      	mov	r3, r2
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4a12      	ldr	r2, [pc, #72]	; (80070a0 <prvInitialiseTaskLists+0x60>)
 8007058:	4413      	add	r3, r2
 800705a:	4618      	mov	r0, r3
 800705c:	f7fe fb9d 	bl	800579a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	3301      	adds	r3, #1
 8007064:	607b      	str	r3, [r7, #4]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2b06      	cmp	r3, #6
 800706a:	d9ef      	bls.n	800704c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800706c:	480d      	ldr	r0, [pc, #52]	; (80070a4 <prvInitialiseTaskLists+0x64>)
 800706e:	f7fe fb94 	bl	800579a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007072:	480d      	ldr	r0, [pc, #52]	; (80070a8 <prvInitialiseTaskLists+0x68>)
 8007074:	f7fe fb91 	bl	800579a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007078:	480c      	ldr	r0, [pc, #48]	; (80070ac <prvInitialiseTaskLists+0x6c>)
 800707a:	f7fe fb8e 	bl	800579a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800707e:	480c      	ldr	r0, [pc, #48]	; (80070b0 <prvInitialiseTaskLists+0x70>)
 8007080:	f7fe fb8b 	bl	800579a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007084:	480b      	ldr	r0, [pc, #44]	; (80070b4 <prvInitialiseTaskLists+0x74>)
 8007086:	f7fe fb88 	bl	800579a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800708a:	4b0b      	ldr	r3, [pc, #44]	; (80070b8 <prvInitialiseTaskLists+0x78>)
 800708c:	4a05      	ldr	r2, [pc, #20]	; (80070a4 <prvInitialiseTaskLists+0x64>)
 800708e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007090:	4b0a      	ldr	r3, [pc, #40]	; (80070bc <prvInitialiseTaskLists+0x7c>)
 8007092:	4a05      	ldr	r2, [pc, #20]	; (80070a8 <prvInitialiseTaskLists+0x68>)
 8007094:	601a      	str	r2, [r3, #0]
}
 8007096:	bf00      	nop
 8007098:	3708      	adds	r7, #8
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	20000840 	.word	0x20000840
 80070a4:	200008cc 	.word	0x200008cc
 80070a8:	200008e0 	.word	0x200008e0
 80070ac:	200008fc 	.word	0x200008fc
 80070b0:	20000910 	.word	0x20000910
 80070b4:	20000928 	.word	0x20000928
 80070b8:	200008f4 	.word	0x200008f4
 80070bc:	200008f8 	.word	0x200008f8

080070c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070c6:	e019      	b.n	80070fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80070c8:	f000 fbcc 	bl	8007864 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070cc:	4b10      	ldr	r3, [pc, #64]	; (8007110 <prvCheckTasksWaitingTermination+0x50>)
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	3304      	adds	r3, #4
 80070d8:	4618      	mov	r0, r3
 80070da:	f7fe fbe8 	bl	80058ae <uxListRemove>
				--uxCurrentNumberOfTasks;
 80070de:	4b0d      	ldr	r3, [pc, #52]	; (8007114 <prvCheckTasksWaitingTermination+0x54>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3b01      	subs	r3, #1
 80070e4:	4a0b      	ldr	r2, [pc, #44]	; (8007114 <prvCheckTasksWaitingTermination+0x54>)
 80070e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80070e8:	4b0b      	ldr	r3, [pc, #44]	; (8007118 <prvCheckTasksWaitingTermination+0x58>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	3b01      	subs	r3, #1
 80070ee:	4a0a      	ldr	r2, [pc, #40]	; (8007118 <prvCheckTasksWaitingTermination+0x58>)
 80070f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80070f2:	f000 fbe7 	bl	80078c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 f810 	bl	800711c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070fc:	4b06      	ldr	r3, [pc, #24]	; (8007118 <prvCheckTasksWaitingTermination+0x58>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1e1      	bne.n	80070c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	20000910 	.word	0x20000910
 8007114:	2000093c 	.word	0x2000093c
 8007118:	20000924 	.word	0x20000924

0800711c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	334c      	adds	r3, #76	; 0x4c
 8007128:	4618      	mov	r0, r3
 800712a:	f001 f8f7 	bl	800831c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007134:	2b00      	cmp	r3, #0
 8007136:	d108      	bne.n	800714a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800713c:	4618      	mov	r0, r3
 800713e:	f000 fd7f 	bl	8007c40 <vPortFree>
				vPortFree( pxTCB );
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fd7c 	bl	8007c40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007148:	e018      	b.n	800717c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007150:	2b01      	cmp	r3, #1
 8007152:	d103      	bne.n	800715c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 fd73 	bl	8007c40 <vPortFree>
	}
 800715a:	e00f      	b.n	800717c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007162:	2b02      	cmp	r3, #2
 8007164:	d00a      	beq.n	800717c <prvDeleteTCB+0x60>
	__asm volatile
 8007166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800716a:	f383 8811 	msr	BASEPRI, r3
 800716e:	f3bf 8f6f 	isb	sy
 8007172:	f3bf 8f4f 	dsb	sy
 8007176:	60fb      	str	r3, [r7, #12]
}
 8007178:	bf00      	nop
 800717a:	e7fe      	b.n	800717a <prvDeleteTCB+0x5e>
	}
 800717c:	bf00      	nop
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007184:	b480      	push	{r7}
 8007186:	b083      	sub	sp, #12
 8007188:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800718a:	4b0c      	ldr	r3, [pc, #48]	; (80071bc <prvResetNextTaskUnblockTime+0x38>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d104      	bne.n	800719e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007194:	4b0a      	ldr	r3, [pc, #40]	; (80071c0 <prvResetNextTaskUnblockTime+0x3c>)
 8007196:	f04f 32ff 	mov.w	r2, #4294967295
 800719a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800719c:	e008      	b.n	80071b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800719e:	4b07      	ldr	r3, [pc, #28]	; (80071bc <prvResetNextTaskUnblockTime+0x38>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	4a04      	ldr	r2, [pc, #16]	; (80071c0 <prvResetNextTaskUnblockTime+0x3c>)
 80071ae:	6013      	str	r3, [r2, #0]
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr
 80071bc:	200008f4 	.word	0x200008f4
 80071c0:	2000095c 	.word	0x2000095c

080071c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80071ca:	4b0b      	ldr	r3, [pc, #44]	; (80071f8 <xTaskGetSchedulerState+0x34>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d102      	bne.n	80071d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80071d2:	2301      	movs	r3, #1
 80071d4:	607b      	str	r3, [r7, #4]
 80071d6:	e008      	b.n	80071ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071d8:	4b08      	ldr	r3, [pc, #32]	; (80071fc <xTaskGetSchedulerState+0x38>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d102      	bne.n	80071e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80071e0:	2302      	movs	r3, #2
 80071e2:	607b      	str	r3, [r7, #4]
 80071e4:	e001      	b.n	80071ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80071e6:	2300      	movs	r3, #0
 80071e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80071ea:	687b      	ldr	r3, [r7, #4]
	}
 80071ec:	4618      	mov	r0, r3
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr
 80071f8:	20000948 	.word	0x20000948
 80071fc:	20000964 	.word	0x20000964

08007200 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800720c:	2300      	movs	r3, #0
 800720e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d05e      	beq.n	80072d4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800721a:	4b31      	ldr	r3, [pc, #196]	; (80072e0 <xTaskPriorityInherit+0xe0>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007220:	429a      	cmp	r2, r3
 8007222:	d24e      	bcs.n	80072c2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	699b      	ldr	r3, [r3, #24]
 8007228:	2b00      	cmp	r3, #0
 800722a:	db06      	blt.n	800723a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800722c:	4b2c      	ldr	r3, [pc, #176]	; (80072e0 <xTaskPriorityInherit+0xe0>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007232:	f1c3 0207 	rsb	r2, r3, #7
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	6959      	ldr	r1, [r3, #20]
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007242:	4613      	mov	r3, r2
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	4413      	add	r3, r2
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	4a26      	ldr	r2, [pc, #152]	; (80072e4 <xTaskPriorityInherit+0xe4>)
 800724c:	4413      	add	r3, r2
 800724e:	4299      	cmp	r1, r3
 8007250:	d12f      	bne.n	80072b2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	3304      	adds	r3, #4
 8007256:	4618      	mov	r0, r3
 8007258:	f7fe fb29 	bl	80058ae <uxListRemove>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10a      	bne.n	8007278 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007266:	2201      	movs	r2, #1
 8007268:	fa02 f303 	lsl.w	r3, r2, r3
 800726c:	43da      	mvns	r2, r3
 800726e:	4b1e      	ldr	r3, [pc, #120]	; (80072e8 <xTaskPriorityInherit+0xe8>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4013      	ands	r3, r2
 8007274:	4a1c      	ldr	r2, [pc, #112]	; (80072e8 <xTaskPriorityInherit+0xe8>)
 8007276:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007278:	4b19      	ldr	r3, [pc, #100]	; (80072e0 <xTaskPriorityInherit+0xe0>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007286:	2201      	movs	r2, #1
 8007288:	409a      	lsls	r2, r3
 800728a:	4b17      	ldr	r3, [pc, #92]	; (80072e8 <xTaskPriorityInherit+0xe8>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4313      	orrs	r3, r2
 8007290:	4a15      	ldr	r2, [pc, #84]	; (80072e8 <xTaskPriorityInherit+0xe8>)
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007298:	4613      	mov	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4413      	add	r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4a10      	ldr	r2, [pc, #64]	; (80072e4 <xTaskPriorityInherit+0xe4>)
 80072a2:	441a      	add	r2, r3
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	3304      	adds	r3, #4
 80072a8:	4619      	mov	r1, r3
 80072aa:	4610      	mov	r0, r2
 80072ac:	f7fe faa2 	bl	80057f4 <vListInsertEnd>
 80072b0:	e004      	b.n	80072bc <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80072b2:	4b0b      	ldr	r3, [pc, #44]	; (80072e0 <xTaskPriorityInherit+0xe0>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80072bc:	2301      	movs	r3, #1
 80072be:	60fb      	str	r3, [r7, #12]
 80072c0:	e008      	b.n	80072d4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072c6:	4b06      	ldr	r3, [pc, #24]	; (80072e0 <xTaskPriorityInherit+0xe0>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d201      	bcs.n	80072d4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80072d0:	2301      	movs	r3, #1
 80072d2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80072d4:	68fb      	ldr	r3, [r7, #12]
	}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	2000083c 	.word	0x2000083c
 80072e4:	20000840 	.word	0x20000840
 80072e8:	20000944 	.word	0x20000944

080072ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b086      	sub	sp, #24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80072f8:	2300      	movs	r3, #0
 80072fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d06e      	beq.n	80073e0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007302:	4b3a      	ldr	r3, [pc, #232]	; (80073ec <xTaskPriorityDisinherit+0x100>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	693a      	ldr	r2, [r7, #16]
 8007308:	429a      	cmp	r2, r3
 800730a:	d00a      	beq.n	8007322 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800730c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	60fb      	str	r3, [r7, #12]
}
 800731e:	bf00      	nop
 8007320:	e7fe      	b.n	8007320 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10a      	bne.n	8007340 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800732a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800732e:	f383 8811 	msr	BASEPRI, r3
 8007332:	f3bf 8f6f 	isb	sy
 8007336:	f3bf 8f4f 	dsb	sy
 800733a:	60bb      	str	r3, [r7, #8]
}
 800733c:	bf00      	nop
 800733e:	e7fe      	b.n	800733e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007344:	1e5a      	subs	r2, r3, #1
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007352:	429a      	cmp	r2, r3
 8007354:	d044      	beq.n	80073e0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800735a:	2b00      	cmp	r3, #0
 800735c:	d140      	bne.n	80073e0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	3304      	adds	r3, #4
 8007362:	4618      	mov	r0, r3
 8007364:	f7fe faa3 	bl	80058ae <uxListRemove>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d115      	bne.n	800739a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007372:	491f      	ldr	r1, [pc, #124]	; (80073f0 <xTaskPriorityDisinherit+0x104>)
 8007374:	4613      	mov	r3, r2
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	4413      	add	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	440b      	add	r3, r1
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10a      	bne.n	800739a <xTaskPriorityDisinherit+0xae>
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007388:	2201      	movs	r2, #1
 800738a:	fa02 f303 	lsl.w	r3, r2, r3
 800738e:	43da      	mvns	r2, r3
 8007390:	4b18      	ldr	r3, [pc, #96]	; (80073f4 <xTaskPriorityDisinherit+0x108>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4013      	ands	r3, r2
 8007396:	4a17      	ldr	r2, [pc, #92]	; (80073f4 <xTaskPriorityDisinherit+0x108>)
 8007398:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073a6:	f1c3 0207 	rsb	r2, r3, #7
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b2:	2201      	movs	r2, #1
 80073b4:	409a      	lsls	r2, r3
 80073b6:	4b0f      	ldr	r3, [pc, #60]	; (80073f4 <xTaskPriorityDisinherit+0x108>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	4a0d      	ldr	r2, [pc, #52]	; (80073f4 <xTaskPriorityDisinherit+0x108>)
 80073be:	6013      	str	r3, [r2, #0]
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073c4:	4613      	mov	r3, r2
 80073c6:	009b      	lsls	r3, r3, #2
 80073c8:	4413      	add	r3, r2
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	4a08      	ldr	r2, [pc, #32]	; (80073f0 <xTaskPriorityDisinherit+0x104>)
 80073ce:	441a      	add	r2, r3
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	3304      	adds	r3, #4
 80073d4:	4619      	mov	r1, r3
 80073d6:	4610      	mov	r0, r2
 80073d8:	f7fe fa0c 	bl	80057f4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80073dc:	2301      	movs	r3, #1
 80073de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80073e0:	697b      	ldr	r3, [r7, #20]
	}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3718      	adds	r7, #24
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	2000083c 	.word	0x2000083c
 80073f0:	20000840 	.word	0x20000840
 80073f4:	20000944 	.word	0x20000944

080073f8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b088      	sub	sp, #32
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007406:	2301      	movs	r3, #1
 8007408:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d077      	beq.n	8007500 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10a      	bne.n	800742e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741c:	f383 8811 	msr	BASEPRI, r3
 8007420:	f3bf 8f6f 	isb	sy
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	60fb      	str	r3, [r7, #12]
}
 800742a:	bf00      	nop
 800742c:	e7fe      	b.n	800742c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007432:	683a      	ldr	r2, [r7, #0]
 8007434:	429a      	cmp	r2, r3
 8007436:	d902      	bls.n	800743e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	61fb      	str	r3, [r7, #28]
 800743c:	e002      	b.n	8007444 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800743e:	69bb      	ldr	r3, [r7, #24]
 8007440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007442:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007448:	69fa      	ldr	r2, [r7, #28]
 800744a:	429a      	cmp	r2, r3
 800744c:	d058      	beq.n	8007500 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007452:	697a      	ldr	r2, [r7, #20]
 8007454:	429a      	cmp	r2, r3
 8007456:	d153      	bne.n	8007500 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007458:	4b2b      	ldr	r3, [pc, #172]	; (8007508 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	69ba      	ldr	r2, [r7, #24]
 800745e:	429a      	cmp	r2, r3
 8007460:	d10a      	bne.n	8007478 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	60bb      	str	r3, [r7, #8]
}
 8007474:	bf00      	nop
 8007476:	e7fe      	b.n	8007476 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800747c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800747e:	69bb      	ldr	r3, [r7, #24]
 8007480:	69fa      	ldr	r2, [r7, #28]
 8007482:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	2b00      	cmp	r3, #0
 800748a:	db04      	blt.n	8007496 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	f1c3 0207 	rsb	r2, r3, #7
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	6959      	ldr	r1, [r3, #20]
 800749a:	693a      	ldr	r2, [r7, #16]
 800749c:	4613      	mov	r3, r2
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	4a19      	ldr	r2, [pc, #100]	; (800750c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80074a6:	4413      	add	r3, r2
 80074a8:	4299      	cmp	r1, r3
 80074aa:	d129      	bne.n	8007500 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	3304      	adds	r3, #4
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7fe f9fc 	bl	80058ae <uxListRemove>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d10a      	bne.n	80074d2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c0:	2201      	movs	r2, #1
 80074c2:	fa02 f303 	lsl.w	r3, r2, r3
 80074c6:	43da      	mvns	r2, r3
 80074c8:	4b11      	ldr	r3, [pc, #68]	; (8007510 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4013      	ands	r3, r2
 80074ce:	4a10      	ldr	r2, [pc, #64]	; (8007510 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80074d0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d6:	2201      	movs	r2, #1
 80074d8:	409a      	lsls	r2, r3
 80074da:	4b0d      	ldr	r3, [pc, #52]	; (8007510 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4313      	orrs	r3, r2
 80074e0:	4a0b      	ldr	r2, [pc, #44]	; (8007510 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80074e2:	6013      	str	r3, [r2, #0]
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074e8:	4613      	mov	r3, r2
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	4413      	add	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	4a06      	ldr	r2, [pc, #24]	; (800750c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80074f2:	441a      	add	r2, r3
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	3304      	adds	r3, #4
 80074f8:	4619      	mov	r1, r3
 80074fa:	4610      	mov	r0, r2
 80074fc:	f7fe f97a 	bl	80057f4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007500:	bf00      	nop
 8007502:	3720      	adds	r7, #32
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	2000083c 	.word	0x2000083c
 800750c:	20000840 	.word	0x20000840
 8007510:	20000944 	.word	0x20000944

08007514 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007514:	b480      	push	{r7}
 8007516:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007518:	4b07      	ldr	r3, [pc, #28]	; (8007538 <pvTaskIncrementMutexHeldCount+0x24>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d004      	beq.n	800752a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007520:	4b05      	ldr	r3, [pc, #20]	; (8007538 <pvTaskIncrementMutexHeldCount+0x24>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007526:	3201      	adds	r2, #1
 8007528:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800752a:	4b03      	ldr	r3, [pc, #12]	; (8007538 <pvTaskIncrementMutexHeldCount+0x24>)
 800752c:	681b      	ldr	r3, [r3, #0]
	}
 800752e:	4618      	mov	r0, r3
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr
 8007538:	2000083c 	.word	0x2000083c

0800753c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007546:	4b29      	ldr	r3, [pc, #164]	; (80075ec <prvAddCurrentTaskToDelayedList+0xb0>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800754c:	4b28      	ldr	r3, [pc, #160]	; (80075f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3304      	adds	r3, #4
 8007552:	4618      	mov	r0, r3
 8007554:	f7fe f9ab 	bl	80058ae <uxListRemove>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10b      	bne.n	8007576 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800755e:	4b24      	ldr	r3, [pc, #144]	; (80075f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007564:	2201      	movs	r2, #1
 8007566:	fa02 f303 	lsl.w	r3, r2, r3
 800756a:	43da      	mvns	r2, r3
 800756c:	4b21      	ldr	r3, [pc, #132]	; (80075f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4013      	ands	r3, r2
 8007572:	4a20      	ldr	r2, [pc, #128]	; (80075f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007574:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800757c:	d10a      	bne.n	8007594 <prvAddCurrentTaskToDelayedList+0x58>
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d007      	beq.n	8007594 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007584:	4b1a      	ldr	r3, [pc, #104]	; (80075f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	3304      	adds	r3, #4
 800758a:	4619      	mov	r1, r3
 800758c:	481a      	ldr	r0, [pc, #104]	; (80075f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800758e:	f7fe f931 	bl	80057f4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007592:	e026      	b.n	80075e2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4413      	add	r3, r2
 800759a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800759c:	4b14      	ldr	r3, [pc, #80]	; (80075f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68ba      	ldr	r2, [r7, #8]
 80075a2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075a4:	68ba      	ldr	r2, [r7, #8]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d209      	bcs.n	80075c0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075ac:	4b13      	ldr	r3, [pc, #76]	; (80075fc <prvAddCurrentTaskToDelayedList+0xc0>)
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	4b0f      	ldr	r3, [pc, #60]	; (80075f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3304      	adds	r3, #4
 80075b6:	4619      	mov	r1, r3
 80075b8:	4610      	mov	r0, r2
 80075ba:	f7fe f93f 	bl	800583c <vListInsert>
}
 80075be:	e010      	b.n	80075e2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075c0:	4b0f      	ldr	r3, [pc, #60]	; (8007600 <prvAddCurrentTaskToDelayedList+0xc4>)
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	4b0a      	ldr	r3, [pc, #40]	; (80075f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3304      	adds	r3, #4
 80075ca:	4619      	mov	r1, r3
 80075cc:	4610      	mov	r0, r2
 80075ce:	f7fe f935 	bl	800583c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075d2:	4b0c      	ldr	r3, [pc, #48]	; (8007604 <prvAddCurrentTaskToDelayedList+0xc8>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d202      	bcs.n	80075e2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80075dc:	4a09      	ldr	r2, [pc, #36]	; (8007604 <prvAddCurrentTaskToDelayedList+0xc8>)
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	6013      	str	r3, [r2, #0]
}
 80075e2:	bf00      	nop
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	20000940 	.word	0x20000940
 80075f0:	2000083c 	.word	0x2000083c
 80075f4:	20000944 	.word	0x20000944
 80075f8:	20000928 	.word	0x20000928
 80075fc:	200008f8 	.word	0x200008f8
 8007600:	200008f4 	.word	0x200008f4
 8007604:	2000095c 	.word	0x2000095c

08007608 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	3b04      	subs	r3, #4
 8007618:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007620:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	3b04      	subs	r3, #4
 8007626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	f023 0201 	bic.w	r2, r3, #1
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	3b04      	subs	r3, #4
 8007636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007638:	4a0c      	ldr	r2, [pc, #48]	; (800766c <pxPortInitialiseStack+0x64>)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	3b14      	subs	r3, #20
 8007642:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	3b04      	subs	r3, #4
 800764e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f06f 0202 	mvn.w	r2, #2
 8007656:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	3b20      	subs	r3, #32
 800765c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800765e:	68fb      	ldr	r3, [r7, #12]
}
 8007660:	4618      	mov	r0, r3
 8007662:	3714      	adds	r7, #20
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr
 800766c:	08007671 	.word	0x08007671

08007670 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007676:	2300      	movs	r3, #0
 8007678:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800767a:	4b12      	ldr	r3, [pc, #72]	; (80076c4 <prvTaskExitError+0x54>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007682:	d00a      	beq.n	800769a <prvTaskExitError+0x2a>
	__asm volatile
 8007684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007688:	f383 8811 	msr	BASEPRI, r3
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	f3bf 8f4f 	dsb	sy
 8007694:	60fb      	str	r3, [r7, #12]
}
 8007696:	bf00      	nop
 8007698:	e7fe      	b.n	8007698 <prvTaskExitError+0x28>
	__asm volatile
 800769a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769e:	f383 8811 	msr	BASEPRI, r3
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	f3bf 8f4f 	dsb	sy
 80076aa:	60bb      	str	r3, [r7, #8]
}
 80076ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076ae:	bf00      	nop
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d0fc      	beq.n	80076b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076b6:	bf00      	nop
 80076b8:	bf00      	nop
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	2000000c 	.word	0x2000000c
	...

080076d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80076d0:	4b07      	ldr	r3, [pc, #28]	; (80076f0 <pxCurrentTCBConst2>)
 80076d2:	6819      	ldr	r1, [r3, #0]
 80076d4:	6808      	ldr	r0, [r1, #0]
 80076d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076da:	f380 8809 	msr	PSP, r0
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f04f 0000 	mov.w	r0, #0
 80076e6:	f380 8811 	msr	BASEPRI, r0
 80076ea:	4770      	bx	lr
 80076ec:	f3af 8000 	nop.w

080076f0 <pxCurrentTCBConst2>:
 80076f0:	2000083c 	.word	0x2000083c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80076f4:	bf00      	nop
 80076f6:	bf00      	nop

080076f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80076f8:	4808      	ldr	r0, [pc, #32]	; (800771c <prvPortStartFirstTask+0x24>)
 80076fa:	6800      	ldr	r0, [r0, #0]
 80076fc:	6800      	ldr	r0, [r0, #0]
 80076fe:	f380 8808 	msr	MSP, r0
 8007702:	f04f 0000 	mov.w	r0, #0
 8007706:	f380 8814 	msr	CONTROL, r0
 800770a:	b662      	cpsie	i
 800770c:	b661      	cpsie	f
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	f3bf 8f6f 	isb	sy
 8007716:	df00      	svc	0
 8007718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800771a:	bf00      	nop
 800771c:	e000ed08 	.word	0xe000ed08

08007720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b086      	sub	sp, #24
 8007724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007726:	4b46      	ldr	r3, [pc, #280]	; (8007840 <xPortStartScheduler+0x120>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a46      	ldr	r2, [pc, #280]	; (8007844 <xPortStartScheduler+0x124>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d10a      	bne.n	8007746 <xPortStartScheduler+0x26>
	__asm volatile
 8007730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007734:	f383 8811 	msr	BASEPRI, r3
 8007738:	f3bf 8f6f 	isb	sy
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	613b      	str	r3, [r7, #16]
}
 8007742:	bf00      	nop
 8007744:	e7fe      	b.n	8007744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007746:	4b3e      	ldr	r3, [pc, #248]	; (8007840 <xPortStartScheduler+0x120>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a3f      	ldr	r2, [pc, #252]	; (8007848 <xPortStartScheduler+0x128>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d10a      	bne.n	8007766 <xPortStartScheduler+0x46>
	__asm volatile
 8007750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007754:	f383 8811 	msr	BASEPRI, r3
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	f3bf 8f4f 	dsb	sy
 8007760:	60fb      	str	r3, [r7, #12]
}
 8007762:	bf00      	nop
 8007764:	e7fe      	b.n	8007764 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007766:	4b39      	ldr	r3, [pc, #228]	; (800784c <xPortStartScheduler+0x12c>)
 8007768:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	b2db      	uxtb	r3, r3
 8007770:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	22ff      	movs	r2, #255	; 0xff
 8007776:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	781b      	ldrb	r3, [r3, #0]
 800777c:	b2db      	uxtb	r3, r3
 800777e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007780:	78fb      	ldrb	r3, [r7, #3]
 8007782:	b2db      	uxtb	r3, r3
 8007784:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007788:	b2da      	uxtb	r2, r3
 800778a:	4b31      	ldr	r3, [pc, #196]	; (8007850 <xPortStartScheduler+0x130>)
 800778c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800778e:	4b31      	ldr	r3, [pc, #196]	; (8007854 <xPortStartScheduler+0x134>)
 8007790:	2207      	movs	r2, #7
 8007792:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007794:	e009      	b.n	80077aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007796:	4b2f      	ldr	r3, [pc, #188]	; (8007854 <xPortStartScheduler+0x134>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3b01      	subs	r3, #1
 800779c:	4a2d      	ldr	r2, [pc, #180]	; (8007854 <xPortStartScheduler+0x134>)
 800779e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077a0:	78fb      	ldrb	r3, [r7, #3]
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	005b      	lsls	r3, r3, #1
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077aa:	78fb      	ldrb	r3, [r7, #3]
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077b2:	2b80      	cmp	r3, #128	; 0x80
 80077b4:	d0ef      	beq.n	8007796 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80077b6:	4b27      	ldr	r3, [pc, #156]	; (8007854 <xPortStartScheduler+0x134>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f1c3 0307 	rsb	r3, r3, #7
 80077be:	2b04      	cmp	r3, #4
 80077c0:	d00a      	beq.n	80077d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80077c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c6:	f383 8811 	msr	BASEPRI, r3
 80077ca:	f3bf 8f6f 	isb	sy
 80077ce:	f3bf 8f4f 	dsb	sy
 80077d2:	60bb      	str	r3, [r7, #8]
}
 80077d4:	bf00      	nop
 80077d6:	e7fe      	b.n	80077d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80077d8:	4b1e      	ldr	r3, [pc, #120]	; (8007854 <xPortStartScheduler+0x134>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	021b      	lsls	r3, r3, #8
 80077de:	4a1d      	ldr	r2, [pc, #116]	; (8007854 <xPortStartScheduler+0x134>)
 80077e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80077e2:	4b1c      	ldr	r3, [pc, #112]	; (8007854 <xPortStartScheduler+0x134>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80077ea:	4a1a      	ldr	r2, [pc, #104]	; (8007854 <xPortStartScheduler+0x134>)
 80077ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	b2da      	uxtb	r2, r3
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80077f6:	4b18      	ldr	r3, [pc, #96]	; (8007858 <xPortStartScheduler+0x138>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a17      	ldr	r2, [pc, #92]	; (8007858 <xPortStartScheduler+0x138>)
 80077fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007800:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007802:	4b15      	ldr	r3, [pc, #84]	; (8007858 <xPortStartScheduler+0x138>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a14      	ldr	r2, [pc, #80]	; (8007858 <xPortStartScheduler+0x138>)
 8007808:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800780c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800780e:	f000 f8dd 	bl	80079cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007812:	4b12      	ldr	r3, [pc, #72]	; (800785c <xPortStartScheduler+0x13c>)
 8007814:	2200      	movs	r2, #0
 8007816:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007818:	f000 f8fc 	bl	8007a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800781c:	4b10      	ldr	r3, [pc, #64]	; (8007860 <xPortStartScheduler+0x140>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a0f      	ldr	r2, [pc, #60]	; (8007860 <xPortStartScheduler+0x140>)
 8007822:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007826:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007828:	f7ff ff66 	bl	80076f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800782c:	f7ff fa84 	bl	8006d38 <vTaskSwitchContext>
	prvTaskExitError();
 8007830:	f7ff ff1e 	bl	8007670 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3718      	adds	r7, #24
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	e000ed00 	.word	0xe000ed00
 8007844:	410fc271 	.word	0x410fc271
 8007848:	410fc270 	.word	0x410fc270
 800784c:	e000e400 	.word	0xe000e400
 8007850:	20000968 	.word	0x20000968
 8007854:	2000096c 	.word	0x2000096c
 8007858:	e000ed20 	.word	0xe000ed20
 800785c:	2000000c 	.word	0x2000000c
 8007860:	e000ef34 	.word	0xe000ef34

08007864 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
	__asm volatile
 800786a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800786e:	f383 8811 	msr	BASEPRI, r3
 8007872:	f3bf 8f6f 	isb	sy
 8007876:	f3bf 8f4f 	dsb	sy
 800787a:	607b      	str	r3, [r7, #4]
}
 800787c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800787e:	4b0f      	ldr	r3, [pc, #60]	; (80078bc <vPortEnterCritical+0x58>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	3301      	adds	r3, #1
 8007884:	4a0d      	ldr	r2, [pc, #52]	; (80078bc <vPortEnterCritical+0x58>)
 8007886:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007888:	4b0c      	ldr	r3, [pc, #48]	; (80078bc <vPortEnterCritical+0x58>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2b01      	cmp	r3, #1
 800788e:	d10f      	bne.n	80078b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007890:	4b0b      	ldr	r3, [pc, #44]	; (80078c0 <vPortEnterCritical+0x5c>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	b2db      	uxtb	r3, r3
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00a      	beq.n	80078b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800789a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800789e:	f383 8811 	msr	BASEPRI, r3
 80078a2:	f3bf 8f6f 	isb	sy
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	603b      	str	r3, [r7, #0]
}
 80078ac:	bf00      	nop
 80078ae:	e7fe      	b.n	80078ae <vPortEnterCritical+0x4a>
	}
}
 80078b0:	bf00      	nop
 80078b2:	370c      	adds	r7, #12
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	2000000c 	.word	0x2000000c
 80078c0:	e000ed04 	.word	0xe000ed04

080078c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80078ca:	4b12      	ldr	r3, [pc, #72]	; (8007914 <vPortExitCritical+0x50>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10a      	bne.n	80078e8 <vPortExitCritical+0x24>
	__asm volatile
 80078d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d6:	f383 8811 	msr	BASEPRI, r3
 80078da:	f3bf 8f6f 	isb	sy
 80078de:	f3bf 8f4f 	dsb	sy
 80078e2:	607b      	str	r3, [r7, #4]
}
 80078e4:	bf00      	nop
 80078e6:	e7fe      	b.n	80078e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80078e8:	4b0a      	ldr	r3, [pc, #40]	; (8007914 <vPortExitCritical+0x50>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	3b01      	subs	r3, #1
 80078ee:	4a09      	ldr	r2, [pc, #36]	; (8007914 <vPortExitCritical+0x50>)
 80078f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80078f2:	4b08      	ldr	r3, [pc, #32]	; (8007914 <vPortExitCritical+0x50>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d105      	bne.n	8007906 <vPortExitCritical+0x42>
 80078fa:	2300      	movs	r3, #0
 80078fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	f383 8811 	msr	BASEPRI, r3
}
 8007904:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007906:	bf00      	nop
 8007908:	370c      	adds	r7, #12
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	2000000c 	.word	0x2000000c
	...

08007920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007920:	f3ef 8009 	mrs	r0, PSP
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	4b15      	ldr	r3, [pc, #84]	; (8007980 <pxCurrentTCBConst>)
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	f01e 0f10 	tst.w	lr, #16
 8007930:	bf08      	it	eq
 8007932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793a:	6010      	str	r0, [r2, #0]
 800793c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007940:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007944:	f380 8811 	msr	BASEPRI, r0
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	f3bf 8f6f 	isb	sy
 8007950:	f7ff f9f2 	bl	8006d38 <vTaskSwitchContext>
 8007954:	f04f 0000 	mov.w	r0, #0
 8007958:	f380 8811 	msr	BASEPRI, r0
 800795c:	bc09      	pop	{r0, r3}
 800795e:	6819      	ldr	r1, [r3, #0]
 8007960:	6808      	ldr	r0, [r1, #0]
 8007962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007966:	f01e 0f10 	tst.w	lr, #16
 800796a:	bf08      	it	eq
 800796c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007970:	f380 8809 	msr	PSP, r0
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	4770      	bx	lr
 800797a:	bf00      	nop
 800797c:	f3af 8000 	nop.w

08007980 <pxCurrentTCBConst>:
 8007980:	2000083c 	.word	0x2000083c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007984:	bf00      	nop
 8007986:	bf00      	nop

08007988 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	607b      	str	r3, [r7, #4]
}
 80079a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80079a2:	f7ff f911 	bl	8006bc8 <xTaskIncrementTick>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d003      	beq.n	80079b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80079ac:	4b06      	ldr	r3, [pc, #24]	; (80079c8 <SysTick_Handler+0x40>)
 80079ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079b2:	601a      	str	r2, [r3, #0]
 80079b4:	2300      	movs	r3, #0
 80079b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	f383 8811 	msr	BASEPRI, r3
}
 80079be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80079c0:	bf00      	nop
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	e000ed04 	.word	0xe000ed04

080079cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80079d0:	4b0b      	ldr	r3, [pc, #44]	; (8007a00 <vPortSetupTimerInterrupt+0x34>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80079d6:	4b0b      	ldr	r3, [pc, #44]	; (8007a04 <vPortSetupTimerInterrupt+0x38>)
 80079d8:	2200      	movs	r2, #0
 80079da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80079dc:	4b0a      	ldr	r3, [pc, #40]	; (8007a08 <vPortSetupTimerInterrupt+0x3c>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a0a      	ldr	r2, [pc, #40]	; (8007a0c <vPortSetupTimerInterrupt+0x40>)
 80079e2:	fba2 2303 	umull	r2, r3, r2, r3
 80079e6:	099b      	lsrs	r3, r3, #6
 80079e8:	4a09      	ldr	r2, [pc, #36]	; (8007a10 <vPortSetupTimerInterrupt+0x44>)
 80079ea:	3b01      	subs	r3, #1
 80079ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80079ee:	4b04      	ldr	r3, [pc, #16]	; (8007a00 <vPortSetupTimerInterrupt+0x34>)
 80079f0:	2207      	movs	r2, #7
 80079f2:	601a      	str	r2, [r3, #0]
}
 80079f4:	bf00      	nop
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop
 8007a00:	e000e010 	.word	0xe000e010
 8007a04:	e000e018 	.word	0xe000e018
 8007a08:	20000000 	.word	0x20000000
 8007a0c:	10624dd3 	.word	0x10624dd3
 8007a10:	e000e014 	.word	0xe000e014

08007a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007a14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007a24 <vPortEnableVFP+0x10>
 8007a18:	6801      	ldr	r1, [r0, #0]
 8007a1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007a1e:	6001      	str	r1, [r0, #0]
 8007a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007a22:	bf00      	nop
 8007a24:	e000ed88 	.word	0xe000ed88

08007a28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007a2e:	f3ef 8305 	mrs	r3, IPSR
 8007a32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2b0f      	cmp	r3, #15
 8007a38:	d914      	bls.n	8007a64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007a3a:	4a17      	ldr	r2, [pc, #92]	; (8007a98 <vPortValidateInterruptPriority+0x70>)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007a44:	4b15      	ldr	r3, [pc, #84]	; (8007a9c <vPortValidateInterruptPriority+0x74>)
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	7afa      	ldrb	r2, [r7, #11]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d20a      	bcs.n	8007a64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	607b      	str	r3, [r7, #4]
}
 8007a60:	bf00      	nop
 8007a62:	e7fe      	b.n	8007a62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007a64:	4b0e      	ldr	r3, [pc, #56]	; (8007aa0 <vPortValidateInterruptPriority+0x78>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007a6c:	4b0d      	ldr	r3, [pc, #52]	; (8007aa4 <vPortValidateInterruptPriority+0x7c>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d90a      	bls.n	8007a8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a78:	f383 8811 	msr	BASEPRI, r3
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	603b      	str	r3, [r7, #0]
}
 8007a86:	bf00      	nop
 8007a88:	e7fe      	b.n	8007a88 <vPortValidateInterruptPriority+0x60>
	}
 8007a8a:	bf00      	nop
 8007a8c:	3714      	adds	r7, #20
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
 8007a96:	bf00      	nop
 8007a98:	e000e3f0 	.word	0xe000e3f0
 8007a9c:	20000968 	.word	0x20000968
 8007aa0:	e000ed0c 	.word	0xe000ed0c
 8007aa4:	2000096c 	.word	0x2000096c

08007aa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b08a      	sub	sp, #40	; 0x28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ab4:	f7fe ffde 	bl	8006a74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007ab8:	4b5b      	ldr	r3, [pc, #364]	; (8007c28 <pvPortMalloc+0x180>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d101      	bne.n	8007ac4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ac0:	f000 f920 	bl	8007d04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ac4:	4b59      	ldr	r3, [pc, #356]	; (8007c2c <pvPortMalloc+0x184>)
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4013      	ands	r3, r2
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f040 8093 	bne.w	8007bf8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d01d      	beq.n	8007b14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007ad8:	2208      	movs	r2, #8
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4413      	add	r3, r2
 8007ade:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f003 0307 	and.w	r3, r3, #7
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d014      	beq.n	8007b14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f023 0307 	bic.w	r3, r3, #7
 8007af0:	3308      	adds	r3, #8
 8007af2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f003 0307 	and.w	r3, r3, #7
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00a      	beq.n	8007b14 <pvPortMalloc+0x6c>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	617b      	str	r3, [r7, #20]
}
 8007b10:	bf00      	nop
 8007b12:	e7fe      	b.n	8007b12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d06e      	beq.n	8007bf8 <pvPortMalloc+0x150>
 8007b1a:	4b45      	ldr	r3, [pc, #276]	; (8007c30 <pvPortMalloc+0x188>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d869      	bhi.n	8007bf8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b24:	4b43      	ldr	r3, [pc, #268]	; (8007c34 <pvPortMalloc+0x18c>)
 8007b26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b28:	4b42      	ldr	r3, [pc, #264]	; (8007c34 <pvPortMalloc+0x18c>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b2e:	e004      	b.n	8007b3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d903      	bls.n	8007b4c <pvPortMalloc+0xa4>
 8007b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d1f1      	bne.n	8007b30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b4c:	4b36      	ldr	r3, [pc, #216]	; (8007c28 <pvPortMalloc+0x180>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d050      	beq.n	8007bf8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b56:	6a3b      	ldr	r3, [r7, #32]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2208      	movs	r2, #8
 8007b5c:	4413      	add	r3, r2
 8007b5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	6a3b      	ldr	r3, [r7, #32]
 8007b66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6a:	685a      	ldr	r2, [r3, #4]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	1ad2      	subs	r2, r2, r3
 8007b70:	2308      	movs	r3, #8
 8007b72:	005b      	lsls	r3, r3, #1
 8007b74:	429a      	cmp	r2, r3
 8007b76:	d91f      	bls.n	8007bb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	f003 0307 	and.w	r3, r3, #7
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00a      	beq.n	8007ba0 <pvPortMalloc+0xf8>
	__asm volatile
 8007b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8e:	f383 8811 	msr	BASEPRI, r3
 8007b92:	f3bf 8f6f 	isb	sy
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	613b      	str	r3, [r7, #16]
}
 8007b9c:	bf00      	nop
 8007b9e:	e7fe      	b.n	8007b9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba2:	685a      	ldr	r2, [r3, #4]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	1ad2      	subs	r2, r2, r3
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007bb2:	69b8      	ldr	r0, [r7, #24]
 8007bb4:	f000 f908 	bl	8007dc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007bb8:	4b1d      	ldr	r3, [pc, #116]	; (8007c30 <pvPortMalloc+0x188>)
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	4a1b      	ldr	r2, [pc, #108]	; (8007c30 <pvPortMalloc+0x188>)
 8007bc4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007bc6:	4b1a      	ldr	r3, [pc, #104]	; (8007c30 <pvPortMalloc+0x188>)
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	4b1b      	ldr	r3, [pc, #108]	; (8007c38 <pvPortMalloc+0x190>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d203      	bcs.n	8007bda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007bd2:	4b17      	ldr	r3, [pc, #92]	; (8007c30 <pvPortMalloc+0x188>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a18      	ldr	r2, [pc, #96]	; (8007c38 <pvPortMalloc+0x190>)
 8007bd8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	685a      	ldr	r2, [r3, #4]
 8007bde:	4b13      	ldr	r3, [pc, #76]	; (8007c2c <pvPortMalloc+0x184>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	431a      	orrs	r2, r3
 8007be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bea:	2200      	movs	r2, #0
 8007bec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007bee:	4b13      	ldr	r3, [pc, #76]	; (8007c3c <pvPortMalloc+0x194>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	4a11      	ldr	r2, [pc, #68]	; (8007c3c <pvPortMalloc+0x194>)
 8007bf6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007bf8:	f7fe ff4a 	bl	8006a90 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	f003 0307 	and.w	r3, r3, #7
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <pvPortMalloc+0x174>
	__asm volatile
 8007c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0a:	f383 8811 	msr	BASEPRI, r3
 8007c0e:	f3bf 8f6f 	isb	sy
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	60fb      	str	r3, [r7, #12]
}
 8007c18:	bf00      	nop
 8007c1a:	e7fe      	b.n	8007c1a <pvPortMalloc+0x172>
	return pvReturn;
 8007c1c:	69fb      	ldr	r3, [r7, #28]
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3728      	adds	r7, #40	; 0x28
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	20003088 	.word	0x20003088
 8007c2c:	2000309c 	.word	0x2000309c
 8007c30:	2000308c 	.word	0x2000308c
 8007c34:	20003080 	.word	0x20003080
 8007c38:	20003090 	.word	0x20003090
 8007c3c:	20003094 	.word	0x20003094

08007c40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d04d      	beq.n	8007cee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c52:	2308      	movs	r3, #8
 8007c54:	425b      	negs	r3, r3
 8007c56:	697a      	ldr	r2, [r7, #20]
 8007c58:	4413      	add	r3, r2
 8007c5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	685a      	ldr	r2, [r3, #4]
 8007c64:	4b24      	ldr	r3, [pc, #144]	; (8007cf8 <vPortFree+0xb8>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4013      	ands	r3, r2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10a      	bne.n	8007c84 <vPortFree+0x44>
	__asm volatile
 8007c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c72:	f383 8811 	msr	BASEPRI, r3
 8007c76:	f3bf 8f6f 	isb	sy
 8007c7a:	f3bf 8f4f 	dsb	sy
 8007c7e:	60fb      	str	r3, [r7, #12]
}
 8007c80:	bf00      	nop
 8007c82:	e7fe      	b.n	8007c82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00a      	beq.n	8007ca2 <vPortFree+0x62>
	__asm volatile
 8007c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c90:	f383 8811 	msr	BASEPRI, r3
 8007c94:	f3bf 8f6f 	isb	sy
 8007c98:	f3bf 8f4f 	dsb	sy
 8007c9c:	60bb      	str	r3, [r7, #8]
}
 8007c9e:	bf00      	nop
 8007ca0:	e7fe      	b.n	8007ca0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	4b14      	ldr	r3, [pc, #80]	; (8007cf8 <vPortFree+0xb8>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4013      	ands	r3, r2
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d01e      	beq.n	8007cee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d11a      	bne.n	8007cee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	4b0e      	ldr	r3, [pc, #56]	; (8007cf8 <vPortFree+0xb8>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	43db      	mvns	r3, r3
 8007cc2:	401a      	ands	r2, r3
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007cc8:	f7fe fed4 	bl	8006a74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	685a      	ldr	r2, [r3, #4]
 8007cd0:	4b0a      	ldr	r3, [pc, #40]	; (8007cfc <vPortFree+0xbc>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	4a09      	ldr	r2, [pc, #36]	; (8007cfc <vPortFree+0xbc>)
 8007cd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007cda:	6938      	ldr	r0, [r7, #16]
 8007cdc:	f000 f874 	bl	8007dc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007ce0:	4b07      	ldr	r3, [pc, #28]	; (8007d00 <vPortFree+0xc0>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	4a06      	ldr	r2, [pc, #24]	; (8007d00 <vPortFree+0xc0>)
 8007ce8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007cea:	f7fe fed1 	bl	8006a90 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007cee:	bf00      	nop
 8007cf0:	3718      	adds	r7, #24
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	2000309c 	.word	0x2000309c
 8007cfc:	2000308c 	.word	0x2000308c
 8007d00:	20003098 	.word	0x20003098

08007d04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d0a:	f242 7310 	movw	r3, #10000	; 0x2710
 8007d0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d10:	4b27      	ldr	r3, [pc, #156]	; (8007db0 <prvHeapInit+0xac>)
 8007d12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f003 0307 	and.w	r3, r3, #7
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00c      	beq.n	8007d38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3307      	adds	r3, #7
 8007d22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f023 0307 	bic.w	r3, r3, #7
 8007d2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d2c:	68ba      	ldr	r2, [r7, #8]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	4a1f      	ldr	r2, [pc, #124]	; (8007db0 <prvHeapInit+0xac>)
 8007d34:	4413      	add	r3, r2
 8007d36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d3c:	4a1d      	ldr	r2, [pc, #116]	; (8007db4 <prvHeapInit+0xb0>)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d42:	4b1c      	ldr	r3, [pc, #112]	; (8007db4 <prvHeapInit+0xb0>)
 8007d44:	2200      	movs	r2, #0
 8007d46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	68ba      	ldr	r2, [r7, #8]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d50:	2208      	movs	r2, #8
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	1a9b      	subs	r3, r3, r2
 8007d56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f023 0307 	bic.w	r3, r3, #7
 8007d5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	4a15      	ldr	r2, [pc, #84]	; (8007db8 <prvHeapInit+0xb4>)
 8007d64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d66:	4b14      	ldr	r3, [pc, #80]	; (8007db8 <prvHeapInit+0xb4>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d6e:	4b12      	ldr	r3, [pc, #72]	; (8007db8 <prvHeapInit+0xb4>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2200      	movs	r2, #0
 8007d74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	1ad2      	subs	r2, r2, r3
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007d84:	4b0c      	ldr	r3, [pc, #48]	; (8007db8 <prvHeapInit+0xb4>)
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	4a0a      	ldr	r2, [pc, #40]	; (8007dbc <prvHeapInit+0xb8>)
 8007d92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	4a09      	ldr	r2, [pc, #36]	; (8007dc0 <prvHeapInit+0xbc>)
 8007d9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007d9c:	4b09      	ldr	r3, [pc, #36]	; (8007dc4 <prvHeapInit+0xc0>)
 8007d9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007da2:	601a      	str	r2, [r3, #0]
}
 8007da4:	bf00      	nop
 8007da6:	3714      	adds	r7, #20
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr
 8007db0:	20000970 	.word	0x20000970
 8007db4:	20003080 	.word	0x20003080
 8007db8:	20003088 	.word	0x20003088
 8007dbc:	20003090 	.word	0x20003090
 8007dc0:	2000308c 	.word	0x2000308c
 8007dc4:	2000309c 	.word	0x2000309c

08007dc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007dd0:	4b28      	ldr	r3, [pc, #160]	; (8007e74 <prvInsertBlockIntoFreeList+0xac>)
 8007dd2:	60fb      	str	r3, [r7, #12]
 8007dd4:	e002      	b.n	8007ddc <prvInsertBlockIntoFreeList+0x14>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	60fb      	str	r3, [r7, #12]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d8f7      	bhi.n	8007dd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	4413      	add	r3, r2
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d108      	bne.n	8007e0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	685a      	ldr	r2, [r3, #4]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	441a      	add	r2, r3
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	441a      	add	r2, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d118      	bne.n	8007e50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	4b15      	ldr	r3, [pc, #84]	; (8007e78 <prvInsertBlockIntoFreeList+0xb0>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d00d      	beq.n	8007e46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	685a      	ldr	r2, [r3, #4]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	441a      	add	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	601a      	str	r2, [r3, #0]
 8007e44:	e008      	b.n	8007e58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e46:	4b0c      	ldr	r3, [pc, #48]	; (8007e78 <prvInsertBlockIntoFreeList+0xb0>)
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	601a      	str	r2, [r3, #0]
 8007e4e:	e003      	b.n	8007e58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d002      	beq.n	8007e66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e66:	bf00      	nop
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	20003080 	.word	0x20003080
 8007e78:	20003088 	.word	0x20003088

08007e7c <atof>:
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	f001 b92d 	b.w	80090dc <strtod>

08007e82 <atoi>:
 8007e82:	220a      	movs	r2, #10
 8007e84:	2100      	movs	r1, #0
 8007e86:	f001 b9b7 	b.w	80091f8 <strtol>
	...

08007e8c <__errno>:
 8007e8c:	4b01      	ldr	r3, [pc, #4]	; (8007e94 <__errno+0x8>)
 8007e8e:	6818      	ldr	r0, [r3, #0]
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	20000010 	.word	0x20000010

08007e98 <std>:
 8007e98:	2300      	movs	r3, #0
 8007e9a:	b510      	push	{r4, lr}
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	e9c0 3300 	strd	r3, r3, [r0]
 8007ea2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ea6:	6083      	str	r3, [r0, #8]
 8007ea8:	8181      	strh	r1, [r0, #12]
 8007eaa:	6643      	str	r3, [r0, #100]	; 0x64
 8007eac:	81c2      	strh	r2, [r0, #14]
 8007eae:	6183      	str	r3, [r0, #24]
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	2208      	movs	r2, #8
 8007eb4:	305c      	adds	r0, #92	; 0x5c
 8007eb6:	f000 f923 	bl	8008100 <memset>
 8007eba:	4b05      	ldr	r3, [pc, #20]	; (8007ed0 <std+0x38>)
 8007ebc:	6263      	str	r3, [r4, #36]	; 0x24
 8007ebe:	4b05      	ldr	r3, [pc, #20]	; (8007ed4 <std+0x3c>)
 8007ec0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ec2:	4b05      	ldr	r3, [pc, #20]	; (8007ed8 <std+0x40>)
 8007ec4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ec6:	4b05      	ldr	r3, [pc, #20]	; (8007edc <std+0x44>)
 8007ec8:	6224      	str	r4, [r4, #32]
 8007eca:	6323      	str	r3, [r4, #48]	; 0x30
 8007ecc:	bd10      	pop	{r4, pc}
 8007ece:	bf00      	nop
 8007ed0:	080083f5 	.word	0x080083f5
 8007ed4:	08008417 	.word	0x08008417
 8007ed8:	0800844f 	.word	0x0800844f
 8007edc:	08008473 	.word	0x08008473

08007ee0 <_cleanup_r>:
 8007ee0:	4901      	ldr	r1, [pc, #4]	; (8007ee8 <_cleanup_r+0x8>)
 8007ee2:	f000 b8af 	b.w	8008044 <_fwalk_reent>
 8007ee6:	bf00      	nop
 8007ee8:	08009399 	.word	0x08009399

08007eec <__sfmoreglue>:
 8007eec:	b570      	push	{r4, r5, r6, lr}
 8007eee:	2268      	movs	r2, #104	; 0x68
 8007ef0:	1e4d      	subs	r5, r1, #1
 8007ef2:	4355      	muls	r5, r2
 8007ef4:	460e      	mov	r6, r1
 8007ef6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007efa:	f000 f975 	bl	80081e8 <_malloc_r>
 8007efe:	4604      	mov	r4, r0
 8007f00:	b140      	cbz	r0, 8007f14 <__sfmoreglue+0x28>
 8007f02:	2100      	movs	r1, #0
 8007f04:	e9c0 1600 	strd	r1, r6, [r0]
 8007f08:	300c      	adds	r0, #12
 8007f0a:	60a0      	str	r0, [r4, #8]
 8007f0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f10:	f000 f8f6 	bl	8008100 <memset>
 8007f14:	4620      	mov	r0, r4
 8007f16:	bd70      	pop	{r4, r5, r6, pc}

08007f18 <__sfp_lock_acquire>:
 8007f18:	4801      	ldr	r0, [pc, #4]	; (8007f20 <__sfp_lock_acquire+0x8>)
 8007f1a:	f000 b8d8 	b.w	80080ce <__retarget_lock_acquire_recursive>
 8007f1e:	bf00      	nop
 8007f20:	200030a1 	.word	0x200030a1

08007f24 <__sfp_lock_release>:
 8007f24:	4801      	ldr	r0, [pc, #4]	; (8007f2c <__sfp_lock_release+0x8>)
 8007f26:	f000 b8d3 	b.w	80080d0 <__retarget_lock_release_recursive>
 8007f2a:	bf00      	nop
 8007f2c:	200030a1 	.word	0x200030a1

08007f30 <__sinit_lock_acquire>:
 8007f30:	4801      	ldr	r0, [pc, #4]	; (8007f38 <__sinit_lock_acquire+0x8>)
 8007f32:	f000 b8cc 	b.w	80080ce <__retarget_lock_acquire_recursive>
 8007f36:	bf00      	nop
 8007f38:	200030a2 	.word	0x200030a2

08007f3c <__sinit_lock_release>:
 8007f3c:	4801      	ldr	r0, [pc, #4]	; (8007f44 <__sinit_lock_release+0x8>)
 8007f3e:	f000 b8c7 	b.w	80080d0 <__retarget_lock_release_recursive>
 8007f42:	bf00      	nop
 8007f44:	200030a2 	.word	0x200030a2

08007f48 <__sinit>:
 8007f48:	b510      	push	{r4, lr}
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	f7ff fff0 	bl	8007f30 <__sinit_lock_acquire>
 8007f50:	69a3      	ldr	r3, [r4, #24]
 8007f52:	b11b      	cbz	r3, 8007f5c <__sinit+0x14>
 8007f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f58:	f7ff bff0 	b.w	8007f3c <__sinit_lock_release>
 8007f5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f60:	6523      	str	r3, [r4, #80]	; 0x50
 8007f62:	4b13      	ldr	r3, [pc, #76]	; (8007fb0 <__sinit+0x68>)
 8007f64:	4a13      	ldr	r2, [pc, #76]	; (8007fb4 <__sinit+0x6c>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f6a:	42a3      	cmp	r3, r4
 8007f6c:	bf04      	itt	eq
 8007f6e:	2301      	moveq	r3, #1
 8007f70:	61a3      	streq	r3, [r4, #24]
 8007f72:	4620      	mov	r0, r4
 8007f74:	f000 f820 	bl	8007fb8 <__sfp>
 8007f78:	6060      	str	r0, [r4, #4]
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 f81c 	bl	8007fb8 <__sfp>
 8007f80:	60a0      	str	r0, [r4, #8]
 8007f82:	4620      	mov	r0, r4
 8007f84:	f000 f818 	bl	8007fb8 <__sfp>
 8007f88:	2200      	movs	r2, #0
 8007f8a:	60e0      	str	r0, [r4, #12]
 8007f8c:	2104      	movs	r1, #4
 8007f8e:	6860      	ldr	r0, [r4, #4]
 8007f90:	f7ff ff82 	bl	8007e98 <std>
 8007f94:	68a0      	ldr	r0, [r4, #8]
 8007f96:	2201      	movs	r2, #1
 8007f98:	2109      	movs	r1, #9
 8007f9a:	f7ff ff7d 	bl	8007e98 <std>
 8007f9e:	68e0      	ldr	r0, [r4, #12]
 8007fa0:	2202      	movs	r2, #2
 8007fa2:	2112      	movs	r1, #18
 8007fa4:	f7ff ff78 	bl	8007e98 <std>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	61a3      	str	r3, [r4, #24]
 8007fac:	e7d2      	b.n	8007f54 <__sinit+0xc>
 8007fae:	bf00      	nop
 8007fb0:	0800afe8 	.word	0x0800afe8
 8007fb4:	08007ee1 	.word	0x08007ee1

08007fb8 <__sfp>:
 8007fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fba:	4607      	mov	r7, r0
 8007fbc:	f7ff ffac 	bl	8007f18 <__sfp_lock_acquire>
 8007fc0:	4b1e      	ldr	r3, [pc, #120]	; (800803c <__sfp+0x84>)
 8007fc2:	681e      	ldr	r6, [r3, #0]
 8007fc4:	69b3      	ldr	r3, [r6, #24]
 8007fc6:	b913      	cbnz	r3, 8007fce <__sfp+0x16>
 8007fc8:	4630      	mov	r0, r6
 8007fca:	f7ff ffbd 	bl	8007f48 <__sinit>
 8007fce:	3648      	adds	r6, #72	; 0x48
 8007fd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	d503      	bpl.n	8007fe0 <__sfp+0x28>
 8007fd8:	6833      	ldr	r3, [r6, #0]
 8007fda:	b30b      	cbz	r3, 8008020 <__sfp+0x68>
 8007fdc:	6836      	ldr	r6, [r6, #0]
 8007fde:	e7f7      	b.n	8007fd0 <__sfp+0x18>
 8007fe0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007fe4:	b9d5      	cbnz	r5, 800801c <__sfp+0x64>
 8007fe6:	4b16      	ldr	r3, [pc, #88]	; (8008040 <__sfp+0x88>)
 8007fe8:	60e3      	str	r3, [r4, #12]
 8007fea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007fee:	6665      	str	r5, [r4, #100]	; 0x64
 8007ff0:	f000 f86c 	bl	80080cc <__retarget_lock_init_recursive>
 8007ff4:	f7ff ff96 	bl	8007f24 <__sfp_lock_release>
 8007ff8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007ffc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008000:	6025      	str	r5, [r4, #0]
 8008002:	61a5      	str	r5, [r4, #24]
 8008004:	2208      	movs	r2, #8
 8008006:	4629      	mov	r1, r5
 8008008:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800800c:	f000 f878 	bl	8008100 <memset>
 8008010:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008014:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008018:	4620      	mov	r0, r4
 800801a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800801c:	3468      	adds	r4, #104	; 0x68
 800801e:	e7d9      	b.n	8007fd4 <__sfp+0x1c>
 8008020:	2104      	movs	r1, #4
 8008022:	4638      	mov	r0, r7
 8008024:	f7ff ff62 	bl	8007eec <__sfmoreglue>
 8008028:	4604      	mov	r4, r0
 800802a:	6030      	str	r0, [r6, #0]
 800802c:	2800      	cmp	r0, #0
 800802e:	d1d5      	bne.n	8007fdc <__sfp+0x24>
 8008030:	f7ff ff78 	bl	8007f24 <__sfp_lock_release>
 8008034:	230c      	movs	r3, #12
 8008036:	603b      	str	r3, [r7, #0]
 8008038:	e7ee      	b.n	8008018 <__sfp+0x60>
 800803a:	bf00      	nop
 800803c:	0800afe8 	.word	0x0800afe8
 8008040:	ffff0001 	.word	0xffff0001

08008044 <_fwalk_reent>:
 8008044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008048:	4606      	mov	r6, r0
 800804a:	4688      	mov	r8, r1
 800804c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008050:	2700      	movs	r7, #0
 8008052:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008056:	f1b9 0901 	subs.w	r9, r9, #1
 800805a:	d505      	bpl.n	8008068 <_fwalk_reent+0x24>
 800805c:	6824      	ldr	r4, [r4, #0]
 800805e:	2c00      	cmp	r4, #0
 8008060:	d1f7      	bne.n	8008052 <_fwalk_reent+0xe>
 8008062:	4638      	mov	r0, r7
 8008064:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008068:	89ab      	ldrh	r3, [r5, #12]
 800806a:	2b01      	cmp	r3, #1
 800806c:	d907      	bls.n	800807e <_fwalk_reent+0x3a>
 800806e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008072:	3301      	adds	r3, #1
 8008074:	d003      	beq.n	800807e <_fwalk_reent+0x3a>
 8008076:	4629      	mov	r1, r5
 8008078:	4630      	mov	r0, r6
 800807a:	47c0      	blx	r8
 800807c:	4307      	orrs	r7, r0
 800807e:	3568      	adds	r5, #104	; 0x68
 8008080:	e7e9      	b.n	8008056 <_fwalk_reent+0x12>
	...

08008084 <__libc_init_array>:
 8008084:	b570      	push	{r4, r5, r6, lr}
 8008086:	4d0d      	ldr	r5, [pc, #52]	; (80080bc <__libc_init_array+0x38>)
 8008088:	4c0d      	ldr	r4, [pc, #52]	; (80080c0 <__libc_init_array+0x3c>)
 800808a:	1b64      	subs	r4, r4, r5
 800808c:	10a4      	asrs	r4, r4, #2
 800808e:	2600      	movs	r6, #0
 8008090:	42a6      	cmp	r6, r4
 8008092:	d109      	bne.n	80080a8 <__libc_init_array+0x24>
 8008094:	4d0b      	ldr	r5, [pc, #44]	; (80080c4 <__libc_init_array+0x40>)
 8008096:	4c0c      	ldr	r4, [pc, #48]	; (80080c8 <__libc_init_array+0x44>)
 8008098:	f002 fefe 	bl	800ae98 <_init>
 800809c:	1b64      	subs	r4, r4, r5
 800809e:	10a4      	asrs	r4, r4, #2
 80080a0:	2600      	movs	r6, #0
 80080a2:	42a6      	cmp	r6, r4
 80080a4:	d105      	bne.n	80080b2 <__libc_init_array+0x2e>
 80080a6:	bd70      	pop	{r4, r5, r6, pc}
 80080a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ac:	4798      	blx	r3
 80080ae:	3601      	adds	r6, #1
 80080b0:	e7ee      	b.n	8008090 <__libc_init_array+0xc>
 80080b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080b6:	4798      	blx	r3
 80080b8:	3601      	adds	r6, #1
 80080ba:	e7f2      	b.n	80080a2 <__libc_init_array+0x1e>
 80080bc:	0800b3c0 	.word	0x0800b3c0
 80080c0:	0800b3c0 	.word	0x0800b3c0
 80080c4:	0800b3c0 	.word	0x0800b3c0
 80080c8:	0800b3c4 	.word	0x0800b3c4

080080cc <__retarget_lock_init_recursive>:
 80080cc:	4770      	bx	lr

080080ce <__retarget_lock_acquire_recursive>:
 80080ce:	4770      	bx	lr

080080d0 <__retarget_lock_release_recursive>:
 80080d0:	4770      	bx	lr
	...

080080d4 <malloc>:
 80080d4:	4b02      	ldr	r3, [pc, #8]	; (80080e0 <malloc+0xc>)
 80080d6:	4601      	mov	r1, r0
 80080d8:	6818      	ldr	r0, [r3, #0]
 80080da:	f000 b885 	b.w	80081e8 <_malloc_r>
 80080de:	bf00      	nop
 80080e0:	20000010 	.word	0x20000010

080080e4 <memcpy>:
 80080e4:	440a      	add	r2, r1
 80080e6:	4291      	cmp	r1, r2
 80080e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80080ec:	d100      	bne.n	80080f0 <memcpy+0xc>
 80080ee:	4770      	bx	lr
 80080f0:	b510      	push	{r4, lr}
 80080f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080fa:	4291      	cmp	r1, r2
 80080fc:	d1f9      	bne.n	80080f2 <memcpy+0xe>
 80080fe:	bd10      	pop	{r4, pc}

08008100 <memset>:
 8008100:	4402      	add	r2, r0
 8008102:	4603      	mov	r3, r0
 8008104:	4293      	cmp	r3, r2
 8008106:	d100      	bne.n	800810a <memset+0xa>
 8008108:	4770      	bx	lr
 800810a:	f803 1b01 	strb.w	r1, [r3], #1
 800810e:	e7f9      	b.n	8008104 <memset+0x4>

08008110 <_free_r>:
 8008110:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008112:	2900      	cmp	r1, #0
 8008114:	d044      	beq.n	80081a0 <_free_r+0x90>
 8008116:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800811a:	9001      	str	r0, [sp, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	f1a1 0404 	sub.w	r4, r1, #4
 8008122:	bfb8      	it	lt
 8008124:	18e4      	addlt	r4, r4, r3
 8008126:	f001 fd19 	bl	8009b5c <__malloc_lock>
 800812a:	4a1e      	ldr	r2, [pc, #120]	; (80081a4 <_free_r+0x94>)
 800812c:	9801      	ldr	r0, [sp, #4]
 800812e:	6813      	ldr	r3, [r2, #0]
 8008130:	b933      	cbnz	r3, 8008140 <_free_r+0x30>
 8008132:	6063      	str	r3, [r4, #4]
 8008134:	6014      	str	r4, [r2, #0]
 8008136:	b003      	add	sp, #12
 8008138:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800813c:	f001 bd14 	b.w	8009b68 <__malloc_unlock>
 8008140:	42a3      	cmp	r3, r4
 8008142:	d908      	bls.n	8008156 <_free_r+0x46>
 8008144:	6825      	ldr	r5, [r4, #0]
 8008146:	1961      	adds	r1, r4, r5
 8008148:	428b      	cmp	r3, r1
 800814a:	bf01      	itttt	eq
 800814c:	6819      	ldreq	r1, [r3, #0]
 800814e:	685b      	ldreq	r3, [r3, #4]
 8008150:	1949      	addeq	r1, r1, r5
 8008152:	6021      	streq	r1, [r4, #0]
 8008154:	e7ed      	b.n	8008132 <_free_r+0x22>
 8008156:	461a      	mov	r2, r3
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	b10b      	cbz	r3, 8008160 <_free_r+0x50>
 800815c:	42a3      	cmp	r3, r4
 800815e:	d9fa      	bls.n	8008156 <_free_r+0x46>
 8008160:	6811      	ldr	r1, [r2, #0]
 8008162:	1855      	adds	r5, r2, r1
 8008164:	42a5      	cmp	r5, r4
 8008166:	d10b      	bne.n	8008180 <_free_r+0x70>
 8008168:	6824      	ldr	r4, [r4, #0]
 800816a:	4421      	add	r1, r4
 800816c:	1854      	adds	r4, r2, r1
 800816e:	42a3      	cmp	r3, r4
 8008170:	6011      	str	r1, [r2, #0]
 8008172:	d1e0      	bne.n	8008136 <_free_r+0x26>
 8008174:	681c      	ldr	r4, [r3, #0]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	6053      	str	r3, [r2, #4]
 800817a:	4421      	add	r1, r4
 800817c:	6011      	str	r1, [r2, #0]
 800817e:	e7da      	b.n	8008136 <_free_r+0x26>
 8008180:	d902      	bls.n	8008188 <_free_r+0x78>
 8008182:	230c      	movs	r3, #12
 8008184:	6003      	str	r3, [r0, #0]
 8008186:	e7d6      	b.n	8008136 <_free_r+0x26>
 8008188:	6825      	ldr	r5, [r4, #0]
 800818a:	1961      	adds	r1, r4, r5
 800818c:	428b      	cmp	r3, r1
 800818e:	bf04      	itt	eq
 8008190:	6819      	ldreq	r1, [r3, #0]
 8008192:	685b      	ldreq	r3, [r3, #4]
 8008194:	6063      	str	r3, [r4, #4]
 8008196:	bf04      	itt	eq
 8008198:	1949      	addeq	r1, r1, r5
 800819a:	6021      	streq	r1, [r4, #0]
 800819c:	6054      	str	r4, [r2, #4]
 800819e:	e7ca      	b.n	8008136 <_free_r+0x26>
 80081a0:	b003      	add	sp, #12
 80081a2:	bd30      	pop	{r4, r5, pc}
 80081a4:	200030a4 	.word	0x200030a4

080081a8 <sbrk_aligned>:
 80081a8:	b570      	push	{r4, r5, r6, lr}
 80081aa:	4e0e      	ldr	r6, [pc, #56]	; (80081e4 <sbrk_aligned+0x3c>)
 80081ac:	460c      	mov	r4, r1
 80081ae:	6831      	ldr	r1, [r6, #0]
 80081b0:	4605      	mov	r5, r0
 80081b2:	b911      	cbnz	r1, 80081ba <sbrk_aligned+0x12>
 80081b4:	f000 f90e 	bl	80083d4 <_sbrk_r>
 80081b8:	6030      	str	r0, [r6, #0]
 80081ba:	4621      	mov	r1, r4
 80081bc:	4628      	mov	r0, r5
 80081be:	f000 f909 	bl	80083d4 <_sbrk_r>
 80081c2:	1c43      	adds	r3, r0, #1
 80081c4:	d00a      	beq.n	80081dc <sbrk_aligned+0x34>
 80081c6:	1cc4      	adds	r4, r0, #3
 80081c8:	f024 0403 	bic.w	r4, r4, #3
 80081cc:	42a0      	cmp	r0, r4
 80081ce:	d007      	beq.n	80081e0 <sbrk_aligned+0x38>
 80081d0:	1a21      	subs	r1, r4, r0
 80081d2:	4628      	mov	r0, r5
 80081d4:	f000 f8fe 	bl	80083d4 <_sbrk_r>
 80081d8:	3001      	adds	r0, #1
 80081da:	d101      	bne.n	80081e0 <sbrk_aligned+0x38>
 80081dc:	f04f 34ff 	mov.w	r4, #4294967295
 80081e0:	4620      	mov	r0, r4
 80081e2:	bd70      	pop	{r4, r5, r6, pc}
 80081e4:	200030a8 	.word	0x200030a8

080081e8 <_malloc_r>:
 80081e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ec:	1ccd      	adds	r5, r1, #3
 80081ee:	f025 0503 	bic.w	r5, r5, #3
 80081f2:	3508      	adds	r5, #8
 80081f4:	2d0c      	cmp	r5, #12
 80081f6:	bf38      	it	cc
 80081f8:	250c      	movcc	r5, #12
 80081fa:	2d00      	cmp	r5, #0
 80081fc:	4607      	mov	r7, r0
 80081fe:	db01      	blt.n	8008204 <_malloc_r+0x1c>
 8008200:	42a9      	cmp	r1, r5
 8008202:	d905      	bls.n	8008210 <_malloc_r+0x28>
 8008204:	230c      	movs	r3, #12
 8008206:	603b      	str	r3, [r7, #0]
 8008208:	2600      	movs	r6, #0
 800820a:	4630      	mov	r0, r6
 800820c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008210:	4e2e      	ldr	r6, [pc, #184]	; (80082cc <_malloc_r+0xe4>)
 8008212:	f001 fca3 	bl	8009b5c <__malloc_lock>
 8008216:	6833      	ldr	r3, [r6, #0]
 8008218:	461c      	mov	r4, r3
 800821a:	bb34      	cbnz	r4, 800826a <_malloc_r+0x82>
 800821c:	4629      	mov	r1, r5
 800821e:	4638      	mov	r0, r7
 8008220:	f7ff ffc2 	bl	80081a8 <sbrk_aligned>
 8008224:	1c43      	adds	r3, r0, #1
 8008226:	4604      	mov	r4, r0
 8008228:	d14d      	bne.n	80082c6 <_malloc_r+0xde>
 800822a:	6834      	ldr	r4, [r6, #0]
 800822c:	4626      	mov	r6, r4
 800822e:	2e00      	cmp	r6, #0
 8008230:	d140      	bne.n	80082b4 <_malloc_r+0xcc>
 8008232:	6823      	ldr	r3, [r4, #0]
 8008234:	4631      	mov	r1, r6
 8008236:	4638      	mov	r0, r7
 8008238:	eb04 0803 	add.w	r8, r4, r3
 800823c:	f000 f8ca 	bl	80083d4 <_sbrk_r>
 8008240:	4580      	cmp	r8, r0
 8008242:	d13a      	bne.n	80082ba <_malloc_r+0xd2>
 8008244:	6821      	ldr	r1, [r4, #0]
 8008246:	3503      	adds	r5, #3
 8008248:	1a6d      	subs	r5, r5, r1
 800824a:	f025 0503 	bic.w	r5, r5, #3
 800824e:	3508      	adds	r5, #8
 8008250:	2d0c      	cmp	r5, #12
 8008252:	bf38      	it	cc
 8008254:	250c      	movcc	r5, #12
 8008256:	4629      	mov	r1, r5
 8008258:	4638      	mov	r0, r7
 800825a:	f7ff ffa5 	bl	80081a8 <sbrk_aligned>
 800825e:	3001      	adds	r0, #1
 8008260:	d02b      	beq.n	80082ba <_malloc_r+0xd2>
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	442b      	add	r3, r5
 8008266:	6023      	str	r3, [r4, #0]
 8008268:	e00e      	b.n	8008288 <_malloc_r+0xa0>
 800826a:	6822      	ldr	r2, [r4, #0]
 800826c:	1b52      	subs	r2, r2, r5
 800826e:	d41e      	bmi.n	80082ae <_malloc_r+0xc6>
 8008270:	2a0b      	cmp	r2, #11
 8008272:	d916      	bls.n	80082a2 <_malloc_r+0xba>
 8008274:	1961      	adds	r1, r4, r5
 8008276:	42a3      	cmp	r3, r4
 8008278:	6025      	str	r5, [r4, #0]
 800827a:	bf18      	it	ne
 800827c:	6059      	strne	r1, [r3, #4]
 800827e:	6863      	ldr	r3, [r4, #4]
 8008280:	bf08      	it	eq
 8008282:	6031      	streq	r1, [r6, #0]
 8008284:	5162      	str	r2, [r4, r5]
 8008286:	604b      	str	r3, [r1, #4]
 8008288:	4638      	mov	r0, r7
 800828a:	f104 060b 	add.w	r6, r4, #11
 800828e:	f001 fc6b 	bl	8009b68 <__malloc_unlock>
 8008292:	f026 0607 	bic.w	r6, r6, #7
 8008296:	1d23      	adds	r3, r4, #4
 8008298:	1af2      	subs	r2, r6, r3
 800829a:	d0b6      	beq.n	800820a <_malloc_r+0x22>
 800829c:	1b9b      	subs	r3, r3, r6
 800829e:	50a3      	str	r3, [r4, r2]
 80082a0:	e7b3      	b.n	800820a <_malloc_r+0x22>
 80082a2:	6862      	ldr	r2, [r4, #4]
 80082a4:	42a3      	cmp	r3, r4
 80082a6:	bf0c      	ite	eq
 80082a8:	6032      	streq	r2, [r6, #0]
 80082aa:	605a      	strne	r2, [r3, #4]
 80082ac:	e7ec      	b.n	8008288 <_malloc_r+0xa0>
 80082ae:	4623      	mov	r3, r4
 80082b0:	6864      	ldr	r4, [r4, #4]
 80082b2:	e7b2      	b.n	800821a <_malloc_r+0x32>
 80082b4:	4634      	mov	r4, r6
 80082b6:	6876      	ldr	r6, [r6, #4]
 80082b8:	e7b9      	b.n	800822e <_malloc_r+0x46>
 80082ba:	230c      	movs	r3, #12
 80082bc:	603b      	str	r3, [r7, #0]
 80082be:	4638      	mov	r0, r7
 80082c0:	f001 fc52 	bl	8009b68 <__malloc_unlock>
 80082c4:	e7a1      	b.n	800820a <_malloc_r+0x22>
 80082c6:	6025      	str	r5, [r4, #0]
 80082c8:	e7de      	b.n	8008288 <_malloc_r+0xa0>
 80082ca:	bf00      	nop
 80082cc:	200030a4 	.word	0x200030a4

080082d0 <iprintf>:
 80082d0:	b40f      	push	{r0, r1, r2, r3}
 80082d2:	4b0a      	ldr	r3, [pc, #40]	; (80082fc <iprintf+0x2c>)
 80082d4:	b513      	push	{r0, r1, r4, lr}
 80082d6:	681c      	ldr	r4, [r3, #0]
 80082d8:	b124      	cbz	r4, 80082e4 <iprintf+0x14>
 80082da:	69a3      	ldr	r3, [r4, #24]
 80082dc:	b913      	cbnz	r3, 80082e4 <iprintf+0x14>
 80082de:	4620      	mov	r0, r4
 80082e0:	f7ff fe32 	bl	8007f48 <__sinit>
 80082e4:	ab05      	add	r3, sp, #20
 80082e6:	9a04      	ldr	r2, [sp, #16]
 80082e8:	68a1      	ldr	r1, [r4, #8]
 80082ea:	9301      	str	r3, [sp, #4]
 80082ec:	4620      	mov	r0, r4
 80082ee:	f002 f941 	bl	800a574 <_vfiprintf_r>
 80082f2:	b002      	add	sp, #8
 80082f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082f8:	b004      	add	sp, #16
 80082fa:	4770      	bx	lr
 80082fc:	20000010 	.word	0x20000010

08008300 <cleanup_glue>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	460c      	mov	r4, r1
 8008304:	6809      	ldr	r1, [r1, #0]
 8008306:	4605      	mov	r5, r0
 8008308:	b109      	cbz	r1, 800830e <cleanup_glue+0xe>
 800830a:	f7ff fff9 	bl	8008300 <cleanup_glue>
 800830e:	4621      	mov	r1, r4
 8008310:	4628      	mov	r0, r5
 8008312:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008316:	f7ff befb 	b.w	8008110 <_free_r>
	...

0800831c <_reclaim_reent>:
 800831c:	4b2c      	ldr	r3, [pc, #176]	; (80083d0 <_reclaim_reent+0xb4>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4283      	cmp	r3, r0
 8008322:	b570      	push	{r4, r5, r6, lr}
 8008324:	4604      	mov	r4, r0
 8008326:	d051      	beq.n	80083cc <_reclaim_reent+0xb0>
 8008328:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800832a:	b143      	cbz	r3, 800833e <_reclaim_reent+0x22>
 800832c:	68db      	ldr	r3, [r3, #12]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d14a      	bne.n	80083c8 <_reclaim_reent+0xac>
 8008332:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008334:	6819      	ldr	r1, [r3, #0]
 8008336:	b111      	cbz	r1, 800833e <_reclaim_reent+0x22>
 8008338:	4620      	mov	r0, r4
 800833a:	f7ff fee9 	bl	8008110 <_free_r>
 800833e:	6961      	ldr	r1, [r4, #20]
 8008340:	b111      	cbz	r1, 8008348 <_reclaim_reent+0x2c>
 8008342:	4620      	mov	r0, r4
 8008344:	f7ff fee4 	bl	8008110 <_free_r>
 8008348:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800834a:	b111      	cbz	r1, 8008352 <_reclaim_reent+0x36>
 800834c:	4620      	mov	r0, r4
 800834e:	f7ff fedf 	bl	8008110 <_free_r>
 8008352:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008354:	b111      	cbz	r1, 800835c <_reclaim_reent+0x40>
 8008356:	4620      	mov	r0, r4
 8008358:	f7ff feda 	bl	8008110 <_free_r>
 800835c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800835e:	b111      	cbz	r1, 8008366 <_reclaim_reent+0x4a>
 8008360:	4620      	mov	r0, r4
 8008362:	f7ff fed5 	bl	8008110 <_free_r>
 8008366:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008368:	b111      	cbz	r1, 8008370 <_reclaim_reent+0x54>
 800836a:	4620      	mov	r0, r4
 800836c:	f7ff fed0 	bl	8008110 <_free_r>
 8008370:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008372:	b111      	cbz	r1, 800837a <_reclaim_reent+0x5e>
 8008374:	4620      	mov	r0, r4
 8008376:	f7ff fecb 	bl	8008110 <_free_r>
 800837a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800837c:	b111      	cbz	r1, 8008384 <_reclaim_reent+0x68>
 800837e:	4620      	mov	r0, r4
 8008380:	f7ff fec6 	bl	8008110 <_free_r>
 8008384:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008386:	b111      	cbz	r1, 800838e <_reclaim_reent+0x72>
 8008388:	4620      	mov	r0, r4
 800838a:	f7ff fec1 	bl	8008110 <_free_r>
 800838e:	69a3      	ldr	r3, [r4, #24]
 8008390:	b1e3      	cbz	r3, 80083cc <_reclaim_reent+0xb0>
 8008392:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008394:	4620      	mov	r0, r4
 8008396:	4798      	blx	r3
 8008398:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800839a:	b1b9      	cbz	r1, 80083cc <_reclaim_reent+0xb0>
 800839c:	4620      	mov	r0, r4
 800839e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80083a2:	f7ff bfad 	b.w	8008300 <cleanup_glue>
 80083a6:	5949      	ldr	r1, [r1, r5]
 80083a8:	b941      	cbnz	r1, 80083bc <_reclaim_reent+0xa0>
 80083aa:	3504      	adds	r5, #4
 80083ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083ae:	2d80      	cmp	r5, #128	; 0x80
 80083b0:	68d9      	ldr	r1, [r3, #12]
 80083b2:	d1f8      	bne.n	80083a6 <_reclaim_reent+0x8a>
 80083b4:	4620      	mov	r0, r4
 80083b6:	f7ff feab 	bl	8008110 <_free_r>
 80083ba:	e7ba      	b.n	8008332 <_reclaim_reent+0x16>
 80083bc:	680e      	ldr	r6, [r1, #0]
 80083be:	4620      	mov	r0, r4
 80083c0:	f7ff fea6 	bl	8008110 <_free_r>
 80083c4:	4631      	mov	r1, r6
 80083c6:	e7ef      	b.n	80083a8 <_reclaim_reent+0x8c>
 80083c8:	2500      	movs	r5, #0
 80083ca:	e7ef      	b.n	80083ac <_reclaim_reent+0x90>
 80083cc:	bd70      	pop	{r4, r5, r6, pc}
 80083ce:	bf00      	nop
 80083d0:	20000010 	.word	0x20000010

080083d4 <_sbrk_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4d06      	ldr	r5, [pc, #24]	; (80083f0 <_sbrk_r+0x1c>)
 80083d8:	2300      	movs	r3, #0
 80083da:	4604      	mov	r4, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	602b      	str	r3, [r5, #0]
 80083e0:	f7f9 fc34 	bl	8001c4c <_sbrk>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	d102      	bne.n	80083ee <_sbrk_r+0x1a>
 80083e8:	682b      	ldr	r3, [r5, #0]
 80083ea:	b103      	cbz	r3, 80083ee <_sbrk_r+0x1a>
 80083ec:	6023      	str	r3, [r4, #0]
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	200030ac 	.word	0x200030ac

080083f4 <__sread>:
 80083f4:	b510      	push	{r4, lr}
 80083f6:	460c      	mov	r4, r1
 80083f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083fc:	f002 fb7e 	bl	800aafc <_read_r>
 8008400:	2800      	cmp	r0, #0
 8008402:	bfab      	itete	ge
 8008404:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008406:	89a3      	ldrhlt	r3, [r4, #12]
 8008408:	181b      	addge	r3, r3, r0
 800840a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800840e:	bfac      	ite	ge
 8008410:	6563      	strge	r3, [r4, #84]	; 0x54
 8008412:	81a3      	strhlt	r3, [r4, #12]
 8008414:	bd10      	pop	{r4, pc}

08008416 <__swrite>:
 8008416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800841a:	461f      	mov	r7, r3
 800841c:	898b      	ldrh	r3, [r1, #12]
 800841e:	05db      	lsls	r3, r3, #23
 8008420:	4605      	mov	r5, r0
 8008422:	460c      	mov	r4, r1
 8008424:	4616      	mov	r6, r2
 8008426:	d505      	bpl.n	8008434 <__swrite+0x1e>
 8008428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800842c:	2302      	movs	r3, #2
 800842e:	2200      	movs	r2, #0
 8008430:	f001 fb70 	bl	8009b14 <_lseek_r>
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800843a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800843e:	81a3      	strh	r3, [r4, #12]
 8008440:	4632      	mov	r2, r6
 8008442:	463b      	mov	r3, r7
 8008444:	4628      	mov	r0, r5
 8008446:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800844a:	f000 bedf 	b.w	800920c <_write_r>

0800844e <__sseek>:
 800844e:	b510      	push	{r4, lr}
 8008450:	460c      	mov	r4, r1
 8008452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008456:	f001 fb5d 	bl	8009b14 <_lseek_r>
 800845a:	1c43      	adds	r3, r0, #1
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	bf15      	itete	ne
 8008460:	6560      	strne	r0, [r4, #84]	; 0x54
 8008462:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008466:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800846a:	81a3      	strheq	r3, [r4, #12]
 800846c:	bf18      	it	ne
 800846e:	81a3      	strhne	r3, [r4, #12]
 8008470:	bd10      	pop	{r4, pc}

08008472 <__sclose>:
 8008472:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008476:	f000 bef9 	b.w	800926c <_close_r>

0800847a <strchr>:
 800847a:	b2c9      	uxtb	r1, r1
 800847c:	4603      	mov	r3, r0
 800847e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008482:	b11a      	cbz	r2, 800848c <strchr+0x12>
 8008484:	428a      	cmp	r2, r1
 8008486:	d1f9      	bne.n	800847c <strchr+0x2>
 8008488:	4618      	mov	r0, r3
 800848a:	4770      	bx	lr
 800848c:	2900      	cmp	r1, #0
 800848e:	bf18      	it	ne
 8008490:	2300      	movne	r3, #0
 8008492:	e7f9      	b.n	8008488 <strchr+0xe>

08008494 <sulp>:
 8008494:	b570      	push	{r4, r5, r6, lr}
 8008496:	4604      	mov	r4, r0
 8008498:	460d      	mov	r5, r1
 800849a:	ec45 4b10 	vmov	d0, r4, r5
 800849e:	4616      	mov	r6, r2
 80084a0:	f001 feda 	bl	800a258 <__ulp>
 80084a4:	ec51 0b10 	vmov	r0, r1, d0
 80084a8:	b17e      	cbz	r6, 80084ca <sulp+0x36>
 80084aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80084ae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	dd09      	ble.n	80084ca <sulp+0x36>
 80084b6:	051b      	lsls	r3, r3, #20
 80084b8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80084bc:	2400      	movs	r4, #0
 80084be:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80084c2:	4622      	mov	r2, r4
 80084c4:	462b      	mov	r3, r5
 80084c6:	f7f8 f8a7 	bl	8000618 <__aeabi_dmul>
 80084ca:	bd70      	pop	{r4, r5, r6, pc}
 80084cc:	0000      	movs	r0, r0
	...

080084d0 <_strtod_l>:
 80084d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d4:	ed2d 8b02 	vpush	{d8}
 80084d8:	b09d      	sub	sp, #116	; 0x74
 80084da:	461f      	mov	r7, r3
 80084dc:	2300      	movs	r3, #0
 80084de:	9318      	str	r3, [sp, #96]	; 0x60
 80084e0:	4ba2      	ldr	r3, [pc, #648]	; (800876c <_strtod_l+0x29c>)
 80084e2:	9213      	str	r2, [sp, #76]	; 0x4c
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	9305      	str	r3, [sp, #20]
 80084e8:	4604      	mov	r4, r0
 80084ea:	4618      	mov	r0, r3
 80084ec:	4688      	mov	r8, r1
 80084ee:	f7f7 fe79 	bl	80001e4 <strlen>
 80084f2:	f04f 0a00 	mov.w	sl, #0
 80084f6:	4605      	mov	r5, r0
 80084f8:	f04f 0b00 	mov.w	fp, #0
 80084fc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008500:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008502:	781a      	ldrb	r2, [r3, #0]
 8008504:	2a2b      	cmp	r2, #43	; 0x2b
 8008506:	d04e      	beq.n	80085a6 <_strtod_l+0xd6>
 8008508:	d83b      	bhi.n	8008582 <_strtod_l+0xb2>
 800850a:	2a0d      	cmp	r2, #13
 800850c:	d834      	bhi.n	8008578 <_strtod_l+0xa8>
 800850e:	2a08      	cmp	r2, #8
 8008510:	d834      	bhi.n	800857c <_strtod_l+0xac>
 8008512:	2a00      	cmp	r2, #0
 8008514:	d03e      	beq.n	8008594 <_strtod_l+0xc4>
 8008516:	2300      	movs	r3, #0
 8008518:	930a      	str	r3, [sp, #40]	; 0x28
 800851a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800851c:	7833      	ldrb	r3, [r6, #0]
 800851e:	2b30      	cmp	r3, #48	; 0x30
 8008520:	f040 80b0 	bne.w	8008684 <_strtod_l+0x1b4>
 8008524:	7873      	ldrb	r3, [r6, #1]
 8008526:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800852a:	2b58      	cmp	r3, #88	; 0x58
 800852c:	d168      	bne.n	8008600 <_strtod_l+0x130>
 800852e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008530:	9301      	str	r3, [sp, #4]
 8008532:	ab18      	add	r3, sp, #96	; 0x60
 8008534:	9702      	str	r7, [sp, #8]
 8008536:	9300      	str	r3, [sp, #0]
 8008538:	4a8d      	ldr	r2, [pc, #564]	; (8008770 <_strtod_l+0x2a0>)
 800853a:	ab19      	add	r3, sp, #100	; 0x64
 800853c:	a917      	add	r1, sp, #92	; 0x5c
 800853e:	4620      	mov	r0, r4
 8008540:	f000 ffe0 	bl	8009504 <__gethex>
 8008544:	f010 0707 	ands.w	r7, r0, #7
 8008548:	4605      	mov	r5, r0
 800854a:	d005      	beq.n	8008558 <_strtod_l+0x88>
 800854c:	2f06      	cmp	r7, #6
 800854e:	d12c      	bne.n	80085aa <_strtod_l+0xda>
 8008550:	3601      	adds	r6, #1
 8008552:	2300      	movs	r3, #0
 8008554:	9617      	str	r6, [sp, #92]	; 0x5c
 8008556:	930a      	str	r3, [sp, #40]	; 0x28
 8008558:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800855a:	2b00      	cmp	r3, #0
 800855c:	f040 8590 	bne.w	8009080 <_strtod_l+0xbb0>
 8008560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008562:	b1eb      	cbz	r3, 80085a0 <_strtod_l+0xd0>
 8008564:	4652      	mov	r2, sl
 8008566:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800856a:	ec43 2b10 	vmov	d0, r2, r3
 800856e:	b01d      	add	sp, #116	; 0x74
 8008570:	ecbd 8b02 	vpop	{d8}
 8008574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008578:	2a20      	cmp	r2, #32
 800857a:	d1cc      	bne.n	8008516 <_strtod_l+0x46>
 800857c:	3301      	adds	r3, #1
 800857e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008580:	e7be      	b.n	8008500 <_strtod_l+0x30>
 8008582:	2a2d      	cmp	r2, #45	; 0x2d
 8008584:	d1c7      	bne.n	8008516 <_strtod_l+0x46>
 8008586:	2201      	movs	r2, #1
 8008588:	920a      	str	r2, [sp, #40]	; 0x28
 800858a:	1c5a      	adds	r2, r3, #1
 800858c:	9217      	str	r2, [sp, #92]	; 0x5c
 800858e:	785b      	ldrb	r3, [r3, #1]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1c2      	bne.n	800851a <_strtod_l+0x4a>
 8008594:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008596:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800859a:	2b00      	cmp	r3, #0
 800859c:	f040 856e 	bne.w	800907c <_strtod_l+0xbac>
 80085a0:	4652      	mov	r2, sl
 80085a2:	465b      	mov	r3, fp
 80085a4:	e7e1      	b.n	800856a <_strtod_l+0x9a>
 80085a6:	2200      	movs	r2, #0
 80085a8:	e7ee      	b.n	8008588 <_strtod_l+0xb8>
 80085aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80085ac:	b13a      	cbz	r2, 80085be <_strtod_l+0xee>
 80085ae:	2135      	movs	r1, #53	; 0x35
 80085b0:	a81a      	add	r0, sp, #104	; 0x68
 80085b2:	f001 ff5c 	bl	800a46e <__copybits>
 80085b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085b8:	4620      	mov	r0, r4
 80085ba:	f001 fb1b 	bl	8009bf4 <_Bfree>
 80085be:	3f01      	subs	r7, #1
 80085c0:	2f04      	cmp	r7, #4
 80085c2:	d806      	bhi.n	80085d2 <_strtod_l+0x102>
 80085c4:	e8df f007 	tbb	[pc, r7]
 80085c8:	1714030a 	.word	0x1714030a
 80085cc:	0a          	.byte	0x0a
 80085cd:	00          	.byte	0x00
 80085ce:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80085d2:	0728      	lsls	r0, r5, #28
 80085d4:	d5c0      	bpl.n	8008558 <_strtod_l+0x88>
 80085d6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80085da:	e7bd      	b.n	8008558 <_strtod_l+0x88>
 80085dc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80085e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80085e2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80085e6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80085ea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80085ee:	e7f0      	b.n	80085d2 <_strtod_l+0x102>
 80085f0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008774 <_strtod_l+0x2a4>
 80085f4:	e7ed      	b.n	80085d2 <_strtod_l+0x102>
 80085f6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80085fa:	f04f 3aff 	mov.w	sl, #4294967295
 80085fe:	e7e8      	b.n	80085d2 <_strtod_l+0x102>
 8008600:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008602:	1c5a      	adds	r2, r3, #1
 8008604:	9217      	str	r2, [sp, #92]	; 0x5c
 8008606:	785b      	ldrb	r3, [r3, #1]
 8008608:	2b30      	cmp	r3, #48	; 0x30
 800860a:	d0f9      	beq.n	8008600 <_strtod_l+0x130>
 800860c:	2b00      	cmp	r3, #0
 800860e:	d0a3      	beq.n	8008558 <_strtod_l+0x88>
 8008610:	2301      	movs	r3, #1
 8008612:	f04f 0900 	mov.w	r9, #0
 8008616:	9304      	str	r3, [sp, #16]
 8008618:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800861a:	9308      	str	r3, [sp, #32]
 800861c:	f8cd 901c 	str.w	r9, [sp, #28]
 8008620:	464f      	mov	r7, r9
 8008622:	220a      	movs	r2, #10
 8008624:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008626:	7806      	ldrb	r6, [r0, #0]
 8008628:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800862c:	b2d9      	uxtb	r1, r3
 800862e:	2909      	cmp	r1, #9
 8008630:	d92a      	bls.n	8008688 <_strtod_l+0x1b8>
 8008632:	9905      	ldr	r1, [sp, #20]
 8008634:	462a      	mov	r2, r5
 8008636:	f002 fa7b 	bl	800ab30 <strncmp>
 800863a:	b398      	cbz	r0, 80086a4 <_strtod_l+0x1d4>
 800863c:	2000      	movs	r0, #0
 800863e:	4632      	mov	r2, r6
 8008640:	463d      	mov	r5, r7
 8008642:	9005      	str	r0, [sp, #20]
 8008644:	4603      	mov	r3, r0
 8008646:	2a65      	cmp	r2, #101	; 0x65
 8008648:	d001      	beq.n	800864e <_strtod_l+0x17e>
 800864a:	2a45      	cmp	r2, #69	; 0x45
 800864c:	d118      	bne.n	8008680 <_strtod_l+0x1b0>
 800864e:	b91d      	cbnz	r5, 8008658 <_strtod_l+0x188>
 8008650:	9a04      	ldr	r2, [sp, #16]
 8008652:	4302      	orrs	r2, r0
 8008654:	d09e      	beq.n	8008594 <_strtod_l+0xc4>
 8008656:	2500      	movs	r5, #0
 8008658:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800865c:	f108 0201 	add.w	r2, r8, #1
 8008660:	9217      	str	r2, [sp, #92]	; 0x5c
 8008662:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008666:	2a2b      	cmp	r2, #43	; 0x2b
 8008668:	d075      	beq.n	8008756 <_strtod_l+0x286>
 800866a:	2a2d      	cmp	r2, #45	; 0x2d
 800866c:	d07b      	beq.n	8008766 <_strtod_l+0x296>
 800866e:	f04f 0c00 	mov.w	ip, #0
 8008672:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008676:	2909      	cmp	r1, #9
 8008678:	f240 8082 	bls.w	8008780 <_strtod_l+0x2b0>
 800867c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008680:	2600      	movs	r6, #0
 8008682:	e09d      	b.n	80087c0 <_strtod_l+0x2f0>
 8008684:	2300      	movs	r3, #0
 8008686:	e7c4      	b.n	8008612 <_strtod_l+0x142>
 8008688:	2f08      	cmp	r7, #8
 800868a:	bfd8      	it	le
 800868c:	9907      	ldrle	r1, [sp, #28]
 800868e:	f100 0001 	add.w	r0, r0, #1
 8008692:	bfda      	itte	le
 8008694:	fb02 3301 	mlale	r3, r2, r1, r3
 8008698:	9307      	strle	r3, [sp, #28]
 800869a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800869e:	3701      	adds	r7, #1
 80086a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80086a2:	e7bf      	b.n	8008624 <_strtod_l+0x154>
 80086a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086a6:	195a      	adds	r2, r3, r5
 80086a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80086aa:	5d5a      	ldrb	r2, [r3, r5]
 80086ac:	2f00      	cmp	r7, #0
 80086ae:	d037      	beq.n	8008720 <_strtod_l+0x250>
 80086b0:	9005      	str	r0, [sp, #20]
 80086b2:	463d      	mov	r5, r7
 80086b4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80086b8:	2b09      	cmp	r3, #9
 80086ba:	d912      	bls.n	80086e2 <_strtod_l+0x212>
 80086bc:	2301      	movs	r3, #1
 80086be:	e7c2      	b.n	8008646 <_strtod_l+0x176>
 80086c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80086c6:	785a      	ldrb	r2, [r3, #1]
 80086c8:	3001      	adds	r0, #1
 80086ca:	2a30      	cmp	r2, #48	; 0x30
 80086cc:	d0f8      	beq.n	80086c0 <_strtod_l+0x1f0>
 80086ce:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80086d2:	2b08      	cmp	r3, #8
 80086d4:	f200 84d9 	bhi.w	800908a <_strtod_l+0xbba>
 80086d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086da:	9005      	str	r0, [sp, #20]
 80086dc:	2000      	movs	r0, #0
 80086de:	9308      	str	r3, [sp, #32]
 80086e0:	4605      	mov	r5, r0
 80086e2:	3a30      	subs	r2, #48	; 0x30
 80086e4:	f100 0301 	add.w	r3, r0, #1
 80086e8:	d014      	beq.n	8008714 <_strtod_l+0x244>
 80086ea:	9905      	ldr	r1, [sp, #20]
 80086ec:	4419      	add	r1, r3
 80086ee:	9105      	str	r1, [sp, #20]
 80086f0:	462b      	mov	r3, r5
 80086f2:	eb00 0e05 	add.w	lr, r0, r5
 80086f6:	210a      	movs	r1, #10
 80086f8:	4573      	cmp	r3, lr
 80086fa:	d113      	bne.n	8008724 <_strtod_l+0x254>
 80086fc:	182b      	adds	r3, r5, r0
 80086fe:	2b08      	cmp	r3, #8
 8008700:	f105 0501 	add.w	r5, r5, #1
 8008704:	4405      	add	r5, r0
 8008706:	dc1c      	bgt.n	8008742 <_strtod_l+0x272>
 8008708:	9907      	ldr	r1, [sp, #28]
 800870a:	230a      	movs	r3, #10
 800870c:	fb03 2301 	mla	r3, r3, r1, r2
 8008710:	9307      	str	r3, [sp, #28]
 8008712:	2300      	movs	r3, #0
 8008714:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008716:	1c51      	adds	r1, r2, #1
 8008718:	9117      	str	r1, [sp, #92]	; 0x5c
 800871a:	7852      	ldrb	r2, [r2, #1]
 800871c:	4618      	mov	r0, r3
 800871e:	e7c9      	b.n	80086b4 <_strtod_l+0x1e4>
 8008720:	4638      	mov	r0, r7
 8008722:	e7d2      	b.n	80086ca <_strtod_l+0x1fa>
 8008724:	2b08      	cmp	r3, #8
 8008726:	dc04      	bgt.n	8008732 <_strtod_l+0x262>
 8008728:	9e07      	ldr	r6, [sp, #28]
 800872a:	434e      	muls	r6, r1
 800872c:	9607      	str	r6, [sp, #28]
 800872e:	3301      	adds	r3, #1
 8008730:	e7e2      	b.n	80086f8 <_strtod_l+0x228>
 8008732:	f103 0c01 	add.w	ip, r3, #1
 8008736:	f1bc 0f10 	cmp.w	ip, #16
 800873a:	bfd8      	it	le
 800873c:	fb01 f909 	mulle.w	r9, r1, r9
 8008740:	e7f5      	b.n	800872e <_strtod_l+0x25e>
 8008742:	2d10      	cmp	r5, #16
 8008744:	bfdc      	itt	le
 8008746:	230a      	movle	r3, #10
 8008748:	fb03 2909 	mlale	r9, r3, r9, r2
 800874c:	e7e1      	b.n	8008712 <_strtod_l+0x242>
 800874e:	2300      	movs	r3, #0
 8008750:	9305      	str	r3, [sp, #20]
 8008752:	2301      	movs	r3, #1
 8008754:	e77c      	b.n	8008650 <_strtod_l+0x180>
 8008756:	f04f 0c00 	mov.w	ip, #0
 800875a:	f108 0202 	add.w	r2, r8, #2
 800875e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008760:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008764:	e785      	b.n	8008672 <_strtod_l+0x1a2>
 8008766:	f04f 0c01 	mov.w	ip, #1
 800876a:	e7f6      	b.n	800875a <_strtod_l+0x28a>
 800876c:	0800b1fc 	.word	0x0800b1fc
 8008770:	0800aff8 	.word	0x0800aff8
 8008774:	7ff00000 	.word	0x7ff00000
 8008778:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800877a:	1c51      	adds	r1, r2, #1
 800877c:	9117      	str	r1, [sp, #92]	; 0x5c
 800877e:	7852      	ldrb	r2, [r2, #1]
 8008780:	2a30      	cmp	r2, #48	; 0x30
 8008782:	d0f9      	beq.n	8008778 <_strtod_l+0x2a8>
 8008784:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008788:	2908      	cmp	r1, #8
 800878a:	f63f af79 	bhi.w	8008680 <_strtod_l+0x1b0>
 800878e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008792:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008794:	9206      	str	r2, [sp, #24]
 8008796:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008798:	1c51      	adds	r1, r2, #1
 800879a:	9117      	str	r1, [sp, #92]	; 0x5c
 800879c:	7852      	ldrb	r2, [r2, #1]
 800879e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80087a2:	2e09      	cmp	r6, #9
 80087a4:	d937      	bls.n	8008816 <_strtod_l+0x346>
 80087a6:	9e06      	ldr	r6, [sp, #24]
 80087a8:	1b89      	subs	r1, r1, r6
 80087aa:	2908      	cmp	r1, #8
 80087ac:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80087b0:	dc02      	bgt.n	80087b8 <_strtod_l+0x2e8>
 80087b2:	4576      	cmp	r6, lr
 80087b4:	bfa8      	it	ge
 80087b6:	4676      	movge	r6, lr
 80087b8:	f1bc 0f00 	cmp.w	ip, #0
 80087bc:	d000      	beq.n	80087c0 <_strtod_l+0x2f0>
 80087be:	4276      	negs	r6, r6
 80087c0:	2d00      	cmp	r5, #0
 80087c2:	d14d      	bne.n	8008860 <_strtod_l+0x390>
 80087c4:	9904      	ldr	r1, [sp, #16]
 80087c6:	4301      	orrs	r1, r0
 80087c8:	f47f aec6 	bne.w	8008558 <_strtod_l+0x88>
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f47f aee1 	bne.w	8008594 <_strtod_l+0xc4>
 80087d2:	2a69      	cmp	r2, #105	; 0x69
 80087d4:	d027      	beq.n	8008826 <_strtod_l+0x356>
 80087d6:	dc24      	bgt.n	8008822 <_strtod_l+0x352>
 80087d8:	2a49      	cmp	r2, #73	; 0x49
 80087da:	d024      	beq.n	8008826 <_strtod_l+0x356>
 80087dc:	2a4e      	cmp	r2, #78	; 0x4e
 80087de:	f47f aed9 	bne.w	8008594 <_strtod_l+0xc4>
 80087e2:	499f      	ldr	r1, [pc, #636]	; (8008a60 <_strtod_l+0x590>)
 80087e4:	a817      	add	r0, sp, #92	; 0x5c
 80087e6:	f001 f8e5 	bl	80099b4 <__match>
 80087ea:	2800      	cmp	r0, #0
 80087ec:	f43f aed2 	beq.w	8008594 <_strtod_l+0xc4>
 80087f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	2b28      	cmp	r3, #40	; 0x28
 80087f6:	d12d      	bne.n	8008854 <_strtod_l+0x384>
 80087f8:	499a      	ldr	r1, [pc, #616]	; (8008a64 <_strtod_l+0x594>)
 80087fa:	aa1a      	add	r2, sp, #104	; 0x68
 80087fc:	a817      	add	r0, sp, #92	; 0x5c
 80087fe:	f001 f8ed 	bl	80099dc <__hexnan>
 8008802:	2805      	cmp	r0, #5
 8008804:	d126      	bne.n	8008854 <_strtod_l+0x384>
 8008806:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008808:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800880c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008810:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008814:	e6a0      	b.n	8008558 <_strtod_l+0x88>
 8008816:	210a      	movs	r1, #10
 8008818:	fb01 2e0e 	mla	lr, r1, lr, r2
 800881c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008820:	e7b9      	b.n	8008796 <_strtod_l+0x2c6>
 8008822:	2a6e      	cmp	r2, #110	; 0x6e
 8008824:	e7db      	b.n	80087de <_strtod_l+0x30e>
 8008826:	4990      	ldr	r1, [pc, #576]	; (8008a68 <_strtod_l+0x598>)
 8008828:	a817      	add	r0, sp, #92	; 0x5c
 800882a:	f001 f8c3 	bl	80099b4 <__match>
 800882e:	2800      	cmp	r0, #0
 8008830:	f43f aeb0 	beq.w	8008594 <_strtod_l+0xc4>
 8008834:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008836:	498d      	ldr	r1, [pc, #564]	; (8008a6c <_strtod_l+0x59c>)
 8008838:	3b01      	subs	r3, #1
 800883a:	a817      	add	r0, sp, #92	; 0x5c
 800883c:	9317      	str	r3, [sp, #92]	; 0x5c
 800883e:	f001 f8b9 	bl	80099b4 <__match>
 8008842:	b910      	cbnz	r0, 800884a <_strtod_l+0x37a>
 8008844:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008846:	3301      	adds	r3, #1
 8008848:	9317      	str	r3, [sp, #92]	; 0x5c
 800884a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008a7c <_strtod_l+0x5ac>
 800884e:	f04f 0a00 	mov.w	sl, #0
 8008852:	e681      	b.n	8008558 <_strtod_l+0x88>
 8008854:	4886      	ldr	r0, [pc, #536]	; (8008a70 <_strtod_l+0x5a0>)
 8008856:	f002 f963 	bl	800ab20 <nan>
 800885a:	ec5b ab10 	vmov	sl, fp, d0
 800885e:	e67b      	b.n	8008558 <_strtod_l+0x88>
 8008860:	9b05      	ldr	r3, [sp, #20]
 8008862:	9807      	ldr	r0, [sp, #28]
 8008864:	1af3      	subs	r3, r6, r3
 8008866:	2f00      	cmp	r7, #0
 8008868:	bf08      	it	eq
 800886a:	462f      	moveq	r7, r5
 800886c:	2d10      	cmp	r5, #16
 800886e:	9306      	str	r3, [sp, #24]
 8008870:	46a8      	mov	r8, r5
 8008872:	bfa8      	it	ge
 8008874:	f04f 0810 	movge.w	r8, #16
 8008878:	f7f7 fe54 	bl	8000524 <__aeabi_ui2d>
 800887c:	2d09      	cmp	r5, #9
 800887e:	4682      	mov	sl, r0
 8008880:	468b      	mov	fp, r1
 8008882:	dd13      	ble.n	80088ac <_strtod_l+0x3dc>
 8008884:	4b7b      	ldr	r3, [pc, #492]	; (8008a74 <_strtod_l+0x5a4>)
 8008886:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800888a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800888e:	f7f7 fec3 	bl	8000618 <__aeabi_dmul>
 8008892:	4682      	mov	sl, r0
 8008894:	4648      	mov	r0, r9
 8008896:	468b      	mov	fp, r1
 8008898:	f7f7 fe44 	bl	8000524 <__aeabi_ui2d>
 800889c:	4602      	mov	r2, r0
 800889e:	460b      	mov	r3, r1
 80088a0:	4650      	mov	r0, sl
 80088a2:	4659      	mov	r1, fp
 80088a4:	f7f7 fd02 	bl	80002ac <__adddf3>
 80088a8:	4682      	mov	sl, r0
 80088aa:	468b      	mov	fp, r1
 80088ac:	2d0f      	cmp	r5, #15
 80088ae:	dc38      	bgt.n	8008922 <_strtod_l+0x452>
 80088b0:	9b06      	ldr	r3, [sp, #24]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f43f ae50 	beq.w	8008558 <_strtod_l+0x88>
 80088b8:	dd24      	ble.n	8008904 <_strtod_l+0x434>
 80088ba:	2b16      	cmp	r3, #22
 80088bc:	dc0b      	bgt.n	80088d6 <_strtod_l+0x406>
 80088be:	496d      	ldr	r1, [pc, #436]	; (8008a74 <_strtod_l+0x5a4>)
 80088c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80088c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088c8:	4652      	mov	r2, sl
 80088ca:	465b      	mov	r3, fp
 80088cc:	f7f7 fea4 	bl	8000618 <__aeabi_dmul>
 80088d0:	4682      	mov	sl, r0
 80088d2:	468b      	mov	fp, r1
 80088d4:	e640      	b.n	8008558 <_strtod_l+0x88>
 80088d6:	9a06      	ldr	r2, [sp, #24]
 80088d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80088dc:	4293      	cmp	r3, r2
 80088de:	db20      	blt.n	8008922 <_strtod_l+0x452>
 80088e0:	4c64      	ldr	r4, [pc, #400]	; (8008a74 <_strtod_l+0x5a4>)
 80088e2:	f1c5 050f 	rsb	r5, r5, #15
 80088e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80088ea:	4652      	mov	r2, sl
 80088ec:	465b      	mov	r3, fp
 80088ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088f2:	f7f7 fe91 	bl	8000618 <__aeabi_dmul>
 80088f6:	9b06      	ldr	r3, [sp, #24]
 80088f8:	1b5d      	subs	r5, r3, r5
 80088fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80088fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008902:	e7e3      	b.n	80088cc <_strtod_l+0x3fc>
 8008904:	9b06      	ldr	r3, [sp, #24]
 8008906:	3316      	adds	r3, #22
 8008908:	db0b      	blt.n	8008922 <_strtod_l+0x452>
 800890a:	9b05      	ldr	r3, [sp, #20]
 800890c:	1b9e      	subs	r6, r3, r6
 800890e:	4b59      	ldr	r3, [pc, #356]	; (8008a74 <_strtod_l+0x5a4>)
 8008910:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008914:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008918:	4650      	mov	r0, sl
 800891a:	4659      	mov	r1, fp
 800891c:	f7f7 ffa6 	bl	800086c <__aeabi_ddiv>
 8008920:	e7d6      	b.n	80088d0 <_strtod_l+0x400>
 8008922:	9b06      	ldr	r3, [sp, #24]
 8008924:	eba5 0808 	sub.w	r8, r5, r8
 8008928:	4498      	add	r8, r3
 800892a:	f1b8 0f00 	cmp.w	r8, #0
 800892e:	dd74      	ble.n	8008a1a <_strtod_l+0x54a>
 8008930:	f018 030f 	ands.w	r3, r8, #15
 8008934:	d00a      	beq.n	800894c <_strtod_l+0x47c>
 8008936:	494f      	ldr	r1, [pc, #316]	; (8008a74 <_strtod_l+0x5a4>)
 8008938:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800893c:	4652      	mov	r2, sl
 800893e:	465b      	mov	r3, fp
 8008940:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008944:	f7f7 fe68 	bl	8000618 <__aeabi_dmul>
 8008948:	4682      	mov	sl, r0
 800894a:	468b      	mov	fp, r1
 800894c:	f038 080f 	bics.w	r8, r8, #15
 8008950:	d04f      	beq.n	80089f2 <_strtod_l+0x522>
 8008952:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008956:	dd22      	ble.n	800899e <_strtod_l+0x4ce>
 8008958:	2500      	movs	r5, #0
 800895a:	462e      	mov	r6, r5
 800895c:	9507      	str	r5, [sp, #28]
 800895e:	9505      	str	r5, [sp, #20]
 8008960:	2322      	movs	r3, #34	; 0x22
 8008962:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008a7c <_strtod_l+0x5ac>
 8008966:	6023      	str	r3, [r4, #0]
 8008968:	f04f 0a00 	mov.w	sl, #0
 800896c:	9b07      	ldr	r3, [sp, #28]
 800896e:	2b00      	cmp	r3, #0
 8008970:	f43f adf2 	beq.w	8008558 <_strtod_l+0x88>
 8008974:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008976:	4620      	mov	r0, r4
 8008978:	f001 f93c 	bl	8009bf4 <_Bfree>
 800897c:	9905      	ldr	r1, [sp, #20]
 800897e:	4620      	mov	r0, r4
 8008980:	f001 f938 	bl	8009bf4 <_Bfree>
 8008984:	4631      	mov	r1, r6
 8008986:	4620      	mov	r0, r4
 8008988:	f001 f934 	bl	8009bf4 <_Bfree>
 800898c:	9907      	ldr	r1, [sp, #28]
 800898e:	4620      	mov	r0, r4
 8008990:	f001 f930 	bl	8009bf4 <_Bfree>
 8008994:	4629      	mov	r1, r5
 8008996:	4620      	mov	r0, r4
 8008998:	f001 f92c 	bl	8009bf4 <_Bfree>
 800899c:	e5dc      	b.n	8008558 <_strtod_l+0x88>
 800899e:	4b36      	ldr	r3, [pc, #216]	; (8008a78 <_strtod_l+0x5a8>)
 80089a0:	9304      	str	r3, [sp, #16]
 80089a2:	2300      	movs	r3, #0
 80089a4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80089a8:	4650      	mov	r0, sl
 80089aa:	4659      	mov	r1, fp
 80089ac:	4699      	mov	r9, r3
 80089ae:	f1b8 0f01 	cmp.w	r8, #1
 80089b2:	dc21      	bgt.n	80089f8 <_strtod_l+0x528>
 80089b4:	b10b      	cbz	r3, 80089ba <_strtod_l+0x4ea>
 80089b6:	4682      	mov	sl, r0
 80089b8:	468b      	mov	fp, r1
 80089ba:	4b2f      	ldr	r3, [pc, #188]	; (8008a78 <_strtod_l+0x5a8>)
 80089bc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80089c0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80089c4:	4652      	mov	r2, sl
 80089c6:	465b      	mov	r3, fp
 80089c8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80089cc:	f7f7 fe24 	bl	8000618 <__aeabi_dmul>
 80089d0:	4b2a      	ldr	r3, [pc, #168]	; (8008a7c <_strtod_l+0x5ac>)
 80089d2:	460a      	mov	r2, r1
 80089d4:	400b      	ands	r3, r1
 80089d6:	492a      	ldr	r1, [pc, #168]	; (8008a80 <_strtod_l+0x5b0>)
 80089d8:	428b      	cmp	r3, r1
 80089da:	4682      	mov	sl, r0
 80089dc:	d8bc      	bhi.n	8008958 <_strtod_l+0x488>
 80089de:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80089e2:	428b      	cmp	r3, r1
 80089e4:	bf86      	itte	hi
 80089e6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008a84 <_strtod_l+0x5b4>
 80089ea:	f04f 3aff 	movhi.w	sl, #4294967295
 80089ee:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80089f2:	2300      	movs	r3, #0
 80089f4:	9304      	str	r3, [sp, #16]
 80089f6:	e084      	b.n	8008b02 <_strtod_l+0x632>
 80089f8:	f018 0f01 	tst.w	r8, #1
 80089fc:	d005      	beq.n	8008a0a <_strtod_l+0x53a>
 80089fe:	9b04      	ldr	r3, [sp, #16]
 8008a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a04:	f7f7 fe08 	bl	8000618 <__aeabi_dmul>
 8008a08:	2301      	movs	r3, #1
 8008a0a:	9a04      	ldr	r2, [sp, #16]
 8008a0c:	3208      	adds	r2, #8
 8008a0e:	f109 0901 	add.w	r9, r9, #1
 8008a12:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008a16:	9204      	str	r2, [sp, #16]
 8008a18:	e7c9      	b.n	80089ae <_strtod_l+0x4de>
 8008a1a:	d0ea      	beq.n	80089f2 <_strtod_l+0x522>
 8008a1c:	f1c8 0800 	rsb	r8, r8, #0
 8008a20:	f018 020f 	ands.w	r2, r8, #15
 8008a24:	d00a      	beq.n	8008a3c <_strtod_l+0x56c>
 8008a26:	4b13      	ldr	r3, [pc, #76]	; (8008a74 <_strtod_l+0x5a4>)
 8008a28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a2c:	4650      	mov	r0, sl
 8008a2e:	4659      	mov	r1, fp
 8008a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a34:	f7f7 ff1a 	bl	800086c <__aeabi_ddiv>
 8008a38:	4682      	mov	sl, r0
 8008a3a:	468b      	mov	fp, r1
 8008a3c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008a40:	d0d7      	beq.n	80089f2 <_strtod_l+0x522>
 8008a42:	f1b8 0f1f 	cmp.w	r8, #31
 8008a46:	dd1f      	ble.n	8008a88 <_strtod_l+0x5b8>
 8008a48:	2500      	movs	r5, #0
 8008a4a:	462e      	mov	r6, r5
 8008a4c:	9507      	str	r5, [sp, #28]
 8008a4e:	9505      	str	r5, [sp, #20]
 8008a50:	2322      	movs	r3, #34	; 0x22
 8008a52:	f04f 0a00 	mov.w	sl, #0
 8008a56:	f04f 0b00 	mov.w	fp, #0
 8008a5a:	6023      	str	r3, [r4, #0]
 8008a5c:	e786      	b.n	800896c <_strtod_l+0x49c>
 8008a5e:	bf00      	nop
 8008a60:	0800aff5 	.word	0x0800aff5
 8008a64:	0800b00c 	.word	0x0800b00c
 8008a68:	0800afec 	.word	0x0800afec
 8008a6c:	0800afef 	.word	0x0800afef
 8008a70:	0800b083 	.word	0x0800b083
 8008a74:	0800b2b0 	.word	0x0800b2b0
 8008a78:	0800b288 	.word	0x0800b288
 8008a7c:	7ff00000 	.word	0x7ff00000
 8008a80:	7ca00000 	.word	0x7ca00000
 8008a84:	7fefffff 	.word	0x7fefffff
 8008a88:	f018 0310 	ands.w	r3, r8, #16
 8008a8c:	bf18      	it	ne
 8008a8e:	236a      	movne	r3, #106	; 0x6a
 8008a90:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008e40 <_strtod_l+0x970>
 8008a94:	9304      	str	r3, [sp, #16]
 8008a96:	4650      	mov	r0, sl
 8008a98:	4659      	mov	r1, fp
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	f018 0f01 	tst.w	r8, #1
 8008aa0:	d004      	beq.n	8008aac <_strtod_l+0x5dc>
 8008aa2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008aa6:	f7f7 fdb7 	bl	8000618 <__aeabi_dmul>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008ab0:	f109 0908 	add.w	r9, r9, #8
 8008ab4:	d1f2      	bne.n	8008a9c <_strtod_l+0x5cc>
 8008ab6:	b10b      	cbz	r3, 8008abc <_strtod_l+0x5ec>
 8008ab8:	4682      	mov	sl, r0
 8008aba:	468b      	mov	fp, r1
 8008abc:	9b04      	ldr	r3, [sp, #16]
 8008abe:	b1c3      	cbz	r3, 8008af2 <_strtod_l+0x622>
 8008ac0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008ac4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	4659      	mov	r1, fp
 8008acc:	dd11      	ble.n	8008af2 <_strtod_l+0x622>
 8008ace:	2b1f      	cmp	r3, #31
 8008ad0:	f340 8124 	ble.w	8008d1c <_strtod_l+0x84c>
 8008ad4:	2b34      	cmp	r3, #52	; 0x34
 8008ad6:	bfde      	ittt	le
 8008ad8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008adc:	f04f 33ff 	movle.w	r3, #4294967295
 8008ae0:	fa03 f202 	lslle.w	r2, r3, r2
 8008ae4:	f04f 0a00 	mov.w	sl, #0
 8008ae8:	bfcc      	ite	gt
 8008aea:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008aee:	ea02 0b01 	andle.w	fp, r2, r1
 8008af2:	2200      	movs	r2, #0
 8008af4:	2300      	movs	r3, #0
 8008af6:	4650      	mov	r0, sl
 8008af8:	4659      	mov	r1, fp
 8008afa:	f7f7 fff5 	bl	8000ae8 <__aeabi_dcmpeq>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d1a2      	bne.n	8008a48 <_strtod_l+0x578>
 8008b02:	9b07      	ldr	r3, [sp, #28]
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	9908      	ldr	r1, [sp, #32]
 8008b08:	462b      	mov	r3, r5
 8008b0a:	463a      	mov	r2, r7
 8008b0c:	4620      	mov	r0, r4
 8008b0e:	f001 f8d9 	bl	8009cc4 <__s2b>
 8008b12:	9007      	str	r0, [sp, #28]
 8008b14:	2800      	cmp	r0, #0
 8008b16:	f43f af1f 	beq.w	8008958 <_strtod_l+0x488>
 8008b1a:	9b05      	ldr	r3, [sp, #20]
 8008b1c:	1b9e      	subs	r6, r3, r6
 8008b1e:	9b06      	ldr	r3, [sp, #24]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	bfb4      	ite	lt
 8008b24:	4633      	movlt	r3, r6
 8008b26:	2300      	movge	r3, #0
 8008b28:	930c      	str	r3, [sp, #48]	; 0x30
 8008b2a:	9b06      	ldr	r3, [sp, #24]
 8008b2c:	2500      	movs	r5, #0
 8008b2e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008b32:	9312      	str	r3, [sp, #72]	; 0x48
 8008b34:	462e      	mov	r6, r5
 8008b36:	9b07      	ldr	r3, [sp, #28]
 8008b38:	4620      	mov	r0, r4
 8008b3a:	6859      	ldr	r1, [r3, #4]
 8008b3c:	f001 f81a 	bl	8009b74 <_Balloc>
 8008b40:	9005      	str	r0, [sp, #20]
 8008b42:	2800      	cmp	r0, #0
 8008b44:	f43f af0c 	beq.w	8008960 <_strtod_l+0x490>
 8008b48:	9b07      	ldr	r3, [sp, #28]
 8008b4a:	691a      	ldr	r2, [r3, #16]
 8008b4c:	3202      	adds	r2, #2
 8008b4e:	f103 010c 	add.w	r1, r3, #12
 8008b52:	0092      	lsls	r2, r2, #2
 8008b54:	300c      	adds	r0, #12
 8008b56:	f7ff fac5 	bl	80080e4 <memcpy>
 8008b5a:	ec4b ab10 	vmov	d0, sl, fp
 8008b5e:	aa1a      	add	r2, sp, #104	; 0x68
 8008b60:	a919      	add	r1, sp, #100	; 0x64
 8008b62:	4620      	mov	r0, r4
 8008b64:	f001 fbf4 	bl	800a350 <__d2b>
 8008b68:	ec4b ab18 	vmov	d8, sl, fp
 8008b6c:	9018      	str	r0, [sp, #96]	; 0x60
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	f43f aef6 	beq.w	8008960 <_strtod_l+0x490>
 8008b74:	2101      	movs	r1, #1
 8008b76:	4620      	mov	r0, r4
 8008b78:	f001 f93e 	bl	8009df8 <__i2b>
 8008b7c:	4606      	mov	r6, r0
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	f43f aeee 	beq.w	8008960 <_strtod_l+0x490>
 8008b84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b86:	9904      	ldr	r1, [sp, #16]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	bfab      	itete	ge
 8008b8c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008b8e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008b90:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008b92:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008b96:	bfac      	ite	ge
 8008b98:	eb03 0902 	addge.w	r9, r3, r2
 8008b9c:	1ad7      	sublt	r7, r2, r3
 8008b9e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008ba0:	eba3 0801 	sub.w	r8, r3, r1
 8008ba4:	4490      	add	r8, r2
 8008ba6:	4ba1      	ldr	r3, [pc, #644]	; (8008e2c <_strtod_l+0x95c>)
 8008ba8:	f108 38ff 	add.w	r8, r8, #4294967295
 8008bac:	4598      	cmp	r8, r3
 8008bae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008bb2:	f280 80c7 	bge.w	8008d44 <_strtod_l+0x874>
 8008bb6:	eba3 0308 	sub.w	r3, r3, r8
 8008bba:	2b1f      	cmp	r3, #31
 8008bbc:	eba2 0203 	sub.w	r2, r2, r3
 8008bc0:	f04f 0101 	mov.w	r1, #1
 8008bc4:	f300 80b1 	bgt.w	8008d2a <_strtod_l+0x85a>
 8008bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bcc:	930d      	str	r3, [sp, #52]	; 0x34
 8008bce:	2300      	movs	r3, #0
 8008bd0:	9308      	str	r3, [sp, #32]
 8008bd2:	eb09 0802 	add.w	r8, r9, r2
 8008bd6:	9b04      	ldr	r3, [sp, #16]
 8008bd8:	45c1      	cmp	r9, r8
 8008bda:	4417      	add	r7, r2
 8008bdc:	441f      	add	r7, r3
 8008bde:	464b      	mov	r3, r9
 8008be0:	bfa8      	it	ge
 8008be2:	4643      	movge	r3, r8
 8008be4:	42bb      	cmp	r3, r7
 8008be6:	bfa8      	it	ge
 8008be8:	463b      	movge	r3, r7
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	bfc2      	ittt	gt
 8008bee:	eba8 0803 	subgt.w	r8, r8, r3
 8008bf2:	1aff      	subgt	r7, r7, r3
 8008bf4:	eba9 0903 	subgt.w	r9, r9, r3
 8008bf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	dd17      	ble.n	8008c2e <_strtod_l+0x75e>
 8008bfe:	4631      	mov	r1, r6
 8008c00:	461a      	mov	r2, r3
 8008c02:	4620      	mov	r0, r4
 8008c04:	f001 f9b8 	bl	8009f78 <__pow5mult>
 8008c08:	4606      	mov	r6, r0
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f43f aea8 	beq.w	8008960 <_strtod_l+0x490>
 8008c10:	4601      	mov	r1, r0
 8008c12:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008c14:	4620      	mov	r0, r4
 8008c16:	f001 f905 	bl	8009e24 <__multiply>
 8008c1a:	900b      	str	r0, [sp, #44]	; 0x2c
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	f43f ae9f 	beq.w	8008960 <_strtod_l+0x490>
 8008c22:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008c24:	4620      	mov	r0, r4
 8008c26:	f000 ffe5 	bl	8009bf4 <_Bfree>
 8008c2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c2c:	9318      	str	r3, [sp, #96]	; 0x60
 8008c2e:	f1b8 0f00 	cmp.w	r8, #0
 8008c32:	f300 808c 	bgt.w	8008d4e <_strtod_l+0x87e>
 8008c36:	9b06      	ldr	r3, [sp, #24]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	dd08      	ble.n	8008c4e <_strtod_l+0x77e>
 8008c3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c3e:	9905      	ldr	r1, [sp, #20]
 8008c40:	4620      	mov	r0, r4
 8008c42:	f001 f999 	bl	8009f78 <__pow5mult>
 8008c46:	9005      	str	r0, [sp, #20]
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	f43f ae89 	beq.w	8008960 <_strtod_l+0x490>
 8008c4e:	2f00      	cmp	r7, #0
 8008c50:	dd08      	ble.n	8008c64 <_strtod_l+0x794>
 8008c52:	9905      	ldr	r1, [sp, #20]
 8008c54:	463a      	mov	r2, r7
 8008c56:	4620      	mov	r0, r4
 8008c58:	f001 f9e8 	bl	800a02c <__lshift>
 8008c5c:	9005      	str	r0, [sp, #20]
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	f43f ae7e 	beq.w	8008960 <_strtod_l+0x490>
 8008c64:	f1b9 0f00 	cmp.w	r9, #0
 8008c68:	dd08      	ble.n	8008c7c <_strtod_l+0x7ac>
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	464a      	mov	r2, r9
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f001 f9dc 	bl	800a02c <__lshift>
 8008c74:	4606      	mov	r6, r0
 8008c76:	2800      	cmp	r0, #0
 8008c78:	f43f ae72 	beq.w	8008960 <_strtod_l+0x490>
 8008c7c:	9a05      	ldr	r2, [sp, #20]
 8008c7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008c80:	4620      	mov	r0, r4
 8008c82:	f001 fa5f 	bl	800a144 <__mdiff>
 8008c86:	4605      	mov	r5, r0
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	f43f ae69 	beq.w	8008960 <_strtod_l+0x490>
 8008c8e:	68c3      	ldr	r3, [r0, #12]
 8008c90:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c92:	2300      	movs	r3, #0
 8008c94:	60c3      	str	r3, [r0, #12]
 8008c96:	4631      	mov	r1, r6
 8008c98:	f001 fa38 	bl	800a10c <__mcmp>
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	da60      	bge.n	8008d62 <_strtod_l+0x892>
 8008ca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ca2:	ea53 030a 	orrs.w	r3, r3, sl
 8008ca6:	f040 8082 	bne.w	8008dae <_strtod_l+0x8de>
 8008caa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d17d      	bne.n	8008dae <_strtod_l+0x8de>
 8008cb2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008cb6:	0d1b      	lsrs	r3, r3, #20
 8008cb8:	051b      	lsls	r3, r3, #20
 8008cba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008cbe:	d976      	bls.n	8008dae <_strtod_l+0x8de>
 8008cc0:	696b      	ldr	r3, [r5, #20]
 8008cc2:	b913      	cbnz	r3, 8008cca <_strtod_l+0x7fa>
 8008cc4:	692b      	ldr	r3, [r5, #16]
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	dd71      	ble.n	8008dae <_strtod_l+0x8de>
 8008cca:	4629      	mov	r1, r5
 8008ccc:	2201      	movs	r2, #1
 8008cce:	4620      	mov	r0, r4
 8008cd0:	f001 f9ac 	bl	800a02c <__lshift>
 8008cd4:	4631      	mov	r1, r6
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	f001 fa18 	bl	800a10c <__mcmp>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	dd66      	ble.n	8008dae <_strtod_l+0x8de>
 8008ce0:	9904      	ldr	r1, [sp, #16]
 8008ce2:	4a53      	ldr	r2, [pc, #332]	; (8008e30 <_strtod_l+0x960>)
 8008ce4:	465b      	mov	r3, fp
 8008ce6:	2900      	cmp	r1, #0
 8008ce8:	f000 8081 	beq.w	8008dee <_strtod_l+0x91e>
 8008cec:	ea02 010b 	and.w	r1, r2, fp
 8008cf0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008cf4:	dc7b      	bgt.n	8008dee <_strtod_l+0x91e>
 8008cf6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008cfa:	f77f aea9 	ble.w	8008a50 <_strtod_l+0x580>
 8008cfe:	4b4d      	ldr	r3, [pc, #308]	; (8008e34 <_strtod_l+0x964>)
 8008d00:	4650      	mov	r0, sl
 8008d02:	4659      	mov	r1, fp
 8008d04:	2200      	movs	r2, #0
 8008d06:	f7f7 fc87 	bl	8000618 <__aeabi_dmul>
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4303      	orrs	r3, r0
 8008d0e:	bf08      	it	eq
 8008d10:	2322      	moveq	r3, #34	; 0x22
 8008d12:	4682      	mov	sl, r0
 8008d14:	468b      	mov	fp, r1
 8008d16:	bf08      	it	eq
 8008d18:	6023      	streq	r3, [r4, #0]
 8008d1a:	e62b      	b.n	8008974 <_strtod_l+0x4a4>
 8008d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d20:	fa02 f303 	lsl.w	r3, r2, r3
 8008d24:	ea03 0a0a 	and.w	sl, r3, sl
 8008d28:	e6e3      	b.n	8008af2 <_strtod_l+0x622>
 8008d2a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008d2e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008d32:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008d36:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008d3a:	fa01 f308 	lsl.w	r3, r1, r8
 8008d3e:	9308      	str	r3, [sp, #32]
 8008d40:	910d      	str	r1, [sp, #52]	; 0x34
 8008d42:	e746      	b.n	8008bd2 <_strtod_l+0x702>
 8008d44:	2300      	movs	r3, #0
 8008d46:	9308      	str	r3, [sp, #32]
 8008d48:	2301      	movs	r3, #1
 8008d4a:	930d      	str	r3, [sp, #52]	; 0x34
 8008d4c:	e741      	b.n	8008bd2 <_strtod_l+0x702>
 8008d4e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008d50:	4642      	mov	r2, r8
 8008d52:	4620      	mov	r0, r4
 8008d54:	f001 f96a 	bl	800a02c <__lshift>
 8008d58:	9018      	str	r0, [sp, #96]	; 0x60
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	f47f af6b 	bne.w	8008c36 <_strtod_l+0x766>
 8008d60:	e5fe      	b.n	8008960 <_strtod_l+0x490>
 8008d62:	465f      	mov	r7, fp
 8008d64:	d16e      	bne.n	8008e44 <_strtod_l+0x974>
 8008d66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d6c:	b342      	cbz	r2, 8008dc0 <_strtod_l+0x8f0>
 8008d6e:	4a32      	ldr	r2, [pc, #200]	; (8008e38 <_strtod_l+0x968>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d128      	bne.n	8008dc6 <_strtod_l+0x8f6>
 8008d74:	9b04      	ldr	r3, [sp, #16]
 8008d76:	4651      	mov	r1, sl
 8008d78:	b1eb      	cbz	r3, 8008db6 <_strtod_l+0x8e6>
 8008d7a:	4b2d      	ldr	r3, [pc, #180]	; (8008e30 <_strtod_l+0x960>)
 8008d7c:	403b      	ands	r3, r7
 8008d7e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008d82:	f04f 32ff 	mov.w	r2, #4294967295
 8008d86:	d819      	bhi.n	8008dbc <_strtod_l+0x8ec>
 8008d88:	0d1b      	lsrs	r3, r3, #20
 8008d8a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d92:	4299      	cmp	r1, r3
 8008d94:	d117      	bne.n	8008dc6 <_strtod_l+0x8f6>
 8008d96:	4b29      	ldr	r3, [pc, #164]	; (8008e3c <_strtod_l+0x96c>)
 8008d98:	429f      	cmp	r7, r3
 8008d9a:	d102      	bne.n	8008da2 <_strtod_l+0x8d2>
 8008d9c:	3101      	adds	r1, #1
 8008d9e:	f43f addf 	beq.w	8008960 <_strtod_l+0x490>
 8008da2:	4b23      	ldr	r3, [pc, #140]	; (8008e30 <_strtod_l+0x960>)
 8008da4:	403b      	ands	r3, r7
 8008da6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008daa:	f04f 0a00 	mov.w	sl, #0
 8008dae:	9b04      	ldr	r3, [sp, #16]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d1a4      	bne.n	8008cfe <_strtod_l+0x82e>
 8008db4:	e5de      	b.n	8008974 <_strtod_l+0x4a4>
 8008db6:	f04f 33ff 	mov.w	r3, #4294967295
 8008dba:	e7ea      	b.n	8008d92 <_strtod_l+0x8c2>
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	e7e8      	b.n	8008d92 <_strtod_l+0x8c2>
 8008dc0:	ea53 030a 	orrs.w	r3, r3, sl
 8008dc4:	d08c      	beq.n	8008ce0 <_strtod_l+0x810>
 8008dc6:	9b08      	ldr	r3, [sp, #32]
 8008dc8:	b1db      	cbz	r3, 8008e02 <_strtod_l+0x932>
 8008dca:	423b      	tst	r3, r7
 8008dcc:	d0ef      	beq.n	8008dae <_strtod_l+0x8de>
 8008dce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dd0:	9a04      	ldr	r2, [sp, #16]
 8008dd2:	4650      	mov	r0, sl
 8008dd4:	4659      	mov	r1, fp
 8008dd6:	b1c3      	cbz	r3, 8008e0a <_strtod_l+0x93a>
 8008dd8:	f7ff fb5c 	bl	8008494 <sulp>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	460b      	mov	r3, r1
 8008de0:	ec51 0b18 	vmov	r0, r1, d8
 8008de4:	f7f7 fa62 	bl	80002ac <__adddf3>
 8008de8:	4682      	mov	sl, r0
 8008dea:	468b      	mov	fp, r1
 8008dec:	e7df      	b.n	8008dae <_strtod_l+0x8de>
 8008dee:	4013      	ands	r3, r2
 8008df0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008df4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008df8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008dfc:	f04f 3aff 	mov.w	sl, #4294967295
 8008e00:	e7d5      	b.n	8008dae <_strtod_l+0x8de>
 8008e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e04:	ea13 0f0a 	tst.w	r3, sl
 8008e08:	e7e0      	b.n	8008dcc <_strtod_l+0x8fc>
 8008e0a:	f7ff fb43 	bl	8008494 <sulp>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	460b      	mov	r3, r1
 8008e12:	ec51 0b18 	vmov	r0, r1, d8
 8008e16:	f7f7 fa47 	bl	80002a8 <__aeabi_dsub>
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	4682      	mov	sl, r0
 8008e20:	468b      	mov	fp, r1
 8008e22:	f7f7 fe61 	bl	8000ae8 <__aeabi_dcmpeq>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	d0c1      	beq.n	8008dae <_strtod_l+0x8de>
 8008e2a:	e611      	b.n	8008a50 <_strtod_l+0x580>
 8008e2c:	fffffc02 	.word	0xfffffc02
 8008e30:	7ff00000 	.word	0x7ff00000
 8008e34:	39500000 	.word	0x39500000
 8008e38:	000fffff 	.word	0x000fffff
 8008e3c:	7fefffff 	.word	0x7fefffff
 8008e40:	0800b020 	.word	0x0800b020
 8008e44:	4631      	mov	r1, r6
 8008e46:	4628      	mov	r0, r5
 8008e48:	f001 fade 	bl	800a408 <__ratio>
 8008e4c:	ec59 8b10 	vmov	r8, r9, d0
 8008e50:	ee10 0a10 	vmov	r0, s0
 8008e54:	2200      	movs	r2, #0
 8008e56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008e5a:	4649      	mov	r1, r9
 8008e5c:	f7f7 fe58 	bl	8000b10 <__aeabi_dcmple>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	d07a      	beq.n	8008f5a <_strtod_l+0xa8a>
 8008e64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d04a      	beq.n	8008f00 <_strtod_l+0xa30>
 8008e6a:	4b95      	ldr	r3, [pc, #596]	; (80090c0 <_strtod_l+0xbf0>)
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008e72:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80090c0 <_strtod_l+0xbf0>
 8008e76:	f04f 0800 	mov.w	r8, #0
 8008e7a:	4b92      	ldr	r3, [pc, #584]	; (80090c4 <_strtod_l+0xbf4>)
 8008e7c:	403b      	ands	r3, r7
 8008e7e:	930d      	str	r3, [sp, #52]	; 0x34
 8008e80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e82:	4b91      	ldr	r3, [pc, #580]	; (80090c8 <_strtod_l+0xbf8>)
 8008e84:	429a      	cmp	r2, r3
 8008e86:	f040 80b0 	bne.w	8008fea <_strtod_l+0xb1a>
 8008e8a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e8e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008e92:	ec4b ab10 	vmov	d0, sl, fp
 8008e96:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008e9a:	f001 f9dd 	bl	800a258 <__ulp>
 8008e9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ea2:	ec53 2b10 	vmov	r2, r3, d0
 8008ea6:	f7f7 fbb7 	bl	8000618 <__aeabi_dmul>
 8008eaa:	4652      	mov	r2, sl
 8008eac:	465b      	mov	r3, fp
 8008eae:	f7f7 f9fd 	bl	80002ac <__adddf3>
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	4983      	ldr	r1, [pc, #524]	; (80090c4 <_strtod_l+0xbf4>)
 8008eb6:	4a85      	ldr	r2, [pc, #532]	; (80090cc <_strtod_l+0xbfc>)
 8008eb8:	4019      	ands	r1, r3
 8008eba:	4291      	cmp	r1, r2
 8008ebc:	4682      	mov	sl, r0
 8008ebe:	d960      	bls.n	8008f82 <_strtod_l+0xab2>
 8008ec0:	ee18 3a90 	vmov	r3, s17
 8008ec4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d104      	bne.n	8008ed6 <_strtod_l+0xa06>
 8008ecc:	ee18 3a10 	vmov	r3, s16
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	f43f ad45 	beq.w	8008960 <_strtod_l+0x490>
 8008ed6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80090d8 <_strtod_l+0xc08>
 8008eda:	f04f 3aff 	mov.w	sl, #4294967295
 8008ede:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f000 fe87 	bl	8009bf4 <_Bfree>
 8008ee6:	9905      	ldr	r1, [sp, #20]
 8008ee8:	4620      	mov	r0, r4
 8008eea:	f000 fe83 	bl	8009bf4 <_Bfree>
 8008eee:	4631      	mov	r1, r6
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 fe7f 	bl	8009bf4 <_Bfree>
 8008ef6:	4629      	mov	r1, r5
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f000 fe7b 	bl	8009bf4 <_Bfree>
 8008efe:	e61a      	b.n	8008b36 <_strtod_l+0x666>
 8008f00:	f1ba 0f00 	cmp.w	sl, #0
 8008f04:	d11b      	bne.n	8008f3e <_strtod_l+0xa6e>
 8008f06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f0a:	b9f3      	cbnz	r3, 8008f4a <_strtod_l+0xa7a>
 8008f0c:	4b6c      	ldr	r3, [pc, #432]	; (80090c0 <_strtod_l+0xbf0>)
 8008f0e:	2200      	movs	r2, #0
 8008f10:	4640      	mov	r0, r8
 8008f12:	4649      	mov	r1, r9
 8008f14:	f7f7 fdf2 	bl	8000afc <__aeabi_dcmplt>
 8008f18:	b9d0      	cbnz	r0, 8008f50 <_strtod_l+0xa80>
 8008f1a:	4640      	mov	r0, r8
 8008f1c:	4649      	mov	r1, r9
 8008f1e:	4b6c      	ldr	r3, [pc, #432]	; (80090d0 <_strtod_l+0xc00>)
 8008f20:	2200      	movs	r2, #0
 8008f22:	f7f7 fb79 	bl	8000618 <__aeabi_dmul>
 8008f26:	4680      	mov	r8, r0
 8008f28:	4689      	mov	r9, r1
 8008f2a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008f2e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008f32:	9315      	str	r3, [sp, #84]	; 0x54
 8008f34:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008f38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008f3c:	e79d      	b.n	8008e7a <_strtod_l+0x9aa>
 8008f3e:	f1ba 0f01 	cmp.w	sl, #1
 8008f42:	d102      	bne.n	8008f4a <_strtod_l+0xa7a>
 8008f44:	2f00      	cmp	r7, #0
 8008f46:	f43f ad83 	beq.w	8008a50 <_strtod_l+0x580>
 8008f4a:	4b62      	ldr	r3, [pc, #392]	; (80090d4 <_strtod_l+0xc04>)
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	e78e      	b.n	8008e6e <_strtod_l+0x99e>
 8008f50:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80090d0 <_strtod_l+0xc00>
 8008f54:	f04f 0800 	mov.w	r8, #0
 8008f58:	e7e7      	b.n	8008f2a <_strtod_l+0xa5a>
 8008f5a:	4b5d      	ldr	r3, [pc, #372]	; (80090d0 <_strtod_l+0xc00>)
 8008f5c:	4640      	mov	r0, r8
 8008f5e:	4649      	mov	r1, r9
 8008f60:	2200      	movs	r2, #0
 8008f62:	f7f7 fb59 	bl	8000618 <__aeabi_dmul>
 8008f66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f68:	4680      	mov	r8, r0
 8008f6a:	4689      	mov	r9, r1
 8008f6c:	b933      	cbnz	r3, 8008f7c <_strtod_l+0xaac>
 8008f6e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008f72:	900e      	str	r0, [sp, #56]	; 0x38
 8008f74:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008f7a:	e7dd      	b.n	8008f38 <_strtod_l+0xa68>
 8008f7c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008f80:	e7f9      	b.n	8008f76 <_strtod_l+0xaa6>
 8008f82:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008f86:	9b04      	ldr	r3, [sp, #16]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1a8      	bne.n	8008ede <_strtod_l+0xa0e>
 8008f8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008f90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f92:	0d1b      	lsrs	r3, r3, #20
 8008f94:	051b      	lsls	r3, r3, #20
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d1a1      	bne.n	8008ede <_strtod_l+0xa0e>
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	4649      	mov	r1, r9
 8008f9e:	f7f7 fe5d 	bl	8000c5c <__aeabi_d2lz>
 8008fa2:	f7f7 fb0b 	bl	80005bc <__aeabi_l2d>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	460b      	mov	r3, r1
 8008faa:	4640      	mov	r0, r8
 8008fac:	4649      	mov	r1, r9
 8008fae:	f7f7 f97b 	bl	80002a8 <__aeabi_dsub>
 8008fb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008fb8:	ea43 030a 	orr.w	r3, r3, sl
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	4680      	mov	r8, r0
 8008fc0:	4689      	mov	r9, r1
 8008fc2:	d055      	beq.n	8009070 <_strtod_l+0xba0>
 8008fc4:	a336      	add	r3, pc, #216	; (adr r3, 80090a0 <_strtod_l+0xbd0>)
 8008fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fca:	f7f7 fd97 	bl	8000afc <__aeabi_dcmplt>
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	f47f acd0 	bne.w	8008974 <_strtod_l+0x4a4>
 8008fd4:	a334      	add	r3, pc, #208	; (adr r3, 80090a8 <_strtod_l+0xbd8>)
 8008fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fda:	4640      	mov	r0, r8
 8008fdc:	4649      	mov	r1, r9
 8008fde:	f7f7 fdab 	bl	8000b38 <__aeabi_dcmpgt>
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	f43f af7b 	beq.w	8008ede <_strtod_l+0xa0e>
 8008fe8:	e4c4      	b.n	8008974 <_strtod_l+0x4a4>
 8008fea:	9b04      	ldr	r3, [sp, #16]
 8008fec:	b333      	cbz	r3, 800903c <_strtod_l+0xb6c>
 8008fee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ff0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008ff4:	d822      	bhi.n	800903c <_strtod_l+0xb6c>
 8008ff6:	a32e      	add	r3, pc, #184	; (adr r3, 80090b0 <_strtod_l+0xbe0>)
 8008ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffc:	4640      	mov	r0, r8
 8008ffe:	4649      	mov	r1, r9
 8009000:	f7f7 fd86 	bl	8000b10 <__aeabi_dcmple>
 8009004:	b1a0      	cbz	r0, 8009030 <_strtod_l+0xb60>
 8009006:	4649      	mov	r1, r9
 8009008:	4640      	mov	r0, r8
 800900a:	f7f7 fd9f 	bl	8000b4c <__aeabi_d2uiz>
 800900e:	2801      	cmp	r0, #1
 8009010:	bf38      	it	cc
 8009012:	2001      	movcc	r0, #1
 8009014:	f7f7 fa86 	bl	8000524 <__aeabi_ui2d>
 8009018:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800901a:	4680      	mov	r8, r0
 800901c:	4689      	mov	r9, r1
 800901e:	bb23      	cbnz	r3, 800906a <_strtod_l+0xb9a>
 8009020:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009024:	9010      	str	r0, [sp, #64]	; 0x40
 8009026:	9311      	str	r3, [sp, #68]	; 0x44
 8009028:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800902c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009032:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009034:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009038:	1a9b      	subs	r3, r3, r2
 800903a:	9309      	str	r3, [sp, #36]	; 0x24
 800903c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009040:	eeb0 0a48 	vmov.f32	s0, s16
 8009044:	eef0 0a68 	vmov.f32	s1, s17
 8009048:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800904c:	f001 f904 	bl	800a258 <__ulp>
 8009050:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009054:	ec53 2b10 	vmov	r2, r3, d0
 8009058:	f7f7 fade 	bl	8000618 <__aeabi_dmul>
 800905c:	ec53 2b18 	vmov	r2, r3, d8
 8009060:	f7f7 f924 	bl	80002ac <__adddf3>
 8009064:	4682      	mov	sl, r0
 8009066:	468b      	mov	fp, r1
 8009068:	e78d      	b.n	8008f86 <_strtod_l+0xab6>
 800906a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800906e:	e7db      	b.n	8009028 <_strtod_l+0xb58>
 8009070:	a311      	add	r3, pc, #68	; (adr r3, 80090b8 <_strtod_l+0xbe8>)
 8009072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009076:	f7f7 fd41 	bl	8000afc <__aeabi_dcmplt>
 800907a:	e7b2      	b.n	8008fe2 <_strtod_l+0xb12>
 800907c:	2300      	movs	r3, #0
 800907e:	930a      	str	r3, [sp, #40]	; 0x28
 8009080:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009082:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009084:	6013      	str	r3, [r2, #0]
 8009086:	f7ff ba6b 	b.w	8008560 <_strtod_l+0x90>
 800908a:	2a65      	cmp	r2, #101	; 0x65
 800908c:	f43f ab5f 	beq.w	800874e <_strtod_l+0x27e>
 8009090:	2a45      	cmp	r2, #69	; 0x45
 8009092:	f43f ab5c 	beq.w	800874e <_strtod_l+0x27e>
 8009096:	2301      	movs	r3, #1
 8009098:	f7ff bb94 	b.w	80087c4 <_strtod_l+0x2f4>
 800909c:	f3af 8000 	nop.w
 80090a0:	94a03595 	.word	0x94a03595
 80090a4:	3fdfffff 	.word	0x3fdfffff
 80090a8:	35afe535 	.word	0x35afe535
 80090ac:	3fe00000 	.word	0x3fe00000
 80090b0:	ffc00000 	.word	0xffc00000
 80090b4:	41dfffff 	.word	0x41dfffff
 80090b8:	94a03595 	.word	0x94a03595
 80090bc:	3fcfffff 	.word	0x3fcfffff
 80090c0:	3ff00000 	.word	0x3ff00000
 80090c4:	7ff00000 	.word	0x7ff00000
 80090c8:	7fe00000 	.word	0x7fe00000
 80090cc:	7c9fffff 	.word	0x7c9fffff
 80090d0:	3fe00000 	.word	0x3fe00000
 80090d4:	bff00000 	.word	0xbff00000
 80090d8:	7fefffff 	.word	0x7fefffff

080090dc <strtod>:
 80090dc:	460a      	mov	r2, r1
 80090de:	4601      	mov	r1, r0
 80090e0:	4802      	ldr	r0, [pc, #8]	; (80090ec <strtod+0x10>)
 80090e2:	4b03      	ldr	r3, [pc, #12]	; (80090f0 <strtod+0x14>)
 80090e4:	6800      	ldr	r0, [r0, #0]
 80090e6:	f7ff b9f3 	b.w	80084d0 <_strtod_l>
 80090ea:	bf00      	nop
 80090ec:	20000010 	.word	0x20000010
 80090f0:	20000078 	.word	0x20000078

080090f4 <_strtol_l.constprop.0>:
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090fa:	d001      	beq.n	8009100 <_strtol_l.constprop.0+0xc>
 80090fc:	2b24      	cmp	r3, #36	; 0x24
 80090fe:	d906      	bls.n	800910e <_strtol_l.constprop.0+0x1a>
 8009100:	f7fe fec4 	bl	8007e8c <__errno>
 8009104:	2316      	movs	r3, #22
 8009106:	6003      	str	r3, [r0, #0]
 8009108:	2000      	movs	r0, #0
 800910a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800910e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80091f4 <_strtol_l.constprop.0+0x100>
 8009112:	460d      	mov	r5, r1
 8009114:	462e      	mov	r6, r5
 8009116:	f815 4b01 	ldrb.w	r4, [r5], #1
 800911a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800911e:	f017 0708 	ands.w	r7, r7, #8
 8009122:	d1f7      	bne.n	8009114 <_strtol_l.constprop.0+0x20>
 8009124:	2c2d      	cmp	r4, #45	; 0x2d
 8009126:	d132      	bne.n	800918e <_strtol_l.constprop.0+0x9a>
 8009128:	782c      	ldrb	r4, [r5, #0]
 800912a:	2701      	movs	r7, #1
 800912c:	1cb5      	adds	r5, r6, #2
 800912e:	2b00      	cmp	r3, #0
 8009130:	d05b      	beq.n	80091ea <_strtol_l.constprop.0+0xf6>
 8009132:	2b10      	cmp	r3, #16
 8009134:	d109      	bne.n	800914a <_strtol_l.constprop.0+0x56>
 8009136:	2c30      	cmp	r4, #48	; 0x30
 8009138:	d107      	bne.n	800914a <_strtol_l.constprop.0+0x56>
 800913a:	782c      	ldrb	r4, [r5, #0]
 800913c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009140:	2c58      	cmp	r4, #88	; 0x58
 8009142:	d14d      	bne.n	80091e0 <_strtol_l.constprop.0+0xec>
 8009144:	786c      	ldrb	r4, [r5, #1]
 8009146:	2310      	movs	r3, #16
 8009148:	3502      	adds	r5, #2
 800914a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800914e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009152:	f04f 0c00 	mov.w	ip, #0
 8009156:	fbb8 f9f3 	udiv	r9, r8, r3
 800915a:	4666      	mov	r6, ip
 800915c:	fb03 8a19 	mls	sl, r3, r9, r8
 8009160:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009164:	f1be 0f09 	cmp.w	lr, #9
 8009168:	d816      	bhi.n	8009198 <_strtol_l.constprop.0+0xa4>
 800916a:	4674      	mov	r4, lr
 800916c:	42a3      	cmp	r3, r4
 800916e:	dd24      	ble.n	80091ba <_strtol_l.constprop.0+0xc6>
 8009170:	f1bc 0f00 	cmp.w	ip, #0
 8009174:	db1e      	blt.n	80091b4 <_strtol_l.constprop.0+0xc0>
 8009176:	45b1      	cmp	r9, r6
 8009178:	d31c      	bcc.n	80091b4 <_strtol_l.constprop.0+0xc0>
 800917a:	d101      	bne.n	8009180 <_strtol_l.constprop.0+0x8c>
 800917c:	45a2      	cmp	sl, r4
 800917e:	db19      	blt.n	80091b4 <_strtol_l.constprop.0+0xc0>
 8009180:	fb06 4603 	mla	r6, r6, r3, r4
 8009184:	f04f 0c01 	mov.w	ip, #1
 8009188:	f815 4b01 	ldrb.w	r4, [r5], #1
 800918c:	e7e8      	b.n	8009160 <_strtol_l.constprop.0+0x6c>
 800918e:	2c2b      	cmp	r4, #43	; 0x2b
 8009190:	bf04      	itt	eq
 8009192:	782c      	ldrbeq	r4, [r5, #0]
 8009194:	1cb5      	addeq	r5, r6, #2
 8009196:	e7ca      	b.n	800912e <_strtol_l.constprop.0+0x3a>
 8009198:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800919c:	f1be 0f19 	cmp.w	lr, #25
 80091a0:	d801      	bhi.n	80091a6 <_strtol_l.constprop.0+0xb2>
 80091a2:	3c37      	subs	r4, #55	; 0x37
 80091a4:	e7e2      	b.n	800916c <_strtol_l.constprop.0+0x78>
 80091a6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80091aa:	f1be 0f19 	cmp.w	lr, #25
 80091ae:	d804      	bhi.n	80091ba <_strtol_l.constprop.0+0xc6>
 80091b0:	3c57      	subs	r4, #87	; 0x57
 80091b2:	e7db      	b.n	800916c <_strtol_l.constprop.0+0x78>
 80091b4:	f04f 3cff 	mov.w	ip, #4294967295
 80091b8:	e7e6      	b.n	8009188 <_strtol_l.constprop.0+0x94>
 80091ba:	f1bc 0f00 	cmp.w	ip, #0
 80091be:	da05      	bge.n	80091cc <_strtol_l.constprop.0+0xd8>
 80091c0:	2322      	movs	r3, #34	; 0x22
 80091c2:	6003      	str	r3, [r0, #0]
 80091c4:	4646      	mov	r6, r8
 80091c6:	b942      	cbnz	r2, 80091da <_strtol_l.constprop.0+0xe6>
 80091c8:	4630      	mov	r0, r6
 80091ca:	e79e      	b.n	800910a <_strtol_l.constprop.0+0x16>
 80091cc:	b107      	cbz	r7, 80091d0 <_strtol_l.constprop.0+0xdc>
 80091ce:	4276      	negs	r6, r6
 80091d0:	2a00      	cmp	r2, #0
 80091d2:	d0f9      	beq.n	80091c8 <_strtol_l.constprop.0+0xd4>
 80091d4:	f1bc 0f00 	cmp.w	ip, #0
 80091d8:	d000      	beq.n	80091dc <_strtol_l.constprop.0+0xe8>
 80091da:	1e69      	subs	r1, r5, #1
 80091dc:	6011      	str	r1, [r2, #0]
 80091de:	e7f3      	b.n	80091c8 <_strtol_l.constprop.0+0xd4>
 80091e0:	2430      	movs	r4, #48	; 0x30
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1b1      	bne.n	800914a <_strtol_l.constprop.0+0x56>
 80091e6:	2308      	movs	r3, #8
 80091e8:	e7af      	b.n	800914a <_strtol_l.constprop.0+0x56>
 80091ea:	2c30      	cmp	r4, #48	; 0x30
 80091ec:	d0a5      	beq.n	800913a <_strtol_l.constprop.0+0x46>
 80091ee:	230a      	movs	r3, #10
 80091f0:	e7ab      	b.n	800914a <_strtol_l.constprop.0+0x56>
 80091f2:	bf00      	nop
 80091f4:	0800b085 	.word	0x0800b085

080091f8 <strtol>:
 80091f8:	4613      	mov	r3, r2
 80091fa:	460a      	mov	r2, r1
 80091fc:	4601      	mov	r1, r0
 80091fe:	4802      	ldr	r0, [pc, #8]	; (8009208 <strtol+0x10>)
 8009200:	6800      	ldr	r0, [r0, #0]
 8009202:	f7ff bf77 	b.w	80090f4 <_strtol_l.constprop.0>
 8009206:	bf00      	nop
 8009208:	20000010 	.word	0x20000010

0800920c <_write_r>:
 800920c:	b538      	push	{r3, r4, r5, lr}
 800920e:	4d07      	ldr	r5, [pc, #28]	; (800922c <_write_r+0x20>)
 8009210:	4604      	mov	r4, r0
 8009212:	4608      	mov	r0, r1
 8009214:	4611      	mov	r1, r2
 8009216:	2200      	movs	r2, #0
 8009218:	602a      	str	r2, [r5, #0]
 800921a:	461a      	mov	r2, r3
 800921c:	f7f8 fcc5 	bl	8001baa <_write>
 8009220:	1c43      	adds	r3, r0, #1
 8009222:	d102      	bne.n	800922a <_write_r+0x1e>
 8009224:	682b      	ldr	r3, [r5, #0]
 8009226:	b103      	cbz	r3, 800922a <_write_r+0x1e>
 8009228:	6023      	str	r3, [r4, #0]
 800922a:	bd38      	pop	{r3, r4, r5, pc}
 800922c:	200030ac 	.word	0x200030ac

08009230 <__assert_func>:
 8009230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009232:	4614      	mov	r4, r2
 8009234:	461a      	mov	r2, r3
 8009236:	4b09      	ldr	r3, [pc, #36]	; (800925c <__assert_func+0x2c>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4605      	mov	r5, r0
 800923c:	68d8      	ldr	r0, [r3, #12]
 800923e:	b14c      	cbz	r4, 8009254 <__assert_func+0x24>
 8009240:	4b07      	ldr	r3, [pc, #28]	; (8009260 <__assert_func+0x30>)
 8009242:	9100      	str	r1, [sp, #0]
 8009244:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009248:	4906      	ldr	r1, [pc, #24]	; (8009264 <__assert_func+0x34>)
 800924a:	462b      	mov	r3, r5
 800924c:	f000 f8e0 	bl	8009410 <fiprintf>
 8009250:	f001 fd50 	bl	800acf4 <abort>
 8009254:	4b04      	ldr	r3, [pc, #16]	; (8009268 <__assert_func+0x38>)
 8009256:	461c      	mov	r4, r3
 8009258:	e7f3      	b.n	8009242 <__assert_func+0x12>
 800925a:	bf00      	nop
 800925c:	20000010 	.word	0x20000010
 8009260:	0800b048 	.word	0x0800b048
 8009264:	0800b055 	.word	0x0800b055
 8009268:	0800b083 	.word	0x0800b083

0800926c <_close_r>:
 800926c:	b538      	push	{r3, r4, r5, lr}
 800926e:	4d06      	ldr	r5, [pc, #24]	; (8009288 <_close_r+0x1c>)
 8009270:	2300      	movs	r3, #0
 8009272:	4604      	mov	r4, r0
 8009274:	4608      	mov	r0, r1
 8009276:	602b      	str	r3, [r5, #0]
 8009278:	f7f8 fcb3 	bl	8001be2 <_close>
 800927c:	1c43      	adds	r3, r0, #1
 800927e:	d102      	bne.n	8009286 <_close_r+0x1a>
 8009280:	682b      	ldr	r3, [r5, #0]
 8009282:	b103      	cbz	r3, 8009286 <_close_r+0x1a>
 8009284:	6023      	str	r3, [r4, #0]
 8009286:	bd38      	pop	{r3, r4, r5, pc}
 8009288:	200030ac 	.word	0x200030ac

0800928c <__sflush_r>:
 800928c:	898a      	ldrh	r2, [r1, #12]
 800928e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009292:	4605      	mov	r5, r0
 8009294:	0710      	lsls	r0, r2, #28
 8009296:	460c      	mov	r4, r1
 8009298:	d458      	bmi.n	800934c <__sflush_r+0xc0>
 800929a:	684b      	ldr	r3, [r1, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	dc05      	bgt.n	80092ac <__sflush_r+0x20>
 80092a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	dc02      	bgt.n	80092ac <__sflush_r+0x20>
 80092a6:	2000      	movs	r0, #0
 80092a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092ae:	2e00      	cmp	r6, #0
 80092b0:	d0f9      	beq.n	80092a6 <__sflush_r+0x1a>
 80092b2:	2300      	movs	r3, #0
 80092b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80092b8:	682f      	ldr	r7, [r5, #0]
 80092ba:	602b      	str	r3, [r5, #0]
 80092bc:	d032      	beq.n	8009324 <__sflush_r+0x98>
 80092be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80092c0:	89a3      	ldrh	r3, [r4, #12]
 80092c2:	075a      	lsls	r2, r3, #29
 80092c4:	d505      	bpl.n	80092d2 <__sflush_r+0x46>
 80092c6:	6863      	ldr	r3, [r4, #4]
 80092c8:	1ac0      	subs	r0, r0, r3
 80092ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092cc:	b10b      	cbz	r3, 80092d2 <__sflush_r+0x46>
 80092ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092d0:	1ac0      	subs	r0, r0, r3
 80092d2:	2300      	movs	r3, #0
 80092d4:	4602      	mov	r2, r0
 80092d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092d8:	6a21      	ldr	r1, [r4, #32]
 80092da:	4628      	mov	r0, r5
 80092dc:	47b0      	blx	r6
 80092de:	1c43      	adds	r3, r0, #1
 80092e0:	89a3      	ldrh	r3, [r4, #12]
 80092e2:	d106      	bne.n	80092f2 <__sflush_r+0x66>
 80092e4:	6829      	ldr	r1, [r5, #0]
 80092e6:	291d      	cmp	r1, #29
 80092e8:	d82c      	bhi.n	8009344 <__sflush_r+0xb8>
 80092ea:	4a2a      	ldr	r2, [pc, #168]	; (8009394 <__sflush_r+0x108>)
 80092ec:	40ca      	lsrs	r2, r1
 80092ee:	07d6      	lsls	r6, r2, #31
 80092f0:	d528      	bpl.n	8009344 <__sflush_r+0xb8>
 80092f2:	2200      	movs	r2, #0
 80092f4:	6062      	str	r2, [r4, #4]
 80092f6:	04d9      	lsls	r1, r3, #19
 80092f8:	6922      	ldr	r2, [r4, #16]
 80092fa:	6022      	str	r2, [r4, #0]
 80092fc:	d504      	bpl.n	8009308 <__sflush_r+0x7c>
 80092fe:	1c42      	adds	r2, r0, #1
 8009300:	d101      	bne.n	8009306 <__sflush_r+0x7a>
 8009302:	682b      	ldr	r3, [r5, #0]
 8009304:	b903      	cbnz	r3, 8009308 <__sflush_r+0x7c>
 8009306:	6560      	str	r0, [r4, #84]	; 0x54
 8009308:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800930a:	602f      	str	r7, [r5, #0]
 800930c:	2900      	cmp	r1, #0
 800930e:	d0ca      	beq.n	80092a6 <__sflush_r+0x1a>
 8009310:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009314:	4299      	cmp	r1, r3
 8009316:	d002      	beq.n	800931e <__sflush_r+0x92>
 8009318:	4628      	mov	r0, r5
 800931a:	f7fe fef9 	bl	8008110 <_free_r>
 800931e:	2000      	movs	r0, #0
 8009320:	6360      	str	r0, [r4, #52]	; 0x34
 8009322:	e7c1      	b.n	80092a8 <__sflush_r+0x1c>
 8009324:	6a21      	ldr	r1, [r4, #32]
 8009326:	2301      	movs	r3, #1
 8009328:	4628      	mov	r0, r5
 800932a:	47b0      	blx	r6
 800932c:	1c41      	adds	r1, r0, #1
 800932e:	d1c7      	bne.n	80092c0 <__sflush_r+0x34>
 8009330:	682b      	ldr	r3, [r5, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d0c4      	beq.n	80092c0 <__sflush_r+0x34>
 8009336:	2b1d      	cmp	r3, #29
 8009338:	d001      	beq.n	800933e <__sflush_r+0xb2>
 800933a:	2b16      	cmp	r3, #22
 800933c:	d101      	bne.n	8009342 <__sflush_r+0xb6>
 800933e:	602f      	str	r7, [r5, #0]
 8009340:	e7b1      	b.n	80092a6 <__sflush_r+0x1a>
 8009342:	89a3      	ldrh	r3, [r4, #12]
 8009344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009348:	81a3      	strh	r3, [r4, #12]
 800934a:	e7ad      	b.n	80092a8 <__sflush_r+0x1c>
 800934c:	690f      	ldr	r7, [r1, #16]
 800934e:	2f00      	cmp	r7, #0
 8009350:	d0a9      	beq.n	80092a6 <__sflush_r+0x1a>
 8009352:	0793      	lsls	r3, r2, #30
 8009354:	680e      	ldr	r6, [r1, #0]
 8009356:	bf08      	it	eq
 8009358:	694b      	ldreq	r3, [r1, #20]
 800935a:	600f      	str	r7, [r1, #0]
 800935c:	bf18      	it	ne
 800935e:	2300      	movne	r3, #0
 8009360:	eba6 0807 	sub.w	r8, r6, r7
 8009364:	608b      	str	r3, [r1, #8]
 8009366:	f1b8 0f00 	cmp.w	r8, #0
 800936a:	dd9c      	ble.n	80092a6 <__sflush_r+0x1a>
 800936c:	6a21      	ldr	r1, [r4, #32]
 800936e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009370:	4643      	mov	r3, r8
 8009372:	463a      	mov	r2, r7
 8009374:	4628      	mov	r0, r5
 8009376:	47b0      	blx	r6
 8009378:	2800      	cmp	r0, #0
 800937a:	dc06      	bgt.n	800938a <__sflush_r+0xfe>
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009382:	81a3      	strh	r3, [r4, #12]
 8009384:	f04f 30ff 	mov.w	r0, #4294967295
 8009388:	e78e      	b.n	80092a8 <__sflush_r+0x1c>
 800938a:	4407      	add	r7, r0
 800938c:	eba8 0800 	sub.w	r8, r8, r0
 8009390:	e7e9      	b.n	8009366 <__sflush_r+0xda>
 8009392:	bf00      	nop
 8009394:	20400001 	.word	0x20400001

08009398 <_fflush_r>:
 8009398:	b538      	push	{r3, r4, r5, lr}
 800939a:	690b      	ldr	r3, [r1, #16]
 800939c:	4605      	mov	r5, r0
 800939e:	460c      	mov	r4, r1
 80093a0:	b913      	cbnz	r3, 80093a8 <_fflush_r+0x10>
 80093a2:	2500      	movs	r5, #0
 80093a4:	4628      	mov	r0, r5
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	b118      	cbz	r0, 80093b2 <_fflush_r+0x1a>
 80093aa:	6983      	ldr	r3, [r0, #24]
 80093ac:	b90b      	cbnz	r3, 80093b2 <_fflush_r+0x1a>
 80093ae:	f7fe fdcb 	bl	8007f48 <__sinit>
 80093b2:	4b14      	ldr	r3, [pc, #80]	; (8009404 <_fflush_r+0x6c>)
 80093b4:	429c      	cmp	r4, r3
 80093b6:	d11b      	bne.n	80093f0 <_fflush_r+0x58>
 80093b8:	686c      	ldr	r4, [r5, #4]
 80093ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d0ef      	beq.n	80093a2 <_fflush_r+0xa>
 80093c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093c4:	07d0      	lsls	r0, r2, #31
 80093c6:	d404      	bmi.n	80093d2 <_fflush_r+0x3a>
 80093c8:	0599      	lsls	r1, r3, #22
 80093ca:	d402      	bmi.n	80093d2 <_fflush_r+0x3a>
 80093cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ce:	f7fe fe7e 	bl	80080ce <__retarget_lock_acquire_recursive>
 80093d2:	4628      	mov	r0, r5
 80093d4:	4621      	mov	r1, r4
 80093d6:	f7ff ff59 	bl	800928c <__sflush_r>
 80093da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093dc:	07da      	lsls	r2, r3, #31
 80093de:	4605      	mov	r5, r0
 80093e0:	d4e0      	bmi.n	80093a4 <_fflush_r+0xc>
 80093e2:	89a3      	ldrh	r3, [r4, #12]
 80093e4:	059b      	lsls	r3, r3, #22
 80093e6:	d4dd      	bmi.n	80093a4 <_fflush_r+0xc>
 80093e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ea:	f7fe fe71 	bl	80080d0 <__retarget_lock_release_recursive>
 80093ee:	e7d9      	b.n	80093a4 <_fflush_r+0xc>
 80093f0:	4b05      	ldr	r3, [pc, #20]	; (8009408 <_fflush_r+0x70>)
 80093f2:	429c      	cmp	r4, r3
 80093f4:	d101      	bne.n	80093fa <_fflush_r+0x62>
 80093f6:	68ac      	ldr	r4, [r5, #8]
 80093f8:	e7df      	b.n	80093ba <_fflush_r+0x22>
 80093fa:	4b04      	ldr	r3, [pc, #16]	; (800940c <_fflush_r+0x74>)
 80093fc:	429c      	cmp	r4, r3
 80093fe:	bf08      	it	eq
 8009400:	68ec      	ldreq	r4, [r5, #12]
 8009402:	e7da      	b.n	80093ba <_fflush_r+0x22>
 8009404:	0800afa8 	.word	0x0800afa8
 8009408:	0800afc8 	.word	0x0800afc8
 800940c:	0800af88 	.word	0x0800af88

08009410 <fiprintf>:
 8009410:	b40e      	push	{r1, r2, r3}
 8009412:	b503      	push	{r0, r1, lr}
 8009414:	4601      	mov	r1, r0
 8009416:	ab03      	add	r3, sp, #12
 8009418:	4805      	ldr	r0, [pc, #20]	; (8009430 <fiprintf+0x20>)
 800941a:	f853 2b04 	ldr.w	r2, [r3], #4
 800941e:	6800      	ldr	r0, [r0, #0]
 8009420:	9301      	str	r3, [sp, #4]
 8009422:	f001 f8a7 	bl	800a574 <_vfiprintf_r>
 8009426:	b002      	add	sp, #8
 8009428:	f85d eb04 	ldr.w	lr, [sp], #4
 800942c:	b003      	add	sp, #12
 800942e:	4770      	bx	lr
 8009430:	20000010 	.word	0x20000010

08009434 <rshift>:
 8009434:	6903      	ldr	r3, [r0, #16]
 8009436:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800943a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800943e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009442:	f100 0414 	add.w	r4, r0, #20
 8009446:	dd45      	ble.n	80094d4 <rshift+0xa0>
 8009448:	f011 011f 	ands.w	r1, r1, #31
 800944c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009450:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009454:	d10c      	bne.n	8009470 <rshift+0x3c>
 8009456:	f100 0710 	add.w	r7, r0, #16
 800945a:	4629      	mov	r1, r5
 800945c:	42b1      	cmp	r1, r6
 800945e:	d334      	bcc.n	80094ca <rshift+0x96>
 8009460:	1a9b      	subs	r3, r3, r2
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	1eea      	subs	r2, r5, #3
 8009466:	4296      	cmp	r6, r2
 8009468:	bf38      	it	cc
 800946a:	2300      	movcc	r3, #0
 800946c:	4423      	add	r3, r4
 800946e:	e015      	b.n	800949c <rshift+0x68>
 8009470:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009474:	f1c1 0820 	rsb	r8, r1, #32
 8009478:	40cf      	lsrs	r7, r1
 800947a:	f105 0e04 	add.w	lr, r5, #4
 800947e:	46a1      	mov	r9, r4
 8009480:	4576      	cmp	r6, lr
 8009482:	46f4      	mov	ip, lr
 8009484:	d815      	bhi.n	80094b2 <rshift+0x7e>
 8009486:	1a9a      	subs	r2, r3, r2
 8009488:	0092      	lsls	r2, r2, #2
 800948a:	3a04      	subs	r2, #4
 800948c:	3501      	adds	r5, #1
 800948e:	42ae      	cmp	r6, r5
 8009490:	bf38      	it	cc
 8009492:	2200      	movcc	r2, #0
 8009494:	18a3      	adds	r3, r4, r2
 8009496:	50a7      	str	r7, [r4, r2]
 8009498:	b107      	cbz	r7, 800949c <rshift+0x68>
 800949a:	3304      	adds	r3, #4
 800949c:	1b1a      	subs	r2, r3, r4
 800949e:	42a3      	cmp	r3, r4
 80094a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80094a4:	bf08      	it	eq
 80094a6:	2300      	moveq	r3, #0
 80094a8:	6102      	str	r2, [r0, #16]
 80094aa:	bf08      	it	eq
 80094ac:	6143      	streq	r3, [r0, #20]
 80094ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094b2:	f8dc c000 	ldr.w	ip, [ip]
 80094b6:	fa0c fc08 	lsl.w	ip, ip, r8
 80094ba:	ea4c 0707 	orr.w	r7, ip, r7
 80094be:	f849 7b04 	str.w	r7, [r9], #4
 80094c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80094c6:	40cf      	lsrs	r7, r1
 80094c8:	e7da      	b.n	8009480 <rshift+0x4c>
 80094ca:	f851 cb04 	ldr.w	ip, [r1], #4
 80094ce:	f847 cf04 	str.w	ip, [r7, #4]!
 80094d2:	e7c3      	b.n	800945c <rshift+0x28>
 80094d4:	4623      	mov	r3, r4
 80094d6:	e7e1      	b.n	800949c <rshift+0x68>

080094d8 <__hexdig_fun>:
 80094d8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80094dc:	2b09      	cmp	r3, #9
 80094de:	d802      	bhi.n	80094e6 <__hexdig_fun+0xe>
 80094e0:	3820      	subs	r0, #32
 80094e2:	b2c0      	uxtb	r0, r0
 80094e4:	4770      	bx	lr
 80094e6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80094ea:	2b05      	cmp	r3, #5
 80094ec:	d801      	bhi.n	80094f2 <__hexdig_fun+0x1a>
 80094ee:	3847      	subs	r0, #71	; 0x47
 80094f0:	e7f7      	b.n	80094e2 <__hexdig_fun+0xa>
 80094f2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80094f6:	2b05      	cmp	r3, #5
 80094f8:	d801      	bhi.n	80094fe <__hexdig_fun+0x26>
 80094fa:	3827      	subs	r0, #39	; 0x27
 80094fc:	e7f1      	b.n	80094e2 <__hexdig_fun+0xa>
 80094fe:	2000      	movs	r0, #0
 8009500:	4770      	bx	lr
	...

08009504 <__gethex>:
 8009504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009508:	ed2d 8b02 	vpush	{d8}
 800950c:	b089      	sub	sp, #36	; 0x24
 800950e:	ee08 0a10 	vmov	s16, r0
 8009512:	9304      	str	r3, [sp, #16]
 8009514:	4bb4      	ldr	r3, [pc, #720]	; (80097e8 <__gethex+0x2e4>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	9301      	str	r3, [sp, #4]
 800951a:	4618      	mov	r0, r3
 800951c:	468b      	mov	fp, r1
 800951e:	4690      	mov	r8, r2
 8009520:	f7f6 fe60 	bl	80001e4 <strlen>
 8009524:	9b01      	ldr	r3, [sp, #4]
 8009526:	f8db 2000 	ldr.w	r2, [fp]
 800952a:	4403      	add	r3, r0
 800952c:	4682      	mov	sl, r0
 800952e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009532:	9305      	str	r3, [sp, #20]
 8009534:	1c93      	adds	r3, r2, #2
 8009536:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800953a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800953e:	32fe      	adds	r2, #254	; 0xfe
 8009540:	18d1      	adds	r1, r2, r3
 8009542:	461f      	mov	r7, r3
 8009544:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009548:	9100      	str	r1, [sp, #0]
 800954a:	2830      	cmp	r0, #48	; 0x30
 800954c:	d0f8      	beq.n	8009540 <__gethex+0x3c>
 800954e:	f7ff ffc3 	bl	80094d8 <__hexdig_fun>
 8009552:	4604      	mov	r4, r0
 8009554:	2800      	cmp	r0, #0
 8009556:	d13a      	bne.n	80095ce <__gethex+0xca>
 8009558:	9901      	ldr	r1, [sp, #4]
 800955a:	4652      	mov	r2, sl
 800955c:	4638      	mov	r0, r7
 800955e:	f001 fae7 	bl	800ab30 <strncmp>
 8009562:	4605      	mov	r5, r0
 8009564:	2800      	cmp	r0, #0
 8009566:	d168      	bne.n	800963a <__gethex+0x136>
 8009568:	f817 000a 	ldrb.w	r0, [r7, sl]
 800956c:	eb07 060a 	add.w	r6, r7, sl
 8009570:	f7ff ffb2 	bl	80094d8 <__hexdig_fun>
 8009574:	2800      	cmp	r0, #0
 8009576:	d062      	beq.n	800963e <__gethex+0x13a>
 8009578:	4633      	mov	r3, r6
 800957a:	7818      	ldrb	r0, [r3, #0]
 800957c:	2830      	cmp	r0, #48	; 0x30
 800957e:	461f      	mov	r7, r3
 8009580:	f103 0301 	add.w	r3, r3, #1
 8009584:	d0f9      	beq.n	800957a <__gethex+0x76>
 8009586:	f7ff ffa7 	bl	80094d8 <__hexdig_fun>
 800958a:	2301      	movs	r3, #1
 800958c:	fab0 f480 	clz	r4, r0
 8009590:	0964      	lsrs	r4, r4, #5
 8009592:	4635      	mov	r5, r6
 8009594:	9300      	str	r3, [sp, #0]
 8009596:	463a      	mov	r2, r7
 8009598:	4616      	mov	r6, r2
 800959a:	3201      	adds	r2, #1
 800959c:	7830      	ldrb	r0, [r6, #0]
 800959e:	f7ff ff9b 	bl	80094d8 <__hexdig_fun>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	d1f8      	bne.n	8009598 <__gethex+0x94>
 80095a6:	9901      	ldr	r1, [sp, #4]
 80095a8:	4652      	mov	r2, sl
 80095aa:	4630      	mov	r0, r6
 80095ac:	f001 fac0 	bl	800ab30 <strncmp>
 80095b0:	b980      	cbnz	r0, 80095d4 <__gethex+0xd0>
 80095b2:	b94d      	cbnz	r5, 80095c8 <__gethex+0xc4>
 80095b4:	eb06 050a 	add.w	r5, r6, sl
 80095b8:	462a      	mov	r2, r5
 80095ba:	4616      	mov	r6, r2
 80095bc:	3201      	adds	r2, #1
 80095be:	7830      	ldrb	r0, [r6, #0]
 80095c0:	f7ff ff8a 	bl	80094d8 <__hexdig_fun>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	d1f8      	bne.n	80095ba <__gethex+0xb6>
 80095c8:	1bad      	subs	r5, r5, r6
 80095ca:	00ad      	lsls	r5, r5, #2
 80095cc:	e004      	b.n	80095d8 <__gethex+0xd4>
 80095ce:	2400      	movs	r4, #0
 80095d0:	4625      	mov	r5, r4
 80095d2:	e7e0      	b.n	8009596 <__gethex+0x92>
 80095d4:	2d00      	cmp	r5, #0
 80095d6:	d1f7      	bne.n	80095c8 <__gethex+0xc4>
 80095d8:	7833      	ldrb	r3, [r6, #0]
 80095da:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80095de:	2b50      	cmp	r3, #80	; 0x50
 80095e0:	d13b      	bne.n	800965a <__gethex+0x156>
 80095e2:	7873      	ldrb	r3, [r6, #1]
 80095e4:	2b2b      	cmp	r3, #43	; 0x2b
 80095e6:	d02c      	beq.n	8009642 <__gethex+0x13e>
 80095e8:	2b2d      	cmp	r3, #45	; 0x2d
 80095ea:	d02e      	beq.n	800964a <__gethex+0x146>
 80095ec:	1c71      	adds	r1, r6, #1
 80095ee:	f04f 0900 	mov.w	r9, #0
 80095f2:	7808      	ldrb	r0, [r1, #0]
 80095f4:	f7ff ff70 	bl	80094d8 <__hexdig_fun>
 80095f8:	1e43      	subs	r3, r0, #1
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	2b18      	cmp	r3, #24
 80095fe:	d82c      	bhi.n	800965a <__gethex+0x156>
 8009600:	f1a0 0210 	sub.w	r2, r0, #16
 8009604:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009608:	f7ff ff66 	bl	80094d8 <__hexdig_fun>
 800960c:	1e43      	subs	r3, r0, #1
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b18      	cmp	r3, #24
 8009612:	d91d      	bls.n	8009650 <__gethex+0x14c>
 8009614:	f1b9 0f00 	cmp.w	r9, #0
 8009618:	d000      	beq.n	800961c <__gethex+0x118>
 800961a:	4252      	negs	r2, r2
 800961c:	4415      	add	r5, r2
 800961e:	f8cb 1000 	str.w	r1, [fp]
 8009622:	b1e4      	cbz	r4, 800965e <__gethex+0x15a>
 8009624:	9b00      	ldr	r3, [sp, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	bf14      	ite	ne
 800962a:	2700      	movne	r7, #0
 800962c:	2706      	moveq	r7, #6
 800962e:	4638      	mov	r0, r7
 8009630:	b009      	add	sp, #36	; 0x24
 8009632:	ecbd 8b02 	vpop	{d8}
 8009636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963a:	463e      	mov	r6, r7
 800963c:	4625      	mov	r5, r4
 800963e:	2401      	movs	r4, #1
 8009640:	e7ca      	b.n	80095d8 <__gethex+0xd4>
 8009642:	f04f 0900 	mov.w	r9, #0
 8009646:	1cb1      	adds	r1, r6, #2
 8009648:	e7d3      	b.n	80095f2 <__gethex+0xee>
 800964a:	f04f 0901 	mov.w	r9, #1
 800964e:	e7fa      	b.n	8009646 <__gethex+0x142>
 8009650:	230a      	movs	r3, #10
 8009652:	fb03 0202 	mla	r2, r3, r2, r0
 8009656:	3a10      	subs	r2, #16
 8009658:	e7d4      	b.n	8009604 <__gethex+0x100>
 800965a:	4631      	mov	r1, r6
 800965c:	e7df      	b.n	800961e <__gethex+0x11a>
 800965e:	1bf3      	subs	r3, r6, r7
 8009660:	3b01      	subs	r3, #1
 8009662:	4621      	mov	r1, r4
 8009664:	2b07      	cmp	r3, #7
 8009666:	dc0b      	bgt.n	8009680 <__gethex+0x17c>
 8009668:	ee18 0a10 	vmov	r0, s16
 800966c:	f000 fa82 	bl	8009b74 <_Balloc>
 8009670:	4604      	mov	r4, r0
 8009672:	b940      	cbnz	r0, 8009686 <__gethex+0x182>
 8009674:	4b5d      	ldr	r3, [pc, #372]	; (80097ec <__gethex+0x2e8>)
 8009676:	4602      	mov	r2, r0
 8009678:	21de      	movs	r1, #222	; 0xde
 800967a:	485d      	ldr	r0, [pc, #372]	; (80097f0 <__gethex+0x2ec>)
 800967c:	f7ff fdd8 	bl	8009230 <__assert_func>
 8009680:	3101      	adds	r1, #1
 8009682:	105b      	asrs	r3, r3, #1
 8009684:	e7ee      	b.n	8009664 <__gethex+0x160>
 8009686:	f100 0914 	add.w	r9, r0, #20
 800968a:	f04f 0b00 	mov.w	fp, #0
 800968e:	f1ca 0301 	rsb	r3, sl, #1
 8009692:	f8cd 9008 	str.w	r9, [sp, #8]
 8009696:	f8cd b000 	str.w	fp, [sp]
 800969a:	9306      	str	r3, [sp, #24]
 800969c:	42b7      	cmp	r7, r6
 800969e:	d340      	bcc.n	8009722 <__gethex+0x21e>
 80096a0:	9802      	ldr	r0, [sp, #8]
 80096a2:	9b00      	ldr	r3, [sp, #0]
 80096a4:	f840 3b04 	str.w	r3, [r0], #4
 80096a8:	eba0 0009 	sub.w	r0, r0, r9
 80096ac:	1080      	asrs	r0, r0, #2
 80096ae:	0146      	lsls	r6, r0, #5
 80096b0:	6120      	str	r0, [r4, #16]
 80096b2:	4618      	mov	r0, r3
 80096b4:	f000 fb50 	bl	8009d58 <__hi0bits>
 80096b8:	1a30      	subs	r0, r6, r0
 80096ba:	f8d8 6000 	ldr.w	r6, [r8]
 80096be:	42b0      	cmp	r0, r6
 80096c0:	dd63      	ble.n	800978a <__gethex+0x286>
 80096c2:	1b87      	subs	r7, r0, r6
 80096c4:	4639      	mov	r1, r7
 80096c6:	4620      	mov	r0, r4
 80096c8:	f000 fef4 	bl	800a4b4 <__any_on>
 80096cc:	4682      	mov	sl, r0
 80096ce:	b1a8      	cbz	r0, 80096fc <__gethex+0x1f8>
 80096d0:	1e7b      	subs	r3, r7, #1
 80096d2:	1159      	asrs	r1, r3, #5
 80096d4:	f003 021f 	and.w	r2, r3, #31
 80096d8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80096dc:	f04f 0a01 	mov.w	sl, #1
 80096e0:	fa0a f202 	lsl.w	r2, sl, r2
 80096e4:	420a      	tst	r2, r1
 80096e6:	d009      	beq.n	80096fc <__gethex+0x1f8>
 80096e8:	4553      	cmp	r3, sl
 80096ea:	dd05      	ble.n	80096f8 <__gethex+0x1f4>
 80096ec:	1eb9      	subs	r1, r7, #2
 80096ee:	4620      	mov	r0, r4
 80096f0:	f000 fee0 	bl	800a4b4 <__any_on>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	d145      	bne.n	8009784 <__gethex+0x280>
 80096f8:	f04f 0a02 	mov.w	sl, #2
 80096fc:	4639      	mov	r1, r7
 80096fe:	4620      	mov	r0, r4
 8009700:	f7ff fe98 	bl	8009434 <rshift>
 8009704:	443d      	add	r5, r7
 8009706:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800970a:	42ab      	cmp	r3, r5
 800970c:	da4c      	bge.n	80097a8 <__gethex+0x2a4>
 800970e:	ee18 0a10 	vmov	r0, s16
 8009712:	4621      	mov	r1, r4
 8009714:	f000 fa6e 	bl	8009bf4 <_Bfree>
 8009718:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800971a:	2300      	movs	r3, #0
 800971c:	6013      	str	r3, [r2, #0]
 800971e:	27a3      	movs	r7, #163	; 0xa3
 8009720:	e785      	b.n	800962e <__gethex+0x12a>
 8009722:	1e73      	subs	r3, r6, #1
 8009724:	9a05      	ldr	r2, [sp, #20]
 8009726:	9303      	str	r3, [sp, #12]
 8009728:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800972c:	4293      	cmp	r3, r2
 800972e:	d019      	beq.n	8009764 <__gethex+0x260>
 8009730:	f1bb 0f20 	cmp.w	fp, #32
 8009734:	d107      	bne.n	8009746 <__gethex+0x242>
 8009736:	9b02      	ldr	r3, [sp, #8]
 8009738:	9a00      	ldr	r2, [sp, #0]
 800973a:	f843 2b04 	str.w	r2, [r3], #4
 800973e:	9302      	str	r3, [sp, #8]
 8009740:	2300      	movs	r3, #0
 8009742:	9300      	str	r3, [sp, #0]
 8009744:	469b      	mov	fp, r3
 8009746:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800974a:	f7ff fec5 	bl	80094d8 <__hexdig_fun>
 800974e:	9b00      	ldr	r3, [sp, #0]
 8009750:	f000 000f 	and.w	r0, r0, #15
 8009754:	fa00 f00b 	lsl.w	r0, r0, fp
 8009758:	4303      	orrs	r3, r0
 800975a:	9300      	str	r3, [sp, #0]
 800975c:	f10b 0b04 	add.w	fp, fp, #4
 8009760:	9b03      	ldr	r3, [sp, #12]
 8009762:	e00d      	b.n	8009780 <__gethex+0x27c>
 8009764:	9b03      	ldr	r3, [sp, #12]
 8009766:	9a06      	ldr	r2, [sp, #24]
 8009768:	4413      	add	r3, r2
 800976a:	42bb      	cmp	r3, r7
 800976c:	d3e0      	bcc.n	8009730 <__gethex+0x22c>
 800976e:	4618      	mov	r0, r3
 8009770:	9901      	ldr	r1, [sp, #4]
 8009772:	9307      	str	r3, [sp, #28]
 8009774:	4652      	mov	r2, sl
 8009776:	f001 f9db 	bl	800ab30 <strncmp>
 800977a:	9b07      	ldr	r3, [sp, #28]
 800977c:	2800      	cmp	r0, #0
 800977e:	d1d7      	bne.n	8009730 <__gethex+0x22c>
 8009780:	461e      	mov	r6, r3
 8009782:	e78b      	b.n	800969c <__gethex+0x198>
 8009784:	f04f 0a03 	mov.w	sl, #3
 8009788:	e7b8      	b.n	80096fc <__gethex+0x1f8>
 800978a:	da0a      	bge.n	80097a2 <__gethex+0x29e>
 800978c:	1a37      	subs	r7, r6, r0
 800978e:	4621      	mov	r1, r4
 8009790:	ee18 0a10 	vmov	r0, s16
 8009794:	463a      	mov	r2, r7
 8009796:	f000 fc49 	bl	800a02c <__lshift>
 800979a:	1bed      	subs	r5, r5, r7
 800979c:	4604      	mov	r4, r0
 800979e:	f100 0914 	add.w	r9, r0, #20
 80097a2:	f04f 0a00 	mov.w	sl, #0
 80097a6:	e7ae      	b.n	8009706 <__gethex+0x202>
 80097a8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80097ac:	42a8      	cmp	r0, r5
 80097ae:	dd72      	ble.n	8009896 <__gethex+0x392>
 80097b0:	1b45      	subs	r5, r0, r5
 80097b2:	42ae      	cmp	r6, r5
 80097b4:	dc36      	bgt.n	8009824 <__gethex+0x320>
 80097b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097ba:	2b02      	cmp	r3, #2
 80097bc:	d02a      	beq.n	8009814 <__gethex+0x310>
 80097be:	2b03      	cmp	r3, #3
 80097c0:	d02c      	beq.n	800981c <__gethex+0x318>
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d11c      	bne.n	8009800 <__gethex+0x2fc>
 80097c6:	42ae      	cmp	r6, r5
 80097c8:	d11a      	bne.n	8009800 <__gethex+0x2fc>
 80097ca:	2e01      	cmp	r6, #1
 80097cc:	d112      	bne.n	80097f4 <__gethex+0x2f0>
 80097ce:	9a04      	ldr	r2, [sp, #16]
 80097d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80097d4:	6013      	str	r3, [r2, #0]
 80097d6:	2301      	movs	r3, #1
 80097d8:	6123      	str	r3, [r4, #16]
 80097da:	f8c9 3000 	str.w	r3, [r9]
 80097de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097e0:	2762      	movs	r7, #98	; 0x62
 80097e2:	601c      	str	r4, [r3, #0]
 80097e4:	e723      	b.n	800962e <__gethex+0x12a>
 80097e6:	bf00      	nop
 80097e8:	0800b1fc 	.word	0x0800b1fc
 80097ec:	0800b185 	.word	0x0800b185
 80097f0:	0800b196 	.word	0x0800b196
 80097f4:	1e71      	subs	r1, r6, #1
 80097f6:	4620      	mov	r0, r4
 80097f8:	f000 fe5c 	bl	800a4b4 <__any_on>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	d1e6      	bne.n	80097ce <__gethex+0x2ca>
 8009800:	ee18 0a10 	vmov	r0, s16
 8009804:	4621      	mov	r1, r4
 8009806:	f000 f9f5 	bl	8009bf4 <_Bfree>
 800980a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800980c:	2300      	movs	r3, #0
 800980e:	6013      	str	r3, [r2, #0]
 8009810:	2750      	movs	r7, #80	; 0x50
 8009812:	e70c      	b.n	800962e <__gethex+0x12a>
 8009814:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009816:	2b00      	cmp	r3, #0
 8009818:	d1f2      	bne.n	8009800 <__gethex+0x2fc>
 800981a:	e7d8      	b.n	80097ce <__gethex+0x2ca>
 800981c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1d5      	bne.n	80097ce <__gethex+0x2ca>
 8009822:	e7ed      	b.n	8009800 <__gethex+0x2fc>
 8009824:	1e6f      	subs	r7, r5, #1
 8009826:	f1ba 0f00 	cmp.w	sl, #0
 800982a:	d131      	bne.n	8009890 <__gethex+0x38c>
 800982c:	b127      	cbz	r7, 8009838 <__gethex+0x334>
 800982e:	4639      	mov	r1, r7
 8009830:	4620      	mov	r0, r4
 8009832:	f000 fe3f 	bl	800a4b4 <__any_on>
 8009836:	4682      	mov	sl, r0
 8009838:	117b      	asrs	r3, r7, #5
 800983a:	2101      	movs	r1, #1
 800983c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009840:	f007 071f 	and.w	r7, r7, #31
 8009844:	fa01 f707 	lsl.w	r7, r1, r7
 8009848:	421f      	tst	r7, r3
 800984a:	4629      	mov	r1, r5
 800984c:	4620      	mov	r0, r4
 800984e:	bf18      	it	ne
 8009850:	f04a 0a02 	orrne.w	sl, sl, #2
 8009854:	1b76      	subs	r6, r6, r5
 8009856:	f7ff fded 	bl	8009434 <rshift>
 800985a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800985e:	2702      	movs	r7, #2
 8009860:	f1ba 0f00 	cmp.w	sl, #0
 8009864:	d048      	beq.n	80098f8 <__gethex+0x3f4>
 8009866:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800986a:	2b02      	cmp	r3, #2
 800986c:	d015      	beq.n	800989a <__gethex+0x396>
 800986e:	2b03      	cmp	r3, #3
 8009870:	d017      	beq.n	80098a2 <__gethex+0x39e>
 8009872:	2b01      	cmp	r3, #1
 8009874:	d109      	bne.n	800988a <__gethex+0x386>
 8009876:	f01a 0f02 	tst.w	sl, #2
 800987a:	d006      	beq.n	800988a <__gethex+0x386>
 800987c:	f8d9 0000 	ldr.w	r0, [r9]
 8009880:	ea4a 0a00 	orr.w	sl, sl, r0
 8009884:	f01a 0f01 	tst.w	sl, #1
 8009888:	d10e      	bne.n	80098a8 <__gethex+0x3a4>
 800988a:	f047 0710 	orr.w	r7, r7, #16
 800988e:	e033      	b.n	80098f8 <__gethex+0x3f4>
 8009890:	f04f 0a01 	mov.w	sl, #1
 8009894:	e7d0      	b.n	8009838 <__gethex+0x334>
 8009896:	2701      	movs	r7, #1
 8009898:	e7e2      	b.n	8009860 <__gethex+0x35c>
 800989a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800989c:	f1c3 0301 	rsb	r3, r3, #1
 80098a0:	9315      	str	r3, [sp, #84]	; 0x54
 80098a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d0f0      	beq.n	800988a <__gethex+0x386>
 80098a8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80098ac:	f104 0314 	add.w	r3, r4, #20
 80098b0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80098b4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80098b8:	f04f 0c00 	mov.w	ip, #0
 80098bc:	4618      	mov	r0, r3
 80098be:	f853 2b04 	ldr.w	r2, [r3], #4
 80098c2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80098c6:	d01c      	beq.n	8009902 <__gethex+0x3fe>
 80098c8:	3201      	adds	r2, #1
 80098ca:	6002      	str	r2, [r0, #0]
 80098cc:	2f02      	cmp	r7, #2
 80098ce:	f104 0314 	add.w	r3, r4, #20
 80098d2:	d13f      	bne.n	8009954 <__gethex+0x450>
 80098d4:	f8d8 2000 	ldr.w	r2, [r8]
 80098d8:	3a01      	subs	r2, #1
 80098da:	42b2      	cmp	r2, r6
 80098dc:	d10a      	bne.n	80098f4 <__gethex+0x3f0>
 80098de:	1171      	asrs	r1, r6, #5
 80098e0:	2201      	movs	r2, #1
 80098e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80098e6:	f006 061f 	and.w	r6, r6, #31
 80098ea:	fa02 f606 	lsl.w	r6, r2, r6
 80098ee:	421e      	tst	r6, r3
 80098f0:	bf18      	it	ne
 80098f2:	4617      	movne	r7, r2
 80098f4:	f047 0720 	orr.w	r7, r7, #32
 80098f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80098fa:	601c      	str	r4, [r3, #0]
 80098fc:	9b04      	ldr	r3, [sp, #16]
 80098fe:	601d      	str	r5, [r3, #0]
 8009900:	e695      	b.n	800962e <__gethex+0x12a>
 8009902:	4299      	cmp	r1, r3
 8009904:	f843 cc04 	str.w	ip, [r3, #-4]
 8009908:	d8d8      	bhi.n	80098bc <__gethex+0x3b8>
 800990a:	68a3      	ldr	r3, [r4, #8]
 800990c:	459b      	cmp	fp, r3
 800990e:	db19      	blt.n	8009944 <__gethex+0x440>
 8009910:	6861      	ldr	r1, [r4, #4]
 8009912:	ee18 0a10 	vmov	r0, s16
 8009916:	3101      	adds	r1, #1
 8009918:	f000 f92c 	bl	8009b74 <_Balloc>
 800991c:	4681      	mov	r9, r0
 800991e:	b918      	cbnz	r0, 8009928 <__gethex+0x424>
 8009920:	4b1a      	ldr	r3, [pc, #104]	; (800998c <__gethex+0x488>)
 8009922:	4602      	mov	r2, r0
 8009924:	2184      	movs	r1, #132	; 0x84
 8009926:	e6a8      	b.n	800967a <__gethex+0x176>
 8009928:	6922      	ldr	r2, [r4, #16]
 800992a:	3202      	adds	r2, #2
 800992c:	f104 010c 	add.w	r1, r4, #12
 8009930:	0092      	lsls	r2, r2, #2
 8009932:	300c      	adds	r0, #12
 8009934:	f7fe fbd6 	bl	80080e4 <memcpy>
 8009938:	4621      	mov	r1, r4
 800993a:	ee18 0a10 	vmov	r0, s16
 800993e:	f000 f959 	bl	8009bf4 <_Bfree>
 8009942:	464c      	mov	r4, r9
 8009944:	6923      	ldr	r3, [r4, #16]
 8009946:	1c5a      	adds	r2, r3, #1
 8009948:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800994c:	6122      	str	r2, [r4, #16]
 800994e:	2201      	movs	r2, #1
 8009950:	615a      	str	r2, [r3, #20]
 8009952:	e7bb      	b.n	80098cc <__gethex+0x3c8>
 8009954:	6922      	ldr	r2, [r4, #16]
 8009956:	455a      	cmp	r2, fp
 8009958:	dd0b      	ble.n	8009972 <__gethex+0x46e>
 800995a:	2101      	movs	r1, #1
 800995c:	4620      	mov	r0, r4
 800995e:	f7ff fd69 	bl	8009434 <rshift>
 8009962:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009966:	3501      	adds	r5, #1
 8009968:	42ab      	cmp	r3, r5
 800996a:	f6ff aed0 	blt.w	800970e <__gethex+0x20a>
 800996e:	2701      	movs	r7, #1
 8009970:	e7c0      	b.n	80098f4 <__gethex+0x3f0>
 8009972:	f016 061f 	ands.w	r6, r6, #31
 8009976:	d0fa      	beq.n	800996e <__gethex+0x46a>
 8009978:	4453      	add	r3, sl
 800997a:	f1c6 0620 	rsb	r6, r6, #32
 800997e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009982:	f000 f9e9 	bl	8009d58 <__hi0bits>
 8009986:	42b0      	cmp	r0, r6
 8009988:	dbe7      	blt.n	800995a <__gethex+0x456>
 800998a:	e7f0      	b.n	800996e <__gethex+0x46a>
 800998c:	0800b185 	.word	0x0800b185

08009990 <L_shift>:
 8009990:	f1c2 0208 	rsb	r2, r2, #8
 8009994:	0092      	lsls	r2, r2, #2
 8009996:	b570      	push	{r4, r5, r6, lr}
 8009998:	f1c2 0620 	rsb	r6, r2, #32
 800999c:	6843      	ldr	r3, [r0, #4]
 800999e:	6804      	ldr	r4, [r0, #0]
 80099a0:	fa03 f506 	lsl.w	r5, r3, r6
 80099a4:	432c      	orrs	r4, r5
 80099a6:	40d3      	lsrs	r3, r2
 80099a8:	6004      	str	r4, [r0, #0]
 80099aa:	f840 3f04 	str.w	r3, [r0, #4]!
 80099ae:	4288      	cmp	r0, r1
 80099b0:	d3f4      	bcc.n	800999c <L_shift+0xc>
 80099b2:	bd70      	pop	{r4, r5, r6, pc}

080099b4 <__match>:
 80099b4:	b530      	push	{r4, r5, lr}
 80099b6:	6803      	ldr	r3, [r0, #0]
 80099b8:	3301      	adds	r3, #1
 80099ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099be:	b914      	cbnz	r4, 80099c6 <__match+0x12>
 80099c0:	6003      	str	r3, [r0, #0]
 80099c2:	2001      	movs	r0, #1
 80099c4:	bd30      	pop	{r4, r5, pc}
 80099c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80099ce:	2d19      	cmp	r5, #25
 80099d0:	bf98      	it	ls
 80099d2:	3220      	addls	r2, #32
 80099d4:	42a2      	cmp	r2, r4
 80099d6:	d0f0      	beq.n	80099ba <__match+0x6>
 80099d8:	2000      	movs	r0, #0
 80099da:	e7f3      	b.n	80099c4 <__match+0x10>

080099dc <__hexnan>:
 80099dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e0:	680b      	ldr	r3, [r1, #0]
 80099e2:	115e      	asrs	r6, r3, #5
 80099e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80099e8:	f013 031f 	ands.w	r3, r3, #31
 80099ec:	b087      	sub	sp, #28
 80099ee:	bf18      	it	ne
 80099f0:	3604      	addne	r6, #4
 80099f2:	2500      	movs	r5, #0
 80099f4:	1f37      	subs	r7, r6, #4
 80099f6:	4690      	mov	r8, r2
 80099f8:	6802      	ldr	r2, [r0, #0]
 80099fa:	9301      	str	r3, [sp, #4]
 80099fc:	4682      	mov	sl, r0
 80099fe:	f846 5c04 	str.w	r5, [r6, #-4]
 8009a02:	46b9      	mov	r9, r7
 8009a04:	463c      	mov	r4, r7
 8009a06:	9502      	str	r5, [sp, #8]
 8009a08:	46ab      	mov	fp, r5
 8009a0a:	7851      	ldrb	r1, [r2, #1]
 8009a0c:	1c53      	adds	r3, r2, #1
 8009a0e:	9303      	str	r3, [sp, #12]
 8009a10:	b341      	cbz	r1, 8009a64 <__hexnan+0x88>
 8009a12:	4608      	mov	r0, r1
 8009a14:	9205      	str	r2, [sp, #20]
 8009a16:	9104      	str	r1, [sp, #16]
 8009a18:	f7ff fd5e 	bl	80094d8 <__hexdig_fun>
 8009a1c:	2800      	cmp	r0, #0
 8009a1e:	d14f      	bne.n	8009ac0 <__hexnan+0xe4>
 8009a20:	9904      	ldr	r1, [sp, #16]
 8009a22:	9a05      	ldr	r2, [sp, #20]
 8009a24:	2920      	cmp	r1, #32
 8009a26:	d818      	bhi.n	8009a5a <__hexnan+0x7e>
 8009a28:	9b02      	ldr	r3, [sp, #8]
 8009a2a:	459b      	cmp	fp, r3
 8009a2c:	dd13      	ble.n	8009a56 <__hexnan+0x7a>
 8009a2e:	454c      	cmp	r4, r9
 8009a30:	d206      	bcs.n	8009a40 <__hexnan+0x64>
 8009a32:	2d07      	cmp	r5, #7
 8009a34:	dc04      	bgt.n	8009a40 <__hexnan+0x64>
 8009a36:	462a      	mov	r2, r5
 8009a38:	4649      	mov	r1, r9
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f7ff ffa8 	bl	8009990 <L_shift>
 8009a40:	4544      	cmp	r4, r8
 8009a42:	d950      	bls.n	8009ae6 <__hexnan+0x10a>
 8009a44:	2300      	movs	r3, #0
 8009a46:	f1a4 0904 	sub.w	r9, r4, #4
 8009a4a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a4e:	f8cd b008 	str.w	fp, [sp, #8]
 8009a52:	464c      	mov	r4, r9
 8009a54:	461d      	mov	r5, r3
 8009a56:	9a03      	ldr	r2, [sp, #12]
 8009a58:	e7d7      	b.n	8009a0a <__hexnan+0x2e>
 8009a5a:	2929      	cmp	r1, #41	; 0x29
 8009a5c:	d156      	bne.n	8009b0c <__hexnan+0x130>
 8009a5e:	3202      	adds	r2, #2
 8009a60:	f8ca 2000 	str.w	r2, [sl]
 8009a64:	f1bb 0f00 	cmp.w	fp, #0
 8009a68:	d050      	beq.n	8009b0c <__hexnan+0x130>
 8009a6a:	454c      	cmp	r4, r9
 8009a6c:	d206      	bcs.n	8009a7c <__hexnan+0xa0>
 8009a6e:	2d07      	cmp	r5, #7
 8009a70:	dc04      	bgt.n	8009a7c <__hexnan+0xa0>
 8009a72:	462a      	mov	r2, r5
 8009a74:	4649      	mov	r1, r9
 8009a76:	4620      	mov	r0, r4
 8009a78:	f7ff ff8a 	bl	8009990 <L_shift>
 8009a7c:	4544      	cmp	r4, r8
 8009a7e:	d934      	bls.n	8009aea <__hexnan+0x10e>
 8009a80:	f1a8 0204 	sub.w	r2, r8, #4
 8009a84:	4623      	mov	r3, r4
 8009a86:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a8a:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a8e:	429f      	cmp	r7, r3
 8009a90:	d2f9      	bcs.n	8009a86 <__hexnan+0xaa>
 8009a92:	1b3b      	subs	r3, r7, r4
 8009a94:	f023 0303 	bic.w	r3, r3, #3
 8009a98:	3304      	adds	r3, #4
 8009a9a:	3401      	adds	r4, #1
 8009a9c:	3e03      	subs	r6, #3
 8009a9e:	42b4      	cmp	r4, r6
 8009aa0:	bf88      	it	hi
 8009aa2:	2304      	movhi	r3, #4
 8009aa4:	4443      	add	r3, r8
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	f843 2b04 	str.w	r2, [r3], #4
 8009aac:	429f      	cmp	r7, r3
 8009aae:	d2fb      	bcs.n	8009aa8 <__hexnan+0xcc>
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	b91b      	cbnz	r3, 8009abc <__hexnan+0xe0>
 8009ab4:	4547      	cmp	r7, r8
 8009ab6:	d127      	bne.n	8009b08 <__hexnan+0x12c>
 8009ab8:	2301      	movs	r3, #1
 8009aba:	603b      	str	r3, [r7, #0]
 8009abc:	2005      	movs	r0, #5
 8009abe:	e026      	b.n	8009b0e <__hexnan+0x132>
 8009ac0:	3501      	adds	r5, #1
 8009ac2:	2d08      	cmp	r5, #8
 8009ac4:	f10b 0b01 	add.w	fp, fp, #1
 8009ac8:	dd06      	ble.n	8009ad8 <__hexnan+0xfc>
 8009aca:	4544      	cmp	r4, r8
 8009acc:	d9c3      	bls.n	8009a56 <__hexnan+0x7a>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ad4:	2501      	movs	r5, #1
 8009ad6:	3c04      	subs	r4, #4
 8009ad8:	6822      	ldr	r2, [r4, #0]
 8009ada:	f000 000f 	and.w	r0, r0, #15
 8009ade:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009ae2:	6022      	str	r2, [r4, #0]
 8009ae4:	e7b7      	b.n	8009a56 <__hexnan+0x7a>
 8009ae6:	2508      	movs	r5, #8
 8009ae8:	e7b5      	b.n	8009a56 <__hexnan+0x7a>
 8009aea:	9b01      	ldr	r3, [sp, #4]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d0df      	beq.n	8009ab0 <__hexnan+0xd4>
 8009af0:	f04f 32ff 	mov.w	r2, #4294967295
 8009af4:	f1c3 0320 	rsb	r3, r3, #32
 8009af8:	fa22 f303 	lsr.w	r3, r2, r3
 8009afc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009b00:	401a      	ands	r2, r3
 8009b02:	f846 2c04 	str.w	r2, [r6, #-4]
 8009b06:	e7d3      	b.n	8009ab0 <__hexnan+0xd4>
 8009b08:	3f04      	subs	r7, #4
 8009b0a:	e7d1      	b.n	8009ab0 <__hexnan+0xd4>
 8009b0c:	2004      	movs	r0, #4
 8009b0e:	b007      	add	sp, #28
 8009b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b14 <_lseek_r>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	4d07      	ldr	r5, [pc, #28]	; (8009b34 <_lseek_r+0x20>)
 8009b18:	4604      	mov	r4, r0
 8009b1a:	4608      	mov	r0, r1
 8009b1c:	4611      	mov	r1, r2
 8009b1e:	2200      	movs	r2, #0
 8009b20:	602a      	str	r2, [r5, #0]
 8009b22:	461a      	mov	r2, r3
 8009b24:	f7f8 f884 	bl	8001c30 <_lseek>
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	d102      	bne.n	8009b32 <_lseek_r+0x1e>
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	b103      	cbz	r3, 8009b32 <_lseek_r+0x1e>
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	bd38      	pop	{r3, r4, r5, pc}
 8009b34:	200030ac 	.word	0x200030ac

08009b38 <__ascii_mbtowc>:
 8009b38:	b082      	sub	sp, #8
 8009b3a:	b901      	cbnz	r1, 8009b3e <__ascii_mbtowc+0x6>
 8009b3c:	a901      	add	r1, sp, #4
 8009b3e:	b142      	cbz	r2, 8009b52 <__ascii_mbtowc+0x1a>
 8009b40:	b14b      	cbz	r3, 8009b56 <__ascii_mbtowc+0x1e>
 8009b42:	7813      	ldrb	r3, [r2, #0]
 8009b44:	600b      	str	r3, [r1, #0]
 8009b46:	7812      	ldrb	r2, [r2, #0]
 8009b48:	1e10      	subs	r0, r2, #0
 8009b4a:	bf18      	it	ne
 8009b4c:	2001      	movne	r0, #1
 8009b4e:	b002      	add	sp, #8
 8009b50:	4770      	bx	lr
 8009b52:	4610      	mov	r0, r2
 8009b54:	e7fb      	b.n	8009b4e <__ascii_mbtowc+0x16>
 8009b56:	f06f 0001 	mvn.w	r0, #1
 8009b5a:	e7f8      	b.n	8009b4e <__ascii_mbtowc+0x16>

08009b5c <__malloc_lock>:
 8009b5c:	4801      	ldr	r0, [pc, #4]	; (8009b64 <__malloc_lock+0x8>)
 8009b5e:	f7fe bab6 	b.w	80080ce <__retarget_lock_acquire_recursive>
 8009b62:	bf00      	nop
 8009b64:	200030a0 	.word	0x200030a0

08009b68 <__malloc_unlock>:
 8009b68:	4801      	ldr	r0, [pc, #4]	; (8009b70 <__malloc_unlock+0x8>)
 8009b6a:	f7fe bab1 	b.w	80080d0 <__retarget_lock_release_recursive>
 8009b6e:	bf00      	nop
 8009b70:	200030a0 	.word	0x200030a0

08009b74 <_Balloc>:
 8009b74:	b570      	push	{r4, r5, r6, lr}
 8009b76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b78:	4604      	mov	r4, r0
 8009b7a:	460d      	mov	r5, r1
 8009b7c:	b976      	cbnz	r6, 8009b9c <_Balloc+0x28>
 8009b7e:	2010      	movs	r0, #16
 8009b80:	f7fe faa8 	bl	80080d4 <malloc>
 8009b84:	4602      	mov	r2, r0
 8009b86:	6260      	str	r0, [r4, #36]	; 0x24
 8009b88:	b920      	cbnz	r0, 8009b94 <_Balloc+0x20>
 8009b8a:	4b18      	ldr	r3, [pc, #96]	; (8009bec <_Balloc+0x78>)
 8009b8c:	4818      	ldr	r0, [pc, #96]	; (8009bf0 <_Balloc+0x7c>)
 8009b8e:	2166      	movs	r1, #102	; 0x66
 8009b90:	f7ff fb4e 	bl	8009230 <__assert_func>
 8009b94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b98:	6006      	str	r6, [r0, #0]
 8009b9a:	60c6      	str	r6, [r0, #12]
 8009b9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009b9e:	68f3      	ldr	r3, [r6, #12]
 8009ba0:	b183      	cbz	r3, 8009bc4 <_Balloc+0x50>
 8009ba2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009baa:	b9b8      	cbnz	r0, 8009bdc <_Balloc+0x68>
 8009bac:	2101      	movs	r1, #1
 8009bae:	fa01 f605 	lsl.w	r6, r1, r5
 8009bb2:	1d72      	adds	r2, r6, #5
 8009bb4:	0092      	lsls	r2, r2, #2
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f000 fc9d 	bl	800a4f6 <_calloc_r>
 8009bbc:	b160      	cbz	r0, 8009bd8 <_Balloc+0x64>
 8009bbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009bc2:	e00e      	b.n	8009be2 <_Balloc+0x6e>
 8009bc4:	2221      	movs	r2, #33	; 0x21
 8009bc6:	2104      	movs	r1, #4
 8009bc8:	4620      	mov	r0, r4
 8009bca:	f000 fc94 	bl	800a4f6 <_calloc_r>
 8009bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bd0:	60f0      	str	r0, [r6, #12]
 8009bd2:	68db      	ldr	r3, [r3, #12]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d1e4      	bne.n	8009ba2 <_Balloc+0x2e>
 8009bd8:	2000      	movs	r0, #0
 8009bda:	bd70      	pop	{r4, r5, r6, pc}
 8009bdc:	6802      	ldr	r2, [r0, #0]
 8009bde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009be2:	2300      	movs	r3, #0
 8009be4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009be8:	e7f7      	b.n	8009bda <_Balloc+0x66>
 8009bea:	bf00      	nop
 8009bec:	0800b210 	.word	0x0800b210
 8009bf0:	0800b227 	.word	0x0800b227

08009bf4 <_Bfree>:
 8009bf4:	b570      	push	{r4, r5, r6, lr}
 8009bf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009bf8:	4605      	mov	r5, r0
 8009bfa:	460c      	mov	r4, r1
 8009bfc:	b976      	cbnz	r6, 8009c1c <_Bfree+0x28>
 8009bfe:	2010      	movs	r0, #16
 8009c00:	f7fe fa68 	bl	80080d4 <malloc>
 8009c04:	4602      	mov	r2, r0
 8009c06:	6268      	str	r0, [r5, #36]	; 0x24
 8009c08:	b920      	cbnz	r0, 8009c14 <_Bfree+0x20>
 8009c0a:	4b09      	ldr	r3, [pc, #36]	; (8009c30 <_Bfree+0x3c>)
 8009c0c:	4809      	ldr	r0, [pc, #36]	; (8009c34 <_Bfree+0x40>)
 8009c0e:	218a      	movs	r1, #138	; 0x8a
 8009c10:	f7ff fb0e 	bl	8009230 <__assert_func>
 8009c14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c18:	6006      	str	r6, [r0, #0]
 8009c1a:	60c6      	str	r6, [r0, #12]
 8009c1c:	b13c      	cbz	r4, 8009c2e <_Bfree+0x3a>
 8009c1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c20:	6862      	ldr	r2, [r4, #4]
 8009c22:	68db      	ldr	r3, [r3, #12]
 8009c24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c28:	6021      	str	r1, [r4, #0]
 8009c2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c2e:	bd70      	pop	{r4, r5, r6, pc}
 8009c30:	0800b210 	.word	0x0800b210
 8009c34:	0800b227 	.word	0x0800b227

08009c38 <__multadd>:
 8009c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c3c:	690d      	ldr	r5, [r1, #16]
 8009c3e:	4607      	mov	r7, r0
 8009c40:	460c      	mov	r4, r1
 8009c42:	461e      	mov	r6, r3
 8009c44:	f101 0c14 	add.w	ip, r1, #20
 8009c48:	2000      	movs	r0, #0
 8009c4a:	f8dc 3000 	ldr.w	r3, [ip]
 8009c4e:	b299      	uxth	r1, r3
 8009c50:	fb02 6101 	mla	r1, r2, r1, r6
 8009c54:	0c1e      	lsrs	r6, r3, #16
 8009c56:	0c0b      	lsrs	r3, r1, #16
 8009c58:	fb02 3306 	mla	r3, r2, r6, r3
 8009c5c:	b289      	uxth	r1, r1
 8009c5e:	3001      	adds	r0, #1
 8009c60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c64:	4285      	cmp	r5, r0
 8009c66:	f84c 1b04 	str.w	r1, [ip], #4
 8009c6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c6e:	dcec      	bgt.n	8009c4a <__multadd+0x12>
 8009c70:	b30e      	cbz	r6, 8009cb6 <__multadd+0x7e>
 8009c72:	68a3      	ldr	r3, [r4, #8]
 8009c74:	42ab      	cmp	r3, r5
 8009c76:	dc19      	bgt.n	8009cac <__multadd+0x74>
 8009c78:	6861      	ldr	r1, [r4, #4]
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	3101      	adds	r1, #1
 8009c7e:	f7ff ff79 	bl	8009b74 <_Balloc>
 8009c82:	4680      	mov	r8, r0
 8009c84:	b928      	cbnz	r0, 8009c92 <__multadd+0x5a>
 8009c86:	4602      	mov	r2, r0
 8009c88:	4b0c      	ldr	r3, [pc, #48]	; (8009cbc <__multadd+0x84>)
 8009c8a:	480d      	ldr	r0, [pc, #52]	; (8009cc0 <__multadd+0x88>)
 8009c8c:	21b5      	movs	r1, #181	; 0xb5
 8009c8e:	f7ff facf 	bl	8009230 <__assert_func>
 8009c92:	6922      	ldr	r2, [r4, #16]
 8009c94:	3202      	adds	r2, #2
 8009c96:	f104 010c 	add.w	r1, r4, #12
 8009c9a:	0092      	lsls	r2, r2, #2
 8009c9c:	300c      	adds	r0, #12
 8009c9e:	f7fe fa21 	bl	80080e4 <memcpy>
 8009ca2:	4621      	mov	r1, r4
 8009ca4:	4638      	mov	r0, r7
 8009ca6:	f7ff ffa5 	bl	8009bf4 <_Bfree>
 8009caa:	4644      	mov	r4, r8
 8009cac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009cb0:	3501      	adds	r5, #1
 8009cb2:	615e      	str	r6, [r3, #20]
 8009cb4:	6125      	str	r5, [r4, #16]
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cbc:	0800b185 	.word	0x0800b185
 8009cc0:	0800b227 	.word	0x0800b227

08009cc4 <__s2b>:
 8009cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cc8:	460c      	mov	r4, r1
 8009cca:	4615      	mov	r5, r2
 8009ccc:	461f      	mov	r7, r3
 8009cce:	2209      	movs	r2, #9
 8009cd0:	3308      	adds	r3, #8
 8009cd2:	4606      	mov	r6, r0
 8009cd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009cd8:	2100      	movs	r1, #0
 8009cda:	2201      	movs	r2, #1
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	db09      	blt.n	8009cf4 <__s2b+0x30>
 8009ce0:	4630      	mov	r0, r6
 8009ce2:	f7ff ff47 	bl	8009b74 <_Balloc>
 8009ce6:	b940      	cbnz	r0, 8009cfa <__s2b+0x36>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	4b19      	ldr	r3, [pc, #100]	; (8009d50 <__s2b+0x8c>)
 8009cec:	4819      	ldr	r0, [pc, #100]	; (8009d54 <__s2b+0x90>)
 8009cee:	21ce      	movs	r1, #206	; 0xce
 8009cf0:	f7ff fa9e 	bl	8009230 <__assert_func>
 8009cf4:	0052      	lsls	r2, r2, #1
 8009cf6:	3101      	adds	r1, #1
 8009cf8:	e7f0      	b.n	8009cdc <__s2b+0x18>
 8009cfa:	9b08      	ldr	r3, [sp, #32]
 8009cfc:	6143      	str	r3, [r0, #20]
 8009cfe:	2d09      	cmp	r5, #9
 8009d00:	f04f 0301 	mov.w	r3, #1
 8009d04:	6103      	str	r3, [r0, #16]
 8009d06:	dd16      	ble.n	8009d36 <__s2b+0x72>
 8009d08:	f104 0909 	add.w	r9, r4, #9
 8009d0c:	46c8      	mov	r8, r9
 8009d0e:	442c      	add	r4, r5
 8009d10:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d14:	4601      	mov	r1, r0
 8009d16:	3b30      	subs	r3, #48	; 0x30
 8009d18:	220a      	movs	r2, #10
 8009d1a:	4630      	mov	r0, r6
 8009d1c:	f7ff ff8c 	bl	8009c38 <__multadd>
 8009d20:	45a0      	cmp	r8, r4
 8009d22:	d1f5      	bne.n	8009d10 <__s2b+0x4c>
 8009d24:	f1a5 0408 	sub.w	r4, r5, #8
 8009d28:	444c      	add	r4, r9
 8009d2a:	1b2d      	subs	r5, r5, r4
 8009d2c:	1963      	adds	r3, r4, r5
 8009d2e:	42bb      	cmp	r3, r7
 8009d30:	db04      	blt.n	8009d3c <__s2b+0x78>
 8009d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d36:	340a      	adds	r4, #10
 8009d38:	2509      	movs	r5, #9
 8009d3a:	e7f6      	b.n	8009d2a <__s2b+0x66>
 8009d3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009d40:	4601      	mov	r1, r0
 8009d42:	3b30      	subs	r3, #48	; 0x30
 8009d44:	220a      	movs	r2, #10
 8009d46:	4630      	mov	r0, r6
 8009d48:	f7ff ff76 	bl	8009c38 <__multadd>
 8009d4c:	e7ee      	b.n	8009d2c <__s2b+0x68>
 8009d4e:	bf00      	nop
 8009d50:	0800b185 	.word	0x0800b185
 8009d54:	0800b227 	.word	0x0800b227

08009d58 <__hi0bits>:
 8009d58:	0c03      	lsrs	r3, r0, #16
 8009d5a:	041b      	lsls	r3, r3, #16
 8009d5c:	b9d3      	cbnz	r3, 8009d94 <__hi0bits+0x3c>
 8009d5e:	0400      	lsls	r0, r0, #16
 8009d60:	2310      	movs	r3, #16
 8009d62:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009d66:	bf04      	itt	eq
 8009d68:	0200      	lsleq	r0, r0, #8
 8009d6a:	3308      	addeq	r3, #8
 8009d6c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009d70:	bf04      	itt	eq
 8009d72:	0100      	lsleq	r0, r0, #4
 8009d74:	3304      	addeq	r3, #4
 8009d76:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009d7a:	bf04      	itt	eq
 8009d7c:	0080      	lsleq	r0, r0, #2
 8009d7e:	3302      	addeq	r3, #2
 8009d80:	2800      	cmp	r0, #0
 8009d82:	db05      	blt.n	8009d90 <__hi0bits+0x38>
 8009d84:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009d88:	f103 0301 	add.w	r3, r3, #1
 8009d8c:	bf08      	it	eq
 8009d8e:	2320      	moveq	r3, #32
 8009d90:	4618      	mov	r0, r3
 8009d92:	4770      	bx	lr
 8009d94:	2300      	movs	r3, #0
 8009d96:	e7e4      	b.n	8009d62 <__hi0bits+0xa>

08009d98 <__lo0bits>:
 8009d98:	6803      	ldr	r3, [r0, #0]
 8009d9a:	f013 0207 	ands.w	r2, r3, #7
 8009d9e:	4601      	mov	r1, r0
 8009da0:	d00b      	beq.n	8009dba <__lo0bits+0x22>
 8009da2:	07da      	lsls	r2, r3, #31
 8009da4:	d423      	bmi.n	8009dee <__lo0bits+0x56>
 8009da6:	0798      	lsls	r0, r3, #30
 8009da8:	bf49      	itett	mi
 8009daa:	085b      	lsrmi	r3, r3, #1
 8009dac:	089b      	lsrpl	r3, r3, #2
 8009dae:	2001      	movmi	r0, #1
 8009db0:	600b      	strmi	r3, [r1, #0]
 8009db2:	bf5c      	itt	pl
 8009db4:	600b      	strpl	r3, [r1, #0]
 8009db6:	2002      	movpl	r0, #2
 8009db8:	4770      	bx	lr
 8009dba:	b298      	uxth	r0, r3
 8009dbc:	b9a8      	cbnz	r0, 8009dea <__lo0bits+0x52>
 8009dbe:	0c1b      	lsrs	r3, r3, #16
 8009dc0:	2010      	movs	r0, #16
 8009dc2:	b2da      	uxtb	r2, r3
 8009dc4:	b90a      	cbnz	r2, 8009dca <__lo0bits+0x32>
 8009dc6:	3008      	adds	r0, #8
 8009dc8:	0a1b      	lsrs	r3, r3, #8
 8009dca:	071a      	lsls	r2, r3, #28
 8009dcc:	bf04      	itt	eq
 8009dce:	091b      	lsreq	r3, r3, #4
 8009dd0:	3004      	addeq	r0, #4
 8009dd2:	079a      	lsls	r2, r3, #30
 8009dd4:	bf04      	itt	eq
 8009dd6:	089b      	lsreq	r3, r3, #2
 8009dd8:	3002      	addeq	r0, #2
 8009dda:	07da      	lsls	r2, r3, #31
 8009ddc:	d403      	bmi.n	8009de6 <__lo0bits+0x4e>
 8009dde:	085b      	lsrs	r3, r3, #1
 8009de0:	f100 0001 	add.w	r0, r0, #1
 8009de4:	d005      	beq.n	8009df2 <__lo0bits+0x5a>
 8009de6:	600b      	str	r3, [r1, #0]
 8009de8:	4770      	bx	lr
 8009dea:	4610      	mov	r0, r2
 8009dec:	e7e9      	b.n	8009dc2 <__lo0bits+0x2a>
 8009dee:	2000      	movs	r0, #0
 8009df0:	4770      	bx	lr
 8009df2:	2020      	movs	r0, #32
 8009df4:	4770      	bx	lr
	...

08009df8 <__i2b>:
 8009df8:	b510      	push	{r4, lr}
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	2101      	movs	r1, #1
 8009dfe:	f7ff feb9 	bl	8009b74 <_Balloc>
 8009e02:	4602      	mov	r2, r0
 8009e04:	b928      	cbnz	r0, 8009e12 <__i2b+0x1a>
 8009e06:	4b05      	ldr	r3, [pc, #20]	; (8009e1c <__i2b+0x24>)
 8009e08:	4805      	ldr	r0, [pc, #20]	; (8009e20 <__i2b+0x28>)
 8009e0a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009e0e:	f7ff fa0f 	bl	8009230 <__assert_func>
 8009e12:	2301      	movs	r3, #1
 8009e14:	6144      	str	r4, [r0, #20]
 8009e16:	6103      	str	r3, [r0, #16]
 8009e18:	bd10      	pop	{r4, pc}
 8009e1a:	bf00      	nop
 8009e1c:	0800b185 	.word	0x0800b185
 8009e20:	0800b227 	.word	0x0800b227

08009e24 <__multiply>:
 8009e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e28:	4691      	mov	r9, r2
 8009e2a:	690a      	ldr	r2, [r1, #16]
 8009e2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	bfb8      	it	lt
 8009e34:	460b      	movlt	r3, r1
 8009e36:	460c      	mov	r4, r1
 8009e38:	bfbc      	itt	lt
 8009e3a:	464c      	movlt	r4, r9
 8009e3c:	4699      	movlt	r9, r3
 8009e3e:	6927      	ldr	r7, [r4, #16]
 8009e40:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009e44:	68a3      	ldr	r3, [r4, #8]
 8009e46:	6861      	ldr	r1, [r4, #4]
 8009e48:	eb07 060a 	add.w	r6, r7, sl
 8009e4c:	42b3      	cmp	r3, r6
 8009e4e:	b085      	sub	sp, #20
 8009e50:	bfb8      	it	lt
 8009e52:	3101      	addlt	r1, #1
 8009e54:	f7ff fe8e 	bl	8009b74 <_Balloc>
 8009e58:	b930      	cbnz	r0, 8009e68 <__multiply+0x44>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	4b44      	ldr	r3, [pc, #272]	; (8009f70 <__multiply+0x14c>)
 8009e5e:	4845      	ldr	r0, [pc, #276]	; (8009f74 <__multiply+0x150>)
 8009e60:	f240 115d 	movw	r1, #349	; 0x15d
 8009e64:	f7ff f9e4 	bl	8009230 <__assert_func>
 8009e68:	f100 0514 	add.w	r5, r0, #20
 8009e6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009e70:	462b      	mov	r3, r5
 8009e72:	2200      	movs	r2, #0
 8009e74:	4543      	cmp	r3, r8
 8009e76:	d321      	bcc.n	8009ebc <__multiply+0x98>
 8009e78:	f104 0314 	add.w	r3, r4, #20
 8009e7c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009e80:	f109 0314 	add.w	r3, r9, #20
 8009e84:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009e88:	9202      	str	r2, [sp, #8]
 8009e8a:	1b3a      	subs	r2, r7, r4
 8009e8c:	3a15      	subs	r2, #21
 8009e8e:	f022 0203 	bic.w	r2, r2, #3
 8009e92:	3204      	adds	r2, #4
 8009e94:	f104 0115 	add.w	r1, r4, #21
 8009e98:	428f      	cmp	r7, r1
 8009e9a:	bf38      	it	cc
 8009e9c:	2204      	movcc	r2, #4
 8009e9e:	9201      	str	r2, [sp, #4]
 8009ea0:	9a02      	ldr	r2, [sp, #8]
 8009ea2:	9303      	str	r3, [sp, #12]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d80c      	bhi.n	8009ec2 <__multiply+0x9e>
 8009ea8:	2e00      	cmp	r6, #0
 8009eaa:	dd03      	ble.n	8009eb4 <__multiply+0x90>
 8009eac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d05a      	beq.n	8009f6a <__multiply+0x146>
 8009eb4:	6106      	str	r6, [r0, #16]
 8009eb6:	b005      	add	sp, #20
 8009eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebc:	f843 2b04 	str.w	r2, [r3], #4
 8009ec0:	e7d8      	b.n	8009e74 <__multiply+0x50>
 8009ec2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009ec6:	f1ba 0f00 	cmp.w	sl, #0
 8009eca:	d024      	beq.n	8009f16 <__multiply+0xf2>
 8009ecc:	f104 0e14 	add.w	lr, r4, #20
 8009ed0:	46a9      	mov	r9, r5
 8009ed2:	f04f 0c00 	mov.w	ip, #0
 8009ed6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009eda:	f8d9 1000 	ldr.w	r1, [r9]
 8009ede:	fa1f fb82 	uxth.w	fp, r2
 8009ee2:	b289      	uxth	r1, r1
 8009ee4:	fb0a 110b 	mla	r1, sl, fp, r1
 8009ee8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009eec:	f8d9 2000 	ldr.w	r2, [r9]
 8009ef0:	4461      	add	r1, ip
 8009ef2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009ef6:	fb0a c20b 	mla	r2, sl, fp, ip
 8009efa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009efe:	b289      	uxth	r1, r1
 8009f00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f04:	4577      	cmp	r7, lr
 8009f06:	f849 1b04 	str.w	r1, [r9], #4
 8009f0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f0e:	d8e2      	bhi.n	8009ed6 <__multiply+0xb2>
 8009f10:	9a01      	ldr	r2, [sp, #4]
 8009f12:	f845 c002 	str.w	ip, [r5, r2]
 8009f16:	9a03      	ldr	r2, [sp, #12]
 8009f18:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	f1b9 0f00 	cmp.w	r9, #0
 8009f22:	d020      	beq.n	8009f66 <__multiply+0x142>
 8009f24:	6829      	ldr	r1, [r5, #0]
 8009f26:	f104 0c14 	add.w	ip, r4, #20
 8009f2a:	46ae      	mov	lr, r5
 8009f2c:	f04f 0a00 	mov.w	sl, #0
 8009f30:	f8bc b000 	ldrh.w	fp, [ip]
 8009f34:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009f38:	fb09 220b 	mla	r2, r9, fp, r2
 8009f3c:	4492      	add	sl, r2
 8009f3e:	b289      	uxth	r1, r1
 8009f40:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009f44:	f84e 1b04 	str.w	r1, [lr], #4
 8009f48:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009f4c:	f8be 1000 	ldrh.w	r1, [lr]
 8009f50:	0c12      	lsrs	r2, r2, #16
 8009f52:	fb09 1102 	mla	r1, r9, r2, r1
 8009f56:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009f5a:	4567      	cmp	r7, ip
 8009f5c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f60:	d8e6      	bhi.n	8009f30 <__multiply+0x10c>
 8009f62:	9a01      	ldr	r2, [sp, #4]
 8009f64:	50a9      	str	r1, [r5, r2]
 8009f66:	3504      	adds	r5, #4
 8009f68:	e79a      	b.n	8009ea0 <__multiply+0x7c>
 8009f6a:	3e01      	subs	r6, #1
 8009f6c:	e79c      	b.n	8009ea8 <__multiply+0x84>
 8009f6e:	bf00      	nop
 8009f70:	0800b185 	.word	0x0800b185
 8009f74:	0800b227 	.word	0x0800b227

08009f78 <__pow5mult>:
 8009f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f7c:	4615      	mov	r5, r2
 8009f7e:	f012 0203 	ands.w	r2, r2, #3
 8009f82:	4606      	mov	r6, r0
 8009f84:	460f      	mov	r7, r1
 8009f86:	d007      	beq.n	8009f98 <__pow5mult+0x20>
 8009f88:	4c25      	ldr	r4, [pc, #148]	; (800a020 <__pow5mult+0xa8>)
 8009f8a:	3a01      	subs	r2, #1
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f92:	f7ff fe51 	bl	8009c38 <__multadd>
 8009f96:	4607      	mov	r7, r0
 8009f98:	10ad      	asrs	r5, r5, #2
 8009f9a:	d03d      	beq.n	800a018 <__pow5mult+0xa0>
 8009f9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009f9e:	b97c      	cbnz	r4, 8009fc0 <__pow5mult+0x48>
 8009fa0:	2010      	movs	r0, #16
 8009fa2:	f7fe f897 	bl	80080d4 <malloc>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	6270      	str	r0, [r6, #36]	; 0x24
 8009faa:	b928      	cbnz	r0, 8009fb8 <__pow5mult+0x40>
 8009fac:	4b1d      	ldr	r3, [pc, #116]	; (800a024 <__pow5mult+0xac>)
 8009fae:	481e      	ldr	r0, [pc, #120]	; (800a028 <__pow5mult+0xb0>)
 8009fb0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009fb4:	f7ff f93c 	bl	8009230 <__assert_func>
 8009fb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fbc:	6004      	str	r4, [r0, #0]
 8009fbe:	60c4      	str	r4, [r0, #12]
 8009fc0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009fc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009fc8:	b94c      	cbnz	r4, 8009fde <__pow5mult+0x66>
 8009fca:	f240 2171 	movw	r1, #625	; 0x271
 8009fce:	4630      	mov	r0, r6
 8009fd0:	f7ff ff12 	bl	8009df8 <__i2b>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009fda:	4604      	mov	r4, r0
 8009fdc:	6003      	str	r3, [r0, #0]
 8009fde:	f04f 0900 	mov.w	r9, #0
 8009fe2:	07eb      	lsls	r3, r5, #31
 8009fe4:	d50a      	bpl.n	8009ffc <__pow5mult+0x84>
 8009fe6:	4639      	mov	r1, r7
 8009fe8:	4622      	mov	r2, r4
 8009fea:	4630      	mov	r0, r6
 8009fec:	f7ff ff1a 	bl	8009e24 <__multiply>
 8009ff0:	4639      	mov	r1, r7
 8009ff2:	4680      	mov	r8, r0
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	f7ff fdfd 	bl	8009bf4 <_Bfree>
 8009ffa:	4647      	mov	r7, r8
 8009ffc:	106d      	asrs	r5, r5, #1
 8009ffe:	d00b      	beq.n	800a018 <__pow5mult+0xa0>
 800a000:	6820      	ldr	r0, [r4, #0]
 800a002:	b938      	cbnz	r0, 800a014 <__pow5mult+0x9c>
 800a004:	4622      	mov	r2, r4
 800a006:	4621      	mov	r1, r4
 800a008:	4630      	mov	r0, r6
 800a00a:	f7ff ff0b 	bl	8009e24 <__multiply>
 800a00e:	6020      	str	r0, [r4, #0]
 800a010:	f8c0 9000 	str.w	r9, [r0]
 800a014:	4604      	mov	r4, r0
 800a016:	e7e4      	b.n	8009fe2 <__pow5mult+0x6a>
 800a018:	4638      	mov	r0, r7
 800a01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a01e:	bf00      	nop
 800a020:	0800b378 	.word	0x0800b378
 800a024:	0800b210 	.word	0x0800b210
 800a028:	0800b227 	.word	0x0800b227

0800a02c <__lshift>:
 800a02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a030:	460c      	mov	r4, r1
 800a032:	6849      	ldr	r1, [r1, #4]
 800a034:	6923      	ldr	r3, [r4, #16]
 800a036:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a03a:	68a3      	ldr	r3, [r4, #8]
 800a03c:	4607      	mov	r7, r0
 800a03e:	4691      	mov	r9, r2
 800a040:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a044:	f108 0601 	add.w	r6, r8, #1
 800a048:	42b3      	cmp	r3, r6
 800a04a:	db0b      	blt.n	800a064 <__lshift+0x38>
 800a04c:	4638      	mov	r0, r7
 800a04e:	f7ff fd91 	bl	8009b74 <_Balloc>
 800a052:	4605      	mov	r5, r0
 800a054:	b948      	cbnz	r0, 800a06a <__lshift+0x3e>
 800a056:	4602      	mov	r2, r0
 800a058:	4b2a      	ldr	r3, [pc, #168]	; (800a104 <__lshift+0xd8>)
 800a05a:	482b      	ldr	r0, [pc, #172]	; (800a108 <__lshift+0xdc>)
 800a05c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a060:	f7ff f8e6 	bl	8009230 <__assert_func>
 800a064:	3101      	adds	r1, #1
 800a066:	005b      	lsls	r3, r3, #1
 800a068:	e7ee      	b.n	800a048 <__lshift+0x1c>
 800a06a:	2300      	movs	r3, #0
 800a06c:	f100 0114 	add.w	r1, r0, #20
 800a070:	f100 0210 	add.w	r2, r0, #16
 800a074:	4618      	mov	r0, r3
 800a076:	4553      	cmp	r3, sl
 800a078:	db37      	blt.n	800a0ea <__lshift+0xbe>
 800a07a:	6920      	ldr	r0, [r4, #16]
 800a07c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a080:	f104 0314 	add.w	r3, r4, #20
 800a084:	f019 091f 	ands.w	r9, r9, #31
 800a088:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a08c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a090:	d02f      	beq.n	800a0f2 <__lshift+0xc6>
 800a092:	f1c9 0e20 	rsb	lr, r9, #32
 800a096:	468a      	mov	sl, r1
 800a098:	f04f 0c00 	mov.w	ip, #0
 800a09c:	681a      	ldr	r2, [r3, #0]
 800a09e:	fa02 f209 	lsl.w	r2, r2, r9
 800a0a2:	ea42 020c 	orr.w	r2, r2, ip
 800a0a6:	f84a 2b04 	str.w	r2, [sl], #4
 800a0aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0ae:	4298      	cmp	r0, r3
 800a0b0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a0b4:	d8f2      	bhi.n	800a09c <__lshift+0x70>
 800a0b6:	1b03      	subs	r3, r0, r4
 800a0b8:	3b15      	subs	r3, #21
 800a0ba:	f023 0303 	bic.w	r3, r3, #3
 800a0be:	3304      	adds	r3, #4
 800a0c0:	f104 0215 	add.w	r2, r4, #21
 800a0c4:	4290      	cmp	r0, r2
 800a0c6:	bf38      	it	cc
 800a0c8:	2304      	movcc	r3, #4
 800a0ca:	f841 c003 	str.w	ip, [r1, r3]
 800a0ce:	f1bc 0f00 	cmp.w	ip, #0
 800a0d2:	d001      	beq.n	800a0d8 <__lshift+0xac>
 800a0d4:	f108 0602 	add.w	r6, r8, #2
 800a0d8:	3e01      	subs	r6, #1
 800a0da:	4638      	mov	r0, r7
 800a0dc:	612e      	str	r6, [r5, #16]
 800a0de:	4621      	mov	r1, r4
 800a0e0:	f7ff fd88 	bl	8009bf4 <_Bfree>
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	e7c1      	b.n	800a076 <__lshift+0x4a>
 800a0f2:	3904      	subs	r1, #4
 800a0f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a0fc:	4298      	cmp	r0, r3
 800a0fe:	d8f9      	bhi.n	800a0f4 <__lshift+0xc8>
 800a100:	e7ea      	b.n	800a0d8 <__lshift+0xac>
 800a102:	bf00      	nop
 800a104:	0800b185 	.word	0x0800b185
 800a108:	0800b227 	.word	0x0800b227

0800a10c <__mcmp>:
 800a10c:	b530      	push	{r4, r5, lr}
 800a10e:	6902      	ldr	r2, [r0, #16]
 800a110:	690c      	ldr	r4, [r1, #16]
 800a112:	1b12      	subs	r2, r2, r4
 800a114:	d10e      	bne.n	800a134 <__mcmp+0x28>
 800a116:	f100 0314 	add.w	r3, r0, #20
 800a11a:	3114      	adds	r1, #20
 800a11c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a120:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a124:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a128:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a12c:	42a5      	cmp	r5, r4
 800a12e:	d003      	beq.n	800a138 <__mcmp+0x2c>
 800a130:	d305      	bcc.n	800a13e <__mcmp+0x32>
 800a132:	2201      	movs	r2, #1
 800a134:	4610      	mov	r0, r2
 800a136:	bd30      	pop	{r4, r5, pc}
 800a138:	4283      	cmp	r3, r0
 800a13a:	d3f3      	bcc.n	800a124 <__mcmp+0x18>
 800a13c:	e7fa      	b.n	800a134 <__mcmp+0x28>
 800a13e:	f04f 32ff 	mov.w	r2, #4294967295
 800a142:	e7f7      	b.n	800a134 <__mcmp+0x28>

0800a144 <__mdiff>:
 800a144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a148:	460c      	mov	r4, r1
 800a14a:	4606      	mov	r6, r0
 800a14c:	4611      	mov	r1, r2
 800a14e:	4620      	mov	r0, r4
 800a150:	4690      	mov	r8, r2
 800a152:	f7ff ffdb 	bl	800a10c <__mcmp>
 800a156:	1e05      	subs	r5, r0, #0
 800a158:	d110      	bne.n	800a17c <__mdiff+0x38>
 800a15a:	4629      	mov	r1, r5
 800a15c:	4630      	mov	r0, r6
 800a15e:	f7ff fd09 	bl	8009b74 <_Balloc>
 800a162:	b930      	cbnz	r0, 800a172 <__mdiff+0x2e>
 800a164:	4b3a      	ldr	r3, [pc, #232]	; (800a250 <__mdiff+0x10c>)
 800a166:	4602      	mov	r2, r0
 800a168:	f240 2132 	movw	r1, #562	; 0x232
 800a16c:	4839      	ldr	r0, [pc, #228]	; (800a254 <__mdiff+0x110>)
 800a16e:	f7ff f85f 	bl	8009230 <__assert_func>
 800a172:	2301      	movs	r3, #1
 800a174:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a178:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a17c:	bfa4      	itt	ge
 800a17e:	4643      	movge	r3, r8
 800a180:	46a0      	movge	r8, r4
 800a182:	4630      	mov	r0, r6
 800a184:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a188:	bfa6      	itte	ge
 800a18a:	461c      	movge	r4, r3
 800a18c:	2500      	movge	r5, #0
 800a18e:	2501      	movlt	r5, #1
 800a190:	f7ff fcf0 	bl	8009b74 <_Balloc>
 800a194:	b920      	cbnz	r0, 800a1a0 <__mdiff+0x5c>
 800a196:	4b2e      	ldr	r3, [pc, #184]	; (800a250 <__mdiff+0x10c>)
 800a198:	4602      	mov	r2, r0
 800a19a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a19e:	e7e5      	b.n	800a16c <__mdiff+0x28>
 800a1a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a1a4:	6926      	ldr	r6, [r4, #16]
 800a1a6:	60c5      	str	r5, [r0, #12]
 800a1a8:	f104 0914 	add.w	r9, r4, #20
 800a1ac:	f108 0514 	add.w	r5, r8, #20
 800a1b0:	f100 0e14 	add.w	lr, r0, #20
 800a1b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a1b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a1bc:	f108 0210 	add.w	r2, r8, #16
 800a1c0:	46f2      	mov	sl, lr
 800a1c2:	2100      	movs	r1, #0
 800a1c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a1c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a1cc:	fa1f f883 	uxth.w	r8, r3
 800a1d0:	fa11 f18b 	uxtah	r1, r1, fp
 800a1d4:	0c1b      	lsrs	r3, r3, #16
 800a1d6:	eba1 0808 	sub.w	r8, r1, r8
 800a1da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a1de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a1e2:	fa1f f888 	uxth.w	r8, r8
 800a1e6:	1419      	asrs	r1, r3, #16
 800a1e8:	454e      	cmp	r6, r9
 800a1ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a1ee:	f84a 3b04 	str.w	r3, [sl], #4
 800a1f2:	d8e7      	bhi.n	800a1c4 <__mdiff+0x80>
 800a1f4:	1b33      	subs	r3, r6, r4
 800a1f6:	3b15      	subs	r3, #21
 800a1f8:	f023 0303 	bic.w	r3, r3, #3
 800a1fc:	3304      	adds	r3, #4
 800a1fe:	3415      	adds	r4, #21
 800a200:	42a6      	cmp	r6, r4
 800a202:	bf38      	it	cc
 800a204:	2304      	movcc	r3, #4
 800a206:	441d      	add	r5, r3
 800a208:	4473      	add	r3, lr
 800a20a:	469e      	mov	lr, r3
 800a20c:	462e      	mov	r6, r5
 800a20e:	4566      	cmp	r6, ip
 800a210:	d30e      	bcc.n	800a230 <__mdiff+0xec>
 800a212:	f10c 0203 	add.w	r2, ip, #3
 800a216:	1b52      	subs	r2, r2, r5
 800a218:	f022 0203 	bic.w	r2, r2, #3
 800a21c:	3d03      	subs	r5, #3
 800a21e:	45ac      	cmp	ip, r5
 800a220:	bf38      	it	cc
 800a222:	2200      	movcc	r2, #0
 800a224:	441a      	add	r2, r3
 800a226:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a22a:	b17b      	cbz	r3, 800a24c <__mdiff+0x108>
 800a22c:	6107      	str	r7, [r0, #16]
 800a22e:	e7a3      	b.n	800a178 <__mdiff+0x34>
 800a230:	f856 8b04 	ldr.w	r8, [r6], #4
 800a234:	fa11 f288 	uxtah	r2, r1, r8
 800a238:	1414      	asrs	r4, r2, #16
 800a23a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a23e:	b292      	uxth	r2, r2
 800a240:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a244:	f84e 2b04 	str.w	r2, [lr], #4
 800a248:	1421      	asrs	r1, r4, #16
 800a24a:	e7e0      	b.n	800a20e <__mdiff+0xca>
 800a24c:	3f01      	subs	r7, #1
 800a24e:	e7ea      	b.n	800a226 <__mdiff+0xe2>
 800a250:	0800b185 	.word	0x0800b185
 800a254:	0800b227 	.word	0x0800b227

0800a258 <__ulp>:
 800a258:	b082      	sub	sp, #8
 800a25a:	ed8d 0b00 	vstr	d0, [sp]
 800a25e:	9b01      	ldr	r3, [sp, #4]
 800a260:	4912      	ldr	r1, [pc, #72]	; (800a2ac <__ulp+0x54>)
 800a262:	4019      	ands	r1, r3
 800a264:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a268:	2900      	cmp	r1, #0
 800a26a:	dd05      	ble.n	800a278 <__ulp+0x20>
 800a26c:	2200      	movs	r2, #0
 800a26e:	460b      	mov	r3, r1
 800a270:	ec43 2b10 	vmov	d0, r2, r3
 800a274:	b002      	add	sp, #8
 800a276:	4770      	bx	lr
 800a278:	4249      	negs	r1, r1
 800a27a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a27e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a282:	f04f 0200 	mov.w	r2, #0
 800a286:	f04f 0300 	mov.w	r3, #0
 800a28a:	da04      	bge.n	800a296 <__ulp+0x3e>
 800a28c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a290:	fa41 f300 	asr.w	r3, r1, r0
 800a294:	e7ec      	b.n	800a270 <__ulp+0x18>
 800a296:	f1a0 0114 	sub.w	r1, r0, #20
 800a29a:	291e      	cmp	r1, #30
 800a29c:	bfda      	itte	le
 800a29e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a2a2:	fa20 f101 	lsrle.w	r1, r0, r1
 800a2a6:	2101      	movgt	r1, #1
 800a2a8:	460a      	mov	r2, r1
 800a2aa:	e7e1      	b.n	800a270 <__ulp+0x18>
 800a2ac:	7ff00000 	.word	0x7ff00000

0800a2b0 <__b2d>:
 800a2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b2:	6905      	ldr	r5, [r0, #16]
 800a2b4:	f100 0714 	add.w	r7, r0, #20
 800a2b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a2bc:	1f2e      	subs	r6, r5, #4
 800a2be:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f7ff fd48 	bl	8009d58 <__hi0bits>
 800a2c8:	f1c0 0320 	rsb	r3, r0, #32
 800a2cc:	280a      	cmp	r0, #10
 800a2ce:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a34c <__b2d+0x9c>
 800a2d2:	600b      	str	r3, [r1, #0]
 800a2d4:	dc14      	bgt.n	800a300 <__b2d+0x50>
 800a2d6:	f1c0 0e0b 	rsb	lr, r0, #11
 800a2da:	fa24 f10e 	lsr.w	r1, r4, lr
 800a2de:	42b7      	cmp	r7, r6
 800a2e0:	ea41 030c 	orr.w	r3, r1, ip
 800a2e4:	bf34      	ite	cc
 800a2e6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a2ea:	2100      	movcs	r1, #0
 800a2ec:	3015      	adds	r0, #21
 800a2ee:	fa04 f000 	lsl.w	r0, r4, r0
 800a2f2:	fa21 f10e 	lsr.w	r1, r1, lr
 800a2f6:	ea40 0201 	orr.w	r2, r0, r1
 800a2fa:	ec43 2b10 	vmov	d0, r2, r3
 800a2fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a300:	42b7      	cmp	r7, r6
 800a302:	bf3a      	itte	cc
 800a304:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a308:	f1a5 0608 	subcc.w	r6, r5, #8
 800a30c:	2100      	movcs	r1, #0
 800a30e:	380b      	subs	r0, #11
 800a310:	d017      	beq.n	800a342 <__b2d+0x92>
 800a312:	f1c0 0c20 	rsb	ip, r0, #32
 800a316:	fa04 f500 	lsl.w	r5, r4, r0
 800a31a:	42be      	cmp	r6, r7
 800a31c:	fa21 f40c 	lsr.w	r4, r1, ip
 800a320:	ea45 0504 	orr.w	r5, r5, r4
 800a324:	bf8c      	ite	hi
 800a326:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a32a:	2400      	movls	r4, #0
 800a32c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a330:	fa01 f000 	lsl.w	r0, r1, r0
 800a334:	fa24 f40c 	lsr.w	r4, r4, ip
 800a338:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a33c:	ea40 0204 	orr.w	r2, r0, r4
 800a340:	e7db      	b.n	800a2fa <__b2d+0x4a>
 800a342:	ea44 030c 	orr.w	r3, r4, ip
 800a346:	460a      	mov	r2, r1
 800a348:	e7d7      	b.n	800a2fa <__b2d+0x4a>
 800a34a:	bf00      	nop
 800a34c:	3ff00000 	.word	0x3ff00000

0800a350 <__d2b>:
 800a350:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a354:	4689      	mov	r9, r1
 800a356:	2101      	movs	r1, #1
 800a358:	ec57 6b10 	vmov	r6, r7, d0
 800a35c:	4690      	mov	r8, r2
 800a35e:	f7ff fc09 	bl	8009b74 <_Balloc>
 800a362:	4604      	mov	r4, r0
 800a364:	b930      	cbnz	r0, 800a374 <__d2b+0x24>
 800a366:	4602      	mov	r2, r0
 800a368:	4b25      	ldr	r3, [pc, #148]	; (800a400 <__d2b+0xb0>)
 800a36a:	4826      	ldr	r0, [pc, #152]	; (800a404 <__d2b+0xb4>)
 800a36c:	f240 310a 	movw	r1, #778	; 0x30a
 800a370:	f7fe ff5e 	bl	8009230 <__assert_func>
 800a374:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a378:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a37c:	bb35      	cbnz	r5, 800a3cc <__d2b+0x7c>
 800a37e:	2e00      	cmp	r6, #0
 800a380:	9301      	str	r3, [sp, #4]
 800a382:	d028      	beq.n	800a3d6 <__d2b+0x86>
 800a384:	4668      	mov	r0, sp
 800a386:	9600      	str	r6, [sp, #0]
 800a388:	f7ff fd06 	bl	8009d98 <__lo0bits>
 800a38c:	9900      	ldr	r1, [sp, #0]
 800a38e:	b300      	cbz	r0, 800a3d2 <__d2b+0x82>
 800a390:	9a01      	ldr	r2, [sp, #4]
 800a392:	f1c0 0320 	rsb	r3, r0, #32
 800a396:	fa02 f303 	lsl.w	r3, r2, r3
 800a39a:	430b      	orrs	r3, r1
 800a39c:	40c2      	lsrs	r2, r0
 800a39e:	6163      	str	r3, [r4, #20]
 800a3a0:	9201      	str	r2, [sp, #4]
 800a3a2:	9b01      	ldr	r3, [sp, #4]
 800a3a4:	61a3      	str	r3, [r4, #24]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	bf14      	ite	ne
 800a3aa:	2202      	movne	r2, #2
 800a3ac:	2201      	moveq	r2, #1
 800a3ae:	6122      	str	r2, [r4, #16]
 800a3b0:	b1d5      	cbz	r5, 800a3e8 <__d2b+0x98>
 800a3b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a3b6:	4405      	add	r5, r0
 800a3b8:	f8c9 5000 	str.w	r5, [r9]
 800a3bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a3c0:	f8c8 0000 	str.w	r0, [r8]
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	b003      	add	sp, #12
 800a3c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a3d0:	e7d5      	b.n	800a37e <__d2b+0x2e>
 800a3d2:	6161      	str	r1, [r4, #20]
 800a3d4:	e7e5      	b.n	800a3a2 <__d2b+0x52>
 800a3d6:	a801      	add	r0, sp, #4
 800a3d8:	f7ff fcde 	bl	8009d98 <__lo0bits>
 800a3dc:	9b01      	ldr	r3, [sp, #4]
 800a3de:	6163      	str	r3, [r4, #20]
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	6122      	str	r2, [r4, #16]
 800a3e4:	3020      	adds	r0, #32
 800a3e6:	e7e3      	b.n	800a3b0 <__d2b+0x60>
 800a3e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a3f0:	f8c9 0000 	str.w	r0, [r9]
 800a3f4:	6918      	ldr	r0, [r3, #16]
 800a3f6:	f7ff fcaf 	bl	8009d58 <__hi0bits>
 800a3fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a3fe:	e7df      	b.n	800a3c0 <__d2b+0x70>
 800a400:	0800b185 	.word	0x0800b185
 800a404:	0800b227 	.word	0x0800b227

0800a408 <__ratio>:
 800a408:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a40c:	4688      	mov	r8, r1
 800a40e:	4669      	mov	r1, sp
 800a410:	4681      	mov	r9, r0
 800a412:	f7ff ff4d 	bl	800a2b0 <__b2d>
 800a416:	a901      	add	r1, sp, #4
 800a418:	4640      	mov	r0, r8
 800a41a:	ec55 4b10 	vmov	r4, r5, d0
 800a41e:	f7ff ff47 	bl	800a2b0 <__b2d>
 800a422:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a426:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a42a:	eba3 0c02 	sub.w	ip, r3, r2
 800a42e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a432:	1a9b      	subs	r3, r3, r2
 800a434:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a438:	ec51 0b10 	vmov	r0, r1, d0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	bfd6      	itet	le
 800a440:	460a      	movle	r2, r1
 800a442:	462a      	movgt	r2, r5
 800a444:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a448:	468b      	mov	fp, r1
 800a44a:	462f      	mov	r7, r5
 800a44c:	bfd4      	ite	le
 800a44e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a452:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a456:	4620      	mov	r0, r4
 800a458:	ee10 2a10 	vmov	r2, s0
 800a45c:	465b      	mov	r3, fp
 800a45e:	4639      	mov	r1, r7
 800a460:	f7f6 fa04 	bl	800086c <__aeabi_ddiv>
 800a464:	ec41 0b10 	vmov	d0, r0, r1
 800a468:	b003      	add	sp, #12
 800a46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a46e <__copybits>:
 800a46e:	3901      	subs	r1, #1
 800a470:	b570      	push	{r4, r5, r6, lr}
 800a472:	1149      	asrs	r1, r1, #5
 800a474:	6914      	ldr	r4, [r2, #16]
 800a476:	3101      	adds	r1, #1
 800a478:	f102 0314 	add.w	r3, r2, #20
 800a47c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a480:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a484:	1f05      	subs	r5, r0, #4
 800a486:	42a3      	cmp	r3, r4
 800a488:	d30c      	bcc.n	800a4a4 <__copybits+0x36>
 800a48a:	1aa3      	subs	r3, r4, r2
 800a48c:	3b11      	subs	r3, #17
 800a48e:	f023 0303 	bic.w	r3, r3, #3
 800a492:	3211      	adds	r2, #17
 800a494:	42a2      	cmp	r2, r4
 800a496:	bf88      	it	hi
 800a498:	2300      	movhi	r3, #0
 800a49a:	4418      	add	r0, r3
 800a49c:	2300      	movs	r3, #0
 800a49e:	4288      	cmp	r0, r1
 800a4a0:	d305      	bcc.n	800a4ae <__copybits+0x40>
 800a4a2:	bd70      	pop	{r4, r5, r6, pc}
 800a4a4:	f853 6b04 	ldr.w	r6, [r3], #4
 800a4a8:	f845 6f04 	str.w	r6, [r5, #4]!
 800a4ac:	e7eb      	b.n	800a486 <__copybits+0x18>
 800a4ae:	f840 3b04 	str.w	r3, [r0], #4
 800a4b2:	e7f4      	b.n	800a49e <__copybits+0x30>

0800a4b4 <__any_on>:
 800a4b4:	f100 0214 	add.w	r2, r0, #20
 800a4b8:	6900      	ldr	r0, [r0, #16]
 800a4ba:	114b      	asrs	r3, r1, #5
 800a4bc:	4298      	cmp	r0, r3
 800a4be:	b510      	push	{r4, lr}
 800a4c0:	db11      	blt.n	800a4e6 <__any_on+0x32>
 800a4c2:	dd0a      	ble.n	800a4da <__any_on+0x26>
 800a4c4:	f011 011f 	ands.w	r1, r1, #31
 800a4c8:	d007      	beq.n	800a4da <__any_on+0x26>
 800a4ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a4ce:	fa24 f001 	lsr.w	r0, r4, r1
 800a4d2:	fa00 f101 	lsl.w	r1, r0, r1
 800a4d6:	428c      	cmp	r4, r1
 800a4d8:	d10b      	bne.n	800a4f2 <__any_on+0x3e>
 800a4da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d803      	bhi.n	800a4ea <__any_on+0x36>
 800a4e2:	2000      	movs	r0, #0
 800a4e4:	bd10      	pop	{r4, pc}
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	e7f7      	b.n	800a4da <__any_on+0x26>
 800a4ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4ee:	2900      	cmp	r1, #0
 800a4f0:	d0f5      	beq.n	800a4de <__any_on+0x2a>
 800a4f2:	2001      	movs	r0, #1
 800a4f4:	e7f6      	b.n	800a4e4 <__any_on+0x30>

0800a4f6 <_calloc_r>:
 800a4f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4f8:	fba1 2402 	umull	r2, r4, r1, r2
 800a4fc:	b94c      	cbnz	r4, 800a512 <_calloc_r+0x1c>
 800a4fe:	4611      	mov	r1, r2
 800a500:	9201      	str	r2, [sp, #4]
 800a502:	f7fd fe71 	bl	80081e8 <_malloc_r>
 800a506:	9a01      	ldr	r2, [sp, #4]
 800a508:	4605      	mov	r5, r0
 800a50a:	b930      	cbnz	r0, 800a51a <_calloc_r+0x24>
 800a50c:	4628      	mov	r0, r5
 800a50e:	b003      	add	sp, #12
 800a510:	bd30      	pop	{r4, r5, pc}
 800a512:	220c      	movs	r2, #12
 800a514:	6002      	str	r2, [r0, #0]
 800a516:	2500      	movs	r5, #0
 800a518:	e7f8      	b.n	800a50c <_calloc_r+0x16>
 800a51a:	4621      	mov	r1, r4
 800a51c:	f7fd fdf0 	bl	8008100 <memset>
 800a520:	e7f4      	b.n	800a50c <_calloc_r+0x16>

0800a522 <__sfputc_r>:
 800a522:	6893      	ldr	r3, [r2, #8]
 800a524:	3b01      	subs	r3, #1
 800a526:	2b00      	cmp	r3, #0
 800a528:	b410      	push	{r4}
 800a52a:	6093      	str	r3, [r2, #8]
 800a52c:	da08      	bge.n	800a540 <__sfputc_r+0x1e>
 800a52e:	6994      	ldr	r4, [r2, #24]
 800a530:	42a3      	cmp	r3, r4
 800a532:	db01      	blt.n	800a538 <__sfputc_r+0x16>
 800a534:	290a      	cmp	r1, #10
 800a536:	d103      	bne.n	800a540 <__sfputc_r+0x1e>
 800a538:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a53c:	f000 bb0c 	b.w	800ab58 <__swbuf_r>
 800a540:	6813      	ldr	r3, [r2, #0]
 800a542:	1c58      	adds	r0, r3, #1
 800a544:	6010      	str	r0, [r2, #0]
 800a546:	7019      	strb	r1, [r3, #0]
 800a548:	4608      	mov	r0, r1
 800a54a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a54e:	4770      	bx	lr

0800a550 <__sfputs_r>:
 800a550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a552:	4606      	mov	r6, r0
 800a554:	460f      	mov	r7, r1
 800a556:	4614      	mov	r4, r2
 800a558:	18d5      	adds	r5, r2, r3
 800a55a:	42ac      	cmp	r4, r5
 800a55c:	d101      	bne.n	800a562 <__sfputs_r+0x12>
 800a55e:	2000      	movs	r0, #0
 800a560:	e007      	b.n	800a572 <__sfputs_r+0x22>
 800a562:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a566:	463a      	mov	r2, r7
 800a568:	4630      	mov	r0, r6
 800a56a:	f7ff ffda 	bl	800a522 <__sfputc_r>
 800a56e:	1c43      	adds	r3, r0, #1
 800a570:	d1f3      	bne.n	800a55a <__sfputs_r+0xa>
 800a572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a574 <_vfiprintf_r>:
 800a574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a578:	460d      	mov	r5, r1
 800a57a:	b09d      	sub	sp, #116	; 0x74
 800a57c:	4614      	mov	r4, r2
 800a57e:	4698      	mov	r8, r3
 800a580:	4606      	mov	r6, r0
 800a582:	b118      	cbz	r0, 800a58c <_vfiprintf_r+0x18>
 800a584:	6983      	ldr	r3, [r0, #24]
 800a586:	b90b      	cbnz	r3, 800a58c <_vfiprintf_r+0x18>
 800a588:	f7fd fcde 	bl	8007f48 <__sinit>
 800a58c:	4b89      	ldr	r3, [pc, #548]	; (800a7b4 <_vfiprintf_r+0x240>)
 800a58e:	429d      	cmp	r5, r3
 800a590:	d11b      	bne.n	800a5ca <_vfiprintf_r+0x56>
 800a592:	6875      	ldr	r5, [r6, #4]
 800a594:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a596:	07d9      	lsls	r1, r3, #31
 800a598:	d405      	bmi.n	800a5a6 <_vfiprintf_r+0x32>
 800a59a:	89ab      	ldrh	r3, [r5, #12]
 800a59c:	059a      	lsls	r2, r3, #22
 800a59e:	d402      	bmi.n	800a5a6 <_vfiprintf_r+0x32>
 800a5a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5a2:	f7fd fd94 	bl	80080ce <__retarget_lock_acquire_recursive>
 800a5a6:	89ab      	ldrh	r3, [r5, #12]
 800a5a8:	071b      	lsls	r3, r3, #28
 800a5aa:	d501      	bpl.n	800a5b0 <_vfiprintf_r+0x3c>
 800a5ac:	692b      	ldr	r3, [r5, #16]
 800a5ae:	b9eb      	cbnz	r3, 800a5ec <_vfiprintf_r+0x78>
 800a5b0:	4629      	mov	r1, r5
 800a5b2:	4630      	mov	r0, r6
 800a5b4:	f000 fb30 	bl	800ac18 <__swsetup_r>
 800a5b8:	b1c0      	cbz	r0, 800a5ec <_vfiprintf_r+0x78>
 800a5ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5bc:	07dc      	lsls	r4, r3, #31
 800a5be:	d50e      	bpl.n	800a5de <_vfiprintf_r+0x6a>
 800a5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c4:	b01d      	add	sp, #116	; 0x74
 800a5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ca:	4b7b      	ldr	r3, [pc, #492]	; (800a7b8 <_vfiprintf_r+0x244>)
 800a5cc:	429d      	cmp	r5, r3
 800a5ce:	d101      	bne.n	800a5d4 <_vfiprintf_r+0x60>
 800a5d0:	68b5      	ldr	r5, [r6, #8]
 800a5d2:	e7df      	b.n	800a594 <_vfiprintf_r+0x20>
 800a5d4:	4b79      	ldr	r3, [pc, #484]	; (800a7bc <_vfiprintf_r+0x248>)
 800a5d6:	429d      	cmp	r5, r3
 800a5d8:	bf08      	it	eq
 800a5da:	68f5      	ldreq	r5, [r6, #12]
 800a5dc:	e7da      	b.n	800a594 <_vfiprintf_r+0x20>
 800a5de:	89ab      	ldrh	r3, [r5, #12]
 800a5e0:	0598      	lsls	r0, r3, #22
 800a5e2:	d4ed      	bmi.n	800a5c0 <_vfiprintf_r+0x4c>
 800a5e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5e6:	f7fd fd73 	bl	80080d0 <__retarget_lock_release_recursive>
 800a5ea:	e7e9      	b.n	800a5c0 <_vfiprintf_r+0x4c>
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	9309      	str	r3, [sp, #36]	; 0x24
 800a5f0:	2320      	movs	r3, #32
 800a5f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5fa:	2330      	movs	r3, #48	; 0x30
 800a5fc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a7c0 <_vfiprintf_r+0x24c>
 800a600:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a604:	f04f 0901 	mov.w	r9, #1
 800a608:	4623      	mov	r3, r4
 800a60a:	469a      	mov	sl, r3
 800a60c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a610:	b10a      	cbz	r2, 800a616 <_vfiprintf_r+0xa2>
 800a612:	2a25      	cmp	r2, #37	; 0x25
 800a614:	d1f9      	bne.n	800a60a <_vfiprintf_r+0x96>
 800a616:	ebba 0b04 	subs.w	fp, sl, r4
 800a61a:	d00b      	beq.n	800a634 <_vfiprintf_r+0xc0>
 800a61c:	465b      	mov	r3, fp
 800a61e:	4622      	mov	r2, r4
 800a620:	4629      	mov	r1, r5
 800a622:	4630      	mov	r0, r6
 800a624:	f7ff ff94 	bl	800a550 <__sfputs_r>
 800a628:	3001      	adds	r0, #1
 800a62a:	f000 80aa 	beq.w	800a782 <_vfiprintf_r+0x20e>
 800a62e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a630:	445a      	add	r2, fp
 800a632:	9209      	str	r2, [sp, #36]	; 0x24
 800a634:	f89a 3000 	ldrb.w	r3, [sl]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	f000 80a2 	beq.w	800a782 <_vfiprintf_r+0x20e>
 800a63e:	2300      	movs	r3, #0
 800a640:	f04f 32ff 	mov.w	r2, #4294967295
 800a644:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a648:	f10a 0a01 	add.w	sl, sl, #1
 800a64c:	9304      	str	r3, [sp, #16]
 800a64e:	9307      	str	r3, [sp, #28]
 800a650:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a654:	931a      	str	r3, [sp, #104]	; 0x68
 800a656:	4654      	mov	r4, sl
 800a658:	2205      	movs	r2, #5
 800a65a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a65e:	4858      	ldr	r0, [pc, #352]	; (800a7c0 <_vfiprintf_r+0x24c>)
 800a660:	f7f5 fdce 	bl	8000200 <memchr>
 800a664:	9a04      	ldr	r2, [sp, #16]
 800a666:	b9d8      	cbnz	r0, 800a6a0 <_vfiprintf_r+0x12c>
 800a668:	06d1      	lsls	r1, r2, #27
 800a66a:	bf44      	itt	mi
 800a66c:	2320      	movmi	r3, #32
 800a66e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a672:	0713      	lsls	r3, r2, #28
 800a674:	bf44      	itt	mi
 800a676:	232b      	movmi	r3, #43	; 0x2b
 800a678:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a67c:	f89a 3000 	ldrb.w	r3, [sl]
 800a680:	2b2a      	cmp	r3, #42	; 0x2a
 800a682:	d015      	beq.n	800a6b0 <_vfiprintf_r+0x13c>
 800a684:	9a07      	ldr	r2, [sp, #28]
 800a686:	4654      	mov	r4, sl
 800a688:	2000      	movs	r0, #0
 800a68a:	f04f 0c0a 	mov.w	ip, #10
 800a68e:	4621      	mov	r1, r4
 800a690:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a694:	3b30      	subs	r3, #48	; 0x30
 800a696:	2b09      	cmp	r3, #9
 800a698:	d94e      	bls.n	800a738 <_vfiprintf_r+0x1c4>
 800a69a:	b1b0      	cbz	r0, 800a6ca <_vfiprintf_r+0x156>
 800a69c:	9207      	str	r2, [sp, #28]
 800a69e:	e014      	b.n	800a6ca <_vfiprintf_r+0x156>
 800a6a0:	eba0 0308 	sub.w	r3, r0, r8
 800a6a4:	fa09 f303 	lsl.w	r3, r9, r3
 800a6a8:	4313      	orrs	r3, r2
 800a6aa:	9304      	str	r3, [sp, #16]
 800a6ac:	46a2      	mov	sl, r4
 800a6ae:	e7d2      	b.n	800a656 <_vfiprintf_r+0xe2>
 800a6b0:	9b03      	ldr	r3, [sp, #12]
 800a6b2:	1d19      	adds	r1, r3, #4
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	9103      	str	r1, [sp, #12]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	bfbb      	ittet	lt
 800a6bc:	425b      	neglt	r3, r3
 800a6be:	f042 0202 	orrlt.w	r2, r2, #2
 800a6c2:	9307      	strge	r3, [sp, #28]
 800a6c4:	9307      	strlt	r3, [sp, #28]
 800a6c6:	bfb8      	it	lt
 800a6c8:	9204      	strlt	r2, [sp, #16]
 800a6ca:	7823      	ldrb	r3, [r4, #0]
 800a6cc:	2b2e      	cmp	r3, #46	; 0x2e
 800a6ce:	d10c      	bne.n	800a6ea <_vfiprintf_r+0x176>
 800a6d0:	7863      	ldrb	r3, [r4, #1]
 800a6d2:	2b2a      	cmp	r3, #42	; 0x2a
 800a6d4:	d135      	bne.n	800a742 <_vfiprintf_r+0x1ce>
 800a6d6:	9b03      	ldr	r3, [sp, #12]
 800a6d8:	1d1a      	adds	r2, r3, #4
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	9203      	str	r2, [sp, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	bfb8      	it	lt
 800a6e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6e6:	3402      	adds	r4, #2
 800a6e8:	9305      	str	r3, [sp, #20]
 800a6ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a7d0 <_vfiprintf_r+0x25c>
 800a6ee:	7821      	ldrb	r1, [r4, #0]
 800a6f0:	2203      	movs	r2, #3
 800a6f2:	4650      	mov	r0, sl
 800a6f4:	f7f5 fd84 	bl	8000200 <memchr>
 800a6f8:	b140      	cbz	r0, 800a70c <_vfiprintf_r+0x198>
 800a6fa:	2340      	movs	r3, #64	; 0x40
 800a6fc:	eba0 000a 	sub.w	r0, r0, sl
 800a700:	fa03 f000 	lsl.w	r0, r3, r0
 800a704:	9b04      	ldr	r3, [sp, #16]
 800a706:	4303      	orrs	r3, r0
 800a708:	3401      	adds	r4, #1
 800a70a:	9304      	str	r3, [sp, #16]
 800a70c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a710:	482c      	ldr	r0, [pc, #176]	; (800a7c4 <_vfiprintf_r+0x250>)
 800a712:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a716:	2206      	movs	r2, #6
 800a718:	f7f5 fd72 	bl	8000200 <memchr>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d03f      	beq.n	800a7a0 <_vfiprintf_r+0x22c>
 800a720:	4b29      	ldr	r3, [pc, #164]	; (800a7c8 <_vfiprintf_r+0x254>)
 800a722:	bb1b      	cbnz	r3, 800a76c <_vfiprintf_r+0x1f8>
 800a724:	9b03      	ldr	r3, [sp, #12]
 800a726:	3307      	adds	r3, #7
 800a728:	f023 0307 	bic.w	r3, r3, #7
 800a72c:	3308      	adds	r3, #8
 800a72e:	9303      	str	r3, [sp, #12]
 800a730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a732:	443b      	add	r3, r7
 800a734:	9309      	str	r3, [sp, #36]	; 0x24
 800a736:	e767      	b.n	800a608 <_vfiprintf_r+0x94>
 800a738:	fb0c 3202 	mla	r2, ip, r2, r3
 800a73c:	460c      	mov	r4, r1
 800a73e:	2001      	movs	r0, #1
 800a740:	e7a5      	b.n	800a68e <_vfiprintf_r+0x11a>
 800a742:	2300      	movs	r3, #0
 800a744:	3401      	adds	r4, #1
 800a746:	9305      	str	r3, [sp, #20]
 800a748:	4619      	mov	r1, r3
 800a74a:	f04f 0c0a 	mov.w	ip, #10
 800a74e:	4620      	mov	r0, r4
 800a750:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a754:	3a30      	subs	r2, #48	; 0x30
 800a756:	2a09      	cmp	r2, #9
 800a758:	d903      	bls.n	800a762 <_vfiprintf_r+0x1ee>
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d0c5      	beq.n	800a6ea <_vfiprintf_r+0x176>
 800a75e:	9105      	str	r1, [sp, #20]
 800a760:	e7c3      	b.n	800a6ea <_vfiprintf_r+0x176>
 800a762:	fb0c 2101 	mla	r1, ip, r1, r2
 800a766:	4604      	mov	r4, r0
 800a768:	2301      	movs	r3, #1
 800a76a:	e7f0      	b.n	800a74e <_vfiprintf_r+0x1da>
 800a76c:	ab03      	add	r3, sp, #12
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	462a      	mov	r2, r5
 800a772:	4b16      	ldr	r3, [pc, #88]	; (800a7cc <_vfiprintf_r+0x258>)
 800a774:	a904      	add	r1, sp, #16
 800a776:	4630      	mov	r0, r6
 800a778:	f3af 8000 	nop.w
 800a77c:	4607      	mov	r7, r0
 800a77e:	1c78      	adds	r0, r7, #1
 800a780:	d1d6      	bne.n	800a730 <_vfiprintf_r+0x1bc>
 800a782:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a784:	07d9      	lsls	r1, r3, #31
 800a786:	d405      	bmi.n	800a794 <_vfiprintf_r+0x220>
 800a788:	89ab      	ldrh	r3, [r5, #12]
 800a78a:	059a      	lsls	r2, r3, #22
 800a78c:	d402      	bmi.n	800a794 <_vfiprintf_r+0x220>
 800a78e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a790:	f7fd fc9e 	bl	80080d0 <__retarget_lock_release_recursive>
 800a794:	89ab      	ldrh	r3, [r5, #12]
 800a796:	065b      	lsls	r3, r3, #25
 800a798:	f53f af12 	bmi.w	800a5c0 <_vfiprintf_r+0x4c>
 800a79c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a79e:	e711      	b.n	800a5c4 <_vfiprintf_r+0x50>
 800a7a0:	ab03      	add	r3, sp, #12
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	462a      	mov	r2, r5
 800a7a6:	4b09      	ldr	r3, [pc, #36]	; (800a7cc <_vfiprintf_r+0x258>)
 800a7a8:	a904      	add	r1, sp, #16
 800a7aa:	4630      	mov	r0, r6
 800a7ac:	f000 f880 	bl	800a8b0 <_printf_i>
 800a7b0:	e7e4      	b.n	800a77c <_vfiprintf_r+0x208>
 800a7b2:	bf00      	nop
 800a7b4:	0800afa8 	.word	0x0800afa8
 800a7b8:	0800afc8 	.word	0x0800afc8
 800a7bc:	0800af88 	.word	0x0800af88
 800a7c0:	0800b384 	.word	0x0800b384
 800a7c4:	0800b38e 	.word	0x0800b38e
 800a7c8:	00000000 	.word	0x00000000
 800a7cc:	0800a551 	.word	0x0800a551
 800a7d0:	0800b38a 	.word	0x0800b38a

0800a7d4 <_printf_common>:
 800a7d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7d8:	4616      	mov	r6, r2
 800a7da:	4699      	mov	r9, r3
 800a7dc:	688a      	ldr	r2, [r1, #8]
 800a7de:	690b      	ldr	r3, [r1, #16]
 800a7e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	bfb8      	it	lt
 800a7e8:	4613      	movlt	r3, r2
 800a7ea:	6033      	str	r3, [r6, #0]
 800a7ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7f0:	4607      	mov	r7, r0
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	b10a      	cbz	r2, 800a7fa <_printf_common+0x26>
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	6033      	str	r3, [r6, #0]
 800a7fa:	6823      	ldr	r3, [r4, #0]
 800a7fc:	0699      	lsls	r1, r3, #26
 800a7fe:	bf42      	ittt	mi
 800a800:	6833      	ldrmi	r3, [r6, #0]
 800a802:	3302      	addmi	r3, #2
 800a804:	6033      	strmi	r3, [r6, #0]
 800a806:	6825      	ldr	r5, [r4, #0]
 800a808:	f015 0506 	ands.w	r5, r5, #6
 800a80c:	d106      	bne.n	800a81c <_printf_common+0x48>
 800a80e:	f104 0a19 	add.w	sl, r4, #25
 800a812:	68e3      	ldr	r3, [r4, #12]
 800a814:	6832      	ldr	r2, [r6, #0]
 800a816:	1a9b      	subs	r3, r3, r2
 800a818:	42ab      	cmp	r3, r5
 800a81a:	dc26      	bgt.n	800a86a <_printf_common+0x96>
 800a81c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a820:	1e13      	subs	r3, r2, #0
 800a822:	6822      	ldr	r2, [r4, #0]
 800a824:	bf18      	it	ne
 800a826:	2301      	movne	r3, #1
 800a828:	0692      	lsls	r2, r2, #26
 800a82a:	d42b      	bmi.n	800a884 <_printf_common+0xb0>
 800a82c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a830:	4649      	mov	r1, r9
 800a832:	4638      	mov	r0, r7
 800a834:	47c0      	blx	r8
 800a836:	3001      	adds	r0, #1
 800a838:	d01e      	beq.n	800a878 <_printf_common+0xa4>
 800a83a:	6823      	ldr	r3, [r4, #0]
 800a83c:	68e5      	ldr	r5, [r4, #12]
 800a83e:	6832      	ldr	r2, [r6, #0]
 800a840:	f003 0306 	and.w	r3, r3, #6
 800a844:	2b04      	cmp	r3, #4
 800a846:	bf08      	it	eq
 800a848:	1aad      	subeq	r5, r5, r2
 800a84a:	68a3      	ldr	r3, [r4, #8]
 800a84c:	6922      	ldr	r2, [r4, #16]
 800a84e:	bf0c      	ite	eq
 800a850:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a854:	2500      	movne	r5, #0
 800a856:	4293      	cmp	r3, r2
 800a858:	bfc4      	itt	gt
 800a85a:	1a9b      	subgt	r3, r3, r2
 800a85c:	18ed      	addgt	r5, r5, r3
 800a85e:	2600      	movs	r6, #0
 800a860:	341a      	adds	r4, #26
 800a862:	42b5      	cmp	r5, r6
 800a864:	d11a      	bne.n	800a89c <_printf_common+0xc8>
 800a866:	2000      	movs	r0, #0
 800a868:	e008      	b.n	800a87c <_printf_common+0xa8>
 800a86a:	2301      	movs	r3, #1
 800a86c:	4652      	mov	r2, sl
 800a86e:	4649      	mov	r1, r9
 800a870:	4638      	mov	r0, r7
 800a872:	47c0      	blx	r8
 800a874:	3001      	adds	r0, #1
 800a876:	d103      	bne.n	800a880 <_printf_common+0xac>
 800a878:	f04f 30ff 	mov.w	r0, #4294967295
 800a87c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a880:	3501      	adds	r5, #1
 800a882:	e7c6      	b.n	800a812 <_printf_common+0x3e>
 800a884:	18e1      	adds	r1, r4, r3
 800a886:	1c5a      	adds	r2, r3, #1
 800a888:	2030      	movs	r0, #48	; 0x30
 800a88a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a88e:	4422      	add	r2, r4
 800a890:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a894:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a898:	3302      	adds	r3, #2
 800a89a:	e7c7      	b.n	800a82c <_printf_common+0x58>
 800a89c:	2301      	movs	r3, #1
 800a89e:	4622      	mov	r2, r4
 800a8a0:	4649      	mov	r1, r9
 800a8a2:	4638      	mov	r0, r7
 800a8a4:	47c0      	blx	r8
 800a8a6:	3001      	adds	r0, #1
 800a8a8:	d0e6      	beq.n	800a878 <_printf_common+0xa4>
 800a8aa:	3601      	adds	r6, #1
 800a8ac:	e7d9      	b.n	800a862 <_printf_common+0x8e>
	...

0800a8b0 <_printf_i>:
 800a8b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8b4:	7e0f      	ldrb	r7, [r1, #24]
 800a8b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a8b8:	2f78      	cmp	r7, #120	; 0x78
 800a8ba:	4691      	mov	r9, r2
 800a8bc:	4680      	mov	r8, r0
 800a8be:	460c      	mov	r4, r1
 800a8c0:	469a      	mov	sl, r3
 800a8c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a8c6:	d807      	bhi.n	800a8d8 <_printf_i+0x28>
 800a8c8:	2f62      	cmp	r7, #98	; 0x62
 800a8ca:	d80a      	bhi.n	800a8e2 <_printf_i+0x32>
 800a8cc:	2f00      	cmp	r7, #0
 800a8ce:	f000 80d8 	beq.w	800aa82 <_printf_i+0x1d2>
 800a8d2:	2f58      	cmp	r7, #88	; 0x58
 800a8d4:	f000 80a3 	beq.w	800aa1e <_printf_i+0x16e>
 800a8d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8e0:	e03a      	b.n	800a958 <_printf_i+0xa8>
 800a8e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8e6:	2b15      	cmp	r3, #21
 800a8e8:	d8f6      	bhi.n	800a8d8 <_printf_i+0x28>
 800a8ea:	a101      	add	r1, pc, #4	; (adr r1, 800a8f0 <_printf_i+0x40>)
 800a8ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8f0:	0800a949 	.word	0x0800a949
 800a8f4:	0800a95d 	.word	0x0800a95d
 800a8f8:	0800a8d9 	.word	0x0800a8d9
 800a8fc:	0800a8d9 	.word	0x0800a8d9
 800a900:	0800a8d9 	.word	0x0800a8d9
 800a904:	0800a8d9 	.word	0x0800a8d9
 800a908:	0800a95d 	.word	0x0800a95d
 800a90c:	0800a8d9 	.word	0x0800a8d9
 800a910:	0800a8d9 	.word	0x0800a8d9
 800a914:	0800a8d9 	.word	0x0800a8d9
 800a918:	0800a8d9 	.word	0x0800a8d9
 800a91c:	0800aa69 	.word	0x0800aa69
 800a920:	0800a98d 	.word	0x0800a98d
 800a924:	0800aa4b 	.word	0x0800aa4b
 800a928:	0800a8d9 	.word	0x0800a8d9
 800a92c:	0800a8d9 	.word	0x0800a8d9
 800a930:	0800aa8b 	.word	0x0800aa8b
 800a934:	0800a8d9 	.word	0x0800a8d9
 800a938:	0800a98d 	.word	0x0800a98d
 800a93c:	0800a8d9 	.word	0x0800a8d9
 800a940:	0800a8d9 	.word	0x0800a8d9
 800a944:	0800aa53 	.word	0x0800aa53
 800a948:	682b      	ldr	r3, [r5, #0]
 800a94a:	1d1a      	adds	r2, r3, #4
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	602a      	str	r2, [r5, #0]
 800a950:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a954:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a958:	2301      	movs	r3, #1
 800a95a:	e0a3      	b.n	800aaa4 <_printf_i+0x1f4>
 800a95c:	6820      	ldr	r0, [r4, #0]
 800a95e:	6829      	ldr	r1, [r5, #0]
 800a960:	0606      	lsls	r6, r0, #24
 800a962:	f101 0304 	add.w	r3, r1, #4
 800a966:	d50a      	bpl.n	800a97e <_printf_i+0xce>
 800a968:	680e      	ldr	r6, [r1, #0]
 800a96a:	602b      	str	r3, [r5, #0]
 800a96c:	2e00      	cmp	r6, #0
 800a96e:	da03      	bge.n	800a978 <_printf_i+0xc8>
 800a970:	232d      	movs	r3, #45	; 0x2d
 800a972:	4276      	negs	r6, r6
 800a974:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a978:	485e      	ldr	r0, [pc, #376]	; (800aaf4 <_printf_i+0x244>)
 800a97a:	230a      	movs	r3, #10
 800a97c:	e019      	b.n	800a9b2 <_printf_i+0x102>
 800a97e:	680e      	ldr	r6, [r1, #0]
 800a980:	602b      	str	r3, [r5, #0]
 800a982:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a986:	bf18      	it	ne
 800a988:	b236      	sxthne	r6, r6
 800a98a:	e7ef      	b.n	800a96c <_printf_i+0xbc>
 800a98c:	682b      	ldr	r3, [r5, #0]
 800a98e:	6820      	ldr	r0, [r4, #0]
 800a990:	1d19      	adds	r1, r3, #4
 800a992:	6029      	str	r1, [r5, #0]
 800a994:	0601      	lsls	r1, r0, #24
 800a996:	d501      	bpl.n	800a99c <_printf_i+0xec>
 800a998:	681e      	ldr	r6, [r3, #0]
 800a99a:	e002      	b.n	800a9a2 <_printf_i+0xf2>
 800a99c:	0646      	lsls	r6, r0, #25
 800a99e:	d5fb      	bpl.n	800a998 <_printf_i+0xe8>
 800a9a0:	881e      	ldrh	r6, [r3, #0]
 800a9a2:	4854      	ldr	r0, [pc, #336]	; (800aaf4 <_printf_i+0x244>)
 800a9a4:	2f6f      	cmp	r7, #111	; 0x6f
 800a9a6:	bf0c      	ite	eq
 800a9a8:	2308      	moveq	r3, #8
 800a9aa:	230a      	movne	r3, #10
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a9b2:	6865      	ldr	r5, [r4, #4]
 800a9b4:	60a5      	str	r5, [r4, #8]
 800a9b6:	2d00      	cmp	r5, #0
 800a9b8:	bfa2      	ittt	ge
 800a9ba:	6821      	ldrge	r1, [r4, #0]
 800a9bc:	f021 0104 	bicge.w	r1, r1, #4
 800a9c0:	6021      	strge	r1, [r4, #0]
 800a9c2:	b90e      	cbnz	r6, 800a9c8 <_printf_i+0x118>
 800a9c4:	2d00      	cmp	r5, #0
 800a9c6:	d04d      	beq.n	800aa64 <_printf_i+0x1b4>
 800a9c8:	4615      	mov	r5, r2
 800a9ca:	fbb6 f1f3 	udiv	r1, r6, r3
 800a9ce:	fb03 6711 	mls	r7, r3, r1, r6
 800a9d2:	5dc7      	ldrb	r7, [r0, r7]
 800a9d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a9d8:	4637      	mov	r7, r6
 800a9da:	42bb      	cmp	r3, r7
 800a9dc:	460e      	mov	r6, r1
 800a9de:	d9f4      	bls.n	800a9ca <_printf_i+0x11a>
 800a9e0:	2b08      	cmp	r3, #8
 800a9e2:	d10b      	bne.n	800a9fc <_printf_i+0x14c>
 800a9e4:	6823      	ldr	r3, [r4, #0]
 800a9e6:	07de      	lsls	r6, r3, #31
 800a9e8:	d508      	bpl.n	800a9fc <_printf_i+0x14c>
 800a9ea:	6923      	ldr	r3, [r4, #16]
 800a9ec:	6861      	ldr	r1, [r4, #4]
 800a9ee:	4299      	cmp	r1, r3
 800a9f0:	bfde      	ittt	le
 800a9f2:	2330      	movle	r3, #48	; 0x30
 800a9f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a9f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a9fc:	1b52      	subs	r2, r2, r5
 800a9fe:	6122      	str	r2, [r4, #16]
 800aa00:	f8cd a000 	str.w	sl, [sp]
 800aa04:	464b      	mov	r3, r9
 800aa06:	aa03      	add	r2, sp, #12
 800aa08:	4621      	mov	r1, r4
 800aa0a:	4640      	mov	r0, r8
 800aa0c:	f7ff fee2 	bl	800a7d4 <_printf_common>
 800aa10:	3001      	adds	r0, #1
 800aa12:	d14c      	bne.n	800aaae <_printf_i+0x1fe>
 800aa14:	f04f 30ff 	mov.w	r0, #4294967295
 800aa18:	b004      	add	sp, #16
 800aa1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa1e:	4835      	ldr	r0, [pc, #212]	; (800aaf4 <_printf_i+0x244>)
 800aa20:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800aa24:	6829      	ldr	r1, [r5, #0]
 800aa26:	6823      	ldr	r3, [r4, #0]
 800aa28:	f851 6b04 	ldr.w	r6, [r1], #4
 800aa2c:	6029      	str	r1, [r5, #0]
 800aa2e:	061d      	lsls	r5, r3, #24
 800aa30:	d514      	bpl.n	800aa5c <_printf_i+0x1ac>
 800aa32:	07df      	lsls	r7, r3, #31
 800aa34:	bf44      	itt	mi
 800aa36:	f043 0320 	orrmi.w	r3, r3, #32
 800aa3a:	6023      	strmi	r3, [r4, #0]
 800aa3c:	b91e      	cbnz	r6, 800aa46 <_printf_i+0x196>
 800aa3e:	6823      	ldr	r3, [r4, #0]
 800aa40:	f023 0320 	bic.w	r3, r3, #32
 800aa44:	6023      	str	r3, [r4, #0]
 800aa46:	2310      	movs	r3, #16
 800aa48:	e7b0      	b.n	800a9ac <_printf_i+0xfc>
 800aa4a:	6823      	ldr	r3, [r4, #0]
 800aa4c:	f043 0320 	orr.w	r3, r3, #32
 800aa50:	6023      	str	r3, [r4, #0]
 800aa52:	2378      	movs	r3, #120	; 0x78
 800aa54:	4828      	ldr	r0, [pc, #160]	; (800aaf8 <_printf_i+0x248>)
 800aa56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa5a:	e7e3      	b.n	800aa24 <_printf_i+0x174>
 800aa5c:	0659      	lsls	r1, r3, #25
 800aa5e:	bf48      	it	mi
 800aa60:	b2b6      	uxthmi	r6, r6
 800aa62:	e7e6      	b.n	800aa32 <_printf_i+0x182>
 800aa64:	4615      	mov	r5, r2
 800aa66:	e7bb      	b.n	800a9e0 <_printf_i+0x130>
 800aa68:	682b      	ldr	r3, [r5, #0]
 800aa6a:	6826      	ldr	r6, [r4, #0]
 800aa6c:	6961      	ldr	r1, [r4, #20]
 800aa6e:	1d18      	adds	r0, r3, #4
 800aa70:	6028      	str	r0, [r5, #0]
 800aa72:	0635      	lsls	r5, r6, #24
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	d501      	bpl.n	800aa7c <_printf_i+0x1cc>
 800aa78:	6019      	str	r1, [r3, #0]
 800aa7a:	e002      	b.n	800aa82 <_printf_i+0x1d2>
 800aa7c:	0670      	lsls	r0, r6, #25
 800aa7e:	d5fb      	bpl.n	800aa78 <_printf_i+0x1c8>
 800aa80:	8019      	strh	r1, [r3, #0]
 800aa82:	2300      	movs	r3, #0
 800aa84:	6123      	str	r3, [r4, #16]
 800aa86:	4615      	mov	r5, r2
 800aa88:	e7ba      	b.n	800aa00 <_printf_i+0x150>
 800aa8a:	682b      	ldr	r3, [r5, #0]
 800aa8c:	1d1a      	adds	r2, r3, #4
 800aa8e:	602a      	str	r2, [r5, #0]
 800aa90:	681d      	ldr	r5, [r3, #0]
 800aa92:	6862      	ldr	r2, [r4, #4]
 800aa94:	2100      	movs	r1, #0
 800aa96:	4628      	mov	r0, r5
 800aa98:	f7f5 fbb2 	bl	8000200 <memchr>
 800aa9c:	b108      	cbz	r0, 800aaa2 <_printf_i+0x1f2>
 800aa9e:	1b40      	subs	r0, r0, r5
 800aaa0:	6060      	str	r0, [r4, #4]
 800aaa2:	6863      	ldr	r3, [r4, #4]
 800aaa4:	6123      	str	r3, [r4, #16]
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aaac:	e7a8      	b.n	800aa00 <_printf_i+0x150>
 800aaae:	6923      	ldr	r3, [r4, #16]
 800aab0:	462a      	mov	r2, r5
 800aab2:	4649      	mov	r1, r9
 800aab4:	4640      	mov	r0, r8
 800aab6:	47d0      	blx	sl
 800aab8:	3001      	adds	r0, #1
 800aaba:	d0ab      	beq.n	800aa14 <_printf_i+0x164>
 800aabc:	6823      	ldr	r3, [r4, #0]
 800aabe:	079b      	lsls	r3, r3, #30
 800aac0:	d413      	bmi.n	800aaea <_printf_i+0x23a>
 800aac2:	68e0      	ldr	r0, [r4, #12]
 800aac4:	9b03      	ldr	r3, [sp, #12]
 800aac6:	4298      	cmp	r0, r3
 800aac8:	bfb8      	it	lt
 800aaca:	4618      	movlt	r0, r3
 800aacc:	e7a4      	b.n	800aa18 <_printf_i+0x168>
 800aace:	2301      	movs	r3, #1
 800aad0:	4632      	mov	r2, r6
 800aad2:	4649      	mov	r1, r9
 800aad4:	4640      	mov	r0, r8
 800aad6:	47d0      	blx	sl
 800aad8:	3001      	adds	r0, #1
 800aada:	d09b      	beq.n	800aa14 <_printf_i+0x164>
 800aadc:	3501      	adds	r5, #1
 800aade:	68e3      	ldr	r3, [r4, #12]
 800aae0:	9903      	ldr	r1, [sp, #12]
 800aae2:	1a5b      	subs	r3, r3, r1
 800aae4:	42ab      	cmp	r3, r5
 800aae6:	dcf2      	bgt.n	800aace <_printf_i+0x21e>
 800aae8:	e7eb      	b.n	800aac2 <_printf_i+0x212>
 800aaea:	2500      	movs	r5, #0
 800aaec:	f104 0619 	add.w	r6, r4, #25
 800aaf0:	e7f5      	b.n	800aade <_printf_i+0x22e>
 800aaf2:	bf00      	nop
 800aaf4:	0800b395 	.word	0x0800b395
 800aaf8:	0800b3a6 	.word	0x0800b3a6

0800aafc <_read_r>:
 800aafc:	b538      	push	{r3, r4, r5, lr}
 800aafe:	4d07      	ldr	r5, [pc, #28]	; (800ab1c <_read_r+0x20>)
 800ab00:	4604      	mov	r4, r0
 800ab02:	4608      	mov	r0, r1
 800ab04:	4611      	mov	r1, r2
 800ab06:	2200      	movs	r2, #0
 800ab08:	602a      	str	r2, [r5, #0]
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	f7f7 f830 	bl	8001b70 <_read>
 800ab10:	1c43      	adds	r3, r0, #1
 800ab12:	d102      	bne.n	800ab1a <_read_r+0x1e>
 800ab14:	682b      	ldr	r3, [r5, #0]
 800ab16:	b103      	cbz	r3, 800ab1a <_read_r+0x1e>
 800ab18:	6023      	str	r3, [r4, #0]
 800ab1a:	bd38      	pop	{r3, r4, r5, pc}
 800ab1c:	200030ac 	.word	0x200030ac

0800ab20 <nan>:
 800ab20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ab28 <nan+0x8>
 800ab24:	4770      	bx	lr
 800ab26:	bf00      	nop
 800ab28:	00000000 	.word	0x00000000
 800ab2c:	7ff80000 	.word	0x7ff80000

0800ab30 <strncmp>:
 800ab30:	b510      	push	{r4, lr}
 800ab32:	b17a      	cbz	r2, 800ab54 <strncmp+0x24>
 800ab34:	4603      	mov	r3, r0
 800ab36:	3901      	subs	r1, #1
 800ab38:	1884      	adds	r4, r0, r2
 800ab3a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ab3e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ab42:	4290      	cmp	r0, r2
 800ab44:	d101      	bne.n	800ab4a <strncmp+0x1a>
 800ab46:	42a3      	cmp	r3, r4
 800ab48:	d101      	bne.n	800ab4e <strncmp+0x1e>
 800ab4a:	1a80      	subs	r0, r0, r2
 800ab4c:	bd10      	pop	{r4, pc}
 800ab4e:	2800      	cmp	r0, #0
 800ab50:	d1f3      	bne.n	800ab3a <strncmp+0xa>
 800ab52:	e7fa      	b.n	800ab4a <strncmp+0x1a>
 800ab54:	4610      	mov	r0, r2
 800ab56:	e7f9      	b.n	800ab4c <strncmp+0x1c>

0800ab58 <__swbuf_r>:
 800ab58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5a:	460e      	mov	r6, r1
 800ab5c:	4614      	mov	r4, r2
 800ab5e:	4605      	mov	r5, r0
 800ab60:	b118      	cbz	r0, 800ab6a <__swbuf_r+0x12>
 800ab62:	6983      	ldr	r3, [r0, #24]
 800ab64:	b90b      	cbnz	r3, 800ab6a <__swbuf_r+0x12>
 800ab66:	f7fd f9ef 	bl	8007f48 <__sinit>
 800ab6a:	4b21      	ldr	r3, [pc, #132]	; (800abf0 <__swbuf_r+0x98>)
 800ab6c:	429c      	cmp	r4, r3
 800ab6e:	d12b      	bne.n	800abc8 <__swbuf_r+0x70>
 800ab70:	686c      	ldr	r4, [r5, #4]
 800ab72:	69a3      	ldr	r3, [r4, #24]
 800ab74:	60a3      	str	r3, [r4, #8]
 800ab76:	89a3      	ldrh	r3, [r4, #12]
 800ab78:	071a      	lsls	r2, r3, #28
 800ab7a:	d52f      	bpl.n	800abdc <__swbuf_r+0x84>
 800ab7c:	6923      	ldr	r3, [r4, #16]
 800ab7e:	b36b      	cbz	r3, 800abdc <__swbuf_r+0x84>
 800ab80:	6923      	ldr	r3, [r4, #16]
 800ab82:	6820      	ldr	r0, [r4, #0]
 800ab84:	1ac0      	subs	r0, r0, r3
 800ab86:	6963      	ldr	r3, [r4, #20]
 800ab88:	b2f6      	uxtb	r6, r6
 800ab8a:	4283      	cmp	r3, r0
 800ab8c:	4637      	mov	r7, r6
 800ab8e:	dc04      	bgt.n	800ab9a <__swbuf_r+0x42>
 800ab90:	4621      	mov	r1, r4
 800ab92:	4628      	mov	r0, r5
 800ab94:	f7fe fc00 	bl	8009398 <_fflush_r>
 800ab98:	bb30      	cbnz	r0, 800abe8 <__swbuf_r+0x90>
 800ab9a:	68a3      	ldr	r3, [r4, #8]
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	60a3      	str	r3, [r4, #8]
 800aba0:	6823      	ldr	r3, [r4, #0]
 800aba2:	1c5a      	adds	r2, r3, #1
 800aba4:	6022      	str	r2, [r4, #0]
 800aba6:	701e      	strb	r6, [r3, #0]
 800aba8:	6963      	ldr	r3, [r4, #20]
 800abaa:	3001      	adds	r0, #1
 800abac:	4283      	cmp	r3, r0
 800abae:	d004      	beq.n	800abba <__swbuf_r+0x62>
 800abb0:	89a3      	ldrh	r3, [r4, #12]
 800abb2:	07db      	lsls	r3, r3, #31
 800abb4:	d506      	bpl.n	800abc4 <__swbuf_r+0x6c>
 800abb6:	2e0a      	cmp	r6, #10
 800abb8:	d104      	bne.n	800abc4 <__swbuf_r+0x6c>
 800abba:	4621      	mov	r1, r4
 800abbc:	4628      	mov	r0, r5
 800abbe:	f7fe fbeb 	bl	8009398 <_fflush_r>
 800abc2:	b988      	cbnz	r0, 800abe8 <__swbuf_r+0x90>
 800abc4:	4638      	mov	r0, r7
 800abc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc8:	4b0a      	ldr	r3, [pc, #40]	; (800abf4 <__swbuf_r+0x9c>)
 800abca:	429c      	cmp	r4, r3
 800abcc:	d101      	bne.n	800abd2 <__swbuf_r+0x7a>
 800abce:	68ac      	ldr	r4, [r5, #8]
 800abd0:	e7cf      	b.n	800ab72 <__swbuf_r+0x1a>
 800abd2:	4b09      	ldr	r3, [pc, #36]	; (800abf8 <__swbuf_r+0xa0>)
 800abd4:	429c      	cmp	r4, r3
 800abd6:	bf08      	it	eq
 800abd8:	68ec      	ldreq	r4, [r5, #12]
 800abda:	e7ca      	b.n	800ab72 <__swbuf_r+0x1a>
 800abdc:	4621      	mov	r1, r4
 800abde:	4628      	mov	r0, r5
 800abe0:	f000 f81a 	bl	800ac18 <__swsetup_r>
 800abe4:	2800      	cmp	r0, #0
 800abe6:	d0cb      	beq.n	800ab80 <__swbuf_r+0x28>
 800abe8:	f04f 37ff 	mov.w	r7, #4294967295
 800abec:	e7ea      	b.n	800abc4 <__swbuf_r+0x6c>
 800abee:	bf00      	nop
 800abf0:	0800afa8 	.word	0x0800afa8
 800abf4:	0800afc8 	.word	0x0800afc8
 800abf8:	0800af88 	.word	0x0800af88

0800abfc <__ascii_wctomb>:
 800abfc:	b149      	cbz	r1, 800ac12 <__ascii_wctomb+0x16>
 800abfe:	2aff      	cmp	r2, #255	; 0xff
 800ac00:	bf85      	ittet	hi
 800ac02:	238a      	movhi	r3, #138	; 0x8a
 800ac04:	6003      	strhi	r3, [r0, #0]
 800ac06:	700a      	strbls	r2, [r1, #0]
 800ac08:	f04f 30ff 	movhi.w	r0, #4294967295
 800ac0c:	bf98      	it	ls
 800ac0e:	2001      	movls	r0, #1
 800ac10:	4770      	bx	lr
 800ac12:	4608      	mov	r0, r1
 800ac14:	4770      	bx	lr
	...

0800ac18 <__swsetup_r>:
 800ac18:	4b32      	ldr	r3, [pc, #200]	; (800ace4 <__swsetup_r+0xcc>)
 800ac1a:	b570      	push	{r4, r5, r6, lr}
 800ac1c:	681d      	ldr	r5, [r3, #0]
 800ac1e:	4606      	mov	r6, r0
 800ac20:	460c      	mov	r4, r1
 800ac22:	b125      	cbz	r5, 800ac2e <__swsetup_r+0x16>
 800ac24:	69ab      	ldr	r3, [r5, #24]
 800ac26:	b913      	cbnz	r3, 800ac2e <__swsetup_r+0x16>
 800ac28:	4628      	mov	r0, r5
 800ac2a:	f7fd f98d 	bl	8007f48 <__sinit>
 800ac2e:	4b2e      	ldr	r3, [pc, #184]	; (800ace8 <__swsetup_r+0xd0>)
 800ac30:	429c      	cmp	r4, r3
 800ac32:	d10f      	bne.n	800ac54 <__swsetup_r+0x3c>
 800ac34:	686c      	ldr	r4, [r5, #4]
 800ac36:	89a3      	ldrh	r3, [r4, #12]
 800ac38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac3c:	0719      	lsls	r1, r3, #28
 800ac3e:	d42c      	bmi.n	800ac9a <__swsetup_r+0x82>
 800ac40:	06dd      	lsls	r5, r3, #27
 800ac42:	d411      	bmi.n	800ac68 <__swsetup_r+0x50>
 800ac44:	2309      	movs	r3, #9
 800ac46:	6033      	str	r3, [r6, #0]
 800ac48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac4c:	81a3      	strh	r3, [r4, #12]
 800ac4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac52:	e03e      	b.n	800acd2 <__swsetup_r+0xba>
 800ac54:	4b25      	ldr	r3, [pc, #148]	; (800acec <__swsetup_r+0xd4>)
 800ac56:	429c      	cmp	r4, r3
 800ac58:	d101      	bne.n	800ac5e <__swsetup_r+0x46>
 800ac5a:	68ac      	ldr	r4, [r5, #8]
 800ac5c:	e7eb      	b.n	800ac36 <__swsetup_r+0x1e>
 800ac5e:	4b24      	ldr	r3, [pc, #144]	; (800acf0 <__swsetup_r+0xd8>)
 800ac60:	429c      	cmp	r4, r3
 800ac62:	bf08      	it	eq
 800ac64:	68ec      	ldreq	r4, [r5, #12]
 800ac66:	e7e6      	b.n	800ac36 <__swsetup_r+0x1e>
 800ac68:	0758      	lsls	r0, r3, #29
 800ac6a:	d512      	bpl.n	800ac92 <__swsetup_r+0x7a>
 800ac6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac6e:	b141      	cbz	r1, 800ac82 <__swsetup_r+0x6a>
 800ac70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac74:	4299      	cmp	r1, r3
 800ac76:	d002      	beq.n	800ac7e <__swsetup_r+0x66>
 800ac78:	4630      	mov	r0, r6
 800ac7a:	f7fd fa49 	bl	8008110 <_free_r>
 800ac7e:	2300      	movs	r3, #0
 800ac80:	6363      	str	r3, [r4, #52]	; 0x34
 800ac82:	89a3      	ldrh	r3, [r4, #12]
 800ac84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac88:	81a3      	strh	r3, [r4, #12]
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	6063      	str	r3, [r4, #4]
 800ac8e:	6923      	ldr	r3, [r4, #16]
 800ac90:	6023      	str	r3, [r4, #0]
 800ac92:	89a3      	ldrh	r3, [r4, #12]
 800ac94:	f043 0308 	orr.w	r3, r3, #8
 800ac98:	81a3      	strh	r3, [r4, #12]
 800ac9a:	6923      	ldr	r3, [r4, #16]
 800ac9c:	b94b      	cbnz	r3, 800acb2 <__swsetup_r+0x9a>
 800ac9e:	89a3      	ldrh	r3, [r4, #12]
 800aca0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aca4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aca8:	d003      	beq.n	800acb2 <__swsetup_r+0x9a>
 800acaa:	4621      	mov	r1, r4
 800acac:	4630      	mov	r0, r6
 800acae:	f000 f84d 	bl	800ad4c <__smakebuf_r>
 800acb2:	89a0      	ldrh	r0, [r4, #12]
 800acb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acb8:	f010 0301 	ands.w	r3, r0, #1
 800acbc:	d00a      	beq.n	800acd4 <__swsetup_r+0xbc>
 800acbe:	2300      	movs	r3, #0
 800acc0:	60a3      	str	r3, [r4, #8]
 800acc2:	6963      	ldr	r3, [r4, #20]
 800acc4:	425b      	negs	r3, r3
 800acc6:	61a3      	str	r3, [r4, #24]
 800acc8:	6923      	ldr	r3, [r4, #16]
 800acca:	b943      	cbnz	r3, 800acde <__swsetup_r+0xc6>
 800accc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800acd0:	d1ba      	bne.n	800ac48 <__swsetup_r+0x30>
 800acd2:	bd70      	pop	{r4, r5, r6, pc}
 800acd4:	0781      	lsls	r1, r0, #30
 800acd6:	bf58      	it	pl
 800acd8:	6963      	ldrpl	r3, [r4, #20]
 800acda:	60a3      	str	r3, [r4, #8]
 800acdc:	e7f4      	b.n	800acc8 <__swsetup_r+0xb0>
 800acde:	2000      	movs	r0, #0
 800ace0:	e7f7      	b.n	800acd2 <__swsetup_r+0xba>
 800ace2:	bf00      	nop
 800ace4:	20000010 	.word	0x20000010
 800ace8:	0800afa8 	.word	0x0800afa8
 800acec:	0800afc8 	.word	0x0800afc8
 800acf0:	0800af88 	.word	0x0800af88

0800acf4 <abort>:
 800acf4:	b508      	push	{r3, lr}
 800acf6:	2006      	movs	r0, #6
 800acf8:	f000 f890 	bl	800ae1c <raise>
 800acfc:	2001      	movs	r0, #1
 800acfe:	f7f6 ff2d 	bl	8001b5c <_exit>

0800ad02 <__swhatbuf_r>:
 800ad02:	b570      	push	{r4, r5, r6, lr}
 800ad04:	460e      	mov	r6, r1
 800ad06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad0a:	2900      	cmp	r1, #0
 800ad0c:	b096      	sub	sp, #88	; 0x58
 800ad0e:	4614      	mov	r4, r2
 800ad10:	461d      	mov	r5, r3
 800ad12:	da08      	bge.n	800ad26 <__swhatbuf_r+0x24>
 800ad14:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	602a      	str	r2, [r5, #0]
 800ad1c:	061a      	lsls	r2, r3, #24
 800ad1e:	d410      	bmi.n	800ad42 <__swhatbuf_r+0x40>
 800ad20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad24:	e00e      	b.n	800ad44 <__swhatbuf_r+0x42>
 800ad26:	466a      	mov	r2, sp
 800ad28:	f000 f894 	bl	800ae54 <_fstat_r>
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	dbf1      	blt.n	800ad14 <__swhatbuf_r+0x12>
 800ad30:	9a01      	ldr	r2, [sp, #4]
 800ad32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ad36:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ad3a:	425a      	negs	r2, r3
 800ad3c:	415a      	adcs	r2, r3
 800ad3e:	602a      	str	r2, [r5, #0]
 800ad40:	e7ee      	b.n	800ad20 <__swhatbuf_r+0x1e>
 800ad42:	2340      	movs	r3, #64	; 0x40
 800ad44:	2000      	movs	r0, #0
 800ad46:	6023      	str	r3, [r4, #0]
 800ad48:	b016      	add	sp, #88	; 0x58
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}

0800ad4c <__smakebuf_r>:
 800ad4c:	898b      	ldrh	r3, [r1, #12]
 800ad4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad50:	079d      	lsls	r5, r3, #30
 800ad52:	4606      	mov	r6, r0
 800ad54:	460c      	mov	r4, r1
 800ad56:	d507      	bpl.n	800ad68 <__smakebuf_r+0x1c>
 800ad58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad5c:	6023      	str	r3, [r4, #0]
 800ad5e:	6123      	str	r3, [r4, #16]
 800ad60:	2301      	movs	r3, #1
 800ad62:	6163      	str	r3, [r4, #20]
 800ad64:	b002      	add	sp, #8
 800ad66:	bd70      	pop	{r4, r5, r6, pc}
 800ad68:	ab01      	add	r3, sp, #4
 800ad6a:	466a      	mov	r2, sp
 800ad6c:	f7ff ffc9 	bl	800ad02 <__swhatbuf_r>
 800ad70:	9900      	ldr	r1, [sp, #0]
 800ad72:	4605      	mov	r5, r0
 800ad74:	4630      	mov	r0, r6
 800ad76:	f7fd fa37 	bl	80081e8 <_malloc_r>
 800ad7a:	b948      	cbnz	r0, 800ad90 <__smakebuf_r+0x44>
 800ad7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad80:	059a      	lsls	r2, r3, #22
 800ad82:	d4ef      	bmi.n	800ad64 <__smakebuf_r+0x18>
 800ad84:	f023 0303 	bic.w	r3, r3, #3
 800ad88:	f043 0302 	orr.w	r3, r3, #2
 800ad8c:	81a3      	strh	r3, [r4, #12]
 800ad8e:	e7e3      	b.n	800ad58 <__smakebuf_r+0xc>
 800ad90:	4b0d      	ldr	r3, [pc, #52]	; (800adc8 <__smakebuf_r+0x7c>)
 800ad92:	62b3      	str	r3, [r6, #40]	; 0x28
 800ad94:	89a3      	ldrh	r3, [r4, #12]
 800ad96:	6020      	str	r0, [r4, #0]
 800ad98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad9c:	81a3      	strh	r3, [r4, #12]
 800ad9e:	9b00      	ldr	r3, [sp, #0]
 800ada0:	6163      	str	r3, [r4, #20]
 800ada2:	9b01      	ldr	r3, [sp, #4]
 800ada4:	6120      	str	r0, [r4, #16]
 800ada6:	b15b      	cbz	r3, 800adc0 <__smakebuf_r+0x74>
 800ada8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adac:	4630      	mov	r0, r6
 800adae:	f000 f863 	bl	800ae78 <_isatty_r>
 800adb2:	b128      	cbz	r0, 800adc0 <__smakebuf_r+0x74>
 800adb4:	89a3      	ldrh	r3, [r4, #12]
 800adb6:	f023 0303 	bic.w	r3, r3, #3
 800adba:	f043 0301 	orr.w	r3, r3, #1
 800adbe:	81a3      	strh	r3, [r4, #12]
 800adc0:	89a0      	ldrh	r0, [r4, #12]
 800adc2:	4305      	orrs	r5, r0
 800adc4:	81a5      	strh	r5, [r4, #12]
 800adc6:	e7cd      	b.n	800ad64 <__smakebuf_r+0x18>
 800adc8:	08007ee1 	.word	0x08007ee1

0800adcc <_raise_r>:
 800adcc:	291f      	cmp	r1, #31
 800adce:	b538      	push	{r3, r4, r5, lr}
 800add0:	4604      	mov	r4, r0
 800add2:	460d      	mov	r5, r1
 800add4:	d904      	bls.n	800ade0 <_raise_r+0x14>
 800add6:	2316      	movs	r3, #22
 800add8:	6003      	str	r3, [r0, #0]
 800adda:	f04f 30ff 	mov.w	r0, #4294967295
 800adde:	bd38      	pop	{r3, r4, r5, pc}
 800ade0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ade2:	b112      	cbz	r2, 800adea <_raise_r+0x1e>
 800ade4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ade8:	b94b      	cbnz	r3, 800adfe <_raise_r+0x32>
 800adea:	4620      	mov	r0, r4
 800adec:	f000 f830 	bl	800ae50 <_getpid_r>
 800adf0:	462a      	mov	r2, r5
 800adf2:	4601      	mov	r1, r0
 800adf4:	4620      	mov	r0, r4
 800adf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adfa:	f000 b817 	b.w	800ae2c <_kill_r>
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d00a      	beq.n	800ae18 <_raise_r+0x4c>
 800ae02:	1c59      	adds	r1, r3, #1
 800ae04:	d103      	bne.n	800ae0e <_raise_r+0x42>
 800ae06:	2316      	movs	r3, #22
 800ae08:	6003      	str	r3, [r0, #0]
 800ae0a:	2001      	movs	r0, #1
 800ae0c:	e7e7      	b.n	800adde <_raise_r+0x12>
 800ae0e:	2400      	movs	r4, #0
 800ae10:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ae14:	4628      	mov	r0, r5
 800ae16:	4798      	blx	r3
 800ae18:	2000      	movs	r0, #0
 800ae1a:	e7e0      	b.n	800adde <_raise_r+0x12>

0800ae1c <raise>:
 800ae1c:	4b02      	ldr	r3, [pc, #8]	; (800ae28 <raise+0xc>)
 800ae1e:	4601      	mov	r1, r0
 800ae20:	6818      	ldr	r0, [r3, #0]
 800ae22:	f7ff bfd3 	b.w	800adcc <_raise_r>
 800ae26:	bf00      	nop
 800ae28:	20000010 	.word	0x20000010

0800ae2c <_kill_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d07      	ldr	r5, [pc, #28]	; (800ae4c <_kill_r+0x20>)
 800ae30:	2300      	movs	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	4611      	mov	r1, r2
 800ae38:	602b      	str	r3, [r5, #0]
 800ae3a:	f7f6 fe7f 	bl	8001b3c <_kill>
 800ae3e:	1c43      	adds	r3, r0, #1
 800ae40:	d102      	bne.n	800ae48 <_kill_r+0x1c>
 800ae42:	682b      	ldr	r3, [r5, #0]
 800ae44:	b103      	cbz	r3, 800ae48 <_kill_r+0x1c>
 800ae46:	6023      	str	r3, [r4, #0]
 800ae48:	bd38      	pop	{r3, r4, r5, pc}
 800ae4a:	bf00      	nop
 800ae4c:	200030ac 	.word	0x200030ac

0800ae50 <_getpid_r>:
 800ae50:	f7f6 be6c 	b.w	8001b2c <_getpid>

0800ae54 <_fstat_r>:
 800ae54:	b538      	push	{r3, r4, r5, lr}
 800ae56:	4d07      	ldr	r5, [pc, #28]	; (800ae74 <_fstat_r+0x20>)
 800ae58:	2300      	movs	r3, #0
 800ae5a:	4604      	mov	r4, r0
 800ae5c:	4608      	mov	r0, r1
 800ae5e:	4611      	mov	r1, r2
 800ae60:	602b      	str	r3, [r5, #0]
 800ae62:	f7f6 feca 	bl	8001bfa <_fstat>
 800ae66:	1c43      	adds	r3, r0, #1
 800ae68:	d102      	bne.n	800ae70 <_fstat_r+0x1c>
 800ae6a:	682b      	ldr	r3, [r5, #0]
 800ae6c:	b103      	cbz	r3, 800ae70 <_fstat_r+0x1c>
 800ae6e:	6023      	str	r3, [r4, #0]
 800ae70:	bd38      	pop	{r3, r4, r5, pc}
 800ae72:	bf00      	nop
 800ae74:	200030ac 	.word	0x200030ac

0800ae78 <_isatty_r>:
 800ae78:	b538      	push	{r3, r4, r5, lr}
 800ae7a:	4d06      	ldr	r5, [pc, #24]	; (800ae94 <_isatty_r+0x1c>)
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	4604      	mov	r4, r0
 800ae80:	4608      	mov	r0, r1
 800ae82:	602b      	str	r3, [r5, #0]
 800ae84:	f7f6 fec9 	bl	8001c1a <_isatty>
 800ae88:	1c43      	adds	r3, r0, #1
 800ae8a:	d102      	bne.n	800ae92 <_isatty_r+0x1a>
 800ae8c:	682b      	ldr	r3, [r5, #0]
 800ae8e:	b103      	cbz	r3, 800ae92 <_isatty_r+0x1a>
 800ae90:	6023      	str	r3, [r4, #0]
 800ae92:	bd38      	pop	{r3, r4, r5, pc}
 800ae94:	200030ac 	.word	0x200030ac

0800ae98 <_init>:
 800ae98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae9a:	bf00      	nop
 800ae9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae9e:	bc08      	pop	{r3}
 800aea0:	469e      	mov	lr, r3
 800aea2:	4770      	bx	lr

0800aea4 <_fini>:
 800aea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aea6:	bf00      	nop
 800aea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeaa:	bc08      	pop	{r3}
 800aeac:	469e      	mov	lr, r3
 800aeae:	4770      	bx	lr
