verilog work "../BMD/common/BMD_GEN2.v"
verilog work "../BMD/common/BMD_INTR_CTRL_DELAY.v"
verilog work "../BMD/common/BMD_PCIE_20.v"
verilog work "../BMD/common/BMD_INTR_CTRL.v"
verilog work "../BMD/common/BMD_EP_MEM.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/pcie_bram_s6.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/axi_basic_tx_thrtl_ctl.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/axi_basic_tx_pipeline.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/axi_basic_rx_pipeline.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/axi_basic_rx_null_gen.v"
verilog work "../BMD/common/BMD_RD_THROTTLE.v"
verilog work "../BMD/common/BMD_EP_MEM_ACCESS.v"
verilog work "../BMD/BMD_32_TX_ENGINE.v"
verilog work "../BMD/BMD_32_RX_ENGINE.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/pcie_brams_s6.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/gtpa1_dual_wrapper_tile.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/axi_basic_tx.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/axi_basic_rx.v"
verilog work "../BMD/common/BMD_TO_CTRL.v"
verilog work "../BMD/common/BMD_EP.v"
verilog work "../BMD/common/BMD_CFG_CTRL.v"
verilog work "../BMD/common/axi_trn_tx.v"
verilog work "../BMD/common/axi_trn_rx.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/pcie_bram_top_s6.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/gtpa1_dual_wrapper.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/axi_basic_top.v"
verilog work "../BMD/common/BMD.v"
verilog work "../BMD/common/axi_trn_top.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/source/s6_pcie_v2_4.v"
verilog work "../BMD/s6_pci_exp_32b_app.v"
verilog work "../GVI_PCIe_x1_Gen1/s6_pcie_v2_4/example_design/xilinx_pcie_1_1_ep_s6.v"
