$date
	Sun Apr 10 16:04:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module coin $end
$var wire 1 " clk $end
$var wire 1 # i $end
$var reg 3 $ NS [2:0] $end
$var reg 3 % PS [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
0"
x!
$end
#5
1"
#10
b0 %
0"
0#
#15
b0 %
1"
#20
b10 $
0!
0"
1#
#25
b100 $
b10 %
1"
#30
0"
#35
b1 $
1!
b100 %
1"
#40
0"
#45
b11 $
0!
b1 %
1"
#50
0"
