--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SBox.twx SBox.ncd -o SBox.twr SBox.pcf

Design file:              SBox.ncd
Physical constraint file: SBox.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Data_In<0>  |    3.126(R)|    0.522(R)|Clk_BUFGP         |   0.000|
Data_In<1>  |    3.946(R)|    0.725(R)|Clk_BUFGP         |   0.000|
Data_In<2>  |    4.664(R)|    0.532(R)|Clk_BUFGP         |   0.000|
Data_In<3>  |    4.622(R)|    0.718(R)|Clk_BUFGP         |   0.000|
Data_In<4>  |    2.792(R)|    0.660(R)|Clk_BUFGP         |   0.000|
Data_In<5>  |    2.988(R)|    0.605(R)|Clk_BUFGP         |   0.000|
Data_In<6>  |    4.535(R)|    0.717(R)|Clk_BUFGP         |   0.000|
Data_In<7>  |    3.554(R)|    0.724(R)|Clk_BUFGP         |   0.000|
Inverse     |    3.567(R)|    0.505(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Data_Out<0> |   12.403(R)|Clk_BUFGP         |   0.000|
Data_Out<1> |   10.657(R)|Clk_BUFGP         |   0.000|
Data_Out<2> |   12.279(R)|Clk_BUFGP         |   0.000|
Data_Out<3> |   11.488(R)|Clk_BUFGP         |   0.000|
Data_Out<4> |   12.023(R)|Clk_BUFGP         |   0.000|
Data_Out<5> |   11.404(R)|Clk_BUFGP         |   0.000|
Data_Out<6> |   11.468(R)|Clk_BUFGP         |   0.000|
Data_Out<7> |   12.438(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.974|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Inverse        |Data_Out<0>    |    8.641|
Inverse        |Data_Out<1>    |    8.273|
Inverse        |Data_Out<2>    |    9.290|
Inverse        |Data_Out<3>    |    8.621|
Inverse        |Data_Out<4>    |    8.261|
Inverse        |Data_Out<5>    |    9.274|
Inverse        |Data_Out<6>    |    8.612|
Inverse        |Data_Out<7>    |    9.735|
---------------+---------------+---------+


Analysis completed Tue Feb 16 15:28:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



