// Seed: 1798106111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = id_1;
  logic [-1 : -1] id_9;
  ;
  parameter id_10 = -1'b0;
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    output wor  id_2,
    output wand id_3,
    input  tri0 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
