Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto be26b0521bba4a31a8ca6aa24f42fb11 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot SCPU_test_func_synth xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port clk on this module [E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sim_1/new/SCPU_test.v:30]
ERROR: [VRFC 10-426] cannot find port clk_100mhz on this module [E:/Learning/CA/EXP2_vivado/EXP2_vivado.srcs/sim_1/new/SCPU_test.v:29]
ERROR: [VRFC 10-2063] Module <IF_Stage> not found while processing module instance <IF> [E:/Learning/CA/EXP2_vivado/EXP2_vivado.sim/sim_1/synth/func/xsim/SCPU_test_func_synth.v:9742]
ERROR: [VRFC 10-2063] Module <MEM_Stage> not found while processing module instance <MEM> [E:/Learning/CA/EXP2_vivado/EXP2_vivado.sim/sim_1/synth/func/xsim/SCPU_test_func_synth.v:9745]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
