library verilog;
use verilog.vl_types.all;
entity tb_RISC_V_Core is
end tb_RISC_V_Core;
