Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  6 12:54:52 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_drc -file hydro_spartan_7_drc_opted.rpt -pb hydro_spartan_7_drc_opted.pb -rpx hydro_spartan_7_drc_opted.rpx
| Design       : hydro_spartan_7
| Device       : xc7s25ftgb196-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 14
+----------+----------+-----------------------------------------------------+------------+
| Rule     | Severity | Description                                         | Violations |
+----------+----------+-----------------------------------------------------+------------+
| BUFC-1   | Warning  | Input Buffer Connections                            | 1          |
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| DPIP-1   | Warning  | Input pipelining                                    | 12         |
+----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer FPGA_system/spi_0_ss_iobuf_0/IBUF (in FPGA_system/spi_0_ss_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP PhaseHydrophones/Product1_out1 input PhaseHydrophones/Product1_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP PhaseHydrophones/Product1_out1 input PhaseHydrophones/Product1_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP PhaseHydrophones/Product2_out1 input PhaseHydrophones/Product2_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP PhaseHydrophones/Product2_out1 input PhaseHydrophones/Product2_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP PhaseHydrophones/Product3_out1 input PhaseHydrophones/Product3_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP PhaseHydrophones/Product3_out1 input PhaseHydrophones/Product3_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP PhaseHydrophones/Product_out1 input PhaseHydrophones/Product_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP PhaseHydrophones/Product_out1 input PhaseHydrophones/Product_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out_1_reg input PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out_1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out_1_reg input PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_multiply_out_1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


