
---------- Begin Simulation Statistics ----------
simSeconds                                   0.175607                       # Number of seconds simulated (Second)
simTicks                                 175607115000                       # Number of ticks simulated (Tick)
finalTick                                175607115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    144.49                       # Real time elapsed on the host (Second)
hostTickRate                               1215365889                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405379184                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100677219                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   692094                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     696781                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        175607115                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           100677219                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                     484708                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.756071                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.569453                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           47      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       40121115     39.85%     39.85% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         20664      0.02%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              4      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc           16      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd            11      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu            14      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp            29      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc           19      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      47675346     47.35%     87.23% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     12859954     12.77%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100677219                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                 5708199                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4575600                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            185524                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2940239                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2937493                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999066                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  137178                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                105                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             298                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              134                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          127                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       57662382                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          57662382                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      57662382                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         57662382                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       929729                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          929729                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       929729                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         929729                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  61749422000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  61749422000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  61749422000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  61749422000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     58592111                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      58592111                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     58592111                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     58592111                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.015868                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015868                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.015868                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015868                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 66416.581606                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 66416.581606                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 66416.581606                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 66416.581606                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       647825                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            647825                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       111543                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        111543                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       111543                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       111543                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       818186                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       818186                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       818186                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       818186                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  50310006000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  50310006000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  50310006000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  50310006000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.013964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.013964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 61489.693053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 61489.693053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 61489.693053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 61489.693053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 814096                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       209000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       209000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       104500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       104500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       205000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       205000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       102500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       102500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     45286873                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        45286873                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       453922                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        453922                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  22079377000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  22079377000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     45740795                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     45740795                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009924                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009924                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48641.345870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48641.345870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          526                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          526                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       453396                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       453396                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  21147864000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  21147864000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.009912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 46643.252256                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46643.252256                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           30                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              30                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            4                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             4                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       339000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       339000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.117647                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.117647                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        84750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        84750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            4                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            4                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       331000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       331000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.117647                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.117647                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        82750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        82750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data           14                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total           14                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data       756000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       756000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data           14                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total           14                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data        54000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total        54000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data           14                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total           14                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       728000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       728000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data        52000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total        52000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     12375509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       12375509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       475793                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       475793                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  39669289000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  39669289000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     12851302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     12851302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.037023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.037023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83375.100096                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83375.100096                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       111017                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       111017                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       364776                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       364776                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  29161414000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  29161414000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.028384                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.028384                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79943.346053                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79943.346053                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          4045.060043                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             58480610                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             818192                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              71.475412                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              224000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  4045.060043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          222                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1522                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         2344                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           59410345                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          59410345                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            35700713                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                 111                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           49126175                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          12846485                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  43                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       20709356                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          20709356                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      20709356                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         20709356                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1448                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1448                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1448                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1448                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    146237000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    146237000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    146237000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    146237000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     20710804                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      20710804                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     20710804                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     20710804                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 100992.403315                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 100992.403315                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 100992.403315                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 100992.403315                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          309                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               309                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1448                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1448                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1448                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1448                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    143341000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    143341000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    143341000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    143341000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 98992.403315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 98992.403315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 98992.403315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 98992.403315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    309                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     20709356                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        20709356                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1448                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1448                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    146237000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    146237000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     20710804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     20710804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 100992.403315                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 100992.403315                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1448                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1448                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    143341000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    143341000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 98992.403315                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 98992.403315                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           917.549032                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             20710804                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1448                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           14303.041436                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              108000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   917.549032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.448022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.448022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1139                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1139                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.556152                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           20712252                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          20712252                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100677219                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    84                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     24                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 438167                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    438191                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    24                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                438167                       # number of overall hits (Count)
system.l2.overallHits::total                   438191                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1424                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               380011                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  381435                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1424                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              380011                       # number of overall misses (Count)
system.l2.overallMisses::total                 381435                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       138489000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     38553115000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        38691604000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      138489000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    38553115000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       38691604000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1448                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             818178                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                819626                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1448                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            818178                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               819626                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.983425                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.464460                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.465377                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.983425                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.464460                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.465377                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 97253.511236                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 101452.629003                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    101436.952561                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 97253.511236                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 101452.629003                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   101436.952561                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               203839                       # number of writebacks (Count)
system.l2.writebacks::total                    203839                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1424                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           380011                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              381435                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1424                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          380011                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             381435                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    110009000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  30952895000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    31062904000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    110009000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  30952895000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   31062904000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.983425                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.464460                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.465377                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.983425                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.464460                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.465377                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77253.511236                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81452.629003                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 81436.952561                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77253.511236                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81452.629003                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 81436.952561                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         316815                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         2944                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           2944                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           14                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              14                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           14                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            14                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           14                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           14                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       406000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       406000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1424                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1424                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    138489000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    138489000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1448                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1448                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.983425                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.983425                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 97253.511236                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 97253.511236                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1424                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1424                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    110009000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    110009000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.983425                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.983425                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77253.511236                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77253.511236                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             116883                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                116883                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           247928                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              247928                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  25577162000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    25577162000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         364811                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            364811                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.679607                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.679607                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 103163.668484                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 103163.668484                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       247928                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          247928                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  20618602000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  20618602000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.679607                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.679607                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 83163.668484                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 83163.668484                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         321284                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            321284                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       132083                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          132083                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  12975953000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  12975953000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       453367                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        453367                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.291338                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.291338                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98240.901554                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98240.901554                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       132083                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       132083                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  10334293000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  10334293000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.291338                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.291338                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78240.901554                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78240.901554                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          309                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              309                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          309                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          309                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       647825                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           647825                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       647825                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       647825                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 63520.815618                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1631084                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     382351                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.265934                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       87000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     176.457622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       145.414569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     63198.943427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.002219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.964339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.969251                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          65536                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   25                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  492                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 7194                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                57823                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3650435                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3650435                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    161580.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1424.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    379943.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.009613878750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         9517                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         9517                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1001907                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             152266                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      381435                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     203839                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    381435                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   203839                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     68                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 42259                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                381435                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5               203839                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  362603                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   18750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   8927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   9636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   9586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   9618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   9611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   9636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   9569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   9533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   9517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         9517                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      40.070085                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     26.852920                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    137.094327                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          9380     98.56%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023          127      1.33%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            6      0.06%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          9517                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         9517                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.974677                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.940926                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.077342                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             5085     53.43%     53.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              129      1.36%     54.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3782     39.74%     94.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              501      5.26%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               20      0.21%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          9517                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12205920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6522848                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              69506978.68933158                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              37144554.19417374                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  175603635000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     300036.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        45568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     12158176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      5169536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 259488.347041063796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 69235099.044819444418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 29438078.291987199336                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1424                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       380011                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       203839                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     36956250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  11435631250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4209412645500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25952.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30092.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  20650673.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        45568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     12160352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12205920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        45568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        45568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6522848                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6522848                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1424                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       380011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          381435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       203839                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         203839                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         259488                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       69247490                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          69506979                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       259488                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        259488                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     37144554                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         37144554                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     37144554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        259488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      69247490                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        106651533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               381367                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              161548                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        23883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        24008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        24088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        24126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        23705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        23986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        23466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        23607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        22920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        23482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        23703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        23954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        24067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        23956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        24286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        24130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9945                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        10228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        10080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        10535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        10236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        10240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         9906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         9483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         9753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        10170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        10204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        10237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        10236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        10226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        10329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4321956250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1906835000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        11472587500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11332.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30082.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              253091                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              82457                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       207366                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   167.561201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   100.996918                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   241.583004                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       145572     70.20%     70.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        29145     14.05%     84.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6558      3.16%     87.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2995      1.44%     88.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8852      4.27%     93.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          917      0.44%     93.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2361      1.14%     94.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          726      0.35%     95.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10240      4.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       207366                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              24407488                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           10339072                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              138.989175                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               58.876157                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.46                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       744509220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       395712240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1362804660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     422350200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 13861975920.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  44717652540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  29776161600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   91281166380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   519.803348                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76937049250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5863780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  92806285750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       736091160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       391241730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1360155720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     420930360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 13861975920.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  44307297000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  30121724160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   91199416050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   519.337819                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  77843636250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5863780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  91899698750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              133507                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        203839                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            111006                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             247928                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            247928                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         133507                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             14                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1077729                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1077729                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     18728768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 18728768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             381449                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   381449    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               381449                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1103972000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1281803500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         696294                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       314845                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             454815                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       851664                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          309                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           279247                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            364811                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           364811                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1448                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        453367                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            14                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           14                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3205                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2450480                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2453685                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        56224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46912096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                46968320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          316815                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6522848                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1136455                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004327                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065635                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1131538     99.57%     99.57% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4917      0.43%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1136455                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 175607115000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2282179000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2896000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1636370000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1634045                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       814405                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            4914                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         4914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        42728800                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       132878315                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
