Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx32.o/xelab -wto 798a3b36444f48bf87264cf86ec24a3f --debug typical --relax -L xil_defaultlib -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb -log elaborate.log 
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture logica of entity xil_defaultlib.contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_tb
Built simulation snapshot contador_tb_behav
