#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul 24 16:23:58 2021
# Process ID: 22476
# Current directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16604 C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.xpr
# Log file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/vivado.log
# Journal file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.453 ; gain = 7.590
INFO: [Device 21-403] Loading part xcvu095-ffvb2104-2-e
set_property -dict [list CONFIG.C0.DDR4_TimePeriod {938} CONFIG.C0.DDR4_InputClockPeriod {14071} CONFIG.C0.DDR4_Specify_MandD {true} CONFIG.C0.DDR4_CLKFBOUT_MULT {11} CONFIG.C0.DDR4_CLKOUT0_DIVIDE {4} CONFIG.C0.DDR4_CasLatency {15} CONFIG.C0.DDR4_CasWriteLatency {14}] [get_ips ddr4_0]
generate_target all [get_files  C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr4_0'...
Exporting to file c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/hw_handoff/ddr4_0_microblaze_mcs.hwh
Generated Block Design Tcl file c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/hw_handoff/ddr4_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/ddr4_0_microblaze_mcs.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.199 ; gain = 11.453
catch { config_ip_cache -export [get_ips -all ddr4_0] }
export_ip_user_files -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci] -no_script -sync -force -quiet
reset_run ddr4_0_synth_1
launch_runs ddr4_0_synth_1 -jobs 8
[Sat Jul 24 16:25:35 2021] Launched ddr4_0_synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/ddr4_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.xci] -directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Sat Jul 24 16:25:57 2021] Launched ddr4_0_synth_1, synth_1...
Run output will be captured here:
ddr4_0_synth_1: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/ddr4_0_synth_1/runme.log
synth_1: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
[Sat Jul 24 16:25:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1

reset_run ddr4_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/ddr4_0_synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 24 16:29:41 2021...
