

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2048 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ef36522e2d45247004aa03edb85bd63f  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting specific PTX file named stencil.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm5ffPfS_iii : hostFun 0x0x403527, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12naive_kernelffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmbffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmoffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmuffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm1ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm2ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmgffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm3ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm4ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmiffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm6ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm5ffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm5ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm6ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmiffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm4ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm3ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmgffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm2ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm1ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmuffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmoffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmbffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z12naive_kernelffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm6ffPfS_iii : hostFun 0x0x40332e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmiffPfS_iii : hostFun 0x0x403135, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm4ffPfS_iii : hostFun 0x0x402f3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm3ffPfS_iii : hostFun 0x0x402d43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmgffPfS_iii : hostFun 0x0x402b4a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm2ffPfS_iii : hostFun 0x0x402951, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm1ffPfS_iii : hostFun 0x0x402758, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmuffPfS_iii : hostFun 0x0x40255f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmoffPfS_iii : hostFun 0x0x402366, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmbffPfS_iii : hostFun 0x0x40216d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12naive_kernelffPfS_iii : hostFun 0x0x401f74, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6091c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46091c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4d9b50bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4d9b50b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4d9b50b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd4d9b50a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4d9b50a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4d9b50a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd4d9b509c..

GPGPU-Sim PTX: cudaLaunch for 0x0x40255f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17naive_kernel_nvmuffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17naive_kernel_nvmuffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17naive_kernel_nvmuffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17naive_kernel_nvmuffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17naive_kernel_nvmuffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17naive_kernel_nvmuffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17naive_kernel_nvmuffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x588 (stencil.1.sm_70.ptx:284) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (stencil.1.sm_70.ptx:349) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17naive_kernel_nvmuffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17naive_kernel_nvmuffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z17naive_kernel_nvmuffPfS_iii' to stream 0, gridDim= (510,62,1) blockDim = (511,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17naive_kernel_nvmuffPfS_iii'
kernel_name = _Z17naive_kernel_nvmuffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 188294
gpu_sim_insn = 72579384
gpu_ipc =     385.4578
gpu_tot_sim_cycle = 188294
gpu_tot_sim_insn = 72579384
gpu_tot_ipc =     385.4578
gpu_tot_issued_cta = 2368
gpu_occupancy = 78.8502% 
gpu_tot_occupancy = 78.8502% 
max_total_param_size = 0
gpu_stall_dramfull = 7243714
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.8246
partiton_level_parallism_total  =      17.8246
partiton_level_parallism_util =      18.3834
partiton_level_parallism_util_total  =      18.3834
L2_BW  =     641.8884 GB/Sec
L2_BW_total  =     641.8884 GB/Sec
gpu_total_sim_rate=46946
############## bottleneck_stats #############
cycles: core 188294, icnt 188294, l2 188294, dram 141387
gpu_ipc	385.458
gpu_tot_issued_cta = 2368, average cycles = 80
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 215366 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 37139 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.038	80
L1D data util	0.281	80	0.306	69
L1D tag util	0.095	80	0.109	15
L2 data util	0.130	64	0.132	44
L2 tag util	0.095	64	0.098	44
n_l2_access	 1142285
icnt s2m util	0.000	0	0.000	44	flits per packet: -nan
icnt m2s util	0.000	0	0.000	44	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.073	32	0.074	5

latency_l1_hit:	3524260, num_l1_reqs:	175376
L1 hit latency:	20
latency_l2_hit:	1303557810, num_l2_reqs:	665555
L2 hit latency:	1958
latency_dram:	1250963240, num_dram_reqs:	476073
DRAM latency:	2627

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.078	80	0.084	69

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.044	80	0.047	69
sp pipe util	0.010	80	0.010	69
sfu pipe util	0.000	0	0.000	69
ldst mem cycle	0.158	80	0.168	77

smem port	0.000	0

n_reg_bank	16
reg port	0.023	16	0.028	6
L1D tag util	0.095	80	0.109	15
L1D fill util	0.057	80	0.063	69
n_l1d_mshr	4096
L1D mshr util	0.031	80
n_l1d_missq	16
L1D missq util	0.028	80
L1D hit rate	0.122
L1D miss rate	0.742
L1D rsfail rate	0.135
L2 tag util	0.095	64	0.098	44
L2 fill util	0.018	64	0.018	22
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.070	64	0.072	5
L2 missq util	0.001	64	0.001	46
L2 hit rate	0.583
L2 miss rate	0.417
L2 rsfail rate	0.000

dram activity	0.169	32	0.179	5

load trans eff	0.935
load trans sz	32.000
load_useful_bytes 32832404, load_transaction_bytes 35124928, icnt_m2s_bytes 0
n_gmem_load_insns 257510, n_gmem_load_accesses 1097654
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.279

run 0.003, fetch 0.001, sync 0.353, control 0.000, data 0.626, struct 0.016
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15631, Miss = 13521, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 2739
	L1D_cache_core[1]: Access = 15113, Miss = 12888, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 2392
	L1D_cache_core[2]: Access = 16015, Miss = 13761, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 1573
	L1D_cache_core[3]: Access = 15239, Miss = 13007, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 2576
	L1D_cache_core[4]: Access = 15778, Miss = 13485, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 3302
	L1D_cache_core[5]: Access = 15658, Miss = 13499, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2435
	L1D_cache_core[6]: Access = 15320, Miss = 13080, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 1857
	L1D_cache_core[7]: Access = 15245, Miss = 13083, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 3156
	L1D_cache_core[8]: Access = 15752, Miss = 13532, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 1537
	L1D_cache_core[9]: Access = 15230, Miss = 13139, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 2323
	L1D_cache_core[10]: Access = 15078, Miss = 12965, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2834
	L1D_cache_core[11]: Access = 15778, Miss = 13373, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 3184
	L1D_cache_core[12]: Access = 15136, Miss = 12950, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 2229
	L1D_cache_core[13]: Access = 15224, Miss = 13097, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 1815
	L1D_cache_core[14]: Access = 15009, Miss = 12840, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2882
	L1D_cache_core[15]: Access = 15027, Miss = 12690, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 5411
	L1D_cache_core[16]: Access = 14944, Miss = 12751, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 2399
	L1D_cache_core[17]: Access = 15248, Miss = 13129, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[18]: Access = 15205, Miss = 13060, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 3419
	L1D_cache_core[19]: Access = 15127, Miss = 12854, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 3414
	L1D_cache_core[20]: Access = 14874, Miss = 12770, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2899
	L1D_cache_core[21]: Access = 15106, Miss = 13039, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 1437
	L1D_cache_core[22]: Access = 15182, Miss = 13174, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2414
	L1D_cache_core[23]: Access = 15667, Miss = 13400, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 2092
	L1D_cache_core[24]: Access = 15582, Miss = 13392, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2381
	L1D_cache_core[25]: Access = 15152, Miss = 13008, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2441
	L1D_cache_core[26]: Access = 14994, Miss = 12825, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 1722
	L1D_cache_core[27]: Access = 16278, Miss = 13932, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 2279
	L1D_cache_core[28]: Access = 14994, Miss = 12863, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 3774
	L1D_cache_core[29]: Access = 15783, Miss = 13577, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 3687
	L1D_cache_core[30]: Access = 15519, Miss = 13337, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2649
	L1D_cache_core[31]: Access = 15680, Miss = 13541, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 1481
	L1D_cache_core[32]: Access = 15588, Miss = 13493, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 2249
	L1D_cache_core[33]: Access = 15754, Miss = 13437, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 3159
	L1D_cache_core[34]: Access = 15352, Miss = 13217, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2450
	L1D_cache_core[35]: Access = 15840, Miss = 13675, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[36]: Access = 15784, Miss = 13605, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 1849
	L1D_cache_core[37]: Access = 15914, Miss = 13649, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 1869
	L1D_cache_core[38]: Access = 15762, Miss = 13485, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 1502
	L1D_cache_core[39]: Access = 15097, Miss = 12972, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 2716
	L1D_cache_core[40]: Access = 15630, Miss = 13441, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 1709
	L1D_cache_core[41]: Access = 14878, Miss = 12809, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2298
	L1D_cache_core[42]: Access = 15720, Miss = 13529, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2245
	L1D_cache_core[43]: Access = 15536, Miss = 13246, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 2300
	L1D_cache_core[44]: Access = 15013, Miss = 12865, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 3532
	L1D_cache_core[45]: Access = 15993, Miss = 13720, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 1242
	L1D_cache_core[46]: Access = 15504, Miss = 13312, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 1826
	L1D_cache_core[47]: Access = 15268, Miss = 13132, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2944
	L1D_cache_core[48]: Access = 15294, Miss = 13178, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2016
	L1D_cache_core[49]: Access = 14872, Miss = 12875, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 1600
	L1D_cache_core[50]: Access = 15448, Miss = 13183, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 2577
	L1D_cache_core[51]: Access = 15306, Miss = 13210, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 3143
	L1D_cache_core[52]: Access = 15936, Miss = 13723, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 2320
	L1D_cache_core[53]: Access = 15677, Miss = 13510, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2284
	L1D_cache_core[54]: Access = 15572, Miss = 13325, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 3893
	L1D_cache_core[55]: Access = 14718, Miss = 12590, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 1531
	L1D_cache_core[56]: Access = 15308, Miss = 13144, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 1721
	L1D_cache_core[57]: Access = 14928, Miss = 12833, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 1297
	L1D_cache_core[58]: Access = 15118, Miss = 12873, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 1690
	L1D_cache_core[59]: Access = 15019, Miss = 12893, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 3049
	L1D_cache_core[60]: Access = 15097, Miss = 12949, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 4115
	L1D_cache_core[61]: Access = 16257, Miss = 14049, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 1437
	L1D_cache_core[62]: Access = 15107, Miss = 12936, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 5087
	L1D_cache_core[63]: Access = 15570, Miss = 13280, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 2270
	L1D_cache_core[64]: Access = 15784, Miss = 13603, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 2642
	L1D_cache_core[65]: Access = 15882, Miss = 13661, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 2259
	L1D_cache_core[66]: Access = 14947, Miss = 12829, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 1796
	L1D_cache_core[67]: Access = 15752, Miss = 13566, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 4036
	L1D_cache_core[68]: Access = 15833, Miss = 13631, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 1606
	L1D_cache_core[69]: Access = 16685, Miss = 14556, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 1508
	L1D_cache_core[70]: Access = 16064, Miss = 13789, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 1246
	L1D_cache_core[71]: Access = 15618, Miss = 13332, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 2437
	L1D_cache_core[72]: Access = 16074, Miss = 13872, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 2476
	L1D_cache_core[73]: Access = 15762, Miss = 13660, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 3537
	L1D_cache_core[74]: Access = 15466, Miss = 13268, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 1927
	L1D_cache_core[75]: Access = 15717, Miss = 13641, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 2869
	L1D_cache_core[76]: Access = 15838, Miss = 13517, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 3344
	L1D_cache_core[77]: Access = 16360, Miss = 13966, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 1288
	L1D_cache_core[78]: Access = 16169, Miss = 13647, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 2472
	L1D_cache_core[79]: Access = 15320, Miss = 13085, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 2063
	L1D_total_cache_accesses = 1238699
	L1D_total_cache_misses = 1063323
	L1D_total_cache_miss_rate = 0.8584
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 193795
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 788806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 133229
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 141288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1097411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 141288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 184062
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9733
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
485, 485, 485, 485, 487, 485, 485, 485, 485, 479, 485, 485, 485, 485, 485, 485, 441, 441, 440, 441, 440, 440, 436, 440, 441, 441, 441, 441, 440, 440, 440, 440, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 466, 441, 441, 441, 440, 427, 436, 440, 441, 440, 441, 436, 440, 441, 441, 427, 440, 
gpgpu_n_tot_thrd_icount = 74052416
gpgpu_n_tot_w_icount = 2314138
gpgpu_n_stall_shd_mem = 5713074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 872292
gpgpu_n_mem_write_global = 2515522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8207302
gpgpu_n_store_insn = 3364380
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7255244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1062571
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2304030
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7871299	W0_Idle:252106	W0_Scoreboard:48213287	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:266826	W32:2050242
single_issue_nums: WS0:579684	WS1:579933	WS2:578039	WS3:579412	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6978336 {8:872292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24645392 {8:2374234,40:141288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34493800 {40:862345,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19793416 {8:2474177,}
maxmflatency = 9655 
max_icnt2mem_latency = 8621 
maxmrqlatency = 211 
max_icnt2sh_latency = 233 
averagemflatency = 3066 
avg_icnt2mem_latency = 1991 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 2 
mrq_lat_table:95041 	46058 	12777 	16853 	27396 	37740 	15104 	1524 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16739 	69722 	135244 	568302 	1804958 	741094 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5519 	2656 	3003 	20649 	18478 	31408 	80925 	185094 	427411 	1083659 	1346956 	150493 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2963739 	273899 	63607 	21059 	9790 	3343 	1059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	3 	20 	297 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
maximum service time to same row:
dram[0]:     36661     42865     33672     34852     46147     36989     42357     41380     39471     44222     39634     44953     33544     45734     42319     32782 
dram[1]:     31220     39793     28267     34661     28984     36962     42431     42458     43662     45416     44787     28979     33945     31693     36524     32727 
dram[2]:     33875     38770     28316     30657     27774     37755     42233     41514     42029     44559     31063     27577     33753     44243     36400     42061 
dram[3]:     26741     39150     47360     33484     28614     36806     42182     42055     44281     41440     25934     29504     33854     31840     36512     42482 
dram[4]:     35976     39082     32859     33866     27215     41468     41885     42394     31359     44485     28166     27443     34509     31864     36351     40993 
dram[5]:     26727     41428     30926     33964     27189     35081     42748     37918     30730     41655     44687     27187     34235     31442     36645     32744 
dram[6]:     41985     32458     31913     47663     45934     34114     41841     43305     30036     37176     42553     27950     34127     32555     36579     41462 
dram[7]:     35024     47961     32880     32684     27345     35865     41469     43382     37857     45238     22893     29914     34530     45009     42855     42680 
dram[8]:     26285     47741     29011     47677     30669     35247     42501     47621     43875     45539     36192     31338     34692     43756     35672     43192 
dram[9]:     36932     42206     45947     28570     35451     37234     42361     48194     43894     45681     35499     43475     44881     31230     34696     34889 
dram[10]:     30099     46027     47115     46773     48390     37055     42737     47809     44327     45453     45280     27681     37550     31791     34030     35611 
dram[11]:     35096     40794     31625     38131     31866     37562     43766     47503     44896     44582     28196     28380     33486     34434     34517     35400 
dram[12]:     36615     35480     47117     29262     26888     36325     43025     45219     44604     44043     45235     27846     32637     34359     33581     35893 
dram[13]:     36809     42679     45835     28187     26818     42347     42656     47844     41545     45904     44475     26790     34344     30680     44602     34345 
dram[14]:     31087     32214     29998     29397     48969     37723     42331     47341     40691     44510     26573     27298     35793     44718     34520     42671 
dram[15]:     33316     31324     28551     28386     31929     41806     44029     46456     44662     44920     25053     34954     34195     45514     35208     34741 
dram[16]:     40940     42331     28891     47693     30667     40867     42421     42478     44580     45479     46025     24606     44239     43929     43810     42494 
dram[17]:     41619     32968     46095     29183     46052     40812     41847     42913     44267     45739     32858     25045     32538     33115     35746     34115 
dram[18]:     41312     48062     46480     28513     46339     40663     41886     42432     43655     45864     46850     26239     33571     33450     35770     34524 
dram[19]:     31868     32031     46745     28156     30190     40413     42091     42099     39938     44907     45660     27413     32944     44181     36557     33658 
dram[20]:     42098     36617     32109     31259     27941     38693     42318     41788     40765     44036     26719     32351     32911     44290     36370     42461 
dram[21]:     35105     44543     28416     34587     27463     38743     42246     42025     40246     44011     28297     31789     44511     34413     36411     42584 
dram[22]:     34566     36232     30619     28508     26979     39952     38147     43101     42641     31877     40488     25615     33757     32045     36961     32996 
dram[23]:     33143     36151     35855     29153     26598     39449     41517     42557     39653     45917     29047     31499     43587     45364     42899     43649 
dram[24]:     45884     43254     45198     32958     35733     38550     43757     45795     45691     44149     25766     25958     44458     44445     43009     35586 
dram[25]:     41668     32413     30779     46842     42438     37570     44561     43619     46463     45496     26443     40150     35021     32421     43314     34424 
dram[26]:     30174     43417     29139     28408     33611     38333     44294     45048     44693     39676     25564     38548     34853     32247     33759     33717 
dram[27]:     35438     41752     32384     45924     33316     39282     45153     42202     46139     43143     24685     44874     35167     33265     33849     34340 
dram[28]:     34333     36075     29971     28736     42590     38256     42727     46591     40144     40744     25008     28020     35135     32493     33842     34750 
dram[29]:     35769     32674     33457     33045     43800     39247     43715     43012     44366     39926     41835     29499     34839     32964     42856     34477 
dram[30]:     45500     38218     45245     32687     42836     37686     42247     44453     43724     40018     43730     44968     44538     33000     33738     34986 
dram[31]:     29542     25358     45918     28933     31839     39831     43245     43635     44582     40572     24770     31087     34863     33349     33574     34764 
average row accesses per activate:
dram[0]: 25.049999 28.789474 24.727272 22.583334 34.866665 32.500000 19.500000 20.879999 39.846153 31.000000 11.000000 13.093750 14.655172 13.060606 14.689655 14.300000 
dram[1]: 20.500000 19.310345 21.153847 26.047619 30.529411 25.714285 19.777779 28.666666 34.533333 29.705883 10.044444  9.680851 13.437500 10.857142 12.885715 14.655172 
dram[2]: 20.833334 25.043478 21.730770 24.772728 29.777779 28.888889 22.583334 21.291666 25.095238 37.153847  9.863636 11.864865 11.710526 13.028571 11.200000 12.852942 
dram[3]: 21.666666 24.565218 30.333334 25.136364 26.700001 26.450001 22.750000 19.814816 30.705883 32.266666 12.388889 12.250000 14.258064 11.947369 13.121212 15.678572 
dram[4]: 22.173914 32.470589 28.631578 27.750000 29.833334 29.055555 21.840000 18.310345 28.470589 31.375000 10.142858 11.051282 10.302325 12.361111 10.111111 12.764706 
dram[5]: 17.689655 26.380953 21.037037 22.639999 22.480000 26.473684 26.047619 21.125000 26.200001 37.153847  8.245283 11.513514  8.250000 12.305555  9.000000  9.680851 
dram[6]: 20.360001 23.400000 25.952381 18.299999 24.454546 29.823530 27.210526 19.961538 33.733334 46.799999 12.457143 12.297297 10.707317 12.628572 14.200000 15.321428 
dram[7]: 24.000000 32.470589 26.285715 20.037037 27.000000 22.652174 21.192308 21.791666 34.285713 29.764706  9.212766 13.625000  9.863636 12.135135 11.702703 13.468750 
dram[8]: 32.375000 28.277779 22.040001 19.655172 29.444445 31.411764 23.478260 21.038462 28.294117 30.687500 11.972222 10.975000 13.484848 11.513514 12.969697 10.925000 
dram[9]: 34.266666 28.888889 21.520000 22.400000 23.565218 27.400000 22.291666 28.105263 32.400002 35.428570 13.121212 13.406250 14.100000 11.864865 14.032258 12.027027 
dram[10]: 23.863636 34.400002 19.678572 19.241379 23.217392 26.850000 20.879999 19.500000 30.750000 37.230770 12.909091 14.129032 12.878788 11.648648 13.333333 10.609756 
dram[11]: 32.529411 23.041666 21.230770 21.923077 24.318182 22.291666 19.000000 20.692308 33.599998 29.117647 12.138889 14.666667 13.090909 10.404762 13.500000 13.181818 
dram[12]: 26.333334 28.157894 26.333334 23.000000 25.095238 28.315790 27.684210 19.740740 36.307693 31.533333 11.675675 12.083333 11.461538 12.428572 12.457143 11.538462 
dram[13]: 28.549999 23.291666 19.785715 27.700001 26.200001 22.666666 22.043478 23.000000 29.882353 35.846153 12.542857 15.392858 14.000000 12.457143 15.178572 11.150000 
dram[14]: 31.055555 22.879999 21.680000 22.559999 26.100000 25.809525 24.047619 23.636364 34.071430 37.615383 13.593750 14.062500 12.222222 13.060606 12.970589 13.187500 
dram[15]: 29.789474 26.809525 19.392857 18.225807 22.208334 28.052631 24.238094 18.892857 34.285713 29.375000 12.000000 12.027778 11.631579 11.102564 16.629629 13.323529 
dram[16]: 35.266666 30.647058 17.741936 18.551723 30.411764 33.687500 19.333334 27.789474 32.266666 30.500000 12.416667 10.357142 17.320000 11.944445 12.388889 12.970589 
dram[17]: 26.047619 30.470589 19.535715 24.208334 27.631578 25.476191 25.190475 24.952381 30.937500 30.937500 13.000000 11.263158 14.827586 12.638889 13.424242 12.628572 
dram[18]: 36.571430 30.117647 22.000000 22.520000 26.650000 27.450001 24.000000 22.956522 32.866665 31.000000 13.838710 11.783784 13.906250 12.542857 12.969697 14.793103 
dram[19]: 25.857143 23.500000 19.962963 18.866667 22.166666 29.277779 20.000000 25.238094 33.533333 28.000000 13.242424 12.371428 14.233334 13.967742 13.117647 14.433333 
dram[20]: 23.652174 30.411764 22.125000 19.275862 19.678572 32.125000 21.541666 26.500000 33.400002 27.333334 13.060606 11.538462 10.950000 13.303030 14.096774 13.967742 
dram[21]: 32.411766 21.879999 19.357143 23.826086 27.578947 22.458334 23.000000 24.809525 40.583332 33.428570 14.200000 11.710526 13.121212 13.000000 16.148148 11.153846 
dram[22]: 26.714285 24.130434 17.612904 22.559999 25.600000 26.450001 20.360001 21.080000 38.307693 31.000000 12.735294 13.333333 12.558824 13.935484 15.500000 12.542857 
dram[23]: 25.772728 32.235294 19.750000 19.000000 23.086956 24.000000 20.440001 19.185184 27.111111 33.714287 11.916667 11.945946 14.225806 13.935484 12.764706 11.756757 
dram[24]: 28.500000 32.312500 16.843750 17.580645 29.055555 29.500000 23.727272 18.862068 30.062500 39.153847 12.000000 12.657143 13.424242 13.531250 12.111111 11.210526 
dram[25]: 24.545454 34.857143 20.407408 21.480000 26.850000 31.058823 25.619047 18.892857 38.692307 30.125000 13.176471 13.333333 14.343750 12.000000 16.407408 11.361111 
dram[26]: 26.947369 28.611111 21.000000 18.933332 22.041666 22.541666 28.444445 24.000000 29.500000 36.214287 10.488372 11.076923 13.812500 12.617647 13.181818 12.382353 
dram[27]: 27.700001 32.875000 21.269230 19.888889 27.736841 21.840000 25.700001 26.250000 30.875000 30.625000 10.204545 13.935484 13.575758 11.578947 11.789474 11.361111 
dram[28]: 30.166666 29.500000 22.833334 21.423077 26.549999 25.952381 23.318182 26.100000 33.000000 29.470589 13.212121 13.593750 15.714286 12.416667 13.176471 12.382353 
dram[29]: 25.272728 30.352942 16.235294 25.318182 28.944445 26.400000 25.799999 20.576923 32.000000 35.928570 11.722222 14.800000 14.433333 14.193548 12.771428 11.555555 
dram[30]: 38.642857 29.277779 16.121212 24.217392 29.222221 24.045454 19.222221 23.590910 40.500000 40.250000 13.312500 11.236842 16.760000 13.181818 14.064516 11.432432 
dram[31]: 24.173914 23.652174 18.166666 21.222221 25.476191 25.900000 17.225807 21.480000 31.933332 26.315790 12.400000 10.634147 14.000000 14.096774 15.888889 11.857142 
average row locality = 252493/13436 = 18.792274
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       432       448       448       448       448       448       448       448       448       432       384       384       384       384       384       384 
dram[1]:       432       448       448       448       448       448       448       448       440       432       384       384       384       384       384       384 
dram[2]:       432       448       448       448       448       448       448       448       440       424       384       384       384       384       384       384 
dram[3]:       432       448       448       448       448       448       448       448       436       432       384       384       384       384       384       384 
dram[4]:       432       448       448       448       448       448       448       448       416       432       384       384       384       384       384       384 
dram[5]:       432       448       448       448       448       448       448       448       440       424       384       384       384       384       384       384 
dram[6]:       432       448       448       448       448       448       448       448       440       424       384       384       384       384       384       384 
dram[7]:       432       448       448       448       448       448       448       448       420       432       384       384       384       384       384       384 
dram[8]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       384 
dram[9]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       384 
dram[10]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       384 
dram[11]:       448       448       448       448       448       448       448       448       440       416       384       384       384       384       384       384 
dram[12]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       384 
dram[13]:       448       448       448       448       448       448       448       448       440       412       384       384       384       384       384       384 
dram[14]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       384 
dram[15]:       448       448       448       448       448       448       448       448       424       416       384       384       384       384       384       384 
dram[16]:       448       448       448       448       448       448       448       448       432       416       384       384       384       384       384       384 
dram[17]:       448       448       448       448       448       448       448       448       432       416       384       384       384       384       384       384 
dram[18]:       448       448       448       448       448       448       448       448       424       432       384       384       384       384       384       384 
dram[19]:       448       448       448       448       448       448       448       448       432       416       384       384       384       384       384       384 
dram[20]:       448       448       448       448       448       448       448       448       432       415       384       384       384       384       384       384 
dram[21]:       448       448       448       448       448       448       448       448       424       416       384       384       384       384       384       384 
dram[22]:       448       448       448       448       448       448       448       448       432       408       384       384       384       384       384       384 
dram[23]:       448       448       448       448       448       448       448       448       424       416       384       384       384       384       384       384 
dram[24]:       448       448       448       448       448       448       448       448       408       440       384       384       384       384       384       368 
dram[25]:       448       448       448       448       448       448       448       448       432       412       384       384       384       384       384       368 
dram[26]:       448       448       448       448       448       448       448       448       423       432       384       384       384       384       384       368 
dram[27]:       448       448       448       448       448       448       448       448       424       420       384       384       384       384       384       368 
dram[28]:       448       448       448       448       448       448       448       448       408       428       384       384       384       384       384       368 
dram[29]:       448       448       448       448       448       448       448       448       416       416       384       384       384       384       384       368 
dram[30]:       448       448       448       448       448       448       448       448       424       416       384       384       384       384       384       368 
dram[31]:       448       448       448       448       448       448       448       448       408       432       384       384       384       384       384       368 
total dram reads = 215366
bank skew: 448/368 = 1.22
chip skew: 6752/6704 = 1.01
number of total write accesses:
dram[0]:       216       296       284       286       215       210       287       236       208       196       178       134       143       155       149       153 
dram[1]:       198       332       304       290       200       250       254       206       222       217       212       218       163       216       202       146 
dram[2]:       217       353       333       294       238       210       268       198       248       185       167       179       189       206       194       170 
dram[3]:       241       339       290       312       233       230       268       270       241       167       188       186       180       208       154       178 
dram[4]:       214       302       288       311       239       222       272       254       205       211       150       161       188       189       215       156 
dram[5]:       244       304       334       338       309       177       273       193       245       187       176       150       228       188       182       214 
dram[6]:       230       379       292       301       252       182       216       212       201       152       172       215       181       184       153       156 
dram[7]:       219       296       302       290       254       219       275       228       189       216       166       171       171       203       169       155 
dram[8]:       238       213       304       347       226       242       254       288       185       202       161       172       193       150       157       176 
dram[9]:       215       240       275       328       262       274       254       247       190       204       166       156       144       172       168       192 
dram[10]:       239       228       303       314       251       251       230       276       206       183       153       171       146       161       182       171 
dram[11]:       295       309       307       350       240       246       244       263       195       227       173       188       162       176       162       168 
dram[12]:       296       268       306       308       232       252       234       252       161       163       168       168       197       168       172       203 
dram[13]:       348       317       316       310       217       273       210       240       209       174       175       158       161       172       145       181 
dram[14]:       313       352       285       335       218       261       192       222       175       200       174       198       184       158       185       137 
dram[15]:       330       328       284       335       241       244       190       245       178       179       189       166       189       166       200       210 
dram[16]:       254       244       303       276       207       250       242       248       171       209       198       168       160       160       197       183 
dram[17]:       286       237       303       370       217       242       237       229       192       226       159       146       158       211       188       184 
dram[18]:       195       223       259       327       244       275       187       245       204       196       162       170       193       178       152       155 
dram[19]:       277       237       280       352       237       226       222       250       212       189       176       166       154       160       195       166 
dram[20]:       284       221       263       324       292       198       223       241       208       224       158       204       180       169       170       166 
dram[21]:       294       300       276       295       219       259       193       220       192       171       150       196       163       182       172       174 
dram[22]:       317       307       296       332       195       230       211       229       198       189       164       176       154       161       164       179 
dram[23]:       333       292       315       353       242       221       209       220       199       170       156       184       183       162       167       174 
dram[24]:       215       228       280       292       216       235       224       273       214       198       137       182       184       163       167       174 
dram[25]:       278       147       298       268       242       215       251       244       206       208       189       176       219       159       188       140 
dram[26]:       213       231       296       341       234       255       195       242       168       219       193       159       181       153       174       164 
dram[27]:       310       225       306       272       226       272       204       229       196       202       197       161       196       170       202       140 
dram[28]:       277       265       298       312       241       270       209       221       173       214       172       165       164       197       202       161 
dram[29]:       313       230       307       315       214       226       211       249       196       245       140       183       166       179       192       153 
dram[30]:       276       249       264       315       228       228       230       218       187       202       150       154       134       168       166       170 
dram[31]:       303       294       288       352       246       211       251       251       203       208       169       172       158       173       156       152 
total dram writes = 112916
bank skew: 379/134 = 2.83
chip skew: 3742/3339 = 1.12
average mf latency per bank:
dram[0]:     196569    154972      6146      6716      7200      6923      6693      6450      8663      6264      9402      6855      9694      6784      8958      7120
dram[1]:     194673    161761      6356      7564      6690      8459      6060      8972      7103      8041      7221      8152      8342      7888      7953      8568
dram[2]:     216676    143011      8099      6220      8874      6809      8062      7513      8900      7418      9791      7490      9647      7266      9714      7585
dram[3]:     216211    143238      8950      5678      9300      6531      8358      6374      9218      7230      9890      7579     10338      7648     10734      7332
dram[4]:     214855    152184      8420      6140      8947      6935      8366      6833      9714      7259     10339      7859      9324      7898      9174      7779
dram[5]:     213317    152291      8291      6116      8756      7043      8937      7291      9425      7744     10322      8102      9523      7682     10254      7016
dram[6]:     180864    150967      7317      7123      7521      8310      7105      8446      7722      9513      7722      8450      7720      8559      8409      8476
dram[7]:     198729    171546      7520      7140      7810      8241      7271      8861      8856      8775      9211      9349      9549      8392      9794      8267
dram[8]:     199396    166174      7271      5194      7945      6661      7213      5884      7984      6717      9498      6823      9890      7454      9981      6054
dram[9]:     184587    188373      6367      7248      6595      7903      6894      7677      7225      8125      7998      9622      9477      9835      8193      8813
dram[10]:     181843    172661      7309      5674      7395      6546      7700      6463      7241      7746      8133      8281      9083      8594      8348      7353
dram[11]:     180638    159084      7469      6344      8564      6813      8492      6517      8670      7172      9703      8124     10428      8490      9550      7918
dram[12]:     169237    168754      7388      6802      7647      7245      7417      7146      8132      8628      8206      8851      8676      8800      8706      7723
dram[13]:     147537    177642      6302      8478      7140      8534      7177      8902      7001      9845      7763      9886      8840     10100      8077      9356
dram[14]:     178427    146913      8623      6166      9395      6775      9489      7185      9147      8032      8531      8613      9225      8907      9701      7995
dram[15]:     195540    138751      9146      5720     10000      6246     10389      6132     10897      7046     11123      7206     11421      7254     10798      6007
dram[16]:     164808    184174      5446      7158      6672      7428      6639      7276      7049      7553      7007      7679      7634      8768      6577      7790
dram[17]:     175366    172930      6791      6359      7712      7238      8010      6915      8584      7036      9098      7956      8991      7876      8018      7833
dram[18]:     199833    172526      7647      5855      7541      6856      8559      7063      8086      7316      9187      7547      9067      7359      9696      7053
dram[19]:     187173    158607      8189      5318      8255      6856      8567      6238      8735      6560      9820      6273     10508      6961      9747      6150
dram[20]:     181206    175814      7854      6779      7385      8070      8413      7237      8967      7425      9709      6800      9830      7522      9734      6937
dram[21]:     186359    148261      8499      6729      8556      6960      9190      6947      9560      7569     10595      6353     10419      7033      9867      7012
dram[22]:     145016    179151      5779      8427      6585      9936      6247      9584      6475     10544      6910      9240      7413     10155      7259      9294
dram[23]:     151031    178944      6938      7113      7767      8439      7960      7993      7743      9554      7259      9147      6948     10699      7108      9379
dram[24]:     192992    170666      7549      5861      7596      6544      7311      6724      6654      8085      7910      8147      8313      8064      8560      6559
dram[25]:     192030    195349      7572      6672      8561      7036      8697      6465      9033      7190     10450      7057      9803      8150     10020      7650
dram[26]:     201773    154537      7451      5777      8120      6223      9041      5919      9264      6411      9484      5949      9762      6699      9210      5919
dram[27]:     181514    169574      8030      6428      9162      6312      9415      6645      9169      7002     10214      7634      9925      7710      9425      7501
dram[28]:     179668    168729      8116      6969      7777      7590      8108      8545      8364      8602      8886      8178      9553      7877      9510      7519
dram[29]:     154217    194796      6444      8233      7107      8995      7243      8473      7665      8872      8853      9360      8062      9548      7594      9482
dram[30]:     153350    189356      6413      8416      6434      9288      6678      9013      7407      9745      7331     10176      7546     10141      6695      9162
dram[31]:     170439    170812      8008      7405      8076      8417      7679      8141      8019      8991      8101      9283      8742      9295      9009      8882
maximum mf latency per bank:
dram[0]:       8521      7483      4973      4353      6090      4456      6482      5343      7829      5054      7108      5955      8240      8254      6830      5014
dram[1]:       8712      7166      5508      5216      6200      4973      7723      5354      8487      4794      7109      5729      8011      8013      6683      5936
dram[2]:       8603      7288      5889      4773      6469      4657      7143      5038      8478      4853      8678      5465      8147      8202      6776      4963
dram[3]:       8718      7308      6861      4398      7185      4363      7668      4780      8542      4777      8965      5930      8071      8140      6796      5134
dram[4]:       8494      7310      6535      5072      6901      4840      8334      5094      8364      5007      9364      5506      7812      7464      6235      5820
dram[5]:       8770      6797      6658      4797      7358      4726      8315      4954      8951      4526      9646      5425      8244      6253      6754      5577
dram[6]:       8221      7451      6089      5309      6573      5137      7882      5359      7930      5350      8793      5335      7744      6767      5928      5182
dram[7]:       7958      7877      5615      5112      6761      5717      7691      5379      8115      5277      8794      5720      7403      7222      5738      6168
dram[8]:       8747      7162      5246      4612      5159      4970      6018      5207      6230      4971      7238      5722      9655      6611      6445      4696
dram[9]:       7874      7995      4932      6188      4961      5565      5752      5143      5804      5750      6452      6582      8850      7696      5906      5973
dram[10]:       7139      8682      5291      5781      5226      5385      5283      6075      4905      6596      5577      7420      7963      8172      5497      6530
dram[11]:       7612      8365      5527      5715      5284      5387      5208      6144      5484      6692      6187      7019      8659      7842      5455      6287
dram[12]:       6720      8906      4962      5041      5243      5174      5189      6247      5440      6416      5382      6948      7661      8003      5496      6731
dram[13]:       8350      7314      6073      5433      5773      5273      5890      5795      6024      5827      6849      6008      9268      6478      5986      5375
dram[14]:       7671      8057      6183      5895      6480      5436      5493      6195      5778      6030      5565      6486      8460      7147      6339      5912
dram[15]:       8291      7559      6784      4919      6095      5224      5321      6331      5918      5235      6488      5820      9285      6371      6295      5372
dram[16]:       8186      7628      4537      5491      5112      5447      5211      5143      5515      5915      6839      5931      7258      6774      6035      5995
dram[17]:       7728      8041      5403      4880      5279      5602      5455      4607      5491      6180      6446      6450      6944      7177      5572      5898
dram[18]:       7707      8280      5105      4935      5849      6163      5302      5146      5327      7383      6505      6502      7120      6878      5619      5252
dram[19]:       8406      7463      5362      4510      5194      5814      4925      4408      5483      6014      7302      5735      7719      6023      6544      4460
dram[20]:       8231      7733      5133      4941      5270      5834      5037      5595      6573      6329      7090      5805      7774      5962      5944      4624
dram[21]:       8209      7516      5157      5268      5442      5206      5427      5210      6429      5880      7125      5899      7486      6063      6174      4621
dram[22]:       8767      6761      5423      5506      6197      6287      5921      5235      7393      5183      7688      5456      8075      5758      6336      5629
dram[23]:       7598      8246      5252      5319      5287      7158      5125      5918      5517      7426      6494      6234      7013      6445      5283      6084
dram[24]:       8445      7300      5892      5213      5075      5653      6019      5528      5903      4747      7045      6344      7160      8338      7009      5692
dram[25]:       8684      7162      5923      5831      5575      5621      6005      5604      5948      5307      7297      6379      7544      8079      7430      5210
dram[26]:       8483      7017      5586      5684      5425      5590      5452      5468      6335      4941      7382      6228      7236      7794      7188      5098
dram[27]:       8479      7468      5678      5161      6444      5798      6346      5787      6603      5317      7473      6598      7159      8405      6981      5957
dram[28]:       8426      7244      5999      5916      5746      6027      5972      5681      6021      5894      7435      6198      7139      8276      7198      5445
dram[29]:       8029      7706      5647      5694      5319      6177      6013      5853      6668      5460      7200      6670      6832      8695      6713      6007
dram[30]:       7891      7851      5996      5788      5173      5830      5727      5826      6114      5248      6435      6746      6601      8715      6612      6077
dram[31]:       7904      8009      6074      6316      5323      5886      5657      6184      5728      6134      6207      6881      6553      8801      6552      5901
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 251): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130666 n_act=391 n_pre=375 n_ref_event=0 n_req=7829 n_rd=6752 n_rd_L2_A=0 n_write=0 n_wr_bk=3342 bw_util=0.07139
n_activity=37108 dram_eff=0.272
bk0: 432a 139969i bk1: 448a 139778i bk2: 448a 139450i bk3: 448a 139428i bk4: 448a 140172i bk5: 448a 139947i bk6: 448a 139627i bk7: 448a 139653i bk8: 448a 140059i bk9: 432a 140089i bk10: 384a 139622i bk11: 384a 139990i bk12: 384a 139719i bk13: 384a 139674i bk14: 384a 139822i bk15: 384a 139716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950058
Row_Buffer_Locality_read = 0.957938
Row_Buffer_Locality_write = 0.900650
Bank_Level_Parallism = 1.445906
Bank_Level_Parallism_Col = 1.381493
Bank_Level_Parallism_Ready = 1.156430
write_to_read_ratio_blp_rw_average = 0.456947
GrpLevelPara = 1.326916 

BW Util details:
bwutil = 0.071393 
total_CMD = 141387 
util_bw = 10094 
Wasted_Col = 10283 
Wasted_Row = 2657 
Idle = 118353 

BW Util Bottlenecks: 
RCDc_limit = 2505 
RCDWRc_limit = 854 
WTRc_limit = 1191 
RTWc_limit = 3939 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4265 
WTRc_limit_alone = 982 
RTWc_limit_alone = 3732 

Commands details: 
total_CMD = 141387 
n_nop = 130666 
Read = 6752 
Write = 0 
L2_Alloc = 0 
L2_WB = 3342 
n_act = 391 
n_pre = 375 
n_ref = 0 
n_req = 7829 
total_req = 10094 

Dual Bus Interface Util: 
issued_total_row = 766 
issued_total_col = 10094 
Row_Bus_Util =  0.005418 
CoL_Bus_Util = 0.071393 
Either_Row_CoL_Bus_Util = 0.075827 
Issued_on_Two_Bus_Simul_Util = 0.000983 
issued_two_Eff = 0.012965 
queue_avg = 0.620807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.620807
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 257): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130299 n_act=445 n_pre=429 n_ref_event=0 n_req=7950 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3630 bw_util=0.07337
n_activity=38712 dram_eff=0.268
bk0: 432a 139814i bk1: 448a 139367i bk2: 448a 139386i bk3: 448a 139399i bk4: 448a 140007i bk5: 448a 140031i bk6: 448a 139691i bk7: 448a 140033i bk8: 440a 139866i bk9: 432a 140097i bk10: 384a 139111i bk11: 384a 139330i bk12: 384a 139857i bk13: 384a 139542i bk14: 384a 139626i bk15: 384a 139738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944025
Row_Buffer_Locality_read = 0.955664
Row_Buffer_Locality_write = 0.878939
Bank_Level_Parallism = 1.428276
Bank_Level_Parallism_Col = 1.369592
Bank_Level_Parallism_Ready = 1.163196
write_to_read_ratio_blp_rw_average = 0.488731
GrpLevelPara = 1.305595 

BW Util details:
bwutil = 0.073373 
total_CMD = 141387 
util_bw = 10374 
Wasted_Col = 11016 
Wasted_Row = 3288 
Idle = 116709 

BW Util Bottlenecks: 
RCDc_limit = 2651 
RCDWRc_limit = 1183 
WTRc_limit = 985 
RTWc_limit = 4120 
CCDLc_limit = 4927 
rwq = 0 
CCDLc_limit_alone = 4577 
WTRc_limit_alone = 845 
RTWc_limit_alone = 3910 

Commands details: 
total_CMD = 141387 
n_nop = 130299 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3630 
n_act = 445 
n_pre = 429 
n_ref = 0 
n_req = 7950 
total_req = 10374 

Dual Bus Interface Util: 
issued_total_row = 874 
issued_total_col = 10374 
Row_Bus_Util =  0.006182 
CoL_Bus_Util = 0.073373 
Either_Row_CoL_Bus_Util = 0.078423 
Issued_on_Two_Bus_Simul_Util = 0.001132 
issued_two_Eff = 0.014430 
queue_avg = 0.627986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.627986
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 257): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130313 n_act=441 n_pre=425 n_ref_event=0 n_req=7964 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3649 bw_util=0.07345
n_activity=37679 dram_eff=0.2756
bk0: 432a 139846i bk1: 448a 139692i bk2: 448a 139378i bk3: 448a 139532i bk4: 448a 140126i bk5: 448a 139711i bk6: 448a 139769i bk7: 448a 139742i bk8: 440a 139620i bk9: 424a 140157i bk10: 384a 139532i bk11: 384a 139547i bk12: 384a 139419i bk13: 384a 139674i bk14: 384a 139302i bk15: 384a 139686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944626
Row_Buffer_Locality_read = 0.955909
Row_Buffer_Locality_write = 0.882736
Bank_Level_Parallism = 1.462914
Bank_Level_Parallism_Col = 1.393955
Bank_Level_Parallism_Ready = 1.153009
write_to_read_ratio_blp_rw_average = 0.481399
GrpLevelPara = 1.328367 

BW Util details:
bwutil = 0.073451 
total_CMD = 141387 
util_bw = 10385 
Wasted_Col = 10876 
Wasted_Row = 2953 
Idle = 117173 

BW Util Bottlenecks: 
RCDc_limit = 2580 
RCDWRc_limit = 1139 
WTRc_limit = 1058 
RTWc_limit = 4163 
CCDLc_limit = 4960 
rwq = 0 
CCDLc_limit_alone = 4615 
WTRc_limit_alone = 957 
RTWc_limit_alone = 3919 

Commands details: 
total_CMD = 141387 
n_nop = 130313 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3649 
n_act = 441 
n_pre = 425 
n_ref = 0 
n_req = 7964 
total_req = 10385 

Dual Bus Interface Util: 
issued_total_row = 866 
issued_total_col = 10385 
Row_Bus_Util =  0.006125 
CoL_Bus_Util = 0.073451 
Either_Row_CoL_Bus_Util = 0.078324 
Issued_on_Two_Bus_Simul_Util = 0.001252 
issued_two_Eff = 0.015983 
queue_avg = 0.659544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.659544
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 256): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130302 n_act=412 n_pre=396 n_ref_event=0 n_req=7989 n_rd=6740 n_rd_L2_A=0 n_write=0 n_wr_bk=3685 bw_util=0.07373
n_activity=38593 dram_eff=0.2701
bk0: 432a 139819i bk1: 448a 139593i bk2: 448a 139810i bk3: 448a 139592i bk4: 448a 140002i bk5: 448a 139877i bk6: 448a 139673i bk7: 448a 139552i bk8: 436a 139861i bk9: 432a 140208i bk10: 384a 139422i bk11: 384a 139702i bk12: 384a 139685i bk13: 384a 139466i bk14: 384a 139835i bk15: 384a 139946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948429
Row_Buffer_Locality_read = 0.959347
Row_Buffer_Locality_write = 0.889512
Bank_Level_Parallism = 1.405261
Bank_Level_Parallism_Col = 1.356516
Bank_Level_Parallism_Ready = 1.139377
write_to_read_ratio_blp_rw_average = 0.486519
GrpLevelPara = 1.302005 

BW Util details:
bwutil = 0.073734 
total_CMD = 141387 
util_bw = 10425 
Wasted_Col = 10776 
Wasted_Row = 3092 
Idle = 117094 

BW Util Bottlenecks: 
RCDc_limit = 2411 
RCDWRc_limit = 1139 
WTRc_limit = 918 
RTWc_limit = 4145 
CCDLc_limit = 4956 
rwq = 0 
CCDLc_limit_alone = 4578 
WTRc_limit_alone = 812 
RTWc_limit_alone = 3873 

Commands details: 
total_CMD = 141387 
n_nop = 130302 
Read = 6740 
Write = 0 
L2_Alloc = 0 
L2_WB = 3685 
n_act = 412 
n_pre = 396 
n_ref = 0 
n_req = 7989 
total_req = 10425 

Dual Bus Interface Util: 
issued_total_row = 808 
issued_total_col = 10425 
Row_Bus_Util =  0.005715 
CoL_Bus_Util = 0.073734 
Either_Row_CoL_Bus_Util = 0.078402 
Issued_on_Two_Bus_Simul_Util = 0.001047 
issued_two_Eff = 0.013351 
queue_avg = 0.600805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.600805
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 257): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130397 n_act=441 n_pre=425 n_ref_event=0 n_req=7918 n_rd=6720 n_rd_L2_A=0 n_write=0 n_wr_bk=3577 bw_util=0.07283
n_activity=37339 dram_eff=0.2758
bk0: 432a 139937i bk1: 448a 139823i bk2: 448a 139727i bk3: 448a 139638i bk4: 448a 140069i bk5: 448a 140004i bk6: 448a 139601i bk7: 448a 139676i bk8: 416a 139872i bk9: 432a 139944i bk10: 384a 139403i bk11: 384a 139524i bk12: 384a 139383i bk13: 384a 139690i bk14: 384a 139160i bk15: 384a 139660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944304
Row_Buffer_Locality_read = 0.954315
Row_Buffer_Locality_write = 0.888147
Bank_Level_Parallism = 1.444866
Bank_Level_Parallism_Col = 1.374128
Bank_Level_Parallism_Ready = 1.151695
write_to_read_ratio_blp_rw_average = 0.476302
GrpLevelPara = 1.304998 

BW Util details:
bwutil = 0.072828 
total_CMD = 141387 
util_bw = 10297 
Wasted_Col = 10740 
Wasted_Row = 3186 
Idle = 117164 

BW Util Bottlenecks: 
RCDc_limit = 2686 
RCDWRc_limit = 1082 
WTRc_limit = 1085 
RTWc_limit = 3836 
CCDLc_limit = 5072 
rwq = 0 
CCDLc_limit_alone = 4603 
WTRc_limit_alone = 896 
RTWc_limit_alone = 3556 

Commands details: 
total_CMD = 141387 
n_nop = 130397 
Read = 6720 
Write = 0 
L2_Alloc = 0 
L2_WB = 3577 
n_act = 441 
n_pre = 425 
n_ref = 0 
n_req = 7918 
total_req = 10297 

Dual Bus Interface Util: 
issued_total_row = 866 
issued_total_col = 10297 
Row_Bus_Util =  0.006125 
CoL_Bus_Util = 0.072828 
Either_Row_CoL_Bus_Util = 0.077730 
Issued_on_Two_Bus_Simul_Util = 0.001224 
issued_two_Eff = 0.015742 
queue_avg = 0.629308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.629308
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 256): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130111 n_act=502 n_pre=486 n_ref_event=0 n_req=7991 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3742 bw_util=0.07411
n_activity=38684 dram_eff=0.2709
bk0: 432a 139582i bk1: 448a 139738i bk2: 448a 139542i bk3: 448a 139530i bk4: 448a 139476i bk5: 448a 139898i bk6: 448a 139613i bk7: 448a 139914i bk8: 440a 139828i bk9: 424a 140170i bk10: 384a 138916i bk11: 384a 139716i bk12: 384a 138784i bk13: 384a 139698i bk14: 384a 139024i bk15: 384a 139219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937179
Row_Buffer_Locality_read = 0.950267
Row_Buffer_Locality_write = 0.866932
Bank_Level_Parallism = 1.486181
Bank_Level_Parallism_Col = 1.384815
Bank_Level_Parallism_Ready = 1.146020
write_to_read_ratio_blp_rw_average = 0.479564
GrpLevelPara = 1.306669 

BW Util details:
bwutil = 0.074109 
total_CMD = 141387 
util_bw = 10478 
Wasted_Col = 11446 
Wasted_Row = 3332 
Idle = 116131 

BW Util Bottlenecks: 
RCDc_limit = 2969 
RCDWRc_limit = 1343 
WTRc_limit = 1329 
RTWc_limit = 4010 
CCDLc_limit = 5373 
rwq = 0 
CCDLc_limit_alone = 4824 
WTRc_limit_alone = 1086 
RTWc_limit_alone = 3704 

Commands details: 
total_CMD = 141387 
n_nop = 130111 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3742 
n_act = 502 
n_pre = 486 
n_ref = 0 
n_req = 7991 
total_req = 10478 

Dual Bus Interface Util: 
issued_total_row = 988 
issued_total_col = 10478 
Row_Bus_Util =  0.006988 
CoL_Bus_Util = 0.074109 
Either_Row_CoL_Bus_Util = 0.079753 
Issued_on_Two_Bus_Simul_Util = 0.001344 
issued_two_Eff = 0.016850 
queue_avg = 0.634896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.634896
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 256): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130510 n_act=416 n_pre=400 n_ref_event=0 n_req=7870 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3478 bw_util=0.07224
n_activity=37237 dram_eff=0.2743
bk0: 432a 139810i bk1: 448a 139731i bk2: 448a 139721i bk3: 448a 139366i bk4: 448a 139763i bk5: 448a 139865i bk6: 448a 139672i bk7: 448a 139581i bk8: 440a 139901i bk9: 424a 140116i bk10: 384a 139574i bk11: 384a 139483i bk12: 384a 139478i bk13: 384a 139746i bk14: 384a 139713i bk15: 384a 139673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947141
Row_Buffer_Locality_read = 0.959026
Row_Buffer_Locality_write = 0.876543
Bank_Level_Parallism = 1.462258
Bank_Level_Parallism_Col = 1.410142
Bank_Level_Parallism_Ready = 1.174662
write_to_read_ratio_blp_rw_average = 0.471839
GrpLevelPara = 1.322761 

BW Util details:
bwutil = 0.072241 
total_CMD = 141387 
util_bw = 10214 
Wasted_Col = 10616 
Wasted_Row = 3016 
Idle = 117541 

BW Util Bottlenecks: 
RCDc_limit = 2477 
RCDWRc_limit = 1099 
WTRc_limit = 1117 
RTWc_limit = 4150 
CCDLc_limit = 4977 
rwq = 0 
CCDLc_limit_alone = 4526 
WTRc_limit_alone = 939 
RTWc_limit_alone = 3877 

Commands details: 
total_CMD = 141387 
n_nop = 130510 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3478 
n_act = 416 
n_pre = 400 
n_ref = 0 
n_req = 7870 
total_req = 10214 

Dual Bus Interface Util: 
issued_total_row = 816 
issued_total_col = 10214 
Row_Bus_Util =  0.005771 
CoL_Bus_Util = 0.072241 
Either_Row_CoL_Bus_Util = 0.076931 
Issued_on_Two_Bus_Simul_Util = 0.001082 
issued_two_Eff = 0.014066 
queue_avg = 0.615842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.615842
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 253): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130477 n_act=439 n_pre=423 n_ref_event=0 n_req=7889 n_rd=6720 n_rd_L2_A=0 n_write=0 n_wr_bk=3523 bw_util=0.07245
n_activity=36743 dram_eff=0.2788
bk0: 432a 139889i bk1: 448a 139873i bk2: 448a 139619i bk3: 448a 139392i bk4: 448a 139913i bk5: 448a 139908i bk6: 448a 139519i bk7: 448a 139781i bk8: 416a 140073i bk9: 432a 140055i bk10: 384a 139303i bk11: 384a 139712i bk12: 384a 139173i bk13: 384a 139672i bk14: 384a 139422i bk15: 384a 139782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944332
Row_Buffer_Locality_read = 0.954769
Row_Buffer_Locality_write = 0.884120
Bank_Level_Parallism = 1.492918
Bank_Level_Parallism_Col = 1.404749
Bank_Level_Parallism_Ready = 1.143415
write_to_read_ratio_blp_rw_average = 0.486377
GrpLevelPara = 1.326296 

BW Util details:
bwutil = 0.072447 
total_CMD = 141387 
util_bw = 10243 
Wasted_Col = 10496 
Wasted_Row = 2699 
Idle = 117949 

BW Util Bottlenecks: 
RCDc_limit = 2526 
RCDWRc_limit = 1096 
WTRc_limit = 1061 
RTWc_limit = 4407 
CCDLc_limit = 4972 
rwq = 0 
CCDLc_limit_alone = 4450 
WTRc_limit_alone = 850 
RTWc_limit_alone = 4096 

Commands details: 
total_CMD = 141387 
n_nop = 130477 
Read = 6720 
Write = 0 
L2_Alloc = 0 
L2_WB = 3523 
n_act = 439 
n_pre = 423 
n_ref = 0 
n_req = 7889 
total_req = 10243 

Dual Bus Interface Util: 
issued_total_row = 862 
issued_total_col = 10243 
Row_Bus_Util =  0.006097 
CoL_Bus_Util = 0.072447 
Either_Row_CoL_Bus_Util = 0.077164 
Issued_on_Two_Bus_Simul_Util = 0.001379 
issued_two_Eff = 0.017874 
queue_avg = 0.633113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.633113
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 256): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130440 n_act=424 n_pre=408 n_ref_event=0 n_req=7877 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3508 bw_util=0.07245
n_activity=39329 dram_eff=0.2605
bk0: 448a 139926i bk1: 448a 139929i bk2: 448a 139373i bk3: 448a 139291i bk4: 448a 139935i bk5: 448a 139924i bk6: 448a 139923i bk7: 448a 139723i bk8: 424a 140198i bk9: 424a 139907i bk10: 384a 139578i bk11: 384a 139558i bk12: 384a 139724i bk13: 384a 139480i bk14: 384a 139628i bk15: 384a 139430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946172
Row_Buffer_Locality_read = 0.957542
Row_Buffer_Locality_write = 0.879053
Bank_Level_Parallism = 1.408613
Bank_Level_Parallism_Col = 1.349586
Bank_Level_Parallism_Ready = 1.171613
write_to_read_ratio_blp_rw_average = 0.478812
GrpLevelPara = 1.287223 

BW Util details:
bwutil = 0.072454 
total_CMD = 141387 
util_bw = 10244 
Wasted_Col = 11039 
Wasted_Row = 3239 
Idle = 116865 

BW Util Bottlenecks: 
RCDc_limit = 2686 
RCDWRc_limit = 1113 
WTRc_limit = 855 
RTWc_limit = 4122 
CCDLc_limit = 4840 
rwq = 0 
CCDLc_limit_alone = 4477 
WTRc_limit_alone = 731 
RTWc_limit_alone = 3883 

Commands details: 
total_CMD = 141387 
n_nop = 130440 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3508 
n_act = 424 
n_pre = 408 
n_ref = 0 
n_req = 7877 
total_req = 10244 

Dual Bus Interface Util: 
issued_total_row = 832 
issued_total_col = 10244 
Row_Bus_Util =  0.005885 
CoL_Bus_Util = 0.072454 
Either_Row_CoL_Bus_Util = 0.077426 
Issued_on_Two_Bus_Simul_Util = 0.000912 
issued_two_Eff = 0.011784 
queue_avg = 0.662939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.662939
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 256): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130524 n_act=398 n_pre=382 n_ref_event=0 n_req=7877 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3487 bw_util=0.07231
n_activity=37923 dram_eff=0.2696
bk0: 448a 140052i bk1: 448a 139795i bk2: 448a 139409i bk3: 448a 139407i bk4: 448a 139898i bk5: 448a 139828i bk6: 448a 139855i bk7: 448a 139958i bk8: 424a 139988i bk9: 424a 140043i bk10: 384a 139865i bk11: 384a 139813i bk12: 384a 139895i bk13: 384a 139701i bk14: 384a 139843i bk15: 384a 139477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949473
Row_Buffer_Locality_read = 0.958581
Row_Buffer_Locality_write = 0.895706
Bank_Level_Parallism = 1.436312
Bank_Level_Parallism_Col = 1.368851
Bank_Level_Parallism_Ready = 1.161107
write_to_read_ratio_blp_rw_average = 0.469219
GrpLevelPara = 1.312531 

BW Util details:
bwutil = 0.072305 
total_CMD = 141387 
util_bw = 10223 
Wasted_Col = 10214 
Wasted_Row = 2707 
Idle = 118243 

BW Util Bottlenecks: 
RCDc_limit = 2492 
RCDWRc_limit = 970 
WTRc_limit = 931 
RTWc_limit = 3737 
CCDLc_limit = 4575 
rwq = 0 
CCDLc_limit_alone = 4309 
WTRc_limit_alone = 813 
RTWc_limit_alone = 3589 

Commands details: 
total_CMD = 141387 
n_nop = 130524 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3487 
n_act = 398 
n_pre = 382 
n_ref = 0 
n_req = 7877 
total_req = 10223 

Dual Bus Interface Util: 
issued_total_row = 780 
issued_total_col = 10223 
Row_Bus_Util =  0.005517 
CoL_Bus_Util = 0.072305 
Either_Row_CoL_Bus_Util = 0.076832 
Issued_on_Two_Bus_Simul_Util = 0.000990 
issued_two_Eff = 0.012888 
queue_avg = 0.626988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.626988
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 256): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130496 n_act=427 n_pre=411 n_ref_event=0 n_req=7860 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3465 bw_util=0.07215
n_activity=36768 dram_eff=0.2774
bk0: 448a 139903i bk1: 448a 139901i bk2: 448a 139230i bk3: 448a 139011i bk4: 448a 139903i bk5: 448a 139767i bk6: 448a 139843i bk7: 448a 139589i bk8: 424a 139978i bk9: 424a 140171i bk10: 384a 139829i bk11: 384a 139809i bk12: 384a 139621i bk13: 384a 139496i bk14: 384a 139675i bk15: 384a 139345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945674
Row_Buffer_Locality_read = 0.956205
Row_Buffer_Locality_write = 0.882562
Bank_Level_Parallism = 1.498244
Bank_Level_Parallism_Col = 1.420230
Bank_Level_Parallism_Ready = 1.180276
write_to_read_ratio_blp_rw_average = 0.478815
GrpLevelPara = 1.359866 

BW Util details:
bwutil = 0.072149 
total_CMD = 141387 
util_bw = 10201 
Wasted_Col = 10307 
Wasted_Row = 2840 
Idle = 118039 

BW Util Bottlenecks: 
RCDc_limit = 2580 
RCDWRc_limit = 1039 
WTRc_limit = 783 
RTWc_limit = 4315 
CCDLc_limit = 4536 
rwq = 0 
CCDLc_limit_alone = 4210 
WTRc_limit_alone = 664 
RTWc_limit_alone = 4108 

Commands details: 
total_CMD = 141387 
n_nop = 130496 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3465 
n_act = 427 
n_pre = 411 
n_ref = 0 
n_req = 7860 
total_req = 10201 

Dual Bus Interface Util: 
issued_total_row = 838 
issued_total_col = 10201 
Row_Bus_Util =  0.005927 
CoL_Bus_Util = 0.072149 
Either_Row_CoL_Bus_Util = 0.077030 
Issued_on_Two_Bus_Simul_Util = 0.001047 
issued_two_Eff = 0.013589 
queue_avg = 0.674447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.674447
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 257): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130234 n_act=431 n_pre=415 n_ref_event=0 n_req=7980 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3705 bw_util=0.0739
n_activity=37996 dram_eff=0.275
bk0: 448a 140018i bk1: 448a 139767i bk2: 448a 139350i bk3: 448a 139248i bk4: 448a 139833i bk5: 448a 139685i bk6: 448a 139743i bk7: 448a 139576i bk8: 440a 139991i bk9: 416a 139715i bk10: 384a 139633i bk11: 384a 139925i bk12: 384a 139791i bk13: 384a 139437i bk14: 384a 139757i bk15: 384a 139772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945990
Row_Buffer_Locality_read = 0.957740
Row_Buffer_Locality_write = 0.881877
Bank_Level_Parallism = 1.457341
Bank_Level_Parallism_Col = 1.389445
Bank_Level_Parallism_Ready = 1.172744
write_to_read_ratio_blp_rw_average = 0.476121
GrpLevelPara = 1.317941 

BW Util details:
bwutil = 0.073904 
total_CMD = 141387 
util_bw = 10449 
Wasted_Col = 10572 
Wasted_Row = 2948 
Idle = 117418 

BW Util Bottlenecks: 
RCDc_limit = 2566 
RCDWRc_limit = 1146 
WTRc_limit = 928 
RTWc_limit = 3793 
CCDLc_limit = 4977 
rwq = 0 
CCDLc_limit_alone = 4619 
WTRc_limit_alone = 797 
RTWc_limit_alone = 3566 

Commands details: 
total_CMD = 141387 
n_nop = 130234 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3705 
n_act = 431 
n_pre = 415 
n_ref = 0 
n_req = 7980 
total_req = 10449 

Dual Bus Interface Util: 
issued_total_row = 846 
issued_total_col = 10449 
Row_Bus_Util =  0.005984 
CoL_Bus_Util = 0.073904 
Either_Row_CoL_Bus_Util = 0.078883 
Issued_on_Two_Bus_Simul_Util = 0.001004 
issued_two_Eff = 0.012732 
queue_avg = 0.623699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.623699
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 257): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130415 n_act=420 n_pre=404 n_ref_event=0 n_req=7897 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3548 bw_util=0.07274
n_activity=37554 dram_eff=0.2738
bk0: 448a 139809i bk1: 448a 139875i bk2: 448a 139472i bk3: 448a 139387i bk4: 448a 139882i bk5: 448a 139959i bk6: 448a 139982i bk7: 448a 139419i bk8: 424a 140259i bk9: 424a 139990i bk10: 384a 139580i bk11: 384a 139681i bk12: 384a 139401i bk13: 384a 139759i bk14: 384a 139584i bk15: 384a 139534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946815
Row_Buffer_Locality_read = 0.958432
Row_Buffer_Locality_write = 0.879414
Bank_Level_Parallism = 1.442132
Bank_Level_Parallism_Col = 1.382620
Bank_Level_Parallism_Ready = 1.162777
write_to_read_ratio_blp_rw_average = 0.476781
GrpLevelPara = 1.315332 

BW Util details:
bwutil = 0.072737 
total_CMD = 141387 
util_bw = 10284 
Wasted_Col = 10673 
Wasted_Row = 2977 
Idle = 117453 

BW Util Bottlenecks: 
RCDc_limit = 2554 
RCDWRc_limit = 1119 
WTRc_limit = 975 
RTWc_limit = 4002 
CCDLc_limit = 4912 
rwq = 0 
CCDLc_limit_alone = 4515 
WTRc_limit_alone = 822 
RTWc_limit_alone = 3758 

Commands details: 
total_CMD = 141387 
n_nop = 130415 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3548 
n_act = 420 
n_pre = 404 
n_ref = 0 
n_req = 7897 
total_req = 10284 

Dual Bus Interface Util: 
issued_total_row = 824 
issued_total_col = 10284 
Row_Bus_Util =  0.005828 
CoL_Bus_Util = 0.072737 
Either_Row_CoL_Bus_Util = 0.077603 
Issued_on_Two_Bus_Simul_Util = 0.000962 
issued_two_Eff = 0.012395 
queue_avg = 0.630468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.630468
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 256): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130380 n_act=409 n_pre=393 n_ref_event=0 n_req=7927 n_rd=6740 n_rd_L2_A=0 n_write=0 n_wr_bk=3606 bw_util=0.07318
n_activity=37427 dram_eff=0.2764
bk0: 448a 139717i bk1: 448a 139767i bk2: 448a 139427i bk3: 448a 139356i bk4: 448a 139936i bk5: 448a 139742i bk6: 448a 139569i bk7: 448a 139855i bk8: 440a 139908i bk9: 412a 140195i bk10: 384a 139680i bk11: 384a 139992i bk12: 384a 139829i bk13: 384a 139548i bk14: 384a 139665i bk15: 384a 139539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948404
Row_Buffer_Locality_read = 0.959792
Row_Buffer_Locality_write = 0.883741
Bank_Level_Parallism = 1.451959
Bank_Level_Parallism_Col = 1.390881
Bank_Level_Parallism_Ready = 1.166054
write_to_read_ratio_blp_rw_average = 0.480143
GrpLevelPara = 1.323142 

BW Util details:
bwutil = 0.073175 
total_CMD = 141387 
util_bw = 10346 
Wasted_Col = 10535 
Wasted_Row = 2807 
Idle = 117699 

BW Util Bottlenecks: 
RCDc_limit = 2408 
RCDWRc_limit = 1087 
WTRc_limit = 893 
RTWc_limit = 3982 
CCDLc_limit = 5014 
rwq = 0 
CCDLc_limit_alone = 4573 
WTRc_limit_alone = 723 
RTWc_limit_alone = 3711 

Commands details: 
total_CMD = 141387 
n_nop = 130380 
Read = 6740 
Write = 0 
L2_Alloc = 0 
L2_WB = 3606 
n_act = 409 
n_pre = 393 
n_ref = 0 
n_req = 7927 
total_req = 10346 

Dual Bus Interface Util: 
issued_total_row = 802 
issued_total_col = 10346 
Row_Bus_Util =  0.005672 
CoL_Bus_Util = 0.073175 
Either_Row_CoL_Bus_Util = 0.077850 
Issued_on_Two_Bus_Simul_Util = 0.000997 
issued_two_Eff = 0.012810 
queue_avg = 0.631317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.631317
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 257): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130420 n_act=403 n_pre=387 n_ref_event=0 n_req=7911 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3589 bw_util=0.07303
n_activity=36980 dram_eff=0.2792
bk0: 448a 139849i bk1: 448a 139767i bk2: 448a 139532i bk3: 448a 139479i bk4: 448a 139883i bk5: 448a 139720i bk6: 448a 139917i bk7: 448a 139838i bk8: 424a 140192i bk9: 424a 140102i bk10: 384a 139514i bk11: 384a 139649i bk12: 384a 139461i bk13: 384a 139723i bk14: 384a 139650i bk15: 384a 139653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949058
Row_Buffer_Locality_read = 0.960362
Row_Buffer_Locality_write = 0.884255
Bank_Level_Parallism = 1.446641
Bank_Level_Parallism_Col = 1.370417
Bank_Level_Parallism_Ready = 1.157869
write_to_read_ratio_blp_rw_average = 0.476216
GrpLevelPara = 1.312567 

BW Util details:
bwutil = 0.073027 
total_CMD = 141387 
util_bw = 10325 
Wasted_Col = 10569 
Wasted_Row = 2729 
Idle = 117764 

BW Util Bottlenecks: 
RCDc_limit = 2353 
RCDWRc_limit = 1085 
WTRc_limit = 985 
RTWc_limit = 3938 
CCDLc_limit = 4926 
rwq = 0 
CCDLc_limit_alone = 4603 
WTRc_limit_alone = 880 
RTWc_limit_alone = 3720 

Commands details: 
total_CMD = 141387 
n_nop = 130420 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3589 
n_act = 403 
n_pre = 387 
n_ref = 0 
n_req = 7911 
total_req = 10325 

Dual Bus Interface Util: 
issued_total_row = 790 
issued_total_col = 10325 
Row_Bus_Util =  0.005588 
CoL_Bus_Util = 0.073027 
Either_Row_CoL_Bus_Util = 0.077567 
Issued_on_Two_Bus_Simul_Util = 0.001047 
issued_two_Eff = 0.013495 
queue_avg = 0.653999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.653999
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 253): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130292 n_act=432 n_pre=416 n_ref_event=0 n_req=7945 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=3674 bw_util=0.07357
n_activity=38457 dram_eff=0.2705
bk0: 448a 139831i bk1: 448a 139887i bk2: 448a 139346i bk3: 448a 139223i bk4: 448a 139700i bk5: 448a 139825i bk6: 448a 139991i bk7: 448a 139447i bk8: 424a 139980i bk9: 416a 140072i bk10: 384a 139466i bk11: 384a 139732i bk12: 384a 139505i bk13: 384a 139456i bk14: 384a 139768i bk15: 384a 139611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945626
Row_Buffer_Locality_read = 0.958531
Row_Buffer_Locality_write = 0.874281
Bank_Level_Parallism = 1.435596
Bank_Level_Parallism_Col = 1.369780
Bank_Level_Parallism_Ready = 1.152375
write_to_read_ratio_blp_rw_average = 0.492757
GrpLevelPara = 1.310368 

BW Util details:
bwutil = 0.073571 
total_CMD = 141387 
util_bw = 10402 
Wasted_Col = 11052 
Wasted_Row = 3133 
Idle = 116800 

BW Util Bottlenecks: 
RCDc_limit = 2510 
RCDWRc_limit = 1238 
WTRc_limit = 986 
RTWc_limit = 4238 
CCDLc_limit = 4999 
rwq = 0 
CCDLc_limit_alone = 4622 
WTRc_limit_alone = 875 
RTWc_limit_alone = 3972 

Commands details: 
total_CMD = 141387 
n_nop = 130292 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 3674 
n_act = 432 
n_pre = 416 
n_ref = 0 
n_req = 7945 
total_req = 10402 

Dual Bus Interface Util: 
issued_total_row = 848 
issued_total_col = 10402 
Row_Bus_Util =  0.005998 
CoL_Bus_Util = 0.073571 
Either_Row_CoL_Bus_Util = 0.078473 
Issued_on_Two_Bus_Simul_Util = 0.001096 
issued_two_Eff = 0.013970 
queue_avg = 0.671681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.671681
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 256): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130486 n_act=411 n_pre=395 n_ref_event=0 n_req=7848 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3470 bw_util=0.07218
n_activity=39029 dram_eff=0.2615
bk0: 448a 139986i bk1: 448a 139877i bk2: 448a 139273i bk3: 448a 139414i bk4: 448a 140018i bk5: 448a 140091i bk6: 448a 139493i bk7: 448a 139794i bk8: 432a 140061i bk9: 416a 140080i bk10: 384a 139682i bk11: 384a 139615i bk12: 384a 139929i bk13: 384a 139549i bk14: 384a 139498i bk15: 384a 139636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947630
Row_Buffer_Locality_read = 0.958135
Row_Buffer_Locality_write = 0.883993
Bank_Level_Parallism = 1.372963
Bank_Level_Parallism_Col = 1.326136
Bank_Level_Parallism_Ready = 1.163531
write_to_read_ratio_blp_rw_average = 0.485844
GrpLevelPara = 1.292361 

BW Util details:
bwutil = 0.072185 
total_CMD = 141387 
util_bw = 10206 
Wasted_Col = 11325 
Wasted_Row = 3265 
Idle = 116591 

BW Util Bottlenecks: 
RCDc_limit = 2664 
RCDWRc_limit = 1069 
WTRc_limit = 957 
RTWc_limit = 4200 
CCDLc_limit = 4714 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 849 
RTWc_limit_alone = 3985 

Commands details: 
total_CMD = 141387 
n_nop = 130486 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3470 
n_act = 411 
n_pre = 395 
n_ref = 0 
n_req = 7848 
total_req = 10206 

Dual Bus Interface Util: 
issued_total_row = 806 
issued_total_col = 10206 
Row_Bus_Util =  0.005701 
CoL_Bus_Util = 0.072185 
Either_Row_CoL_Bus_Util = 0.077100 
Issued_on_Two_Bus_Simul_Util = 0.000785 
issued_two_Eff = 0.010183 
queue_avg = 0.657755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.657755
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 256): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130405 n_act=408 n_pre=392 n_ref_event=0 n_req=7923 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3585 bw_util=0.073
n_activity=40168 dram_eff=0.2569
bk0: 448a 139784i bk1: 448a 139946i bk2: 448a 139383i bk3: 448a 139251i bk4: 448a 139993i bk5: 448a 139899i bk6: 448a 139690i bk7: 448a 139922i bk8: 432a 139900i bk9: 416a 139903i bk10: 384a 139671i bk11: 384a 139764i bk12: 384a 139860i bk13: 384a 139700i bk14: 384a 139691i bk15: 384a 139621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948504
Row_Buffer_Locality_read = 0.958729
Row_Buffer_Locality_write = 0.890480
Bank_Level_Parallism = 1.398885
Bank_Level_Parallism_Col = 1.345363
Bank_Level_Parallism_Ready = 1.170817
write_to_read_ratio_blp_rw_average = 0.484250
GrpLevelPara = 1.299659 

BW Util details:
bwutil = 0.072998 
total_CMD = 141387 
util_bw = 10321 
Wasted_Col = 11045 
Wasted_Row = 3037 
Idle = 116984 

BW Util Bottlenecks: 
RCDc_limit = 2582 
RCDWRc_limit = 1023 
WTRc_limit = 893 
RTWc_limit = 4188 
CCDLc_limit = 4743 
rwq = 0 
CCDLc_limit_alone = 4400 
WTRc_limit_alone = 785 
RTWc_limit_alone = 3953 

Commands details: 
total_CMD = 141387 
n_nop = 130405 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3585 
n_act = 408 
n_pre = 392 
n_ref = 0 
n_req = 7923 
total_req = 10321 

Dual Bus Interface Util: 
issued_total_row = 800 
issued_total_col = 10321 
Row_Bus_Util =  0.005658 
CoL_Bus_Util = 0.072998 
Either_Row_CoL_Bus_Util = 0.077673 
Issued_on_Two_Bus_Simul_Util = 0.000983 
issued_two_Eff = 0.012657 
queue_avg = 0.589022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.589022
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 256): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130639 n_act=392 n_pre=376 n_ref_event=0 n_req=7824 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3365 bw_util=0.0715
n_activity=38325 dram_eff=0.2638
bk0: 448a 140081i bk1: 448a 140083i bk2: 448a 139545i bk3: 448a 139463i bk4: 448a 140086i bk5: 448a 139864i bk6: 448a 139952i bk7: 448a 139662i bk8: 424a 140137i bk9: 432a 140148i bk10: 384a 139674i bk11: 384a 139702i bk12: 384a 139722i bk13: 384a 139565i bk14: 384a 139849i bk15: 384a 139841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949898
Row_Buffer_Locality_read = 0.959075
Row_Buffer_Locality_write = 0.892593
Bank_Level_Parallism = 1.398184
Bank_Level_Parallism_Col = 1.336876
Bank_Level_Parallism_Ready = 1.157187
write_to_read_ratio_blp_rw_average = 0.478057
GrpLevelPara = 1.302874 

BW Util details:
bwutil = 0.071499 
total_CMD = 141387 
util_bw = 10109 
Wasted_Col = 10455 
Wasted_Row = 2782 
Idle = 118041 

BW Util Bottlenecks: 
RCDc_limit = 2460 
RCDWRc_limit = 938 
WTRc_limit = 773 
RTWc_limit = 3936 
CCDLc_limit = 4461 
rwq = 0 
CCDLc_limit_alone = 4226 
WTRc_limit_alone = 713 
RTWc_limit_alone = 3761 

Commands details: 
total_CMD = 141387 
n_nop = 130639 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3365 
n_act = 392 
n_pre = 376 
n_ref = 0 
n_req = 7824 
total_req = 10109 

Dual Bus Interface Util: 
issued_total_row = 768 
issued_total_col = 10109 
Row_Bus_Util =  0.005432 
CoL_Bus_Util = 0.071499 
Either_Row_CoL_Bus_Util = 0.076018 
Issued_on_Two_Bus_Simul_Util = 0.000912 
issued_two_Eff = 0.012002 
queue_avg = 0.638206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.638206
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 250): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130505 n_act=413 n_pre=398 n_ref_event=0 n_req=7867 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3481 bw_util=0.07226
n_activity=38659 dram_eff=0.2643
bk0: 448a 139751i bk1: 448a 139438i bk2: 448a 139501i bk3: 448a 139453i bk4: 448a 139750i bk5: 448a 140092i bk6: 448a 139905i bk7: 448a 139800i bk8: 432a 140049i bk9: 416a 140051i bk10: 384a 139572i bk11: 384a 139821i bk12: 384a 139993i bk13: 384a 139717i bk14: 384a 139672i bk15: 384a 139780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947342
Row_Buffer_Locality_read = 0.959917
Row_Buffer_Locality_write = 0.872114
Bank_Level_Parallism = 1.415725
Bank_Level_Parallism_Col = 1.352733
Bank_Level_Parallism_Ready = 1.155623
write_to_read_ratio_blp_rw_average = 0.479453
GrpLevelPara = 1.304525 

BW Util details:
bwutil = 0.072263 
total_CMD = 141387 
util_bw = 10217 
Wasted_Col = 10643 
Wasted_Row = 2949 
Idle = 117578 

BW Util Bottlenecks: 
RCDc_limit = 2428 
RCDWRc_limit = 1167 
WTRc_limit = 943 
RTWc_limit = 4004 
CCDLc_limit = 4694 
rwq = 0 
CCDLc_limit_alone = 4395 
WTRc_limit_alone = 836 
RTWc_limit_alone = 3812 

Commands details: 
total_CMD = 141387 
n_nop = 130505 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3481 
n_act = 413 
n_pre = 398 
n_ref = 0 
n_req = 7867 
total_req = 10217 

Dual Bus Interface Util: 
issued_total_row = 811 
issued_total_col = 10217 
Row_Bus_Util =  0.005736 
CoL_Bus_Util = 0.072263 
Either_Row_CoL_Bus_Util = 0.076966 
Issued_on_Two_Bus_Simul_Util = 0.001033 
issued_two_Eff = 0.013417 
queue_avg = 0.604143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.604143
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 255): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130428 n_act=421 n_pre=405 n_ref_event=0 n_req=7884 n_rd=6734 n_rd_L2_A=0 n_write=0 n_wr_bk=3525 bw_util=0.07256
n_activity=37908 dram_eff=0.2706
bk0: 448a 139714i bk1: 448a 139926i bk2: 448a 139578i bk3: 448a 139514i bk4: 448a 139654i bk5: 448a 140111i bk6: 448a 139672i bk7: 448a 139911i bk8: 432a 139996i bk9: 414a 140032i bk10: 384a 139567i bk11: 384a 139621i bk12: 384a 139652i bk13: 384a 139761i bk14: 384a 139736i bk15: 384a 139654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946601
Row_Buffer_Locality_read = 0.958723
Row_Buffer_Locality_write = 0.875544
Bank_Level_Parallism = 1.403735
Bank_Level_Parallism_Col = 1.347715
Bank_Level_Parallism_Ready = 1.131592
write_to_read_ratio_blp_rw_average = 0.477352
GrpLevelPara = 1.297706 

BW Util details:
bwutil = 0.072560 
total_CMD = 141387 
util_bw = 10259 
Wasted_Col = 10840 
Wasted_Row = 3105 
Idle = 117183 

BW Util Bottlenecks: 
RCDc_limit = 2581 
RCDWRc_limit = 1159 
WTRc_limit = 1051 
RTWc_limit = 3972 
CCDLc_limit = 4891 
rwq = 0 
CCDLc_limit_alone = 4507 
WTRc_limit_alone = 890 
RTWc_limit_alone = 3749 

Commands details: 
total_CMD = 141387 
n_nop = 130428 
Read = 6734 
Write = 0 
L2_Alloc = 0 
L2_WB = 3525 
n_act = 421 
n_pre = 405 
n_ref = 0 
n_req = 7884 
total_req = 10259 

Dual Bus Interface Util: 
issued_total_row = 826 
issued_total_col = 10259 
Row_Bus_Util =  0.005842 
CoL_Bus_Util = 0.072560 
Either_Row_CoL_Bus_Util = 0.077511 
Issued_on_Two_Bus_Simul_Util = 0.000891 
issued_two_Eff = 0.011497 
queue_avg = 0.624470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.62447
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 256): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130554 n_act=406 n_pre=390 n_ref_event=0 n_req=7850 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=3456 bw_util=0.07203
n_activity=37432 dram_eff=0.2721
bk0: 448a 139954i bk1: 448a 139488i bk2: 448a 139538i bk3: 448a 139595i bk4: 448a 139990i bk5: 448a 139854i bk6: 448a 139762i bk7: 448a 139829i bk8: 424a 140206i bk9: 416a 140089i bk10: 384a 139824i bk11: 384a 139517i bk12: 384a 139794i bk13: 384a 139686i bk14: 384a 139951i bk15: 384a 139526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948280
Row_Buffer_Locality_read = 0.960761
Row_Buffer_Locality_write = 0.873440
Bank_Level_Parallism = 1.410809
Bank_Level_Parallism_Col = 1.353967
Bank_Level_Parallism_Ready = 1.152396
write_to_read_ratio_blp_rw_average = 0.484181
GrpLevelPara = 1.293922 

BW Util details:
bwutil = 0.072029 
total_CMD = 141387 
util_bw = 10184 
Wasted_Col = 10521 
Wasted_Row = 2997 
Idle = 117685 

BW Util Bottlenecks: 
RCDc_limit = 2359 
RCDWRc_limit = 1124 
WTRc_limit = 829 
RTWc_limit = 4097 
CCDLc_limit = 4790 
rwq = 0 
CCDLc_limit_alone = 4379 
WTRc_limit_alone = 679 
RTWc_limit_alone = 3836 

Commands details: 
total_CMD = 141387 
n_nop = 130554 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 3456 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 7850 
total_req = 10184 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 10184 
Row_Bus_Util =  0.005630 
CoL_Bus_Util = 0.072029 
Either_Row_CoL_Bus_Util = 0.076619 
Issued_on_Two_Bus_Simul_Util = 0.001040 
issued_two_Eff = 0.013570 
queue_avg = 0.606449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.606449
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 255): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130494 n_act=413 n_pre=397 n_ref_event=0 n_req=7871 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=3502 bw_util=0.07235
n_activity=38038 dram_eff=0.2689
bk0: 448a 139750i bk1: 448a 139696i bk2: 448a 139329i bk3: 448a 139490i bk4: 448a 139904i bk5: 448a 139820i bk6: 448a 139814i bk7: 448a 139751i bk8: 432a 139866i bk9: 408a 139895i bk10: 384a 139667i bk11: 384a 139813i bk12: 384a 139668i bk13: 384a 139916i bk14: 384a 139781i bk15: 384a 139517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947529
Row_Buffer_Locality_read = 0.959869
Row_Buffer_Locality_write = 0.874891
Bank_Level_Parallism = 1.405461
Bank_Level_Parallism_Col = 1.356427
Bank_Level_Parallism_Ready = 1.157673
write_to_read_ratio_blp_rw_average = 0.490926
GrpLevelPara = 1.296595 

BW Util details:
bwutil = 0.072355 
total_CMD = 141387 
util_bw = 10230 
Wasted_Col = 11095 
Wasted_Row = 3141 
Idle = 116921 

BW Util Bottlenecks: 
RCDc_limit = 2430 
RCDWRc_limit = 1163 
WTRc_limit = 960 
RTWc_limit = 4233 
CCDLc_limit = 5005 
rwq = 0 
CCDLc_limit_alone = 4604 
WTRc_limit_alone = 846 
RTWc_limit_alone = 3946 

Commands details: 
total_CMD = 141387 
n_nop = 130494 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 3502 
n_act = 413 
n_pre = 397 
n_ref = 0 
n_req = 7871 
total_req = 10230 

Dual Bus Interface Util: 
issued_total_row = 810 
issued_total_col = 10230 
Row_Bus_Util =  0.005729 
CoL_Bus_Util = 0.072355 
Either_Row_CoL_Bus_Util = 0.077044 
Issued_on_Two_Bus_Simul_Util = 0.001040 
issued_two_Eff = 0.013495 
queue_avg = 0.612206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.612206
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 256): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130373 n_act=432 n_pre=416 n_ref_event=0 n_req=7899 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=3580 bw_util=0.07291
n_activity=37939 dram_eff=0.2717
bk0: 448a 139646i bk1: 448a 139921i bk2: 448a 139569i bk3: 448a 139221i bk4: 448a 139985i bk5: 448a 139922i bk6: 448a 139718i bk7: 448a 139548i bk8: 424a 139961i bk9: 416a 140139i bk10: 384a 139644i bk11: 384a 139690i bk12: 384a 139749i bk13: 384a 139785i bk14: 384a 139523i bk15: 384a 139610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945310
Row_Buffer_Locality_read = 0.957788
Row_Buffer_Locality_write = 0.873612
Bank_Level_Parallism = 1.414730
Bank_Level_Parallism_Col = 1.353231
Bank_Level_Parallism_Ready = 1.139600
write_to_read_ratio_blp_rw_average = 0.476267
GrpLevelPara = 1.305009 

BW Util details:
bwutil = 0.072906 
total_CMD = 141387 
util_bw = 10308 
Wasted_Col = 10877 
Wasted_Row = 3173 
Idle = 117029 

BW Util Bottlenecks: 
RCDc_limit = 2642 
RCDWRc_limit = 1165 
WTRc_limit = 782 
RTWc_limit = 4253 
CCDLc_limit = 4852 
rwq = 0 
CCDLc_limit_alone = 4467 
WTRc_limit_alone = 666 
RTWc_limit_alone = 3984 

Commands details: 
total_CMD = 141387 
n_nop = 130373 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 3580 
n_act = 432 
n_pre = 416 
n_ref = 0 
n_req = 7899 
total_req = 10308 

Dual Bus Interface Util: 
issued_total_row = 848 
issued_total_col = 10308 
Row_Bus_Util =  0.005998 
CoL_Bus_Util = 0.072906 
Either_Row_CoL_Bus_Util = 0.077900 
Issued_on_Two_Bus_Simul_Util = 0.001004 
issued_two_Eff = 0.012893 
queue_avg = 0.660202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.660202
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 255): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130576 n_act=422 n_pre=406 n_ref_event=0 n_req=7828 n_rd=6720 n_rd_L2_A=0 n_write=0 n_wr_bk=3382 bw_util=0.07145
n_activity=39353 dram_eff=0.2567
bk0: 448a 139962i bk1: 448a 139951i bk2: 448a 139349i bk3: 448a 139291i bk4: 448a 139857i bk5: 448a 139914i bk6: 448a 139920i bk7: 448a 139460i bk8: 408a 140099i bk9: 440a 140191i bk10: 384a 139938i bk11: 384a 139639i bk12: 384a 139757i bk13: 384a 139809i bk14: 384a 139506i bk15: 368a 139466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946091
Row_Buffer_Locality_read = 0.956101
Row_Buffer_Locality_write = 0.885379
Bank_Level_Parallism = 1.396837
Bank_Level_Parallism_Col = 1.349718
Bank_Level_Parallism_Ready = 1.173926
write_to_read_ratio_blp_rw_average = 0.472642
GrpLevelPara = 1.301047 

BW Util details:
bwutil = 0.071449 
total_CMD = 141387 
util_bw = 10102 
Wasted_Col = 10898 
Wasted_Row = 3277 
Idle = 117110 

BW Util Bottlenecks: 
RCDc_limit = 2833 
RCDWRc_limit = 1042 
WTRc_limit = 857 
RTWc_limit = 4192 
CCDLc_limit = 4698 
rwq = 0 
CCDLc_limit_alone = 4381 
WTRc_limit_alone = 746 
RTWc_limit_alone = 3986 

Commands details: 
total_CMD = 141387 
n_nop = 130576 
Read = 6720 
Write = 0 
L2_Alloc = 0 
L2_WB = 3382 
n_act = 422 
n_pre = 406 
n_ref = 0 
n_req = 7828 
total_req = 10102 

Dual Bus Interface Util: 
issued_total_row = 828 
issued_total_col = 10102 
Row_Bus_Util =  0.005856 
CoL_Bus_Util = 0.071449 
Either_Row_CoL_Bus_Util = 0.076464 
Issued_on_Two_Bus_Simul_Util = 0.000842 
issued_two_Eff = 0.011007 
queue_avg = 0.641756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.641756
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 245): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130601 n_act=401 n_pre=385 n_ref_event=0 n_req=7868 n_rd=6712 n_rd_L2_A=0 n_write=0 n_wr_bk=3420 bw_util=0.07166
n_activity=38716 dram_eff=0.2617
bk0: 448a 139742i bk1: 448a 140009i bk2: 448a 139419i bk3: 448a 139519i bk4: 448a 139929i bk5: 448a 140040i bk6: 448a 139877i bk7: 444a 139823i bk8: 432a 140287i bk9: 412a 139956i bk10: 384a 139802i bk11: 384a 139780i bk12: 384a 139810i bk13: 384a 139667i bk14: 384a 139798i bk15: 368a 139760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949008
Row_Buffer_Locality_read = 0.958284
Row_Buffer_Locality_write = 0.894965
Bank_Level_Parallism = 1.407096
Bank_Level_Parallism_Col = 1.344790
Bank_Level_Parallism_Ready = 1.171733
write_to_read_ratio_blp_rw_average = 0.469974
GrpLevelPara = 1.309925 

BW Util details:
bwutil = 0.071661 
total_CMD = 141387 
util_bw = 10132 
Wasted_Col = 10329 
Wasted_Row = 2875 
Idle = 118051 

BW Util Bottlenecks: 
RCDc_limit = 2505 
RCDWRc_limit = 1004 
WTRc_limit = 860 
RTWc_limit = 3587 
CCDLc_limit = 4590 
rwq = 0 
CCDLc_limit_alone = 4336 
WTRc_limit_alone = 768 
RTWc_limit_alone = 3425 

Commands details: 
total_CMD = 141387 
n_nop = 130601 
Read = 6712 
Write = 0 
L2_Alloc = 0 
L2_WB = 3420 
n_act = 401 
n_pre = 385 
n_ref = 0 
n_req = 7868 
total_req = 10132 

Dual Bus Interface Util: 
issued_total_row = 786 
issued_total_col = 10132 
Row_Bus_Util =  0.005559 
CoL_Bus_Util = 0.071661 
Either_Row_CoL_Bus_Util = 0.076287 
Issued_on_Two_Bus_Simul_Util = 0.000934 
issued_two_Eff = 0.012238 
queue_avg = 0.625164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.625164
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 250): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130542 n_act=426 n_pre=410 n_ref_event=0 n_req=7840 n_rd=6727 n_rd_L2_A=0 n_write=0 n_wr_bk=3418 bw_util=0.07175
n_activity=39028 dram_eff=0.2599
bk0: 448a 139894i bk1: 448a 139868i bk2: 448a 139676i bk3: 448a 139261i bk4: 448a 139870i bk5: 448a 139888i bk6: 448a 140142i bk7: 448a 139679i bk8: 423a 139994i bk9: 432a 140174i bk10: 384a 139420i bk11: 384a 139475i bk12: 384a 139636i bk13: 384a 139851i bk14: 384a 139674i bk15: 368a 139723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945663
Row_Buffer_Locality_read = 0.956444
Row_Buffer_Locality_write = 0.880503
Bank_Level_Parallism = 1.410153
Bank_Level_Parallism_Col = 1.346391
Bank_Level_Parallism_Ready = 1.162050
write_to_read_ratio_blp_rw_average = 0.469451
GrpLevelPara = 1.301539 

BW Util details:
bwutil = 0.071753 
total_CMD = 141387 
util_bw = 10145 
Wasted_Col = 10714 
Wasted_Row = 3115 
Idle = 117413 

BW Util Bottlenecks: 
RCDc_limit = 2669 
RCDWRc_limit = 1076 
WTRc_limit = 824 
RTWc_limit = 3967 
CCDLc_limit = 4776 
rwq = 0 
CCDLc_limit_alone = 4440 
WTRc_limit_alone = 714 
RTWc_limit_alone = 3741 

Commands details: 
total_CMD = 141387 
n_nop = 130542 
Read = 6727 
Write = 0 
L2_Alloc = 0 
L2_WB = 3418 
n_act = 426 
n_pre = 410 
n_ref = 0 
n_req = 7840 
total_req = 10145 

Dual Bus Interface Util: 
issued_total_row = 836 
issued_total_col = 10145 
Row_Bus_Util =  0.005913 
CoL_Bus_Util = 0.071753 
Either_Row_CoL_Bus_Util = 0.076704 
Issued_on_Two_Bus_Simul_Util = 0.000962 
issued_two_Eff = 0.012540 
queue_avg = 0.663859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.663859
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 256): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130458 n_act=425 n_pre=409 n_ref_event=0 n_req=7892 n_rd=6716 n_rd_L2_A=0 n_write=0 n_wr_bk=3508 bw_util=0.07231
n_activity=38457 dram_eff=0.2659
bk0: 448a 139662i bk1: 448a 139977i bk2: 448a 139408i bk3: 448a 139423i bk4: 448a 140040i bk5: 448a 139647i bk6: 448a 139881i bk7: 448a 139863i bk8: 424a 140168i bk9: 420a 139967i bk10: 384a 139415i bk11: 384a 139934i bk12: 384a 139748i bk13: 384a 139684i bk14: 384a 139376i bk15: 368a 139729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946148
Row_Buffer_Locality_read = 0.956075
Row_Buffer_Locality_write = 0.889456
Bank_Level_Parallism = 1.433210
Bank_Level_Parallism_Col = 1.364298
Bank_Level_Parallism_Ready = 1.170090
write_to_read_ratio_blp_rw_average = 0.471213
GrpLevelPara = 1.312588 

BW Util details:
bwutil = 0.072312 
total_CMD = 141387 
util_bw = 10224 
Wasted_Col = 10639 
Wasted_Row = 2973 
Idle = 117551 

BW Util Bottlenecks: 
RCDc_limit = 2643 
RCDWRc_limit = 1041 
WTRc_limit = 1024 
RTWc_limit = 3737 
CCDLc_limit = 4738 
rwq = 0 
CCDLc_limit_alone = 4427 
WTRc_limit_alone = 914 
RTWc_limit_alone = 3536 

Commands details: 
total_CMD = 141387 
n_nop = 130458 
Read = 6716 
Write = 0 
L2_Alloc = 0 
L2_WB = 3508 
n_act = 425 
n_pre = 409 
n_ref = 0 
n_req = 7892 
total_req = 10224 

Dual Bus Interface Util: 
issued_total_row = 834 
issued_total_col = 10224 
Row_Bus_Util =  0.005899 
CoL_Bus_Util = 0.072312 
Either_Row_CoL_Bus_Util = 0.077298 
Issued_on_Two_Bus_Simul_Util = 0.000912 
issued_two_Eff = 0.011803 
queue_avg = 0.588901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.588901
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 257): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130478 n_act=397 n_pre=381 n_ref_event=0 n_req=7880 n_rd=6708 n_rd_L2_A=0 n_write=0 n_wr_bk=3541 bw_util=0.07249
n_activity=38432 dram_eff=0.2667
bk0: 448a 139791i bk1: 448a 139826i bk2: 448a 139574i bk3: 448a 139477i bk4: 448a 140013i bk5: 448a 139931i bk6: 448a 140064i bk7: 448a 140021i bk8: 408a 140114i bk9: 428a 140066i bk10: 384a 139642i bk11: 384a 139688i bk12: 384a 139948i bk13: 384a 139730i bk14: 384a 139688i bk15: 368a 139727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949619
Row_Buffer_Locality_read = 0.960644
Row_Buffer_Locality_write = 0.886519
Bank_Level_Parallism = 1.388115
Bank_Level_Parallism_Col = 1.326125
Bank_Level_Parallism_Ready = 1.135038
write_to_read_ratio_blp_rw_average = 0.480902
GrpLevelPara = 1.280582 

BW Util details:
bwutil = 0.072489 
total_CMD = 141387 
util_bw = 10249 
Wasted_Col = 10482 
Wasted_Row = 2878 
Idle = 117778 

BW Util Bottlenecks: 
RCDc_limit = 2434 
RCDWRc_limit = 1095 
WTRc_limit = 843 
RTWc_limit = 3719 
CCDLc_limit = 4741 
rwq = 0 
CCDLc_limit_alone = 4394 
WTRc_limit_alone = 725 
RTWc_limit_alone = 3490 

Commands details: 
total_CMD = 141387 
n_nop = 130478 
Read = 6708 
Write = 0 
L2_Alloc = 0 
L2_WB = 3541 
n_act = 397 
n_pre = 381 
n_ref = 0 
n_req = 7880 
total_req = 10249 

Dual Bus Interface Util: 
issued_total_row = 778 
issued_total_col = 10249 
Row_Bus_Util =  0.005503 
CoL_Bus_Util = 0.072489 
Either_Row_CoL_Bus_Util = 0.077157 
Issued_on_Two_Bus_Simul_Util = 0.000835 
issued_two_Eff = 0.010817 
queue_avg = 0.604610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.60461
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 257): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130513 n_act=406 n_pre=390 n_ref_event=0 n_req=7866 n_rd=6704 n_rd_L2_A=0 n_write=0 n_wr_bk=3519 bw_util=0.07231
n_activity=37902 dram_eff=0.2697
bk0: 448a 139760i bk1: 448a 139885i bk2: 448a 139315i bk3: 448a 139559i bk4: 448a 140076i bk5: 448a 139907i bk6: 448a 139886i bk7: 448a 139812i bk8: 416a 140054i bk9: 416a 139946i bk10: 384a 139682i bk11: 384a 139774i bk12: 384a 139751i bk13: 384a 139846i bk14: 384a 139646i bk15: 368a 139601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948385
Row_Buffer_Locality_read = 0.959576
Row_Buffer_Locality_write = 0.883821
Bank_Level_Parallism = 1.433367
Bank_Level_Parallism_Col = 1.370135
Bank_Level_Parallism_Ready = 1.170107
write_to_read_ratio_blp_rw_average = 0.468734
GrpLevelPara = 1.307829 

BW Util details:
bwutil = 0.072305 
total_CMD = 141387 
util_bw = 10223 
Wasted_Col = 10295 
Wasted_Row = 2894 
Idle = 117975 

BW Util Bottlenecks: 
RCDc_limit = 2452 
RCDWRc_limit = 1078 
WTRc_limit = 903 
RTWc_limit = 3589 
CCDLc_limit = 4772 
rwq = 0 
CCDLc_limit_alone = 4456 
WTRc_limit_alone = 829 
RTWc_limit_alone = 3347 

Commands details: 
total_CMD = 141387 
n_nop = 130513 
Read = 6704 
Write = 0 
L2_Alloc = 0 
L2_WB = 3519 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 7866 
total_req = 10223 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 10223 
Row_Bus_Util =  0.005630 
CoL_Bus_Util = 0.072305 
Either_Row_CoL_Bus_Util = 0.076909 
Issued_on_Two_Bus_Simul_Util = 0.001026 
issued_two_Eff = 0.013335 
queue_avg = 0.650767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.650767
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 256): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130700 n_act=397 n_pre=381 n_ref_event=0 n_req=7785 n_rd=6712 n_rd_L2_A=0 n_write=0 n_wr_bk=3339 bw_util=0.07109
n_activity=37135 dram_eff=0.2707
bk0: 448a 139989i bk1: 448a 139809i bk2: 448a 139424i bk3: 448a 139601i bk4: 448a 139999i bk5: 448a 139931i bk6: 448a 139646i bk7: 448a 139887i bk8: 424a 140235i bk9: 416a 140067i bk10: 384a 139871i bk11: 384a 139647i bk12: 384a 139948i bk13: 384a 139864i bk14: 384a 139702i bk15: 368a 139766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949004
Row_Buffer_Locality_read = 0.958433
Row_Buffer_Locality_write = 0.890028
Bank_Level_Parallism = 1.406907
Bank_Level_Parallism_Col = 1.344998
Bank_Level_Parallism_Ready = 1.158392
write_to_read_ratio_blp_rw_average = 0.468822
GrpLevelPara = 1.292406 

BW Util details:
bwutil = 0.071089 
total_CMD = 141387 
util_bw = 10051 
Wasted_Col = 10194 
Wasted_Row = 2920 
Idle = 118222 

BW Util Bottlenecks: 
RCDc_limit = 2519 
RCDWRc_limit = 961 
WTRc_limit = 807 
RTWc_limit = 3574 
CCDLc_limit = 4617 
rwq = 0 
CCDLc_limit_alone = 4278 
WTRc_limit_alone = 687 
RTWc_limit_alone = 3355 

Commands details: 
total_CMD = 141387 
n_nop = 130700 
Read = 6712 
Write = 0 
L2_Alloc = 0 
L2_WB = 3339 
n_act = 397 
n_pre = 381 
n_ref = 0 
n_req = 7785 
total_req = 10051 

Dual Bus Interface Util: 
issued_total_row = 778 
issued_total_col = 10051 
Row_Bus_Util =  0.005503 
CoL_Bus_Util = 0.071089 
Either_Row_CoL_Bus_Util = 0.075587 
Issued_on_Two_Bus_Simul_Util = 0.001004 
issued_two_Eff = 0.013287 
queue_avg = 0.592650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.59265
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 256): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141387 n_nop=130390 n_act=434 n_pre=418 n_ref_event=0 n_req=7906 n_rd=6712 n_rd_L2_A=0 n_write=0 n_wr_bk=3587 bw_util=0.07284
n_activity=38776 dram_eff=0.2656
bk0: 448a 139790i bk1: 448a 139618i bk2: 448a 139503i bk3: 448a 139344i bk4: 448a 139926i bk5: 448a 139994i bk6: 448a 139488i bk7: 448a 139747i bk8: 408a 140167i bk9: 432a 139816i bk10: 384a 139690i bk11: 384a 139475i bk12: 384a 139872i bk13: 384a 139850i bk14: 384a 139764i bk15: 368a 139660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945105
Row_Buffer_Locality_read = 0.957837
Row_Buffer_Locality_write = 0.873534
Bank_Level_Parallism = 1.412601
Bank_Level_Parallism_Col = 1.348702
Bank_Level_Parallism_Ready = 1.142538
write_to_read_ratio_blp_rw_average = 0.491537
GrpLevelPara = 1.305746 

BW Util details:
bwutil = 0.072843 
total_CMD = 141387 
util_bw = 10299 
Wasted_Col = 10915 
Wasted_Row = 3134 
Idle = 117039 

BW Util Bottlenecks: 
RCDc_limit = 2545 
RCDWRc_limit = 1218 
WTRc_limit = 900 
RTWc_limit = 4211 
CCDLc_limit = 4730 
rwq = 0 
CCDLc_limit_alone = 4345 
WTRc_limit_alone = 781 
RTWc_limit_alone = 3945 

Commands details: 
total_CMD = 141387 
n_nop = 130390 
Read = 6712 
Write = 0 
L2_Alloc = 0 
L2_WB = 3587 
n_act = 434 
n_pre = 418 
n_ref = 0 
n_req = 7906 
total_req = 10299 

Dual Bus Interface Util: 
issued_total_row = 852 
issued_total_col = 10299 
Row_Bus_Util =  0.006026 
CoL_Bus_Util = 0.072843 
Either_Row_CoL_Bus_Util = 0.077779 
Issued_on_Two_Bus_Simul_Util = 0.001089 
issued_two_Eff = 0.014004 
queue_avg = 0.667982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.667982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17281, Miss = 7489, Miss_rate = 0.433, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[1]: Access = 17505, Miss = 7516, Miss_rate = 0.429, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[2]: Access = 17821, Miss = 7304, Miss_rate = 0.410, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[3]: Access = 18103, Miss = 7375, Miss_rate = 0.407, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 17766, Miss = 7282, Miss_rate = 0.410, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 18116, Miss = 7339, Miss_rate = 0.405, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[6]: Access = 17299, Miss = 7137, Miss_rate = 0.413, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[7]: Access = 18002, Miss = 7422, Miss_rate = 0.412, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[8]: Access = 17535, Miss = 7239, Miss_rate = 0.413, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[9]: Access = 18089, Miss = 7419, Miss_rate = 0.410, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[10]: Access = 17437, Miss = 7202, Miss_rate = 0.413, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[11]: Access = 17911, Miss = 7370, Miss_rate = 0.411, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[12]: Access = 17926, Miss = 7410, Miss_rate = 0.413, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[13]: Access = 18066, Miss = 7400, Miss_rate = 0.410, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[14]: Access = 17351, Miss = 7236, Miss_rate = 0.417, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[15]: Access = 17873, Miss = 7457, Miss_rate = 0.417, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[16]: Access = 17414, Miss = 7526, Miss_rate = 0.432, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[17]: Access = 17741, Miss = 7472, Miss_rate = 0.421, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 17785, Miss = 7380, Miss_rate = 0.415, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[19]: Access = 18016, Miss = 7436, Miss_rate = 0.413, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 17879, Miss = 7413, Miss_rate = 0.415, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[21]: Access = 18223, Miss = 7478, Miss_rate = 0.410, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[22]: Access = 17791, Miss = 7349, Miss_rate = 0.413, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[23]: Access = 17893, Miss = 7335, Miss_rate = 0.410, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[24]: Access = 17747, Miss = 7384, Miss_rate = 0.416, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[25]: Access = 18229, Miss = 7391, Miss_rate = 0.405, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[26]: Access = 18307, Miss = 7474, Miss_rate = 0.408, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[27]: Access = 17762, Miss = 7248, Miss_rate = 0.408, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[28]: Access = 18093, Miss = 7378, Miss_rate = 0.408, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[29]: Access = 18023, Miss = 7358, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[30]: Access = 17714, Miss = 7384, Miss_rate = 0.417, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[31]: Access = 17695, Miss = 7385, Miss_rate = 0.417, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[32]: Access = 17612, Miss = 7552, Miss_rate = 0.429, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[33]: Access = 17215, Miss = 7501, Miss_rate = 0.436, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[34]: Access = 17867, Miss = 7390, Miss_rate = 0.414, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[35]: Access = 17963, Miss = 7354, Miss_rate = 0.409, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[36]: Access = 18078, Miss = 7362, Miss_rate = 0.407, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[37]: Access = 18247, Miss = 7489, Miss_rate = 0.410, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[38]: Access = 17973, Miss = 7412, Miss_rate = 0.412, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[39]: Access = 18034, Miss = 7465, Miss_rate = 0.414, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[40]: Access = 18042, Miss = 7468, Miss_rate = 0.414, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[41]: Access = 17858, Miss = 7369, Miss_rate = 0.413, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[42]: Access = 17799, Miss = 7439, Miss_rate = 0.418, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[43]: Access = 18278, Miss = 7400, Miss_rate = 0.405, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[44]: Access = 18524, Miss = 7495, Miss_rate = 0.405, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[45]: Access = 17767, Miss = 7317, Miss_rate = 0.412, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[46]: Access = 17715, Miss = 7349, Miss_rate = 0.415, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[47]: Access = 17839, Miss = 7477, Miss_rate = 0.419, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[48]: Access = 17514, Miss = 7482, Miss_rate = 0.427, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[49]: Access = 17391, Miss = 7486, Miss_rate = 0.430, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[50]: Access = 18184, Miss = 7403, Miss_rate = 0.407, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[51]: Access = 17345, Miss = 7186, Miss_rate = 0.414, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[52]: Access = 17975, Miss = 7374, Miss_rate = 0.410, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[53]: Access = 17984, Miss = 7362, Miss_rate = 0.409, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[54]: Access = 18232, Miss = 7381, Miss_rate = 0.405, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[55]: Access = 17703, Miss = 7223, Miss_rate = 0.408, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[56]: Access = 17997, Miss = 7373, Miss_rate = 0.410, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[57]: Access = 17886, Miss = 7306, Miss_rate = 0.408, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[58]: Access = 17873, Miss = 7434, Miss_rate = 0.416, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[59]: Access = 17702, Miss = 7276, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 18398, Miss = 7544, Miss_rate = 0.410, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[61]: Access = 17677, Miss = 7309, Miss_rate = 0.413, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[62]: Access = 17542, Miss = 7327, Miss_rate = 0.418, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[63]: Access = 17678, Miss = 7384, Miss_rate = 0.418, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1142285
L2_total_cache_misses = 472677
L2_total_cache_miss_rate = 0.4138
L2_total_cache_pending_hits = 4004
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161954
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 150645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 106091
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 862974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 279311
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3336522
icnt_total_pkts_simt_to_mem=3387814
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3387814
Req_Network_cycles = 188294
Req_Network_injected_packets_per_cycle =      17.9922 
Req_Network_conflicts_per_cycle =      53.7830
Req_Network_conflicts_per_cycle_util =      55.4128
Req_Bank_Level_Parallism =      18.4368
Req_Network_in_buffer_full_per_cycle =      15.2619
Req_Network_in_buffer_avg_util =     277.4916
Req_Network_out_buffer_full_per_cycle =       1.3567
Req_Network_out_buffer_avg_util =     204.2214

Reply_Network_injected_packets_num = 3336565
Reply_Network_cycles = 188294
Reply_Network_injected_packets_per_cycle =       17.7200
Reply_Network_conflicts_per_cycle =        3.3906
Reply_Network_conflicts_per_cycle_util =       3.5215
Reply_Bank_Level_Parallism =      18.4037
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2528
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2215
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 46 sec (1546 sec)
gpgpu_simulation_rate = 46946 (inst/sec)
gpgpu_simulation_rate = 121 (cycle/sec)
gpgpu_silicon_slowdown = 9355371x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
