RISC-V Single Cycle Processor Simulation Results
=============================================
Register File Contents:
x0 = 0x00000000
x1 = 0x00000000
x2 = 0x00000000
x3 = 0x00000000
x4 = 0x00000000
x5 = 0x00000000
x6 = 0x00000000
x7 = 0x00000000
x8 = 0x00000000
x9 = 0x00000000
x10 = 0x00000000
x11 = 0x00000000
x12 = 0x00000000
x13 = 0x00000000
x14 = 0x00000000
x15 = 0x00000000
x16 = 0x00000000
x17 = 0x00000000
x18 = 0x00000000
x19 = 0x00000000
x20 = 0x00000000
x21 = 0x00000000
x22 = 0x00000000
x23 = 0x00000000
x24 = 0x00000000
x25 = 0x00000000
x26 = 0x00000000
x27 = 0x00000000
x28 = 0x00000000
x29 = 0x00000000
x30 = 0x00000000
x31 = 0x00000000

Data Memory Contents (first 16 words):
mem[0] = 0x00000000
mem[1] = 0x00000000
mem[2] = 0x00000000
mem[3] = 0x00000000
mem[4] = 0x00000000
mem[5] = 0x00000000
mem[6] = 0x00000000
mem[7] = 0x00000000
mem[8] = 0x00000000
mem[9] = 0x00000000
mem[10] = 0x00000000
mem[11] = 0x00000000
mem[12] = 0x00000000
mem[13] = 0x00000000
mem[14] = 0x00000000
mem[15] = 0x00000000

Verification Results:
TEST FAILED: Register values don't match expected outputs
Expected: x5=0x8, x6=0x14, x7=0x14
Got: x5=0x00000000, x6=0x00000000, x7=0x00000000
