`timescale 1ns/1ps
module half_adder_dataflow(
	input a,b,
	output sum, carry
);

assign sum = a^b;
assign carry = a&b;
endmodule
