

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Thu Sep 28 18:05:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        cppSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   49|  51250|   49|  51250|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |                     |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name      | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Loop 1             |   48|  51249| 24 ~ 1553 |          -|          -| 2 ~ 33 |    no    |
        | + Loop 1.1          |   22|   1551|  11 ~ 47  |          -|          -| 2 ~ 33 |    no    |
        |  ++ Loop 1.1.1      |    6|      6|          2|          -|          -|       3|    no    |
        |  ++ Loop 1.1.2      |   33|     33|         11|          -|          -|       3|    no    |
        |   +++ Loop 1.1.2.1  |    9|      9|          3|          -|          -|       3|    no    |
        +---------------------+-----+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    388|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       6|      2|
|Multiplexer      |        -|      -|       -|    356|
|Register         |        -|      -|     221|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      2|     227|    746|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |convolution_sobeldEe_U11  |convolution_sobeldEe  | i0 + i1 * i2 |
    |convolution_sobeldEe_U12  |convolution_sobeldEe  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Gx_U             |Loop_1_proc_Gx        |        0|  3|   1|     9|    3|     1|           27|
    |Gy_U             |Loop_1_proc_Gy        |        0|  3|   1|     9|    3|     1|           27|
    |line_buffer_U    |Loop_1_proc_line_bkb  |        1|  0|   0|    96|    8|     1|          768|
    |window_buffer_U  |Loop_1_proc_windocud  |        1|  0|   0|     9|    8|     1|           72|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        2|  6|   2|   123|   22|     4|          894|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |col_fu_460_p2          |     +    |      0|  0|  15|           6|           1|
    |i_fu_614_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_702_p2            |     +    |      0|  0|  10|           2|           1|
    |k_fu_478_p2            |     +    |      0|  0|  10|           2|           1|
    |output_col_fu_466_p2   |     +    |      0|  0|  15|           6|           2|
    |output_row_fu_433_p2   |     +    |      0|  0|  15|           6|           2|
    |row_fu_427_p2          |     +    |      0|  0|  15|           6|           1|
    |tmp_12_i_fu_410_p2     |     +    |      0|  0|  15|           6|           1|
    |tmp_1_i_fu_398_p2      |     +    |      0|  0|  15|           6|           2|
    |tmp_23_i_fu_690_p2     |     +    |      0|  0|  15|           8|           8|
    |tmp_2_i_fu_404_p2      |     +    |      0|  0|  15|           6|           2|
    |tmp_31_i_fu_416_p2     |     +    |      0|  0|  15|           6|           1|
    |tmp_38_i_fu_506_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_39_i_fu_517_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp_40_i_fu_542_p2     |     +    |      0|  0|  15|           7|           6|
    |tmp_44_i_fu_712_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_17_i_fu_652_p2     |     -    |      0|  0|  15|           1|           8|
    |tmp_21_i_fu_676_p2     |     -    |      0|  0|  15|           1|           8|
    |tmp_37_i_fu_500_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_43_i_fu_636_p2     |     -    |      0|  0|  15|           5|           5|
    |ap_block_state14       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_533_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_fu_608_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond2_i_fu_472_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond3_i_fu_455_p2  |   icmp   |      0|  0|   3|           6|           6|
    |exitcond4_i_fu_422_p2  |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_i_fu_696_p2   |   icmp   |      0|  0|   1|           2|           2|
    |tmp_13_i_fu_583_p2     |   icmp   |      0|  0|   3|           6|           1|
    |tmp_14_i_fu_588_p2     |   icmp   |      0|  0|   3|           6|           6|
    |tmp_15_i_fu_642_p2     |   icmp   |      0|  0|   8|          16|           1|
    |tmp_19_i_fu_666_p2     |   icmp   |      0|  0|   8|          16|           1|
    |tmp_24_i_fu_738_p2     |   icmp   |      0|  0|   4|           8|           6|
    |tmp_26_i_fu_743_p2     |   icmp   |      0|  0|   4|           8|           7|
    |tmp_4_i_fu_439_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_5_i_fu_444_p2      |   icmp   |      0|  0|   3|           6|           1|
    |tmp_6_i_fu_450_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_8_i_fu_528_p2      |   icmp   |      0|  0|   3|           6|           6|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |or_cond8_i_fu_602_p2   |    or    |      0|  0|   2|           1|           1|
    |tmp1_i_fu_592_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp2_i_fu_597_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_10_i_fu_571_p2     |    or    |      0|  0|   6|           6|           6|
    |p_i_fu_748_p3          |  select  |      0|  0|   8|           1|           2|
    |tmp_18_i_fu_658_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_22_i_fu_682_p3     |  select  |      0|  0|   8|           1|           8|
    |edge_val_fu_733_p2     |    xor   |      0|  0|   8|           8|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 388|         222|         155|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  62|         15|    1|         15|
    |ap_done                      |   9|          2|    1|          2|
    |col_i_reg_246                |   9|          2|    6|         12|
    |i_i_reg_329                  |   9|          2|    2|          4|
    |img_0_data_stream_0_blk_n    |   9|          2|    1|          2|
    |img_1_data_stream_0_blk_n    |   9|          2|    1|          2|
    |j_i_reg_364                  |   9|          2|    2|          4|
    |k_i_reg_258                  |   9|          2|    2|          4|
    |line_buffer_address0         |  21|          4|    7|         28|
    |line_buffer_address1         |  15|          3|    7|         21|
    |line_buffer_d0               |  15|          3|    8|         24|
    |row_i_reg_235                |   9|          2|    6|         12|
    |storemerge1_i_reg_281        |   9|          2|    8|         16|
    |storemerge5_i_phi_fu_273_p4  |   9|          2|    8|         16|
    |storemerge5_i_reg_269        |   9|          2|    8|         16|
    |storemerge_i_reg_293         |   9|          2|    8|         16|
    |tmp_8_reg_375                |   9|          2|    8|         16|
    |window_buffer_address0       |  27|          5|    4|         20|
    |window_buffer_address1       |  27|          5|    4|         20|
    |window_buffer_d0             |  21|          4|    8|         32|
    |window_buffer_d1             |  15|          3|    8|         24|
    |x_dir_1_i_reg_352            |   9|          2|   16|         32|
    |x_dir_i_reg_317              |   9|          2|   16|         32|
    |y_dir_1_i_reg_340            |   9|          2|   16|         32|
    |y_dir_i_reg_305              |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 356|         76|  172|        434|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Gx_load_reg_955               |   3|   0|    3|          0|
    |Gy_load_reg_960               |   3|   0|    3|          0|
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |col_i_reg_246                 |   6|   0|    6|          0|
    |col_reg_833                   |   6|   0|    6|          0|
    |i_i_reg_329                   |   2|   0|    2|          0|
    |i_reg_910                     |   2|   0|    2|          0|
    |j_i_reg_364                   |   2|   0|    2|          0|
    |j_reg_930                     |   2|   0|    2|          0|
    |k_i_reg_258                   |   2|   0|    2|          0|
    |k_reg_848                     |   2|   0|    2|          0|
    |line_buffer_addr_2_reg_879    |   6|   0|    7|          1|
    |line_buffer_addr_reg_873      |   7|   0|    7|          0|
    |line_buffer_load_reg_885      |   8|   0|    8|          0|
    |or_cond_i_reg_869             |   1|   0|    1|          0|
    |output_col_reg_838            |   6|   0|    6|          0|
    |output_row_reg_810            |   6|   0|    6|          0|
    |row_i_reg_235                 |   6|   0|    6|          0|
    |row_reg_805                   |   6|   0|    6|          0|
    |storemerge1_i_reg_281         |   8|   0|    8|          0|
    |storemerge5_i_reg_269         |   8|   0|    8|          0|
    |storemerge_i_reg_293          |   8|   0|    8|          0|
    |tmp_23_i_reg_920              |   8|   0|    8|          0|
    |tmp_37_i_reg_853              |   5|   0|    5|          0|
    |tmp_43_i_reg_915              |   5|   0|    5|          0|
    |tmp_4_i_reg_815               |   1|   0|    1|          0|
    |tmp_5_i_reg_820               |   1|   0|    1|          0|
    |tmp_5_reg_900                 |   1|   0|    1|          0|
    |tmp_6_i_reg_825               |   1|   0|    1|          0|
    |tmp_8_reg_375                 |   8|   0|    8|          0|
    |window_buffer_addr_reg_858    |   4|   0|    4|          0|
    |window_buffer_load_2_reg_950  |   8|   0|    8|          0|
    |x_dir_1_i_reg_352             |  16|   0|   16|          0|
    |x_dir_i_reg_317               |  16|   0|   16|          0|
    |y_dir_1_i_reg_340             |  16|   0|   16|          0|
    |y_dir_i_reg_305               |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 221|   0|  222|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     Loop_1_proc     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     Loop_1_proc     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     Loop_1_proc     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     Loop_1_proc     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |     Loop_1_proc     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     Loop_1_proc     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     Loop_1_proc     | return value |
|rows                         |  in |   32|  ap_stable |         rows        |    scalar    |
|cols                         |  in |   32|  ap_stable |         cols        |    scalar    |
|img_1_data_stream_0_din      | out |    8|   ap_fifo  | img_1_data_stream_0 |    pointer   |
|img_1_data_stream_0_full_n   |  in |    1|   ap_fifo  | img_1_data_stream_0 |    pointer   |
|img_1_data_stream_0_write    | out |    1|   ap_fifo  | img_1_data_stream_0 |    pointer   |
|img_0_data_stream_0_dout     |  in |    8|   ap_fifo  | img_0_data_stream_0 |    pointer   |
|img_0_data_stream_0_empty_n  |  in |    1|   ap_fifo  | img_0_data_stream_0 |    pointer   |
|img_0_data_stream_0_read     | out |    1|   ap_fifo  | img_0_data_stream_0 |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

