ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 4
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"n32g430_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c"
  20              		.section	.text.RCC_Reset,"ax",%progbits
  21              		.align	1
  22              		.global	RCC_Reset
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	RCC_Reset:
  28              	.LFB130:
   1:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /*****************************************************************************
   2:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * Copyright (c) 2019, Nations Technologies Inc.
   3:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *
   4:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * All rights reserved.
   5:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * ****************************************************************************
   6:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *
   7:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * Redistribution and use in source and binary forms, with or without
   8:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * modification, are permitted provided that the following conditions are met:
   9:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *
  10:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * - Redistributions of source code must retain the above copyright notice,
  11:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * this list of conditions and the disclaimer below.
  12:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *
  13:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * Nations' name may not be used to endorse or promote products derived from
  14:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * this software without specific prior written permission.
  15:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *
  16:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY NATIONS "AS IS" AND ANY EXPRESS OR
  17:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  18:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  19:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * DISCLAIMED. IN NO EVENT SHALL NATIONS BE LIABLE FOR ANY DIRECT, INDIRECT,
  20:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  21:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
  22:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
  23:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
  24:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  25:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  26:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  * ****************************************************************************/
  27:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  28:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  29:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\file n32g430_rcc.c
  30:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\author Nations
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 2


  31:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\version v1.0.0
  32:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\copyright Copyright (c) 2019, Nations Technologies Inc. All rights reserved. 
  33:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  34:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** #include "n32g430_rcc.h"
  35:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  36:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  37:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Private Defines **/
  38:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t APBAHBPresTable[16]     = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
  39:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t ADCHCLKPresTable[16]    = {1, 2, 4, 6, 8, 10, 12, 16, 32, 32, 32, 32, 32, 32, 
  40:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint16_t ADCPLLCLKPresTable[16] = {1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, 256, 256, 2
  41:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  42:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  43:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Driving Functions Declaration **/ 
  44:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  45:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  46:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset.
  47:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Reset the RCC registers.
  48:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none 
  49:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
  50:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  51:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset(void)
  52:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
  29              		.loc 1 52 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  53:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set HSIEN bit */
  54:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL |= RCC_CTRL_HSIEN;            
  34              		.loc 1 54 5 view .LVU1
  35              		.loc 1 54 8 is_stmt 0 view .LVU2
  36 0000 104B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38              		.loc 1 54 15 view .LVU3
  39 0004 42F00102 		orr	r2, r2, #1
  40 0008 1A60     		str	r2, [r3]
  55:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  56:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset SCLKSW, AHBPRES, APB1PRES, APB2PRES and MCO bits */   
  57:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_SCLKSW|RCC_CFG_AHBPRES|RCC_CFG_APB1PRES|RCC_CFG_APB2PRES|RCC_CFG_MCO);
  41              		.loc 1 57 5 is_stmt 1 view .LVU4
  42              		.loc 1 57 8 is_stmt 0 view .LVU5
  43 000a 5968     		ldr	r1, [r3, #4]
  44              		.loc 1 57 14 view .LVU6
  45 000c 0E4A     		ldr	r2, .L2+4
  46 000e 0A40     		ands	r2, r2, r1
  47 0010 5A60     		str	r2, [r3, #4]
  58:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  59:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN, CLKSSEN and PLLEN bits */
  60:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~(RCC_CTRL_HSEEN|RCC_CTRL_CLKSSEN|RCC_CTRL_PLLEN);
  48              		.loc 1 60 5 is_stmt 1 view .LVU7
  49              		.loc 1 60 8 is_stmt 0 view .LVU8
  50 0012 1A68     		ldr	r2, [r3]
  51              		.loc 1 60 15 view .LVU9
  52 0014 22F08472 		bic	r2, r2, #17301504
  53 0018 22F48032 		bic	r2, r2, #65536
  54 001c 1A60     		str	r2, [r3]
  61:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 3


  62:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
  63:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~RCC_CTRL_HSEBP;
  55              		.loc 1 63 5 is_stmt 1 view .LVU10
  56              		.loc 1 63 8 is_stmt 0 view .LVU11
  57 001e 1A68     		ldr	r2, [r3]
  58              		.loc 1 63 15 view .LVU12
  59 0020 22F48022 		bic	r2, r2, #262144
  60 0024 1A60     		str	r2, [r3]
  64:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  65:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLSRC, PLLHSEPRES, PLLMULFCT bits */
  66:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_PLLSRC|RCC_CFG_PLLHSEPRES|RCC_CFG_PLLMULFCT);
  61              		.loc 1 66 5 is_stmt 1 view .LVU13
  62              		.loc 1 66 8 is_stmt 0 view .LVU14
  63 0026 5A68     		ldr	r2, [r3, #4]
  64              		.loc 1 66 14 view .LVU15
  65 0028 22F00362 		bic	r2, r2, #137363456
  66 002c 22F47022 		bic	r2, r2, #983040
  67 0030 5A60     		str	r2, [r3, #4]
  67:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  68:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset CFG2 register */
  69:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = RCC_CFG2_ADC1MPRES_DIV8;
  68              		.loc 1 69 5 is_stmt 1 view .LVU16
  69              		.loc 1 69 15 is_stmt 0 view .LVU17
  70 0032 4FF46052 		mov	r2, #14336
  71 0036 DA62     		str	r2, [r3, #44]
  70:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  71:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset CFG3 register */
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG3 = RCC_REG_BIT_MASK;
  72              		.loc 1 72 5 is_stmt 1 view .LVU18
  73              		.loc 1 72 15 is_stmt 0 view .LVU19
  74 0038 0022     		movs	r2, #0
  75 003a 1A63     		str	r2, [r3, #48]
  73:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  74:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLHSIPRE register */
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE = RCC_REG_BIT_MASK;
  76              		.loc 1 75 5 is_stmt 1 view .LVU20
  77              		.loc 1 75 20 is_stmt 0 view .LVU21
  78 003c 1A64     		str	r2, [r3, #64]
  76:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  77:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Disable all interrupts and clear pending bits  */
  78:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT = (RCC_CLKINT_LSIRDICLR|RCC_CLKINT_LSERDICLR|RCC_CLKINT_HSIRDICLR
  79              		.loc 1 78 5 is_stmt 1 view .LVU22
  80              		.loc 1 78 17 is_stmt 0 view .LVU23
  81 003e 034A     		ldr	r2, .L2+8
  82 0040 9A60     		str	r2, [r3, #8]
  79:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR|RCC_CLKINT_BORICLR
  80:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_CLKSSICLR|RCC_CLKINT_LSESSICLR);
  81:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
  83              		.loc 1 81 1 view .LVU24
  84 0042 7047     		bx	lr
  85              	.L3:
  86              		.align	2
  87              	.L2:
  88 0044 00100240 		.word	1073876992
  89 0048 0CC07FF8 		.word	-125845492
  90 004c 0000BF04 		.word	79626240
  91              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 4


  92              	.LFE130:
  94              		.section	.text.RCC_HSE_Config,"ax",%progbits
  95              		.align	1
  96              		.global	RCC_HSE_Config
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	RCC_HSE_Config:
 102              	.LVL0:
 103              	.LFB131:
  82:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  83:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  84:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  85:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Config.
  86:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External High Speed oscillator (HSE).
  87:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_HSE :
  88:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_DISABLE    HSE oscillator OFF 
  89:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_ENABLE     HSE oscillator ON
  90:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_BYPASS     HSE oscillator bypassed with external clock
  91:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none:
  92:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    HSE can not be stopped if it is used directly or through the PLL as system clock
  93:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  94:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSE_Config(uint32_t RCC_HSE)
  95:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 104              		.loc 1 95 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		@ link register save eliminated.
  96:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN and HSEBP bits before configuring the HSE */
  97:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN bit */
  98:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_ENABLE);
 109              		.loc 1 98 5 view .LVU26
 110              		.loc 1 98 8 is_stmt 0 view .LVU27
 111 0000 0B4B     		ldr	r3, .L8
 112 0002 1A68     		ldr	r2, [r3]
 113              		.loc 1 98 15 view .LVU28
 114 0004 22F48032 		bic	r2, r2, #65536
 115 0008 1A60     		str	r2, [r3]
  99:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
 100:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_BYPASS);
 116              		.loc 1 100 5 is_stmt 1 view .LVU29
 117              		.loc 1 100 8 is_stmt 0 view .LVU30
 118 000a 1A68     		ldr	r2, [r3]
 101:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure HSE (RC_HSE_DISABLE is already covered by the code section above) */
 102:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if(RCC_HSE == RCC_HSE_ENABLE)
 119              		.loc 1 102 7 view .LVU31
 120 000c B0F5803F 		cmp	r0, #65536
 100:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure HSE (RC_HSE_DISABLE is already covered by the code section above) */
 121              		.loc 1 100 15 view .LVU32
 122 0010 22F48022 		bic	r2, r2, #262144
 123 0014 1A60     		str	r2, [r3]
 124              		.loc 1 102 5 is_stmt 1 view .LVU33
 125              		.loc 1 102 7 is_stmt 0 view .LVU34
 126 0016 04D1     		bne	.L5
 103:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 104:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEEN bit */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 5


 105:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_ENABLE;
 127              		.loc 1 105 9 is_stmt 1 view .LVU35
 128              		.loc 1 105 12 is_stmt 0 view .LVU36
 129 0018 1A68     		ldr	r2, [r3]
 130              		.loc 1 105 19 view .LVU37
 131 001a 42F48032 		orr	r2, r2, #65536
 132              	.L7:
 106:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 107:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else if (RCC_HSE == RCC_HSE_BYPASS)
 108:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 109:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEBP and HSEEN bits */
 110:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_BYPASS | RCC_HSE_ENABLE;
 133              		.loc 1 110 19 view .LVU38
 134 001e 1A60     		str	r2, [r3]
 111:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 112:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 113:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 114:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* No process */
 115:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 135              		.loc 1 115 5 is_stmt 1 view .LVU39
 136              	.L4:
 116:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 117:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 137              		.loc 1 117 1 is_stmt 0 view .LVU40
 138 0020 7047     		bx	lr
 139              	.L5:
 107:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 140              		.loc 1 107 10 is_stmt 1 view .LVU41
 107:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 141              		.loc 1 107 13 is_stmt 0 view .LVU42
 142 0022 B0F5802F 		cmp	r0, #262144
 143 0026 FBD1     		bne	.L4
 110:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 144              		.loc 1 110 9 is_stmt 1 view .LVU43
 110:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 145              		.loc 1 110 12 is_stmt 0 view .LVU44
 146 0028 1A68     		ldr	r2, [r3]
 110:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 147              		.loc 1 110 19 view .LVU45
 148 002a 42F4A022 		orr	r2, r2, #327680
 149 002e F6E7     		b	.L7
 150              	.L9:
 151              		.align	2
 152              	.L8:
 153 0030 00100240 		.word	1073876992
 154              		.cfi_endproc
 155              	.LFE131:
 157              		.section	.text.RCC_Clock_Security_System_Enable,"ax",%progbits
 158              		.align	1
 159              		.global	RCC_Clock_Security_System_Enable
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	RCC_Clock_Security_System_Enable:
 165              	.LFB133:
 118:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 119:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 6


 120:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Stable_Wait.
 121:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSE start-up.
 122:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 123:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 124:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSE oscillator is stable and ready to use
 125:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSE oscillator not yet ready
 126:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 127:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSE_Stable_Wait(void)
 128:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 129:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 130:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 131:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 132:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 133:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 134:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 135:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 136:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	
 137:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSE is ready and if Time out is reached exit */
 138:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 139:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 140:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSERD);
 141:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 143:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 144:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSERD) != RESET)
 145:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 146:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 147:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 148:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 149:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 150:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 151:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 152:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 153:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 154:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Enable.
 156:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the HSE Clock Security System.
 157:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 158:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 159:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 160:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Enable(void)
 161:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 166              		.loc 1 161 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 162:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)ENABLE;
 171              		.loc 1 162 5 view .LVU47
 172              		.loc 1 162 42 is_stmt 0 view .LVU48
 173 0000 014B     		ldr	r3, .L11
 174 0002 0122     		movs	r2, #1
 175 0004 DA64     		str	r2, [r3, #76]
 163:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 176              		.loc 1 163 1 view .LVU49
 177 0006 7047     		bx	lr
 178              	.L12:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 7


 179              		.align	2
 180              	.L11:
 181 0008 00004242 		.word	1111621632
 182              		.cfi_endproc
 183              	.LFE133:
 185              		.section	.text.RCC_Clock_Security_System_Disable,"ax",%progbits
 186              		.align	1
 187              		.global	RCC_Clock_Security_System_Disable
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	RCC_Clock_Security_System_Disable:
 193              	.LFB134:
 164:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 165:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 166:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Disable.
 167:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the HSE Clock Security System.
 168:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 169:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 170:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 171:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Disable(void)
 172:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 194              		.loc 1 172 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 173:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)DISABLE;
 199              		.loc 1 173 5 view .LVU51
 200              		.loc 1 173 42 is_stmt 0 view .LVU52
 201 0000 014B     		ldr	r3, .L14
 202 0002 0022     		movs	r2, #0
 203 0004 DA64     		str	r2, [r3, #76]
 174:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 204              		.loc 1 174 1 view .LVU53
 205 0006 7047     		bx	lr
 206              	.L15:
 207              		.align	2
 208              	.L14:
 209 0008 00004242 		.word	1111621632
 210              		.cfi_endproc
 211              	.LFE134:
 213              		.section	.text.RCC_HSI_Calibration_Value_Set,"ax",%progbits
 214              		.align	1
 215              		.global	RCC_HSI_Calibration_Value_Set
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	RCC_HSI_Calibration_Value_Set:
 221              	.LVL1:
 222              	.LFB135:
 175:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 176:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 177:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Calibration_Value_Set.
 178:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Adjusts the Internal High Speed oscillator (HSI) calibration value.
 179:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   calibration_value(the calibration trimming value):
 180:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        This parameter must be a number between 0 and 0x1F
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 8


 181:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 182:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 183:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Calibration_Value_Set(uint8_t calibration_value) 
 184:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 223              		.loc 1 184 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
 185:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 228              		.loc 1 185 5 view .LVU55
 186:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 187:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CTRL;
 229              		.loc 1 187 5 view .LVU56
 230              		.loc 1 187 16 is_stmt 0 view .LVU57
 231 0000 034A     		ldr	r2, .L17
 232 0002 1368     		ldr	r3, [r2]
 233              	.LVL2:
 188:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear HSITRIM[4:0] bits */
 189:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_HSITRIM_MASK;
 234              		.loc 1 189 5 is_stmt 1 view .LVU58
 235              		.loc 1 189 16 is_stmt 0 view .LVU59
 236 0004 23F0F803 		bic	r3, r3, #248
 237              	.LVL3:
 190:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 191:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= (uint32_t)calibration_value << RCC_CTRL_HSITRIM_OFFSET; 
 238              		.loc 1 191 5 is_stmt 1 view .LVU60
 239              		.loc 1 191 16 is_stmt 0 view .LVU61
 240 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 241              	.LVL4:
 192:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 193:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL = temp_value;
 242              		.loc 1 193 5 is_stmt 1 view .LVU62
 243              		.loc 1 193 15 is_stmt 0 view .LVU63
 244 000c 1360     		str	r3, [r2]
 194:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 245              		.loc 1 194 1 view .LVU64
 246 000e 7047     		bx	lr
 247              	.L18:
 248              		.align	2
 249              	.L17:
 250 0010 00100240 		.word	1073876992
 251              		.cfi_endproc
 252              	.LFE135:
 254              		.section	.text.RCC_HSI_Enable,"ax",%progbits
 255              		.align	1
 256              		.global	RCC_HSI_Enable
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	RCC_HSI_Enable:
 262              	.LFB136:
 195:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 196:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 197:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Enable.
 198:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal High Speed oscillator (HSI).
 199:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 9


 200:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 201:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 202:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Enable(void)
 203:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 263              		.loc 1 203 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 204:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)ENABLE;
 268              		.loc 1 204 5 view .LVU66
 269              		.loc 1 204 40 is_stmt 0 view .LVU67
 270 0000 014B     		ldr	r3, .L20
 271 0002 0122     		movs	r2, #1
 272 0004 1A60     		str	r2, [r3]
 205:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 273              		.loc 1 205 1 view .LVU68
 274 0006 7047     		bx	lr
 275              	.L21:
 276              		.align	2
 277              	.L20:
 278 0008 00004242 		.word	1111621632
 279              		.cfi_endproc
 280              	.LFE136:
 282              		.section	.text.RCC_HSI_Disable,"ax",%progbits
 283              		.align	1
 284              		.global	RCC_HSI_Disable
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	RCC_HSI_Disable:
 290              	.LFB137:
 206:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 207:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 208:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Disable.
 209:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal High Speed oscillator (HSI).
 210:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 211:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 212:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 213:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Disable(void)
 214:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 291              		.loc 1 214 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 215:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)DISABLE;
 296              		.loc 1 215 5 view .LVU70
 297              		.loc 1 215 40 is_stmt 0 view .LVU71
 298 0000 014B     		ldr	r3, .L23
 299 0002 0022     		movs	r2, #0
 300 0004 1A60     		str	r2, [r3]
 216:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 301              		.loc 1 216 1 view .LVU72
 302 0006 7047     		bx	lr
 303              	.L24:
 304              		.align	2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 10


 305              	.L23:
 306 0008 00004242 		.word	1111621632
 307              		.cfi_endproc
 308              	.LFE137:
 310              		.section	.text.RCC_PLL_Config,"ax",%progbits
 311              		.align	1
 312              		.global	RCC_PLL_Config
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 317              	RCC_PLL_Config:
 318              	.LVL5:
 319              	.LFB139:
 217:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 218:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 219:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Stable_Wait.
 220:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSI start-up.
 221:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 222:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 223:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSI oscillator is stable and ready to use
 224:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSI oscillator not yet ready
 225:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 226:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSI_Stable_Wait(void)
 227:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 228:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 229:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 230:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 231:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 232:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 233:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 235:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 236:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSI is ready and if Time out is reached exit */
 237:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 238:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 239:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSIRD);
 240:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 242:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 243:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSIRD) != RESET)
 244:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 245:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 246:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 247:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 248:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 249:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 250:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 251:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 252:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 253:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 254:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Config.
 255:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the PLL clock source and multiplication factor.
 256:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_source(PLL entry clock source):
 257:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\   		  - RCC_PLL_SRC_HSI_DIV1    HSI oscillator clock selected as PLL clock entry
 258:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\   		  - RCC_PLL_SRC_HSI_DIV2    HSI oscillator clock divided by 2 selected as PLL clock entry
 259:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\  	      - RCC_PLL_SRC_HSE_DIV1    HSE oscillator clock selected as PLL clock entry
 260:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\ 	      - RCC_PLL_SRC_HSE_DIV2    HSE oscillator clock divided by 2 selected as PLL clock entry
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 11


 261:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_multiplication(PLL multiplication factor):
 262:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_2 
 263:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_3  
 264:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_4  
 265:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_5  
 266:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_6  
 267:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_7  
 268:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_8  
 269:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_9  
 270:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_10 
 271:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_11 
 272:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_12 
 273:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_13 
 274:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_14 
 275:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_15
 276:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_16
 277:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_17
 278:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_18
 279:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_19
 280:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_20
 281:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_21
 282:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_22
 283:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_23
 284:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_24
 285:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_25
 286:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_26
 287:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_27
 288:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_28
 289:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_29
 290:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_30
 291:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_31
 292:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_PLL_MUL_32 
 293:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 294:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only when the PLL is disabled.
 295:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 296:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Config(uint32_t PLL_source, uint32_t PLL_multiplication)
 297:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 320              		.loc 1 297 1 is_stmt 1 view -0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 298:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value1,temp_value2 = 0;  
 324              		.loc 1 298 5 view .LVU74
 299:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 300:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 = RCC->CFG;
 325              		.loc 1 300 5 view .LVU75
 297:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value1,temp_value2 = 0;  
 326              		.loc 1 297 1 is_stmt 0 view .LVU76
 327 0000 10B5     		push	{r4, lr}
 328              	.LCFI0:
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 4, -8
 331              		.cfi_offset 14, -4
 332              		.loc 1 300 17 view .LVU77
 333 0002 084C     		ldr	r4, .L28
 334 0004 6368     		ldr	r3, [r4, #4]
 335              	.LVL6:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 12


 301:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 = RCC->PLLHSIPRE;
 336              		.loc 1 301 5 is_stmt 1 view .LVU78
 337              		.loc 1 301 17 is_stmt 0 view .LVU79
 338 0006 226C     		ldr	r2, [r4, #64]
 339              	.LVL7:
 302:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLSRC, PLLHSEPRES and PLLMULFCT[4:0] bits */
 303:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 &= RCC_PLL_MASK;
 340              		.loc 1 303 5 is_stmt 1 view .LVU80
 304:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLHSIPRE bits */
 305:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 &= RCC_PLLHSIPRE_MASK;
 341              		.loc 1 305 5 view .LVU81
 303:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLHSIPRE bits */
 342              		.loc 1 303 17 is_stmt 0 view .LVU82
 343 0008 23F00363 		bic	r3, r3, #137363456
 344              	.LVL8:
 303:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLHSIPRE bits */
 345              		.loc 1 303 17 view .LVU83
 346 000c 23F47023 		bic	r3, r3, #983040
 347              		.loc 1 305 17 view .LVU84
 348 0010 22F00102 		bic	r2, r2, #1
 349              	.LVL9:
 306:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the PLL configuration bits */
 307:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if((PLL_source == RCC_PLL_SRC_HSI_DIV1) || (PLL_source == RCC_PLL_SRC_HSI_DIV2))
 350              		.loc 1 307 5 is_stmt 1 view .LVU85
 308:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 309:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_multiplication;
 351              		.loc 1 309 21 is_stmt 0 view .LVU86
 352 0014 0B43     		orrs	r3, r3, r1
 307:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 353              		.loc 1 307 7 view .LVU87
 354 0016 0128     		cmp	r0, #1
 355              		.loc 1 309 9 is_stmt 1 view .LVU88
 310:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 356              		.loc 1 310 9 view .LVU89
 357              		.loc 1 310 21 is_stmt 0 view .LVU90
 358 0018 94BF     		ite	ls
 359 001a 0243     		orrls	r2, r2, r0
 360              	.LVL10:
 311:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 312:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* (PLL_source == RCC_PLL_SRC_HSE_DIV1) || (PLL_source == RCC_PLL_SRC_HSE_DIV2) */
 313:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 314:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 315:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_source | PLL_multiplication;
 361              		.loc 1 315 9 is_stmt 1 view .LVU91
 362              		.loc 1 315 21 is_stmt 0 view .LVU92
 363 001c 0343     		orrhi	r3, r3, r0
 364              	.LVL11:
 316:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 317:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 318:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG       = temp_value1;
 365              		.loc 1 318 5 is_stmt 1 view .LVU93
 366              		.loc 1 318 20 is_stmt 0 view .LVU94
 367 001e 6360     		str	r3, [r4, #4]
 319:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE = temp_value2;
 368              		.loc 1 319 5 is_stmt 1 view .LVU95
 369              		.loc 1 319 20 is_stmt 0 view .LVU96
 370 0020 2264     		str	r2, [r4, #64]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 13


 320:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 371              		.loc 1 320 1 view .LVU97
 372 0022 10BD     		pop	{r4, pc}
 373              	.L29:
 374              		.align	2
 375              	.L28:
 376 0024 00100240 		.word	1073876992
 377              		.cfi_endproc
 378              	.LFE139:
 380              		.section	.text.RCC_PLL_Enable,"ax",%progbits
 381              		.align	1
 382              		.global	RCC_PLL_Enable
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	RCC_PLL_Enable:
 388              	.LFB140:
 321:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 322:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 323:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Enable.
 324:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the PLL.
 325:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 326:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 327:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 328:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Enable(void)
 329:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 389              		.loc 1 329 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393              		@ link register save eliminated.
 330:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)ENABLE;
 394              		.loc 1 330 5 view .LVU99
 395              		.loc 1 330 40 is_stmt 0 view .LVU100
 396 0000 014B     		ldr	r3, .L31
 397 0002 0122     		movs	r2, #1
 398 0004 1A66     		str	r2, [r3, #96]
 331:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 399              		.loc 1 331 1 view .LVU101
 400 0006 7047     		bx	lr
 401              	.L32:
 402              		.align	2
 403              	.L31:
 404 0008 00004242 		.word	1111621632
 405              		.cfi_endproc
 406              	.LFE140:
 408              		.section	.text.RCC_PLL_Disable,"ax",%progbits
 409              		.align	1
 410              		.global	RCC_PLL_Disable
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 415              	RCC_PLL_Disable:
 416              	.LFB141:
 332:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 333:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 334:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Disable.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 14


 335:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the PLL.
 336:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 337:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 338:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 339:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Disable(void)
 340:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 417              		.loc 1 340 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		@ link register save eliminated.
 341:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)DISABLE;
 422              		.loc 1 341 5 view .LVU103
 423              		.loc 1 341 40 is_stmt 0 view .LVU104
 424 0000 014B     		ldr	r3, .L34
 425 0002 0022     		movs	r2, #0
 426 0004 1A66     		str	r2, [r3, #96]
 342:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 427              		.loc 1 342 1 view .LVU105
 428 0006 7047     		bx	lr
 429              	.L35:
 430              		.align	2
 431              	.L34:
 432 0008 00004242 		.word	1111621632
 433              		.cfi_endproc
 434              	.LFE141:
 436              		.section	.text.RCC_Sysclk_Config,"ax",%progbits
 437              		.align	1
 438              		.global	RCC_Sysclk_Config
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	RCC_Sysclk_Config:
 444              	.LVL12:
 445              	.LFB142:
 343:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 344:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 345:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Config.
 346:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the system clock (SYSCLK).
 347:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_source(clock source used as system clock):
 348:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	     - RCC_SYSCLK_SRC_HSI       HSI selected as system clock
 349:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	     - RCC_SYSCLK_SRC_HSE       HSE selected as system clock
 350:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	     - RCC_SYSCLK_SRC_PLLCLK    PLL selected as system clock
 351:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 352:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 353:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Sysclk_Config(uint32_t sysclk_source)
 354:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 446              		.loc 1 354 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 355:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 451              		.loc 1 355 5 view .LVU107
 356:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 357:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 452              		.loc 1 357 5 view .LVU108
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 15


 453              		.loc 1 357 16 is_stmt 0 view .LVU109
 454 0000 034A     		ldr	r2, .L37
 455 0002 5368     		ldr	r3, [r2, #4]
 456              	.LVL13:
 358:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear SCLKSW[1:0] bits */
 359:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_SRC_MASK;
 457              		.loc 1 359 5 is_stmt 1 view .LVU110
 458              		.loc 1 359 16 is_stmt 0 view .LVU111
 459 0004 23F00303 		bic	r3, r3, #3
 460              	.LVL14:
 360:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set SCLKSW[1:0] bits according to sysclk_source value */
 361:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_source;
 461              		.loc 1 361 5 is_stmt 1 view .LVU112
 462              		.loc 1 361 16 is_stmt 0 view .LVU113
 463 0008 0343     		orrs	r3, r3, r0
 464              	.LVL15:
 362:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 363:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 465              		.loc 1 363 5 is_stmt 1 view .LVU114
 466              		.loc 1 363 14 is_stmt 0 view .LVU115
 467 000a 5360     		str	r3, [r2, #4]
 364:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 468              		.loc 1 364 1 view .LVU116
 469 000c 7047     		bx	lr
 470              	.L38:
 471 000e 00BF     		.align	2
 472              	.L37:
 473 0010 00100240 		.word	1073876992
 474              		.cfi_endproc
 475              	.LFE142:
 477              		.section	.text.RCC_Sysclk_Source_Get,"ax",%progbits
 478              		.align	1
 479              		.global	RCC_Sysclk_Source_Get
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 484              	RCC_Sysclk_Source_Get:
 485              	.LFB143:
 365:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 366:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 367:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Source_Get.
 368:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the clock source used as system clock.
 369:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 370:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  (The clock source used as system clock):
 371:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00    HSI used as system clock  
 372:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x04    HSE used as system clock
 373:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x08    PLL used as system clock
 374:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 375:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** uint8_t RCC_Sysclk_Source_Get(void)  
 376:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {  
 486              		.loc 1 376 1 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 377:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     return ((uint8_t)(RCC->CFG & RCC_SYSCLK_STS_MASK));
 491              		.loc 1 377 5 view .LVU118
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 16


 492              		.loc 1 377 26 is_stmt 0 view .LVU119
 493 0000 024B     		ldr	r3, .L40
 494 0002 5868     		ldr	r0, [r3, #4]
 378:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 495              		.loc 1 378 1 view .LVU120
 496 0004 00F00C00 		and	r0, r0, #12
 497 0008 7047     		bx	lr
 498              	.L41:
 499 000a 00BF     		.align	2
 500              	.L40:
 501 000c 00100240 		.word	1073876992
 502              		.cfi_endproc
 503              	.LFE143:
 505              		.section	.text.RCC_Hclk_Config,"ax",%progbits
 506              		.align	1
 507              		.global	RCC_Hclk_Config
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	RCC_Hclk_Config:
 513              	.LVL16:
 514              	.LFB144:
 379:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 380:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 381:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Hclk_Config.
 382:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the AHB clock (HCLK).
 383:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_div(AHB clock is derived from the system clock (SYSCLK)):
 384:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV1      AHB clock = SYSCLK
 385:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV2      AHB clock = SYSCLK/2
 386:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV4      AHB clock = SYSCLK/4
 387:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV8      AHB clock = SYSCLK/8
 388:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV16     AHB clock = SYSCLK/16
 389:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV64     AHB clock = SYSCLK/64
 390:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV128    AHB clock = SYSCLK/128
 391:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV256    AHB clock = SYSCLK/256
 392:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV512    AHB clock = SYSCLK/512
 393:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 394:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 395:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Hclk_Config(uint32_t sysclk_div)
 396:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 515              		.loc 1 396 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              		@ link register save eliminated.
 397:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 520              		.loc 1 397 5 view .LVU122
 398:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 521              		.loc 1 398 5 view .LVU123
 522              		.loc 1 398 16 is_stmt 0 view .LVU124
 523 0000 034A     		ldr	r2, .L43
 524 0002 5368     		ldr	r3, [r2, #4]
 525              	.LVL17:
 399:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear AHBPRES[3:0] bits */
 400:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_DIV_MASK;
 526              		.loc 1 400 5 is_stmt 1 view .LVU125
 527              		.loc 1 400 16 is_stmt 0 view .LVU126
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 17


 528 0004 23F0F003 		bic	r3, r3, #240
 529              	.LVL18:
 401:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set AHBPRES[3:0] bits according to rcc_sysclk value */
 402:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_div;
 530              		.loc 1 402 5 is_stmt 1 view .LVU127
 531              		.loc 1 402 16 is_stmt 0 view .LVU128
 532 0008 0343     		orrs	r3, r3, r0
 533              	.LVL19:
 403:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 404:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 534              		.loc 1 404 5 is_stmt 1 view .LVU129
 535              		.loc 1 404 14 is_stmt 0 view .LVU130
 536 000a 5360     		str	r3, [r2, #4]
 405:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 537              		.loc 1 405 1 view .LVU131
 538 000c 7047     		bx	lr
 539              	.L44:
 540 000e 00BF     		.align	2
 541              	.L43:
 542 0010 00100240 		.word	1073876992
 543              		.cfi_endproc
 544              	.LFE144:
 546              		.section	.text.RCC_Pclk1_Config,"ax",%progbits
 547              		.align	1
 548              		.global	RCC_Pclk1_Config
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	RCC_Pclk1_Config:
 554              	.LVL20:
 555              	.LFB145:
 406:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 407:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 408:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk1_Config.
 409:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the Low Speed APB clock (PCLK1).
 410:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB1 clock is derived from the AHB clock (HCLK)):
 411:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB1 clock = HCLK
 412:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB1 clock = HCLK/2
 413:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB1 clock = HCLK/4
 414:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB1 clock = HCLK/8
 415:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB1 clock = HCLK/16
 416:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 417:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 418:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk1_Config(uint32_t hclk_div)
 419:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 556              		.loc 1 419 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 420:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 561              		.loc 1 420 5 view .LVU133
 421:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 562              		.loc 1 421 5 view .LVU134
 563              		.loc 1 421 16 is_stmt 0 view .LVU135
 564 0000 034A     		ldr	r2, .L46
 565 0002 5368     		ldr	r3, [r2, #4]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 18


 566              	.LVL21:
 422:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB1PRES[2:0] bits */
 423:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB1_DIV_MASK;
 567              		.loc 1 423 5 is_stmt 1 view .LVU136
 568              		.loc 1 423 16 is_stmt 0 view .LVU137
 569 0004 23F4E063 		bic	r3, r3, #1792
 570              	.LVL22:
 424:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB1PRES[2:0] bits according to hclk_div value */
 425:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div;
 571              		.loc 1 425 5 is_stmt 1 view .LVU138
 572              		.loc 1 425 16 is_stmt 0 view .LVU139
 573 0008 0343     		orrs	r3, r3, r0
 574              	.LVL23:
 426:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 427:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 575              		.loc 1 427 5 is_stmt 1 view .LVU140
 576              		.loc 1 427 14 is_stmt 0 view .LVU141
 577 000a 5360     		str	r3, [r2, #4]
 428:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 578              		.loc 1 428 1 view .LVU142
 579 000c 7047     		bx	lr
 580              	.L47:
 581 000e 00BF     		.align	2
 582              	.L46:
 583 0010 00100240 		.word	1073876992
 584              		.cfi_endproc
 585              	.LFE145:
 587              		.section	.text.RCC_Pclk2_Config,"ax",%progbits
 588              		.align	1
 589              		.global	RCC_Pclk2_Config
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 594              	RCC_Pclk2_Config:
 595              	.LVL24:
 596              	.LFB146:
 429:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 430:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 431:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk2_Config.
 432:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the High Speed APB clock (PCLK2).
 433:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB2 clock is derived from the AHB clock (HCLK)):
 434:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB2 clock = HCLK
 435:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB2 clock = HCLK/2
 436:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB2 clock = HCLK/4
 437:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB2 clock = HCLK/8
 438:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB2 clock = HCLK/16
 439:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 440:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 441:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk2_Config(uint32_t hclk_div)
 442:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 597              		.loc 1 442 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 443:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 602              		.loc 1 443 5 view .LVU144
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 19


 444:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 603              		.loc 1 444 5 view .LVU145
 604              		.loc 1 444 16 is_stmt 0 view .LVU146
 605 0000 034A     		ldr	r2, .L49
 606 0002 5368     		ldr	r3, [r2, #4]
 607              	.LVL25:
 445:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB2PRES[2:0] bits */
 446:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB2_DIV_MASK;
 608              		.loc 1 446 5 is_stmt 1 view .LVU147
 609              		.loc 1 446 16 is_stmt 0 view .LVU148
 610 0004 23F46053 		bic	r3, r3, #14336
 611              	.LVL26:
 447:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB2PRES[2:0] bits according to hclk_div value */
 448:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div << RCC_APB2PRES_OFFSET; 
 612              		.loc 1 448 5 is_stmt 1 view .LVU149
 613              		.loc 1 448 16 is_stmt 0 view .LVU150
 614 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 615              	.LVL27:
 449:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 450:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 616              		.loc 1 450 5 is_stmt 1 view .LVU151
 617              		.loc 1 450 14 is_stmt 0 view .LVU152
 618 000c 5360     		str	r3, [r2, #4]
 451:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 619              		.loc 1 451 1 view .LVU153
 620 000e 7047     		bx	lr
 621              	.L50:
 622              		.align	2
 623              	.L49:
 624 0010 00100240 		.word	1073876992
 625              		.cfi_endproc
 626              	.LFE146:
 628              		.section	.text.RCC_Interrupt_Enable,"ax",%progbits
 629              		.align	1
 630              		.global	RCC_Interrupt_Enable
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	RCC_Interrupt_Enable:
 636              	.LVL28:
 637              	.LFB147:
 452:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 453:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 454:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Enable.
 455:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the specified RCC interrupts.
 456:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be enabled):
 457:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 458:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 459:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 460:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 461:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 462:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_BORIEN      BOR  interrupt
 463:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN (Clock security system interrupt in LSE
 464:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 465:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 466:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Enable(uint32_t interrupt)
 467:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 20


 638              		.loc 1 467 1 is_stmt 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642              		@ link register save eliminated.
 468:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to enable the selected interrupts */
 469:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT |= interrupt;
 643              		.loc 1 469 5 view .LVU155
 644              		.loc 1 469 8 is_stmt 0 view .LVU156
 645 0000 024A     		ldr	r2, .L52
 646 0002 9368     		ldr	r3, [r2, #8]
 647              		.loc 1 469 17 view .LVU157
 648 0004 0343     		orrs	r3, r3, r0
 649 0006 9360     		str	r3, [r2, #8]
 470:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 650              		.loc 1 470 1 view .LVU158
 651 0008 7047     		bx	lr
 652              	.L53:
 653 000a 00BF     		.align	2
 654              	.L52:
 655 000c 00100240 		.word	1073876992
 656              		.cfi_endproc
 657              	.LFE147:
 659              		.section	.text.RCC_Interrupt_Disable,"ax",%progbits
 660              		.align	1
 661              		.global	RCC_Interrupt_Disable
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 666              	RCC_Interrupt_Disable:
 667              	.LVL29:
 668              	.LFB148:
 471:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 472:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 473:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Disable.
 474:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the specified RCC interrupts.
 475:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be disabled):
 476:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 477:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 478:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 479:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 480:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 481:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_BORIEN      BOR  interrupt
 482:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN    Clock security system interrupt in LSE
 483:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 484:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 485:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Disable(uint32_t interrupt)
 486:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 669              		.loc 1 486 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673              		@ link register save eliminated.
 487:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to disable the selected interrupts */
 488:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT &= (~interrupt);
 674              		.loc 1 488 5 view .LVU160
 675              		.loc 1 488 8 is_stmt 0 view .LVU161
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 21


 676 0000 024A     		ldr	r2, .L55
 677 0002 9368     		ldr	r3, [r2, #8]
 678              		.loc 1 488 17 view .LVU162
 679 0004 23EA0003 		bic	r3, r3, r0
 680 0008 9360     		str	r3, [r2, #8]
 489:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 681              		.loc 1 489 1 view .LVU163
 682 000a 7047     		bx	lr
 683              	.L56:
 684              		.align	2
 685              	.L55:
 686 000c 00100240 		.word	1073876992
 687              		.cfi_endproc
 688              	.LFE148:
 690              		.section	.text.RCC_TIM1_8_Clock_Config,"ax",%progbits
 691              		.align	1
 692              		.global	RCC_TIM1_8_Clock_Config
 693              		.syntax unified
 694              		.thumb
 695              		.thumb_func
 697              	RCC_TIM1_8_Clock_Config:
 698              	.LVL30:
 699              	.LFB149:
 490:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 491:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 492:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_TIM1_8_Clock_Config.
 493:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the TIM1/8 clock source(TIM1/8CLK).
 494:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   timer1_8_clksrc(TIM1/8 clock source):
 495:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_PCLK2 
 496:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_SYSCLK
 497:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 498:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 499:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_TIM1_8_Clock_Config(uint32_t timer1_8_clksrc)  
 500:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 700              		.loc 1 500 1 is_stmt 1 view -0
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 0
 703              		@ frame_needed = 0, uses_anonymous_args = 0
 704              		@ link register save eliminated.
 501:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 705              		.loc 1 501 5 view .LVU165
 502:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 503:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 706              		.loc 1 503 5 view .LVU166
 707              		.loc 1 503 16 is_stmt 0 view .LVU167
 708 0000 034A     		ldr	r2, .L58
 709 0002 D36A     		ldr	r3, [r2, #44]
 710              	.LVL31:
 504:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear TIMCLK_SEL bits */
 505:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_TIM1_8_CLKSRC_MASK;
 711              		.loc 1 505 5 is_stmt 1 view .LVU168
 712              		.loc 1 505 16 is_stmt 0 view .LVU169
 713 0004 23F00053 		bic	r3, r3, #536870912
 714              	.LVL32:
 506:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set TIMCLK_SEL bits according to timer1_8_clksrc value */
 507:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= timer1_8_clksrc;
 715              		.loc 1 507 5 is_stmt 1 view .LVU170
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 22


 716              		.loc 1 507 16 is_stmt 0 view .LVU171
 717 0008 0343     		orrs	r3, r3, r0
 718              	.LVL33:
 508:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 509:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 510:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 719              		.loc 1 510 5 is_stmt 1 view .LVU172
 720              		.loc 1 510 15 is_stmt 0 view .LVU173
 721 000a D362     		str	r3, [r2, #44]
 511:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 722              		.loc 1 511 1 view .LVU174
 723 000c 7047     		bx	lr
 724              	.L59:
 725 000e 00BF     		.align	2
 726              	.L58:
 727 0010 00100240 		.word	1073876992
 728              		.cfi_endproc
 729              	.LFE149:
 731              		.section	.text.RCC_ADC_1M_Clock_Config,"ax",%progbits
 732              		.align	1
 733              		.global	RCC_ADC_1M_Clock_Config
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 738              	RCC_ADC_1M_Clock_Config:
 739              	.LVL34:
 740              	.LFB150:
 512:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 513:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 514:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_1M_Clock_Config.
 515:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCx 1M clock (ADC1MCLK).
 516:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_clksrc(ADC1M clock source):
 517:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSI
 518:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSE
 519:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_prescaler(ADC1M clock prescaler):
 520:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV1 
 521:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV2 
 522:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV3 
 523:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV4 
 524:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV5 
 525:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV6 
 526:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV7 
 527:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV8 
 528:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV9 
 529:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV10
 530:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV11
 531:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV12
 532:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV13
 533:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV14
 534:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV15
 535:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV16
 536:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV17
 537:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV18
 538:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV19
 539:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV20
 540:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV21
 541:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV22
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 23


 542:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV23
 543:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV24
 544:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV25
 545:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV26
 546:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV27
 547:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV28
 548:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV29
 549:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV30
 550:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV31
 551:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV32
 552:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 553:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 554:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_1M_Clock_Config(uint32_t ADC1M_clksrc, uint32_t ADC1M_prescaler)
 555:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 741              		.loc 1 555 1 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              		@ link register save eliminated.
 556:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 746              		.loc 1 556 5 view .LVU176
 557:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 558:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 747              		.loc 1 558 5 view .LVU177
 748              		.loc 1 558 16 is_stmt 0 view .LVU178
 749 0000 034A     		ldr	r2, .L61
 750 0002 D36A     		ldr	r3, [r2, #44]
 751              	.LVL35:
 559:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADC1MSEL and ADC1MPRE[4:0] bits */
 560:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_SRC_MASK;
 752              		.loc 1 560 5 is_stmt 1 view .LVU179
 561:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_DIV_MASK;
 753              		.loc 1 561 5 view .LVU180
 562:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MSEL bits according to ADC1M_clksrc value */
 563:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_clksrc;
 754              		.loc 1 563 5 view .LVU181
 561:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_DIV_MASK;
 755              		.loc 1 561 16 is_stmt 0 view .LVU182
 756 0004 23F47C43 		bic	r3, r3, #64512
 757              	.LVL36:
 561:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_DIV_MASK;
 758              		.loc 1 561 16 view .LVU183
 759 0008 0B43     		orrs	r3, r3, r1
 760              	.LVL37:
 564:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MPRE[4:0] bits according to ADC1M_prescaler value */
 565:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_prescaler;
 761              		.loc 1 565 5 is_stmt 1 view .LVU184
 762              		.loc 1 565 16 is_stmt 0 view .LVU185
 763 000a 1843     		orrs	r0, r0, r3
 764              	.LVL38:
 566:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 567:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 568:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 765              		.loc 1 568 5 is_stmt 1 view .LVU186
 766              		.loc 1 568 15 is_stmt 0 view .LVU187
 767 000c D062     		str	r0, [r2, #44]
 569:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 24


 768              		.loc 1 569 1 view .LVU188
 769 000e 7047     		bx	lr
 770              	.L62:
 771              		.align	2
 772              	.L61:
 773 0010 00100240 		.word	1073876992
 774              		.cfi_endproc
 775              	.LFE150:
 777              		.section	.text.RCC_ADC_PLL_Clock_Prescaler_Enable,"ax",%progbits
 778              		.align	1
 779              		.global	RCC_ADC_PLL_Clock_Prescaler_Enable
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	RCC_ADC_PLL_Clock_Prescaler_Enable:
 785              	.LVL39:
 786              	.LFB151:
 570:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 571:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 572:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Prescaler_Enable.
 573:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCPLLCLK prescaler, and enable ADCPLLCLK.
 574:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_PLLCLK_prescaler(ADCPLLCLK prescaler):
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV1       ADCPLLCLKPRES[4:0] = 10000, Pll Clock Divided By 1
 576:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV2       ADCPLLCLKPRES[4:0] = 10001, Pll Clock Divided By 2
 577:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV4       ADCPLLCLKPRES[4:0] = 10010, Pll Clock Divided By 4
 578:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV6       ADCPLLCLKPRES[4:0] = 10011, Pll Clock Divided By 6
 579:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV8       ADCPLLCLKPRES[4:0] = 10100, Pll Clock Divided By 8
 580:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV10      ADCPLLCLKPRES[4:0] = 10101, Pll Clock Divided By 10
 581:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV12      ADCPLLCLKPRES[4:0] = 10110, Pll Clock Divided By 12
 582:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV16      ADCPLLCLKPRES[4:0] = 10111, Pll Clock Divided By 16
 583:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV32      ADCPLLCLKPRES[4:0] = 11000, Pll Clock Divided By 32
 584:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV64      ADCPLLCLKPRES[4:0] = 11001, Pll Clock Divided By 64
 585:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV128     ADCPLLCLKPRES[4:0] = 11010, Pll Clock Divided By 128
 586:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV256     ADCPLLCLKPRES[4:0] = 11011, Pll Clock Divided By 256
 587:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV_OTHERS ADCPLLCLKPRES[4:0] = others, Pll Clock Divided By 256
 588:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 589:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 590:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Prescaler_Enable(uint32_t ADC_PLLCLK_prescaler)
 591:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 787              		.loc 1 591 1 is_stmt 1 view -0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 0
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791              		@ link register save eliminated.
 592:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 792              		.loc 1 592 5 view .LVU190
 593:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 594:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 793              		.loc 1 594 5 view .LVU191
 794              		.loc 1 594 16 is_stmt 0 view .LVU192
 795 0000 034A     		ldr	r2, .L64
 796 0002 D36A     		ldr	r3, [r2, #44]
 797              	.LVL40:
 595:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bits */
 596:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCPLLCLK_MASK;
 798              		.loc 1 596 5 is_stmt 1 view .LVU193
 799              		.loc 1 596 16 is_stmt 0 view .LVU194
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 25


 800 0004 23F4F873 		bic	r3, r3, #496
 801              	.LVL41:
 597:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 598:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_PLLCLK_prescaler;
 802              		.loc 1 598 5 is_stmt 1 view .LVU195
 803              		.loc 1 598 16 is_stmt 0 view .LVU196
 804 0008 0343     		orrs	r3, r3, r0
 805              	.LVL42:
 599:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 600:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 601:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 806              		.loc 1 601 5 is_stmt 1 view .LVU197
 807              		.loc 1 601 15 is_stmt 0 view .LVU198
 808 000a D362     		str	r3, [r2, #44]
 602:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 809              		.loc 1 602 1 view .LVU199
 810 000c 7047     		bx	lr
 811              	.L65:
 812 000e 00BF     		.align	2
 813              	.L64:
 814 0010 00100240 		.word	1073876992
 815              		.cfi_endproc
 816              	.LFE151:
 818              		.section	.text.RCC_ADC_PLL_Clock_Disable,"ax",%progbits
 819              		.align	1
 820              		.global	RCC_ADC_PLL_Clock_Disable
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 825              	RCC_ADC_PLL_Clock_Disable:
 826              	.LFB152:
 603:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 604:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 605:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Disable.
 606:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disable ADCPLLCLK (ADCPLLCLKPRES[4:0] = 0xxxx, ADC Pll Clock Disable).
 607:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 608:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 609:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 610:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Disable(void)
 611:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 827              		.loc 1 611 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		@ link register save eliminated.
 612:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bit4 */
 613:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 &= RCC_ADCPLLCLK_DISABLE;
 832              		.loc 1 613 5 view .LVU201
 833              		.loc 1 613 8 is_stmt 0 view .LVU202
 834 0000 024A     		ldr	r2, .L67
 835 0002 D36A     		ldr	r3, [r2, #44]
 836              		.loc 1 613 15 view .LVU203
 837 0004 23F48073 		bic	r3, r3, #256
 838 0008 D362     		str	r3, [r2, #44]
 614:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 839              		.loc 1 614 1 view .LVU204
 840 000a 7047     		bx	lr
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 26


 841              	.L68:
 842              		.align	2
 843              	.L67:
 844 000c 00100240 		.word	1073876992
 845              		.cfi_endproc
 846              	.LFE152:
 848              		.section	.text.RCC_ADC_Hclk_Config,"ax",%progbits
 849              		.align	1
 850              		.global	RCC_ADC_Hclk_Config
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 855              	RCC_ADC_Hclk_Config:
 856              	.LVL43:
 857              	.LFB153:
 615:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 616:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 617:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Config.
 618:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCHCLK prescaler.
 619:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_hclk_prescaler(ADCHCLK prescaler):
 620:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV1        ADCHCLKPRE[3:0] = 0000, HCLK Clock Divided By 1
 621:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV2        ADCHCLKPRE[3:0] = 0001, HCLK Clock Divided By 2
 622:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV4        ADCHCLKPRE[3:0] = 0010, HCLK Clock Divided By 4
 623:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV6        ADCHCLKPRE[3:0] = 0011, HCLK Clock Divided By 6
 624:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV8        ADCHCLKPRE[3:0] = 0100, HCLK Clock Divided By 8
 625:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV10       ADCHCLKPRE[3:0] = 0101, HCLK Clock Divided By 10
 626:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV12       ADCHCLKPRE[3:0] = 0110, HCLK Clock Divided By 12
 627:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV16       ADCHCLKPRE[3:0] = 0111, HCLK Clock Divided By 16
 628:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV32       ADCHCLKPRE[3:0] = 1000, HCLK Clock Divided By 32
 629:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV_OTHERS  ADCHCLKPRE[3:0] = others, HCLK Clock Divided By 32
 630:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 631:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 632:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Config(uint32_t ADC_hclk_prescaler)
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 858              		.loc 1 633 1 is_stmt 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862              		@ link register save eliminated.
 634:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 863              		.loc 1 634 5 view .LVU206
 635:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 636:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 864              		.loc 1 636 5 view .LVU207
 865              		.loc 1 636 16 is_stmt 0 view .LVU208
 866 0000 034A     		ldr	r2, .L70
 867 0002 D36A     		ldr	r3, [r2, #44]
 868              	.LVL44:
 637:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCHPRE[3:0] bits */
 638:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCHCLK_DIV_MASK;
 869              		.loc 1 638 5 is_stmt 1 view .LVU209
 870              		.loc 1 638 16 is_stmt 0 view .LVU210
 871 0004 23F00F03 		bic	r3, r3, #15
 872              	.LVL45:
 639:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADCHPRE[3:0] bits according to ADC_hclk_prescaler value */
 640:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_hclk_prescaler;
 873              		.loc 1 640 5 is_stmt 1 view .LVU211
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 27


 874              		.loc 1 640 16 is_stmt 0 view .LVU212
 875 0008 0343     		orrs	r3, r3, r0
 876              	.LVL46:
 641:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 642:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 643:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 877              		.loc 1 643 5 is_stmt 1 view .LVU213
 878              		.loc 1 643 15 is_stmt 0 view .LVU214
 879 000a D362     		str	r3, [r2, #44]
 644:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 880              		.loc 1 644 1 view .LVU215
 881 000c 7047     		bx	lr
 882              	.L71:
 883 000e 00BF     		.align	2
 884              	.L70:
 885 0010 00100240 		.word	1073876992
 886              		.cfi_endproc
 887              	.LFE153:
 889              		.section	.text.RCC_ADC_Hclk_Enable,"ax",%progbits
 890              		.align	1
 891              		.global	RCC_ADC_Hclk_Enable
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 896              	RCC_ADC_Hclk_Enable:
 897              	.LFB154:
 645:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 646:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 647:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Enable.
 648:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the ADC AHB peripheral clock.
 649:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 650:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 651:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 652:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Enable(void)
 653:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 898              		.loc 1 653 1 is_stmt 1 view -0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 0
 901              		@ frame_needed = 0, uses_anonymous_args = 0
 902              		@ link register save eliminated.
 654:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 655:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN |= RCC_ADCHCLK_ENABLE;
 903              		.loc 1 655 5 view .LVU217
 904              		.loc 1 655 8 is_stmt 0 view .LVU218
 905 0000 034A     		ldr	r2, .L73
 906 0002 D2F88030 		ldr	r3, [r2, #128]
 907              		.loc 1 655 20 view .LVU219
 908 0006 43F00103 		orr	r3, r3, #1
 909 000a C2F88030 		str	r3, [r2, #128]
 656:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 910              		.loc 1 656 1 view .LVU220
 911 000e 7047     		bx	lr
 912              	.L74:
 913              		.align	2
 914              	.L73:
 915 0010 00100240 		.word	1073876992
 916              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 28


 917              	.LFE154:
 919              		.section	.text.RCC_ADC_Hclk_Disable,"ax",%progbits
 920              		.align	1
 921              		.global	RCC_ADC_Hclk_Disable
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 926              	RCC_ADC_Hclk_Disable:
 927              	.LFB155:
 657:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 658:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 659:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Disable.
 660:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the ADC AHB peripheral clock.
 661:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 662:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 663:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 664:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Disable(void)
 665:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 928              		.loc 1 665 1 is_stmt 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		@ link register save eliminated.
 666:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 667:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN &= (~RCC_ADCHCLK_ENABLE);
 933              		.loc 1 667 5 view .LVU222
 934              		.loc 1 667 8 is_stmt 0 view .LVU223
 935 0000 034A     		ldr	r2, .L76
 936 0002 D2F88030 		ldr	r3, [r2, #128]
 937              		.loc 1 667 20 view .LVU224
 938 0006 23F00103 		bic	r3, r3, #1
 939 000a C2F88030 		str	r3, [r2, #128]
 668:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 940              		.loc 1 668 1 view .LVU225
 941 000e 7047     		bx	lr
 942              	.L77:
 943              		.align	2
 944              	.L76:
 945 0010 00100240 		.word	1073876992
 946              		.cfi_endproc
 947              	.LFE155:
 949              		.section	.text.RCC_LSE_Config,"ax",%progbits
 950              		.align	1
 951              		.global	RCC_LSE_Config
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 956              	RCC_LSE_Config:
 957              	.LVL47:
 958              	.LFB156:
 669:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 670:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 671:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Config.
 672:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External Low Speed oscillator (LSE).
 673:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_LSE(the new state of the LSE):
 674:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_DISABLE    LSE oscillator OFF
 675:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_ENABLE     LSE oscillator ON
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 29


 676:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_BYPASS     LSE oscillator bypassed with external clock
 677:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 678:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 679:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Config(uint8_t RCC_LSE)
 680:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 959              		.loc 1 680 1 is_stmt 1 view -0
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 0
 962              		@ frame_needed = 0, uses_anonymous_args = 0
 963              		@ link register save eliminated.
 681:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset LSEON and LSEBYP bits before configuring the LSE */
 682:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset LSEON bit */
 683:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint8_t*)RCC_BDCTRL_ADDR = RCC_LSE_DISABLE;
 964              		.loc 1 683 5 view .LVU227
 965              		.loc 1 683 37 is_stmt 0 view .LVU228
 966 0000 084B     		ldr	r3, .L81
 967 0002 0022     		movs	r2, #0
 684:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset LSEBYP bit */
 685:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint8_t*)RCC_BDCTRL_ADDR = RCC_LSE_DISABLE;
 686:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 687:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****      if(RCC_LSE == RCC_LSE_ENABLE)
 968              		.loc 1 687 8 view .LVU229
 969 0004 0128     		cmp	r0, #1
 683:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset LSEBYP bit */
 970              		.loc 1 683 37 view .LVU230
 971 0006 83F82020 		strb	r2, [r3, #32]
 685:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 972              		.loc 1 685 5 is_stmt 1 view .LVU231
 685:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 973              		.loc 1 685 37 is_stmt 0 view .LVU232
 974 000a 83F82020 		strb	r2, [r3, #32]
 975              		.loc 1 687 6 is_stmt 1 view .LVU233
 976              		.loc 1 687 8 is_stmt 0 view .LVU234
 977 000e 02D1     		bne	.L79
 688:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 689:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set LSEON bit */
 690:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         *(__IO uint8_t*)RCC_BDCTRL_ADDR = RCC_LSE_ENABLE;
 978              		.loc 1 690 9 is_stmt 1 view .LVU235
 979              		.loc 1 690 41 is_stmt 0 view .LVU236
 980 0010 83F82000 		strb	r0, [r3, #32]
 981 0014 7047     		bx	lr
 982              	.L79:
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****        
 692:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 693:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else if (RCC_LSE == RCC_LSE_BYPASS)
 983              		.loc 1 693 10 is_stmt 1 view .LVU237
 984              		.loc 1 693 13 is_stmt 0 view .LVU238
 985 0016 0428     		cmp	r0, #4
 694:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 695:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set LSEBYP and LSEON bits */
 696:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         *(__IO uint8_t*)RCC_BDCTRL_ADDR = RCC_LSE_BYPASS | RCC_LSE_ENABLE;
 986              		.loc 1 696 9 is_stmt 1 view .LVU239
 987              		.loc 1 696 41 is_stmt 0 view .LVU240
 988 0018 04BF     		itt	eq
 989 001a 0522     		moveq	r2, #5
 990 001c 83F82020 		strbeq	r2, [r3, #32]
 697:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 30


 698:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 699:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 700:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* No process */
 701:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 991              		.loc 1 701 5 is_stmt 1 view .LVU241
 702:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****       
 703:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 704:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 992              		.loc 1 704 1 is_stmt 0 view .LVU242
 993 0020 7047     		bx	lr
 994              	.L82:
 995 0022 00BF     		.align	2
 996              	.L81:
 997 0024 00100240 		.word	1073876992
 998              		.cfi_endproc
 999              	.LFE156:
 1001              		.section	.text.RCC_LSE_Clock_Security_System_Enable,"ax",%progbits
 1002              		.align	1
 1003              		.global	RCC_LSE_Clock_Security_System_Enable
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1008              	RCC_LSE_Clock_Security_System_Enable:
 1009              	.LFB157:
 705:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 706:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 707:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Enable.
 708:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the LSE Clock Security System.
 709:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 710:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 711:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 712:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Enable(void)
 713:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1010              		.loc 1 713 1 is_stmt 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 0
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014              		@ link register save eliminated.
 714:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)ENABLE;
 1015              		.loc 1 714 5 view .LVU244
 1016              		.loc 1 714 45 is_stmt 0 view .LVU245
 1017 0000 024B     		ldr	r3, .L84
 1018 0002 0122     		movs	r2, #1
 1019 0004 C3F80C24 		str	r2, [r3, #1036]
 715:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1020              		.loc 1 715 1 view .LVU246
 1021 0008 7047     		bx	lr
 1022              	.L85:
 1023 000a 00BF     		.align	2
 1024              	.L84:
 1025 000c 00004242 		.word	1111621632
 1026              		.cfi_endproc
 1027              	.LFE157:
 1029              		.section	.text.RCC_LSE_Clock_Security_System_Disable,"ax",%progbits
 1030              		.align	1
 1031              		.global	RCC_LSE_Clock_Security_System_Disable
 1032              		.syntax unified
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 31


 1033              		.thumb
 1034              		.thumb_func
 1036              	RCC_LSE_Clock_Security_System_Disable:
 1037              	.LFB158:
 716:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 717:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 718:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Disable.
 719:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the LSE Clock Security System.
 720:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 721:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 722:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 723:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Disable(void)
 724:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1038              		.loc 1 724 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042              		@ link register save eliminated.
 725:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)DISABLE;
 1043              		.loc 1 725 5 view .LVU248
 1044              		.loc 1 725 45 is_stmt 0 view .LVU249
 1045 0000 024B     		ldr	r3, .L87
 1046 0002 0022     		movs	r2, #0
 1047 0004 C3F80C24 		str	r2, [r3, #1036]
 726:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1048              		.loc 1 726 1 view .LVU250
 1049 0008 7047     		bx	lr
 1050              	.L88:
 1051 000a 00BF     		.align	2
 1052              	.L87:
 1053 000c 00004242 		.word	1111621632
 1054              		.cfi_endproc
 1055              	.LFE158:
 1057              		.section	.text.RCC_LSE_Clock_Security_System_Status_Get,"ax",%progbits
 1058              		.align	1
 1059              		.global	RCC_LSE_Clock_Security_System_Status_Get
 1060              		.syntax unified
 1061              		.thumb
 1062              		.thumb_func
 1064              	RCC_LSE_Clock_Security_System_Status_Get:
 1065              	.LFB159:
 727:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 728:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 729:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Status_Get.
 730:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Get LSE Clock Security System failure status.
 731:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 732:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus ：SET or RESET
 733:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 734:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_LSE_Clock_Security_System_Status_Get(void)
 735:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1066              		.loc 1 735 1 is_stmt 1 view -0
 1067              		.cfi_startproc
 1068              		@ args = 0, pretend = 0, frame = 0
 1069              		@ frame_needed = 0, uses_anonymous_args = 0
 1070              		@ link register save eliminated.
 736:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of LSE Clock Security System */
 737:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->BDCTRL & RCC_LSE_LSECLKSSF) != (uint32_t)RESET)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 32


 1071              		.loc 1 737 5 view .LVU252
 1072              		.loc 1 737 13 is_stmt 0 view .LVU253
 1073 0000 024B     		ldr	r3, .L90
 1074 0002 186A     		ldr	r0, [r3, #32]
 738:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 739:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 740:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 741:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 742:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 743:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 744:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 745:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 746:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1075              		.loc 1 746 1 view .LVU254
 1076 0004 C0F30010 		ubfx	r0, r0, #4, #1
 1077 0008 7047     		bx	lr
 1078              	.L91:
 1079 000a 00BF     		.align	2
 1080              	.L90:
 1081 000c 00100240 		.word	1073876992
 1082              		.cfi_endproc
 1083              	.LFE159:
 1085              		.section	.text.RCC_LSI_Enable,"ax",%progbits
 1086              		.align	1
 1087              		.global	RCC_LSI_Enable
 1088              		.syntax unified
 1089              		.thumb
 1090              		.thumb_func
 1092              	RCC_LSI_Enable:
 1093              	.LFB161:
 747:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 748:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 749:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Stable_Wait.
 750:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSE start-up.
 751:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 752:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 753:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSE oscillator is stable and ready to use
 754:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSE oscillator not yet ready
 755:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 756:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSE_Stable_Wait(void)
 757:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 759:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 760:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 761:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 762:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 763:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 764:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 765:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 766:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSE is ready and if Time out is reached exit */
 767:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 768:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 769:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSERD);
 770:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 772:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 773:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSERD) != RESET)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 33


 774:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 775:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 776:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 777:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 778:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 779:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 780:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 781:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 782:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 783:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 784:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Enable.
 785:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal Low Speed oscillator (LSI).
 786:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 787:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 788:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 789:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Enable(void)
 790:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1094              		.loc 1 790 1 is_stmt 1 view -0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
 1097              		@ frame_needed = 0, uses_anonymous_args = 0
 1098              		@ link register save eliminated.
 791:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)ENABLE;
 1099              		.loc 1 791 5 view .LVU256
 1100              		.loc 1 791 40 is_stmt 0 view .LVU257
 1101 0000 024B     		ldr	r3, .L93
 1102 0002 0122     		movs	r2, #1
 1103 0004 C3F88024 		str	r2, [r3, #1152]
 792:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1104              		.loc 1 792 1 view .LVU258
 1105 0008 7047     		bx	lr
 1106              	.L94:
 1107 000a 00BF     		.align	2
 1108              	.L93:
 1109 000c 00004242 		.word	1111621632
 1110              		.cfi_endproc
 1111              	.LFE161:
 1113              		.section	.text.RCC_LSI_Disable,"ax",%progbits
 1114              		.align	1
 1115              		.global	RCC_LSI_Disable
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	RCC_LSI_Disable:
 1121              	.LFB162:
 793:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 794:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 795:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Disable.
 796:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal Low Speed oscillator (LSI).
 797:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 798:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 799:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note   LSI can not be disabled if the IWDG is running.
 800:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 801:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Disable(void)
 802:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1122              		.loc 1 802 1 is_stmt 1 view -0
 1123              		.cfi_startproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 34


 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 803:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)DISABLE;
 1127              		.loc 1 803 5 view .LVU260
 1128              		.loc 1 803 40 is_stmt 0 view .LVU261
 1129 0000 024B     		ldr	r3, .L96
 1130 0002 0022     		movs	r2, #0
 1131 0004 C3F88024 		str	r2, [r3, #1152]
 804:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1132              		.loc 1 804 1 view .LVU262
 1133 0008 7047     		bx	lr
 1134              	.L97:
 1135 000a 00BF     		.align	2
 1136              	.L96:
 1137 000c 00004242 		.word	1111621632
 1138              		.cfi_endproc
 1139              	.LFE162:
 1141              		.section	.text.RCC_RTC_Clock_Config,"ax",%progbits
 1142              		.align	1
 1143              		.global	RCC_RTC_Clock_Config
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1148              	RCC_RTC_Clock_Config:
 1149              	.LVL48:
 1150              	.LFB164:
 805:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 806:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 807:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Stable_Wait.
 808:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSI start-up.
 809:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 810:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 811:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSI oscillator is stable and ready to use
 812:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSI oscillator not yet ready
 813:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 814:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSI_Stable_Wait(void)
 815:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 816:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 817:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 818:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 819:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 820:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 821:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 823:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 824:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSI is ready and if Time out is reached exit */
 825:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 826:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSIRD);
 828:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 830:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 831:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSIRD) != RESET)
 832:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 833:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 834:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 35


 835:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 836:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 837:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 838:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 839:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 840:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 841:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 842:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Config.
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the RTC clock (RTCCLK).
 844:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   rtcclk_source(the RTC clock source):
 845:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_NONE          No clock selected as RTC clock)
 846:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSE           LSE selected as RTC clock)
 847:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSI           LSI selected as RTC clock)
 848:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_HSE_DIV128    HSE clock divided by 128 selected as RTC clock
 849:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 850:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 851:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 852:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Config(uint32_t rtcclk_source)
 853:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1151              		.loc 1 853 1 is_stmt 1 view -0
 1152              		.cfi_startproc
 1153              		@ args = 0, pretend = 0, frame = 0
 1154              		@ frame_needed = 0, uses_anonymous_args = 0
 1155              		@ link register save eliminated.
 854:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the RTC clock source */
 855:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL &= RCC_RTCCLK_SRC_MASK;
 1156              		.loc 1 855 5 view .LVU264
 1157              		.loc 1 855 8 is_stmt 0 view .LVU265
 1158 0000 044B     		ldr	r3, .L99
 1159 0002 1A6A     		ldr	r2, [r3, #32]
 1160              		.loc 1 855 17 view .LVU266
 1161 0004 22F44072 		bic	r2, r2, #768
 1162 0008 1A62     		str	r2, [r3, #32]
 856:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the RTC clock source */
 857:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL |= rtcclk_source;
 1163              		.loc 1 857 5 is_stmt 1 view .LVU267
 1164              		.loc 1 857 8 is_stmt 0 view .LVU268
 1165 000a 1A6A     		ldr	r2, [r3, #32]
 1166              		.loc 1 857 17 view .LVU269
 1167 000c 0243     		orrs	r2, r2, r0
 1168 000e 1A62     		str	r2, [r3, #32]
 858:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1169              		.loc 1 858 1 view .LVU270
 1170 0010 7047     		bx	lr
 1171              	.L100:
 1172 0012 00BF     		.align	2
 1173              	.L99:
 1174 0014 00100240 		.word	1073876992
 1175              		.cfi_endproc
 1176              	.LFE164:
 1178              		.section	.text.RCC_RTC_Clock_Enable,"ax",%progbits
 1179              		.align	1
 1180              		.global	RCC_RTC_Clock_Enable
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	RCC_RTC_Clock_Enable:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 36


 1186              	.LFB165:
 859:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 860:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 861:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Enable.
 862:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the RTC clock.
 863:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 864:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 865:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only after the RTC clock was selected 
 866:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        using the RCC_Config_Rtc_Clock function.
 867:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 868:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Enable(void)
 869:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1187              		.loc 1 869 1 is_stmt 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191              		@ link register save eliminated.
 870:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)ENABLE;
 1192              		.loc 1 870 5 view .LVU272
 1193              		.loc 1 870 40 is_stmt 0 view .LVU273
 1194 0000 024B     		ldr	r3, .L102
 1195 0002 0122     		movs	r2, #1
 1196 0004 C3F83C24 		str	r2, [r3, #1084]
 871:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1197              		.loc 1 871 1 view .LVU274
 1198 0008 7047     		bx	lr
 1199              	.L103:
 1200 000a 00BF     		.align	2
 1201              	.L102:
 1202 000c 00004242 		.word	1111621632
 1203              		.cfi_endproc
 1204              	.LFE165:
 1206              		.section	.text.RCC_RTC_Clock_Disable,"ax",%progbits
 1207              		.align	1
 1208              		.global	RCC_RTC_Clock_Disable
 1209              		.syntax unified
 1210              		.thumb
 1211              		.thumb_func
 1213              	RCC_RTC_Clock_Disable:
 1214              	.LFB166:
 872:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 873:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 874:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Disable.
 875:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the RTC clock.
 876:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 877:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 878:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 879:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Disable(void)
 880:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1215              		.loc 1 880 1 is_stmt 1 view -0
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 0
 1218              		@ frame_needed = 0, uses_anonymous_args = 0
 1219              		@ link register save eliminated.
 881:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)DISABLE;
 1220              		.loc 1 881 5 view .LVU276
 1221              		.loc 1 881 40 is_stmt 0 view .LVU277
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 37


 1222 0000 024B     		ldr	r3, .L105
 1223 0002 0022     		movs	r2, #0
 1224 0004 C3F83C24 		str	r2, [r3, #1084]
 882:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1225              		.loc 1 882 1 view .LVU278
 1226 0008 7047     		bx	lr
 1227              	.L106:
 1228 000a 00BF     		.align	2
 1229              	.L105:
 1230 000c 00004242 		.word	1111621632
 1231              		.cfi_endproc
 1232              	.LFE166:
 1234              		.section	.text.RCC_LPTIM_Reset,"ax",%progbits
 1235              		.align	1
 1236              		.global	RCC_LPTIM_Reset
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1241              	RCC_LPTIM_Reset:
 1242              	.LFB168:
 883:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 884:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 885:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name  RCC_LPTIM_Clock_Config.
 886:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun   Configures the LPTIM clock (LPTIMCLK).
 887:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param clock_source  (specifies the LPTIM clock source).
 888:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_APB1  APB1 clock selected as LPTIM clock
 889:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSI   LSI selected as LPTIM clock
 890:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_HSI   HSI selected as LPTIM clock
 891:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSE   LSE selected as LPTIM clock
 892:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note When switching from comparator1/2 to other clock sources,
 893:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\      it is suggested to disable comparators first.
 894:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 895:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Clock_Config(uint32_t clock_source)
 896:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 897:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 898:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_APB1_Peripheral_Clock_Enable(RCC_APB1_PERIPH_PWR);
 899:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 900:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 901:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= RCC_LPTIMCLK_SRC_MASK;
 902:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 903:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the LPTIM clock source */
 904:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= clock_source;
 905:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 906:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 907:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 908:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Reset.
 909:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     LPTIM reset.
 910:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 911:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 912:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 913:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Reset(void)
 914:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1243              		.loc 1 914 1 is_stmt 1 view -0
 1244              		.cfi_startproc
 1245              		@ args = 0, pretend = 0, frame = 0
 1246              		@ frame_needed = 0, uses_anonymous_args = 0
 1247              		@ link register save eliminated.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 38


 915:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_RESET);
 1248              		.loc 1 915 5 view .LVU280
 1249              		.loc 1 915 8 is_stmt 0 view .LVU281
 1250 0000 044B     		ldr	r3, .L108
 1251 0002 5A6B     		ldr	r2, [r3, #52]
 1252              		.loc 1 915 17 view .LVU282
 1253 0004 42F48062 		orr	r2, r2, #1024
 1254 0008 5A63     		str	r2, [r3, #52]
 916:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_RESET);
 1255              		.loc 1 916 5 is_stmt 1 view .LVU283
 1256              		.loc 1 916 8 is_stmt 0 view .LVU284
 1257 000a 5A6B     		ldr	r2, [r3, #52]
 1258              		.loc 1 916 17 view .LVU285
 1259 000c 22F48062 		bic	r2, r2, #1024
 1260 0010 5A63     		str	r2, [r3, #52]
 917:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1261              		.loc 1 917 1 view .LVU286
 1262 0012 7047     		bx	lr
 1263              	.L109:
 1264              		.align	2
 1265              	.L108:
 1266 0014 00100240 		.word	1073876992
 1267              		.cfi_endproc
 1268              	.LFE168:
 1270              		.section	.text.RCC_LPTIM_Enable,"ax",%progbits
 1271              		.align	1
 1272              		.global	RCC_LPTIM_Enable
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	RCC_LPTIM_Enable:
 1278              	.LFB169:
 918:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 919:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 920:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Enable.
 921:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables LPTIM.
 922:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 923:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 924:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 925:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Enable(void)
 926:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1279              		.loc 1 926 1 is_stmt 1 view -0
 1280              		.cfi_startproc
 1281              		@ args = 0, pretend = 0, frame = 0
 1282              		@ frame_needed = 0, uses_anonymous_args = 0
 1283              		@ link register save eliminated.
 927:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_ENBLE);
 1284              		.loc 1 927 5 view .LVU288
 1285              		.loc 1 927 8 is_stmt 0 view .LVU289
 1286 0000 024A     		ldr	r2, .L111
 1287 0002 536B     		ldr	r3, [r2, #52]
 1288              		.loc 1 927 17 view .LVU290
 1289 0004 43F04003 		orr	r3, r3, #64
 1290 0008 5363     		str	r3, [r2, #52]
 928:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1291              		.loc 1 928 1 view .LVU291
 1292 000a 7047     		bx	lr
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 39


 1293              	.L112:
 1294              		.align	2
 1295              	.L111:
 1296 000c 00100240 		.word	1073876992
 1297              		.cfi_endproc
 1298              	.LFE169:
 1300              		.section	.text.RCC_LPTIM_Disable,"ax",%progbits
 1301              		.align	1
 1302              		.global	RCC_LPTIM_Disable
 1303              		.syntax unified
 1304              		.thumb
 1305              		.thumb_func
 1307              	RCC_LPTIM_Disable:
 1308              	.LFB170:
 929:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 930:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 931:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Disable.
 932:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables LPTIM.
 933:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 934:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 935:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 936:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Disable(void)
 937:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1309              		.loc 1 937 1 is_stmt 1 view -0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 0
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313              		@ link register save eliminated.
 938:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_ENBLE);
 1314              		.loc 1 938 5 view .LVU293
 1315              		.loc 1 938 8 is_stmt 0 view .LVU294
 1316 0000 024A     		ldr	r2, .L114
 1317 0002 536B     		ldr	r3, [r2, #52]
 1318              		.loc 1 938 17 view .LVU295
 1319 0004 23F04003 		bic	r3, r3, #64
 1320 0008 5363     		str	r3, [r2, #52]
 939:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1321              		.loc 1 939 1 view .LVU296
 1322 000a 7047     		bx	lr
 1323              	.L115:
 1324              		.align	2
 1325              	.L114:
 1326 000c 00100240 		.word	1073876992
 1327              		.cfi_endproc
 1328              	.LFE170:
 1330              		.section	.text.RCC_Clocks_Frequencies_Value_Get,"ax",%progbits
 1331              		.align	1
 1332              		.global	RCC_Clocks_Frequencies_Value_Get
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1337              	RCC_Clocks_Frequencies_Value_Get:
 1338              	.LVL49:
 1339              	.LFB171:
 940:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 941:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 942:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clocks_Frequencies_Value_Get.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 40


 943:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the frequencies of different on chip clocks.
 944:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_clocks pointer to a RCC_ClocksType structure which will hold
 945:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        the clocks frequencies.
 946:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 947:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    The result of this function could be not correct when using
 948:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        fractional value for HSE crystal.
 949:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 950:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clocks_Frequencies_Value_Get(RCC_ClocksType* RCC_clocks)
 951:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1340              		.loc 1 951 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 952:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = SYSCLK_SRC_HSI;
 1344              		.loc 1 952 5 view .LVU298
 953:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t pllclk_value = 0, pllmull_value = 0,pllsource_value = 0, presc_value = 0;
 1345              		.loc 1 953 5 view .LVU299
 954:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 955:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PLL clock source and multiplication factor */
 956:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllmull_value   = RCC->CFG & RCC_CFG_PLLMULFCT;
 1346              		.loc 1 956 5 view .LVU300
 1347              		.loc 1 956 26 is_stmt 0 view .LVU301
 1348 0000 2549     		ldr	r1, .L129
 951:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = SYSCLK_SRC_HSI;
 1349              		.loc 1 951 1 view .LVU302
 1350 0002 30B5     		push	{r4, r5, lr}
 1351              	.LCFI1:
 1352              		.cfi_def_cfa_offset 12
 1353              		.cfi_offset 4, -12
 1354              		.cfi_offset 5, -8
 1355              		.cfi_offset 14, -4
 1356              		.loc 1 956 26 view .LVU303
 1357 0004 4C68     		ldr	r4, [r1, #4]
 1358              	.LVL50:
 957:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 1359              		.loc 1 957 5 is_stmt 1 view .LVU304
 1360              		.loc 1 957 26 is_stmt 0 view .LVU305
 1361 0006 4A68     		ldr	r2, [r1, #4]
 958:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 959:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Calculate the frequency division factor */
 960:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((pllmull_value & RCC_CFG_PLLMULFCT_4) == 0)
 1362              		.loc 1 960 8 view .LVU306
 1363 0008 2501     		lsls	r5, r4, #4
 961:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 962:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /*  PLLMULFCT[4] = 0 */
 963:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = (pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) + 2; 
 1364              		.loc 1 963 40 view .LVU307
 1365 000a 40F20F23 		movw	r3, #527
 1366 000e 03EA9443 		and	r3, r3, r4, lsr #18
 957:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1367              		.loc 1 957 21 view .LVU308
 1368 0012 02F48032 		and	r2, r2, #65536
 1369              	.LVL51:
 960:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 1370              		.loc 1 960 5 is_stmt 1 view .LVU309
 1371              		.loc 1 963 9 view .LVU310
 964:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 41


 965:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 966:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 967:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         // PLLMULFCT[4] = 1
 968:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = ((pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) - 496) + 1; 
 1372              		.loc 1 968 23 is_stmt 0 view .LVU311
 1373 0016 4ABF     		itet	mi
 1374 0018 6FF4F774 		mvnmi	r4, #494
 1375              	.LVL52:
 963:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1376              		.loc 1 963 23 view .LVU312
 1377 001c 0233     		addpl	r3, r3, #2
 1378              	.LVL53:
 1379              		.loc 1 968 9 is_stmt 1 view .LVU313
 1380              		.loc 1 968 23 is_stmt 0 view .LVU314
 1381 001e 1B19     		addmi	r3, r3, r4
 1382              	.LVL54:
 969:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 970:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 971:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (pllsource_value == 0) /* HSI as PLL input clock  */
 1383              		.loc 1 971 5 is_stmt 1 view .LVU315
 1384              		.loc 1 971 8 is_stmt 0 view .LVU316
 1385 0020 002A     		cmp	r2, #0
 1386 0022 35D1     		bne	.L119
 972:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     { 
 973:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****          /* HSI selected as PLL clock entry */
 974:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->PLLHSIPRE & RCC_PLLHSIPRE_PLLHSIPRE) != (uint32_t)RESET)
 1387              		.loc 1 974 9 is_stmt 1 view .LVU317
 1388              		.loc 1 974 17 is_stmt 0 view .LVU318
 1389 0024 0A6C     		ldr	r2, [r1, #64]
 1390              	.LVL55:
 1391              		.loc 1 974 12 view .LVU319
 1392 0026 12F0010F 		tst	r2, #1
 1393              	.L128:
 975:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSI oscillator clock divided by 2 */
 976:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSI_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
 977:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 978:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
 979:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
 980:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSI_VALUE * pllmull_value;
 981:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 982:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 983:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else /* HSE as PLL input clock  */
 984:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 985:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* HSE selected as PLL clock entry */
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->CFG & RCC_CFG_PLLHSEPRES) != (uint32_t)RESET)
 987:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 988:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSE_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
 1394              		.loc 1 988 13 is_stmt 1 view .LVU320
 1395              		.loc 1 988 26 is_stmt 0 view .LVU321
 1396 002a 14BF     		ite	ne
 1397 002c 1B4A     		ldrne	r2, .L129+4
 989:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 990:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
 991:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
 992:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSE_VALUE * pllmull_value;
 1398              		.loc 1 992 13 is_stmt 1 view .LVU322
 1399              		.loc 1 992 26 is_stmt 0 view .LVU323
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 42


 1400 002e 1C4A     		ldreq	r2, .L129+8
 993:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 994:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 995:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 996:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get SYSCLK source -------------------------------------------------------*/
 997:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG & RCC_CFG_SCLKSTS;
 1401              		.loc 1 997 21 view .LVU324
 1402 0030 4C68     		ldr	r4, [r1, #4]
 998:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 999:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch (temp_value)
1000:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1001:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSI: 
1002:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSI used as system clock */
1003:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
1004:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1005:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSE: 
1006:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSE used as system clock */
1007:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSE_VALUE;
1008:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1009:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_PLL: 
1010:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* PLL used as system clock */
1011:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = pllclk_value;
1012:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1013:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1014:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
1015:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* default HSI used as system clock */
1016:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
1017:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1018:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1019:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1020:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1021:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get HCLK prescaler */
1022:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_AHBPRES) >> RCC_CFG_AHBPRES_OFFSET; 
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1403              		.loc 1 1023 34 view .LVU325
 1404 0032 1C4D     		ldr	r5, .L129+12
 992:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1405              		.loc 1 992 26 view .LVU326
 1406 0034 5343     		muls	r3, r2, r3
 1407              	.LVL56:
 997:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1408              		.loc 1 997 5 is_stmt 1 view .LVU327
 999:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 1409              		.loc 1 999 5 view .LVU328
 1410 0036 1A4A     		ldr	r2, .L129+8
 997:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1411              		.loc 1 997 16 is_stmt 0 view .LVU329
 1412 0038 04F00C04 		and	r4, r4, #12
 1413              	.LVL57:
 999:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 1414              		.loc 1 999 5 view .LVU330
 1415 003c 082C     		cmp	r4, #8
 1416 003e 08BF     		it	eq
 1417 0040 1A46     		moveq	r2, r3
1003:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1418              		.loc 1 1003 36 view .LVU331
 1419 0042 0260     		str	r2, [r0]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 43


1022:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1420              		.loc 1 1022 5 is_stmt 1 view .LVU332
1022:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1421              		.loc 1 1022 24 is_stmt 0 view .LVU333
 1422 0044 4C68     		ldr	r4, [r1, #4]
 1423              	.LVL58:
 1424              		.loc 1 1023 5 is_stmt 1 view .LVU334
1024:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* HCLK clock frequency */
1025:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->HclkFreq = RCC_clocks->SysclkFreq >> presc_value;
 1425              		.loc 1 1025 5 view .LVU335
1022:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1426              		.loc 1 1022 18 is_stmt 0 view .LVU336
 1427 0046 C4F30314 		ubfx	r4, r4, #4, #4
 1428              	.LVL59:
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* HCLK clock frequency */
 1429              		.loc 1 1023 17 view .LVU337
 1430 004a 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
 1431              		.loc 1 1025 51 view .LVU338
 1432 004c E240     		lsrs	r2, r2, r4
 1433              		.loc 1 1025 26 view .LVU339
 1434 004e 4260     		str	r2, [r0, #4]
1026:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK1 prescaler */
1027:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB1PRES) >> RCC_CFG_APB1PRES_OFFSET; 
 1435              		.loc 1 1027 5 is_stmt 1 view .LVU340
 1436              		.loc 1 1027 24 is_stmt 0 view .LVU341
 1437 0050 4C68     		ldr	r4, [r1, #4]
 1438              	.LVL60:
1028:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1439              		.loc 1 1028 5 is_stmt 1 view .LVU342
1029:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK1 clock frequency */
1030:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk1Freq = RCC_clocks->HclkFreq >> presc_value;
 1440              		.loc 1 1030 5 view .LVU343
1027:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1441              		.loc 1 1027 18 is_stmt 0 view .LVU344
 1442 0052 C4F30224 		ubfx	r4, r4, #8, #3
 1443              	.LVL61:
1028:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1444              		.loc 1 1028 17 view .LVU345
 1445 0056 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
 1446              		.loc 1 1030 50 view .LVU346
 1447 0058 22FA04F4 		lsr	r4, r2, r4
 1448              		.loc 1 1030 27 view .LVU347
 1449 005c 8460     		str	r4, [r0, #8]
1031:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK2 prescaler */
1032:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB2PRES) >> RCC_CFG_APB2PRES_OFFSET; 
 1450              		.loc 1 1032 5 is_stmt 1 view .LVU348
 1451              		.loc 1 1032 24 is_stmt 0 view .LVU349
 1452 005e 4C68     		ldr	r4, [r1, #4]
 1453              	.LVL62:
1033:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1454              		.loc 1 1033 5 is_stmt 1 view .LVU350
1034:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK2 clock frequency */
1035:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk2Freq = RCC_clocks->HclkFreq >> presc_value;
 1455              		.loc 1 1035 5 view .LVU351
1032:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1456              		.loc 1 1032 18 is_stmt 0 view .LVU352
 1457 0060 C4F3C224 		ubfx	r4, r4, #11, #3
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 44


 1458              	.LVL63:
1033:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1459              		.loc 1 1033 17 view .LVU353
 1460 0064 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
1036:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1037:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCHCLK prescaler */
1038:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = RCC->CFG2 & RCC_CFG2_ADCHPRES;
1039:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCHCLKPresTable[temp_value];
 1461              		.loc 1 1039 17 view .LVU354
 1462 0066 104D     		ldr	r5, .L129+16
1035:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1463              		.loc 1 1035 50 view .LVU355
 1464 0068 22FA04F4 		lsr	r4, r2, r4
1035:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1465              		.loc 1 1035 27 view .LVU356
 1466 006c C460     		str	r4, [r0, #12]
1038:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCHCLKPresTable[temp_value];
 1467              		.loc 1 1038 5 is_stmt 1 view .LVU357
1038:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCHCLKPresTable[temp_value];
 1468              		.loc 1 1038 23 is_stmt 0 view .LVU358
 1469 006e CC6A     		ldr	r4, [r1, #44]
 1470              	.LVL64:
 1471              		.loc 1 1039 5 is_stmt 1 view .LVU359
1040:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCHCLK clock frequency */
1041:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcHclkFreq = RCC_clocks->HclkFreq / presc_value;
 1472              		.loc 1 1041 5 view .LVU360
1038:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCHCLKPresTable[temp_value];
 1473              		.loc 1 1038 18 is_stmt 0 view .LVU361
 1474 0070 04F00F04 		and	r4, r4, #15
 1475              	.LVL65:
1039:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCHCLK clock frequency */
 1476              		.loc 1 1039 17 view .LVU362
 1477 0074 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
 1478              	.LVL66:
 1479              		.loc 1 1041 52 view .LVU363
 1480 0076 B2FBF4F2 		udiv	r2, r2, r4
 1481              		.loc 1 1041 29 view .LVU364
 1482 007a 4261     		str	r2, [r0, #20]
1042:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCPLLCLK prescaler */
1043:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG2 & RCC_CFG2_ADCPLLPRES) >> RCC_CFG2_ADCPLLPRES_OFFSET; 
 1483              		.loc 1 1043 5 is_stmt 1 view .LVU365
 1484              		.loc 1 1043 24 is_stmt 0 view .LVU366
 1485 007c CA6A     		ldr	r2, [r1, #44]
 1486              	.LVL67:
1044:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCPLLCLKPresTable[(temp_value & 0x0F)]; // ignore BIT5
 1487              		.loc 1 1044 5 is_stmt 1 view .LVU367
1045:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCPLLCLK clock frequency */
1046:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcPllClkFreq = pllclk_value / presc_value;
 1488              		.loc 1 1046 5 view .LVU368
1044:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCPLLCLKPresTable[(temp_value & 0x0F)]; // ignore BIT5
 1489              		.loc 1 1044 17 is_stmt 0 view .LVU369
 1490 007e 0B49     		ldr	r1, .L129+20
1044:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCPLLCLKPresTable[(temp_value & 0x0F)]; // ignore BIT5
 1491              		.loc 1 1044 50 view .LVU370
 1492 0080 C2F30312 		ubfx	r2, r2, #4, #4
 1493              	.LVL68:
1044:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCPLLCLKPresTable[(temp_value & 0x0F)]; // ignore BIT5
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 45


 1494              		.loc 1 1044 17 view .LVU371
 1495 0084 31F81220 		ldrh	r2, [r1, r2, lsl #1]
 1496              		.loc 1 1046 46 view .LVU372
 1497 0088 B3FBF2F3 		udiv	r3, r3, r2
 1498              	.LVL69:
 1499              		.loc 1 1046 31 view .LVU373
 1500 008c 0361     		str	r3, [r0, #16]
1047:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1501              		.loc 1 1047 1 view .LVU374
 1502 008e 30BD     		pop	{r4, r5, pc}
 1503              	.LVL70:
 1504              	.L119:
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1505              		.loc 1 986 9 is_stmt 1 view .LVU375
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1506              		.loc 1 986 17 is_stmt 0 view .LVU376
 1507 0090 4A68     		ldr	r2, [r1, #4]
 1508              	.LVL71:
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1509              		.loc 1 986 12 view .LVU377
 1510 0092 12F4003F 		tst	r2, #131072
 1511 0096 C8E7     		b	.L128
 1512              	.L130:
 1513              		.align	2
 1514              	.L129:
 1515 0098 00100240 		.word	1073876992
 1516 009c 00093D00 		.word	4000000
 1517 00a0 00127A00 		.word	8000000
 1518 00a4 00000000 		.word	APBAHBPresTable
 1519 00a8 00000000 		.word	ADCHCLKPresTable
 1520 00ac 00000000 		.word	ADCPLLCLKPresTable
 1521              		.cfi_endproc
 1522              	.LFE171:
 1524              		.section	.text.RCC_AHB_Peripheral_Clock_Enable,"ax",%progbits
 1525              		.align	1
 1526              		.global	RCC_AHB_Peripheral_Clock_Enable
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1531              	RCC_AHB_Peripheral_Clock_Enable:
 1532              	.LVL72:
 1533              	.LFB172:
1048:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1049:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1050:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Enable.
1051:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the AHB peripheral clock.
1052:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1053:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1054:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1055:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1056:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1057:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1058:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1059:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1060:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1061:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1062:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 46


1063:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1064:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Enable(uint32_t AHB_periph)
1065:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1534              		.loc 1 1065 1 is_stmt 1 view -0
 1535              		.cfi_startproc
 1536              		@ args = 0, pretend = 0, frame = 0
 1537              		@ frame_needed = 0, uses_anonymous_args = 0
 1538              		@ link register save eliminated.
1066:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN |= AHB_periph;
 1539              		.loc 1 1066 5 view .LVU379
 1540              		.loc 1 1066 8 is_stmt 0 view .LVU380
 1541 0000 024A     		ldr	r2, .L132
 1542 0002 5369     		ldr	r3, [r2, #20]
 1543              		.loc 1 1066 20 view .LVU381
 1544 0004 0343     		orrs	r3, r3, r0
 1545 0006 5361     		str	r3, [r2, #20]
1067:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1546              		.loc 1 1067 1 view .LVU382
 1547 0008 7047     		bx	lr
 1548              	.L133:
 1549 000a 00BF     		.align	2
 1550              	.L132:
 1551 000c 00100240 		.word	1073876992
 1552              		.cfi_endproc
 1553              	.LFE172:
 1555              		.section	.text.RCC_AHB_Peripheral_Clock_Disable,"ax",%progbits
 1556              		.align	1
 1557              		.global	RCC_AHB_Peripheral_Clock_Disable
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1562              	RCC_AHB_Peripheral_Clock_Disable:
 1563              	.LVL73:
 1564              	.LFB173:
1068:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1069:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1070:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Disable.
1071:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the AHB peripheral clock.
1072:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1073:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1074:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1075:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1076:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1077:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1078:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1079:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1080:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1081:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1082:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1083:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    SRAM and FLITF clock can be disabled only during sleep mode.
1084:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1085:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Disable(uint32_t AHB_periph)
1086:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1565              		.loc 1 1086 1 is_stmt 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 0
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 47


 1569              		@ link register save eliminated.
1087:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN &= ~AHB_periph;
 1570              		.loc 1 1087 5 view .LVU384
 1571              		.loc 1 1087 8 is_stmt 0 view .LVU385
 1572 0000 024A     		ldr	r2, .L135
 1573 0002 5369     		ldr	r3, [r2, #20]
 1574              		.loc 1 1087 20 view .LVU386
 1575 0004 23EA0003 		bic	r3, r3, r0
 1576 0008 5361     		str	r3, [r2, #20]
1088:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1577              		.loc 1 1088 1 view .LVU387
 1578 000a 7047     		bx	lr
 1579              	.L136:
 1580              		.align	2
 1581              	.L135:
 1582 000c 00100240 		.word	1073876992
 1583              		.cfi_endproc
 1584              	.LFE173:
 1586              		.section	.text.RCC_APB2_Peripheral_Clock_Enable,"ax",%progbits
 1587              		.align	1
 1588              		.global	RCC_APB2_Peripheral_Clock_Enable
 1589              		.syntax unified
 1590              		.thumb
 1591              		.thumb_func
 1593              	RCC_APB2_Peripheral_Clock_Enable:
 1594              	.LVL74:
 1595              	.LFB174:
1089:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1090:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1091:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Enable.
1092:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB2) peripheral clock.
1093:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock):
1094:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1095:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1096:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1097:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1098:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1099:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1100:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1101:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1102:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1103:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1104:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1105:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Enable(uint32_t APB2_periph)
1106:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1596              		.loc 1 1106 1 is_stmt 1 view -0
 1597              		.cfi_startproc
 1598              		@ args = 0, pretend = 0, frame = 0
 1599              		@ frame_needed = 0, uses_anonymous_args = 0
 1600              		@ link register save eliminated.
1107:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN |= APB2_periph;
 1601              		.loc 1 1107 5 view .LVU389
 1602              		.loc 1 1107 8 is_stmt 0 view .LVU390
 1603 0000 024A     		ldr	r2, .L138
 1604 0002 9369     		ldr	r3, [r2, #24]
 1605              		.loc 1 1107 21 view .LVU391
 1606 0004 0343     		orrs	r3, r3, r0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 48


 1607 0006 9361     		str	r3, [r2, #24]
1108:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1608              		.loc 1 1108 1 view .LVU392
 1609 0008 7047     		bx	lr
 1610              	.L139:
 1611 000a 00BF     		.align	2
 1612              	.L138:
 1613 000c 00100240 		.word	1073876992
 1614              		.cfi_endproc
 1615              	.LFE174:
 1617              		.section	.text.RCC_APB2_Peripheral_Clock_Disable,"ax",%progbits
 1618              		.align	1
 1619              		.global	RCC_APB2_Peripheral_Clock_Disable
 1620              		.syntax unified
 1621              		.thumb
 1622              		.thumb_func
 1624              	RCC_APB2_Peripheral_Clock_Disable:
 1625              	.LVL75:
 1626              	.LFB175:
1109:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1110:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1111:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Disable.
1112:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB2) peripheral clock.
1113:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock)：
1114:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1115:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1116:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1117:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1118:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1119:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1120:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1121:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1122:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1123:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1124:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1125:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Disable(uint32_t APB2_periph)
1126:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1627              		.loc 1 1126 1 is_stmt 1 view -0
 1628              		.cfi_startproc
 1629              		@ args = 0, pretend = 0, frame = 0
 1630              		@ frame_needed = 0, uses_anonymous_args = 0
 1631              		@ link register save eliminated.
1127:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN &= ~APB2_periph;
 1632              		.loc 1 1127 5 view .LVU394
 1633              		.loc 1 1127 8 is_stmt 0 view .LVU395
 1634 0000 024A     		ldr	r2, .L141
 1635 0002 9369     		ldr	r3, [r2, #24]
 1636              		.loc 1 1127 21 view .LVU396
 1637 0004 23EA0003 		bic	r3, r3, r0
 1638 0008 9361     		str	r3, [r2, #24]
1128:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1639              		.loc 1 1128 1 view .LVU397
 1640 000a 7047     		bx	lr
 1641              	.L142:
 1642              		.align	2
 1643              	.L141:
 1644 000c 00100240 		.word	1073876992
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 49


 1645              		.cfi_endproc
 1646              	.LFE175:
 1648              		.section	.text.RCC_APB1_Peripheral_Clock_Enable,"ax",%progbits
 1649              		.align	1
 1650              		.global	RCC_APB1_Peripheral_Clock_Enable
 1651              		.syntax unified
 1652              		.thumb
 1653              		.thumb_func
 1655              	RCC_APB1_Peripheral_Clock_Enable:
 1656              	.LVL76:
 1657              	.LFB176:
1129:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1130:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1131:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Enable.
1132:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB1) peripheral clock.
1133:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock):
1134:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1135:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1136:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1137:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1138:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1139:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1140:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1141:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1143:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1144:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1145:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1146:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR        
1147:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1148:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1149:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Enable(uint32_t APB1_periph)
1150:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1658              		.loc 1 1150 1 is_stmt 1 view -0
 1659              		.cfi_startproc
 1660              		@ args = 0, pretend = 0, frame = 0
 1661              		@ frame_needed = 0, uses_anonymous_args = 0
 1662              		@ link register save eliminated.
1151:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN |= APB1_periph;
 1663              		.loc 1 1151 5 view .LVU399
 1664              		.loc 1 1151 8 is_stmt 0 view .LVU400
 1665 0000 024A     		ldr	r2, .L144
 1666 0002 D369     		ldr	r3, [r2, #28]
 1667              		.loc 1 1151 21 view .LVU401
 1668 0004 0343     		orrs	r3, r3, r0
 1669 0006 D361     		str	r3, [r2, #28]
1152:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1670              		.loc 1 1152 1 view .LVU402
 1671 0008 7047     		bx	lr
 1672              	.L145:
 1673 000a 00BF     		.align	2
 1674              	.L144:
 1675 000c 00100240 		.word	1073876992
 1676              		.cfi_endproc
 1677              	.LFE176:
 1679              		.section	.text.RCC_LPTIM_Clock_Config,"ax",%progbits
 1680              		.align	1
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 50


 1681              		.global	RCC_LPTIM_Clock_Config
 1682              		.syntax unified
 1683              		.thumb
 1684              		.thumb_func
 1686              	RCC_LPTIM_Clock_Config:
 1687              	.LVL77:
 1688              	.LFB167:
 896:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 1689              		.loc 1 896 1 is_stmt 1 view -0
 1690              		.cfi_startproc
 1691              		@ args = 0, pretend = 0, frame = 0
 1692              		@ frame_needed = 0, uses_anonymous_args = 0
 898:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1693              		.loc 1 898 5 view .LVU404
 896:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 1694              		.loc 1 896 1 is_stmt 0 view .LVU405
 1695 0000 08B5     		push	{r3, lr}
 1696              	.LCFI2:
 1697              		.cfi_def_cfa_offset 8
 1698              		.cfi_offset 3, -8
 1699              		.cfi_offset 14, -4
 896:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 1700              		.loc 1 896 1 view .LVU406
 1701 0002 0146     		mov	r1, r0
 898:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1702              		.loc 1 898 5 view .LVU407
 1703 0004 4FF08050 		mov	r0, #268435456
 1704              	.LVL78:
 898:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1705              		.loc 1 898 5 view .LVU408
 1706 0008 FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Enable
 1707              	.LVL79:
 899:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1708              		.loc 1 899 5 is_stmt 1 view .LVU409
 899:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1709              		.loc 1 899 8 is_stmt 0 view .LVU410
 1710 000c 064A     		ldr	r2, .L147
 1711 000e 1368     		ldr	r3, [r2]
 899:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1712              		.loc 1 899 15 view .LVU411
 1713 0010 43F48073 		orr	r3, r3, #256
 1714 0014 1360     		str	r3, [r2]
 901:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1715              		.loc 1 901 5 is_stmt 1 view .LVU412
 901:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1716              		.loc 1 901 8 is_stmt 0 view .LVU413
 1717 0016 054B     		ldr	r3, .L147+4
 1718 0018 5A6B     		ldr	r2, [r3, #52]
 901:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1719              		.loc 1 901 17 view .LVU414
 1720 001a 22F00702 		bic	r2, r2, #7
 1721 001e 5A63     		str	r2, [r3, #52]
 904:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1722              		.loc 1 904 5 is_stmt 1 view .LVU415
 904:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1723              		.loc 1 904 8 is_stmt 0 view .LVU416
 1724 0020 5A6B     		ldr	r2, [r3, #52]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 51


 904:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1725              		.loc 1 904 17 view .LVU417
 1726 0022 0A43     		orrs	r2, r2, r1
 1727 0024 5A63     		str	r2, [r3, #52]
 905:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1728              		.loc 1 905 1 view .LVU418
 1729 0026 08BD     		pop	{r3, pc}
 1730              	.L148:
 1731              		.align	2
 1732              	.L147:
 1733 0028 00700040 		.word	1073770496
 1734 002c 00100240 		.word	1073876992
 1735              		.cfi_endproc
 1736              	.LFE167:
 1738              		.section	.text.RCC_APB1_Peripheral_Clock_Disable,"ax",%progbits
 1739              		.align	1
 1740              		.global	RCC_APB1_Peripheral_Clock_Disable
 1741              		.syntax unified
 1742              		.thumb
 1743              		.thumb_func
 1745              	RCC_APB1_Peripheral_Clock_Disable:
 1746              	.LVL80:
 1747              	.LFB177:
1153:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1154:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1155:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Disable.
1156:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB1) peripheral clock.
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock)：
1158:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1159:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1160:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1161:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1162:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1163:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1164:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1165:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1166:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1167:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1168:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1169:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1170:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1171:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1172:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1173:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Disable(uint32_t APB1_periph)
1174:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1748              		.loc 1 1174 1 is_stmt 1 view -0
 1749              		.cfi_startproc
 1750              		@ args = 0, pretend = 0, frame = 0
 1751              		@ frame_needed = 0, uses_anonymous_args = 0
 1752              		@ link register save eliminated.
1175:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN &= ~APB1_periph;
 1753              		.loc 1 1175 5 view .LVU420
 1754              		.loc 1 1175 8 is_stmt 0 view .LVU421
 1755 0000 024A     		ldr	r2, .L150
 1756 0002 D369     		ldr	r3, [r2, #28]
 1757              		.loc 1 1175 21 view .LVU422
 1758 0004 23EA0003 		bic	r3, r3, r0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 52


 1759 0008 D361     		str	r3, [r2, #28]
1176:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1760              		.loc 1 1176 1 view .LVU423
 1761 000a 7047     		bx	lr
 1762              	.L151:
 1763              		.align	2
 1764              	.L150:
 1765 000c 00100240 		.word	1073876992
 1766              		.cfi_endproc
 1767              	.LFE177:
 1769              		.section	.text.RCC_AHB_Peripheral_Reset,"ax",%progbits
 1770              		.align	1
 1771              		.global	RCC_AHB_Peripheral_Reset
 1772              		.syntax unified
 1773              		.thumb
 1774              		.thumb_func
 1776              	RCC_AHB_Peripheral_Reset:
 1777              	.LVL81:
 1778              	.LFB178:
1177:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1178:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1179:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Reset.
1180:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     AHB peripheral reset.
1181:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph specifies the AHB peripheral to reset.    
1182:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1183:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1184:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1185:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1186:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC  
1187:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1188:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1189:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Reset(uint32_t AHB_periph)
1190:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1779              		.loc 1 1190 1 is_stmt 1 view -0
 1780              		.cfi_startproc
 1781              		@ args = 0, pretend = 0, frame = 0
 1782              		@ frame_needed = 0, uses_anonymous_args = 0
 1783              		@ link register save eliminated.
1191:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST |= AHB_periph;
 1784              		.loc 1 1191 5 view .LVU425
 1785              		.loc 1 1191 8 is_stmt 0 view .LVU426
 1786 0000 044B     		ldr	r3, .L153
 1787 0002 9A6A     		ldr	r2, [r3, #40]
 1788              		.loc 1 1191 18 view .LVU427
 1789 0004 0243     		orrs	r2, r2, r0
 1790 0006 9A62     		str	r2, [r3, #40]
1192:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST &= ~AHB_periph;
 1791              		.loc 1 1192 5 is_stmt 1 view .LVU428
 1792              		.loc 1 1192 8 is_stmt 0 view .LVU429
 1793 0008 9A6A     		ldr	r2, [r3, #40]
 1794              		.loc 1 1192 18 view .LVU430
 1795 000a 22EA0002 		bic	r2, r2, r0
 1796 000e 9A62     		str	r2, [r3, #40]
1193:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1797              		.loc 1 1193 1 view .LVU431
 1798 0010 7047     		bx	lr
 1799              	.L154:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 53


 1800 0012 00BF     		.align	2
 1801              	.L153:
 1802 0014 00100240 		.word	1073876992
 1803              		.cfi_endproc
 1804              	.LFE178:
 1806              		.section	.text.RCC_APB2_Peripheral_Reset,"ax",%progbits
 1807              		.align	1
 1808              		.global	RCC_APB2_Peripheral_Reset
 1809              		.syntax unified
 1810              		.thumb
 1811              		.thumb_func
 1813              	RCC_APB2_Peripheral_Reset:
 1814              	.LVL82:
 1815              	.LFB179:
1194:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1195:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1196:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Reset.
1197:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     High Speed APB (APB2) peripheral reset.
1198:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph specifies the APB2 peripheral to reset.
1199:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1200:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1201:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1202:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1203:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1204:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1205:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1206:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1207:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2 
1208:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1209:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1210:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Reset(uint32_t APB2_periph)
1211:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1816              		.loc 1 1211 1 is_stmt 1 view -0
 1817              		.cfi_startproc
 1818              		@ args = 0, pretend = 0, frame = 0
 1819              		@ frame_needed = 0, uses_anonymous_args = 0
 1820              		@ link register save eliminated.
1212:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST |= APB2_periph;
 1821              		.loc 1 1212 5 view .LVU433
 1822              		.loc 1 1212 8 is_stmt 0 view .LVU434
 1823 0000 044B     		ldr	r3, .L156
 1824 0002 DA68     		ldr	r2, [r3, #12]
 1825              		.loc 1 1212 19 view .LVU435
 1826 0004 0243     		orrs	r2, r2, r0
 1827 0006 DA60     		str	r2, [r3, #12]
1213:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST &= ~APB2_periph;
 1828              		.loc 1 1213 5 is_stmt 1 view .LVU436
 1829              		.loc 1 1213 8 is_stmt 0 view .LVU437
 1830 0008 DA68     		ldr	r2, [r3, #12]
 1831              		.loc 1 1213 19 view .LVU438
 1832 000a 22EA0002 		bic	r2, r2, r0
 1833 000e DA60     		str	r2, [r3, #12]
1214:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1834              		.loc 1 1214 1 view .LVU439
 1835 0010 7047     		bx	lr
 1836              	.L157:
 1837 0012 00BF     		.align	2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 54


 1838              	.L156:
 1839 0014 00100240 		.word	1073876992
 1840              		.cfi_endproc
 1841              	.LFE179:
 1843              		.section	.text.RCC_APB1_Peripheral_Reset,"ax",%progbits
 1844              		.align	1
 1845              		.global	RCC_APB1_Peripheral_Reset
 1846              		.syntax unified
 1847              		.thumb
 1848              		.thumb_func
 1850              	RCC_APB1_Peripheral_Reset:
 1851              	.LVL83:
 1852              	.LFB180:
1215:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1216:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1217:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Reset.
1218:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Low Speed APB (APB1) peripheral reset.
1219:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph specifies the APB1 peripheral to reset.
1220:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1221:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1222:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1223:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1224:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1225:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP               
1226:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1227:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1228:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1229:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1230:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1231:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1232:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1233:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1234:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Reset(uint32_t APB1_periph)
1235:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1853              		.loc 1 1235 1 is_stmt 1 view -0
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 0
 1856              		@ frame_needed = 0, uses_anonymous_args = 0
 1857              		@ link register save eliminated.
1236:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST |= APB1_periph;
 1858              		.loc 1 1236 5 view .LVU441
 1859              		.loc 1 1236 8 is_stmt 0 view .LVU442
 1860 0000 044B     		ldr	r3, .L159
 1861 0002 1A69     		ldr	r2, [r3, #16]
 1862              		.loc 1 1236 19 view .LVU443
 1863 0004 0243     		orrs	r2, r2, r0
 1864 0006 1A61     		str	r2, [r3, #16]
1237:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST &= ~APB1_periph;
 1865              		.loc 1 1237 5 is_stmt 1 view .LVU444
 1866              		.loc 1 1237 8 is_stmt 0 view .LVU445
 1867 0008 1A69     		ldr	r2, [r3, #16]
 1868              		.loc 1 1237 19 view .LVU446
 1869 000a 22EA0002 		bic	r2, r2, r0
 1870 000e 1A61     		str	r2, [r3, #16]
1238:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1871              		.loc 1 1238 1 view .LVU447
 1872 0010 7047     		bx	lr
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 55


 1873              	.L160:
 1874 0012 00BF     		.align	2
 1875              	.L159:
 1876 0014 00100240 		.word	1073876992
 1877              		.cfi_endproc
 1878              	.LFE180:
 1880              		.section	.text.RCC_BOR_Reset_Enable,"ax",%progbits
 1881              		.align	1
 1882              		.global	RCC_BOR_Reset_Enable
 1883              		.syntax unified
 1884              		.thumb
 1885              		.thumb_func
 1887              	RCC_BOR_Reset_Enable:
 1888              	.LFB181:
1239:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1240:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_BOR_Reset_Enable.
1242:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     BOR reset enable.
1243:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
1244:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1245:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1246:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_BOR_Reset_Enable(void)
1247:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1889              		.loc 1 1247 1 is_stmt 1 view -0
 1890              		.cfi_startproc
 1891              		@ args = 0, pretend = 0, frame = 0
 1892              		@ frame_needed = 0, uses_anonymous_args = 0
 1893              		@ link register save eliminated.
1248:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG3 |= RCC_BOR_RST_ENABLE;
 1894              		.loc 1 1248 5 view .LVU449
 1895              		.loc 1 1248 8 is_stmt 0 view .LVU450
 1896 0000 024A     		ldr	r2, .L162
 1897 0002 136B     		ldr	r3, [r2, #48]
 1898              		.loc 1 1248 15 view .LVU451
 1899 0004 43F04003 		orr	r3, r3, #64
 1900 0008 1363     		str	r3, [r2, #48]
1249:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1901              		.loc 1 1249 1 view .LVU452
 1902 000a 7047     		bx	lr
 1903              	.L163:
 1904              		.align	2
 1905              	.L162:
 1906 000c 00100240 		.word	1073876992
 1907              		.cfi_endproc
 1908              	.LFE181:
 1910              		.section	.text.RCC_BOR_Reset_Disable,"ax",%progbits
 1911              		.align	1
 1912              		.global	RCC_BOR_Reset_Disable
 1913              		.syntax unified
 1914              		.thumb
 1915              		.thumb_func
 1917              	RCC_BOR_Reset_Disable:
 1918              	.LFB182:
1250:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1251:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1252:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_BOR_Reset_Disable.
1253:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     BOR reset disable.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 56


1254:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
1255:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1256:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1257:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_BOR_Reset_Disable(void)
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1919              		.loc 1 1258 1 is_stmt 1 view -0
 1920              		.cfi_startproc
 1921              		@ args = 0, pretend = 0, frame = 0
 1922              		@ frame_needed = 0, uses_anonymous_args = 0
 1923              		@ link register save eliminated.
1259:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG3 &= ~RCC_BOR_RST_ENABLE;
 1924              		.loc 1 1259 5 view .LVU454
 1925              		.loc 1 1259 8 is_stmt 0 view .LVU455
 1926 0000 024A     		ldr	r2, .L165
 1927 0002 136B     		ldr	r3, [r2, #48]
 1928              		.loc 1 1259 15 view .LVU456
 1929 0004 23F04003 		bic	r3, r3, #64
 1930 0008 1363     		str	r3, [r2, #48]
1260:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1931              		.loc 1 1260 1 view .LVU457
 1932 000a 7047     		bx	lr
 1933              	.L166:
 1934              		.align	2
 1935              	.L165:
 1936 000c 00100240 		.word	1073876992
 1937              		.cfi_endproc
 1938              	.LFE182:
 1940              		.section	.text.RCC_Backup_Reset,"ax",%progbits
 1941              		.align	1
 1942              		.global	RCC_Backup_Reset
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1947              	RCC_Backup_Reset:
 1948              	.LFB183:
1261:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1262:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1263:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Backup_Reset.
1264:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Backup domain reset.
1265:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
1266:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1267:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1268:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Backup_Reset(void)
1269:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1949              		.loc 1 1269 1 is_stmt 1 view -0
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 1953              		@ link register save eliminated.
1270:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)ENABLE;
 1954              		.loc 1 1270 5 view .LVU459
 1955              		.loc 1 1270 43 is_stmt 0 view .LVU460
 1956 0000 034B     		ldr	r3, .L168
 1957 0002 0122     		movs	r2, #1
 1958 0004 C3F84024 		str	r2, [r3, #1088]
1271:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)DISABLE;
 1959              		.loc 1 1271 5 is_stmt 1 view .LVU461
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 57


 1960              		.loc 1 1271 43 is_stmt 0 view .LVU462
 1961 0008 0022     		movs	r2, #0
 1962 000a C3F84024 		str	r2, [r3, #1088]
1272:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1963              		.loc 1 1272 1 view .LVU463
 1964 000e 7047     		bx	lr
 1965              	.L169:
 1966              		.align	2
 1967              	.L168:
 1968 0010 00004242 		.word	1111621632
 1969              		.cfi_endproc
 1970              	.LFE183:
 1972              		.section	.text.RCC_MCO_PLL_Prescaler_Config,"ax",%progbits
 1973              		.align	1
 1974              		.global	RCC_MCO_PLL_Prescaler_Config
 1975              		.syntax unified
 1976              		.thumb
 1977              		.thumb_func
 1979              	RCC_MCO_PLL_Prescaler_Config:
 1980              	.LVL84:
 1981              	.LFB184:
1273:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1274:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1275:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_PLL_Prescaler_Config.
1276:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Configures the MCO PLL clock prescaler.
1277:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_PLL_prescaler(MCO PLL clock prescaler): 
1278:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV2 
1279:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV3 
1280:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV4 
1281:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV5 
1282:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV6 
1283:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV7 
1284:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV8 
1285:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV9 
1286:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV10
1287:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV11
1288:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV12
1289:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV13
1290:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV14
1291:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV15 
1292:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1293:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1294:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_PLL_Prescaler_Config(uint32_t MCO_PLL_prescaler)
1295:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1982              		.loc 1 1295 1 is_stmt 1 view -0
 1983              		.cfi_startproc
 1984              		@ args = 0, pretend = 0, frame = 0
 1985              		@ frame_needed = 0, uses_anonymous_args = 0
 1986              		@ link register save eliminated.
1296:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1987              		.loc 1 1296 5 view .LVU465
1297:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1298:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 1988              		.loc 1 1298 5 view .LVU466
 1989              		.loc 1 1298 16 is_stmt 0 view .LVU467
 1990 0000 034A     		ldr	r2, .L171
 1991 0002 5368     		ldr	r3, [r2, #4]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 58


 1992              	.LVL85:
1299:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCOPRE[3:0] bits */
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_PLLCLK_DIV_MASK;
 1993              		.loc 1 1300 5 is_stmt 1 view .LVU468
 1994              		.loc 1 1300 16 is_stmt 0 view .LVU469
 1995 0004 23F07043 		bic	r3, r3, #-268435456
 1996              	.LVL86:
1301:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCOPRE[3:0] bits according to MCO_PLL_prescaler value */
1302:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_PLL_prescaler;
 1997              		.loc 1 1302 5 is_stmt 1 view .LVU470
 1998              		.loc 1 1302 16 is_stmt 0 view .LVU471
 1999 0008 0343     		orrs	r3, r3, r0
 2000              	.LVL87:
1303:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1304:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1305:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 2001              		.loc 1 1305 5 is_stmt 1 view .LVU472
 2002              		.loc 1 1305 14 is_stmt 0 view .LVU473
 2003 000a 5360     		str	r3, [r2, #4]
1306:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2004              		.loc 1 1306 1 view .LVU474
 2005 000c 7047     		bx	lr
 2006              	.L172:
 2007 000e 00BF     		.align	2
 2008              	.L171:
 2009 0010 00100240 		.word	1073876992
 2010              		.cfi_endproc
 2011              	.LFE184:
 2013              		.section	.text.RCC_MCO_Source_Config,"ax",%progbits
 2014              		.align	1
 2015              		.global	RCC_MCO_Source_Config
 2016              		.syntax unified
 2017              		.thumb
 2018              		.thumb_func
 2020              	RCC_MCO_Source_Config:
 2021              	.LVL88:
 2022              	.LFB185:
1307:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1308:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1309:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_Source_Config.
1310:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Selects the clock source to output on MCO pin.
1311:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_source(clock source to output): 
1312:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_NOCLK      
1313:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_SYSCLK     
1314:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSI        
1315:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSE       
1316:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_PLLCLK     
1317:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSI     
1318:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSE     
1319:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1320:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1321:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_Source_Config(uint32_t MCO_source)
1322:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2023              		.loc 1 1322 1 is_stmt 1 view -0
 2024              		.cfi_startproc
 2025              		@ args = 0, pretend = 0, frame = 0
 2026              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 59


 2027              		@ link register save eliminated.
1323:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2028              		.loc 1 1323 5 view .LVU476
1324:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1325:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 2029              		.loc 1 1325 5 view .LVU477
 2030              		.loc 1 1325 16 is_stmt 0 view .LVU478
 2031 0000 034A     		ldr	r2, .L174
 2032 0002 5368     		ldr	r3, [r2, #4]
 2033              	.LVL89:
1326:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCO[3:0] bits */
1327:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_MASK;
 2034              		.loc 1 1327 5 is_stmt 1 view .LVU479
 2035              		.loc 1 1327 16 is_stmt 0 view .LVU480
 2036 0004 23F0F063 		bic	r3, r3, #125829120
 2037              	.LVL90:
1328:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCO[3:0] bits according to MCO_source value */
1329:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_source;
 2038              		.loc 1 1329 5 is_stmt 1 view .LVU481
 2039              		.loc 1 1329 16 is_stmt 0 view .LVU482
 2040 0008 0343     		orrs	r3, r3, r0
 2041              	.LVL91:
1330:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1331:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1332:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 2042              		.loc 1 1332 5 is_stmt 1 view .LVU483
 2043              		.loc 1 1332 14 is_stmt 0 view .LVU484
 2044 000a 5360     		str	r3, [r2, #4]
1333:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2045              		.loc 1 1333 1 view .LVU485
 2046 000c 7047     		bx	lr
 2047              	.L175:
 2048 000e 00BF     		.align	2
 2049              	.L174:
 2050 0010 00100240 		.word	1073876992
 2051              		.cfi_endproc
 2052              	.LFE185:
 2054              		.section	.text.RCC_Flag_Status_Get,"ax",%progbits
 2055              		.align	1
 2056              		.global	RCC_Flag_Status_Get
 2057              		.syntax unified
 2058              		.thumb
 2059              		.thumb_func
 2061              	RCC_Flag_Status_Get:
 2062              	.LVL92:
 2063              	.LFB186:
1334:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1335:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1336:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Flag_Status_Get.
1337:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC flag is set or not.
1338:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_flag:
1339:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_HSIRD      HSI oscillator clock ready
1340:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_HSERD      HSE oscillator clock ready
1341:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_PLLRD      PLL clock ready
1342:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_LSERD      LSE oscillator clock ready
1343:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_LSIRD      LSI oscillator clock ready
1344:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_BORRST     BOR reset flag
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 60


1345:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_BKPEMC     BackUp EMC reset flag
1346:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_MMURST     Mmu reset flag
1347:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_PINRST     Pin reset
1348:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_PORRST     POR/PDR reset
1349:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_SFTRST     Software reset
1350:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_IWDGRST    Independent Watchdog reset
1351:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_WWDGRST    Window Watchdog reset
1352:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\	      - RCC_FLAG_LPWRRST    Low Power reset
1353:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus:
1354:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\      	  - SET 
1355:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\  	      - RESET
1356:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1357:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_Flag_Status_Get(uint8_t RCC_flag)
1358:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2064              		.loc 1 1358 1 is_stmt 1 view -0
 2065              		.cfi_startproc
 2066              		@ args = 0, pretend = 0, frame = 0
 2067              		@ frame_needed = 0, uses_anonymous_args = 0
 2068              		@ link register save eliminated.
1359:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2069              		.loc 1 1359 5 view .LVU487
1360:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t reg_value  = 0;
 2070              		.loc 1 1360 5 view .LVU488
1361:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1362:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the RCC register index */
1363:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag >> RCC_FLAG_OFFSET;
 2071              		.loc 1 1363 5 view .LVU489
 2072              		.loc 1 1363 27 is_stmt 0 view .LVU490
 2073 0000 4209     		lsrs	r2, r0, #5
 2074              	.LVL93:
1364:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch(temp_value)
 2075              		.loc 1 1364 5 is_stmt 1 view .LVU491
 2076 0002 012A     		cmp	r2, #1
 2077 0004 074B     		ldr	r3, .L182
 2078 0006 03D0     		beq	.L177
 2079 0008 022A     		cmp	r2, #2
 2080 000a 09D0     		beq	.L178
1365:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1366:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 1: /* The flag to check is in CTRL register */
1367:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRL;
1368:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1369:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 2: /* The flag to check is in BDCTRL register */
1370:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****            reg_value = RCC->BDCTRL;
1371:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
1372:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:/* The flag to check is in CTRLSTS register */
1373:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRLSTS;
 2081              		.loc 1 1373 13 view .LVU492
 2082              		.loc 1 1373 23 is_stmt 0 view .LVU493
 2083 000c 5B6A     		ldr	r3, [r3, #36]
 2084              	.LVL94:
1374:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2085              		.loc 1 1374 13 is_stmt 1 view .LVU494
 2086 000e 00E0     		b	.L180
 2087              	.LVL95:
 2088              	.L177:
1367:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2089              		.loc 1 1367 13 view .LVU495
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 61


1367:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2090              		.loc 1 1367 23 is_stmt 0 view .LVU496
 2091 0010 1B68     		ldr	r3, [r3]
 2092              	.LVL96:
1368:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 2: /* The flag to check is in BDCTRL register */
 2093              		.loc 1 1368 13 is_stmt 1 view .LVU497
 2094              	.L180:
1375:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1376:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1377:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the flag position */
1378:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag & RCC_FLAG_MASK;
 2095              		.loc 1 1378 5 view .LVU498
1379:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((reg_value & ((uint32_t)1 << temp_value)) != (uint32_t)RESET)
 2096              		.loc 1 1379 5 view .LVU499
1378:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((reg_value & ((uint32_t)1 << temp_value)) != (uint32_t)RESET)
 2097              		.loc 1 1378 16 is_stmt 0 view .LVU500
 2098 0012 00F01F00 		and	r0, r0, #31
 2099              	.LVL97:
 2100              		.loc 1 1379 51 view .LVU501
 2101 0016 23FA00F0 		lsr	r0, r3, r0
1380:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1381:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
1382:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1383:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1384:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1385:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
1386:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1387:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2102              		.loc 1 1387 1 view .LVU502
 2103 001a 00F00100 		and	r0, r0, #1
 2104 001e 7047     		bx	lr
 2105              	.LVL98:
 2106              	.L178:
1370:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2107              		.loc 1 1370 12 is_stmt 1 view .LVU503
1370:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2108              		.loc 1 1370 22 is_stmt 0 view .LVU504
 2109 0020 1B6A     		ldr	r3, [r3, #32]
 2110              	.LVL99:
1371:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:/* The flag to check is in CTRLSTS register */
 2111              		.loc 1 1371 12 is_stmt 1 view .LVU505
 2112 0022 F6E7     		b	.L180
 2113              	.L183:
 2114              		.align	2
 2115              	.L182:
 2116 0024 00100240 		.word	1073876992
 2117              		.cfi_endproc
 2118              	.LFE186:
 2120              		.section	.text.RCC_HSE_Stable_Wait,"ax",%progbits
 2121              		.align	1
 2122              		.global	RCC_HSE_Stable_Wait
 2123              		.syntax unified
 2124              		.thumb
 2125              		.thumb_func
 2127              	RCC_HSE_Stable_Wait:
 2128              	.LFB132:
 128:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 62


 2129              		.loc 1 128 1 view -0
 2130              		.cfi_startproc
 2131              		@ args = 0, pretend = 0, frame = 32
 2132              		@ frame_needed = 0, uses_anonymous_args = 0
 129:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2133              		.loc 1 129 5 view .LVU507
 128:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2134              		.loc 1 128 1 is_stmt 0 view .LVU508
 2135 0000 00B5     		push	{lr}
 2136              	.LCFI3:
 2137              		.cfi_def_cfa_offset 4
 2138              		.cfi_offset 14, -4
 2139 0002 89B0     		sub	sp, sp, #36
 2140              	.LCFI4:
 2141              		.cfi_def_cfa_offset 40
 129:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2142              		.loc 1 129 19 view .LVU509
 2143 0004 0023     		movs	r3, #0
 134:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2144              		.loc 1 134 2 view .LVU510
 2145 0006 02A8     		add	r0, sp, #8
 129:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2146              		.loc 1 129 19 view .LVU511
 2147 0008 0193     		str	r3, [sp, #4]
 130:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2148              		.loc 1 130 5 is_stmt 1 view .LVU512
 2149              	.LVL100:
 131:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 2150              		.loc 1 131 5 view .LVU513
 132:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2151              		.loc 1 132 2 view .LVU514
 134:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2152              		.loc 1 134 2 view .LVU515
 2153 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2154              	.LVL101:
 135:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	
 2155              		.loc 1 135 2 view .LVU516
 135:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	
 2156              		.loc 1 135 66 is_stmt 0 view .LVU517
 2157 000e 0C4B     		ldr	r3, .L189
 2158 0010 029A     		ldr	r2, [sp, #8]
 2159 0012 B3FBF2F3 		udiv	r3, r3, r2
 135:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	
 2160              		.loc 1 135 16 view .LVU518
 2161 0016 4FF40051 		mov	r1, #8192
 2162 001a B1FBF3F1 		udiv	r1, r1, r3
 2163              	.LVL102:
 2164              	.L186:
 138:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2165              		.loc 1 138 5 is_stmt 1 view .LVU519
 140:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2166              		.loc 1 140 9 view .LVU520
 140:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2167              		.loc 1 140 24 is_stmt 0 view .LVU521
 2168 001e 3120     		movs	r0, #49
 2169 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2170              	.LVL103:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 63


 141:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2171              		.loc 1 141 9 is_stmt 1 view .LVU522
 141:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2172              		.loc 1 141 22 is_stmt 0 view .LVU523
 2173 0024 019B     		ldr	r3, [sp, #4]
 2174 0026 0133     		adds	r3, r3, #1
 2175 0028 0193     		str	r3, [sp, #4]
 142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2176              		.loc 1 142 47 is_stmt 1 discriminator 2 view .LVU524
 142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2177              		.loc 1 142 29 is_stmt 0 discriminator 2 view .LVU525
 2178 002a 019B     		ldr	r3, [sp, #4]
 142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2179              		.loc 1 142 47 discriminator 2 view .LVU526
 2180 002c 8B42     		cmp	r3, r1
 2181 002e 01D0     		beq	.L185
 142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2182              		.loc 1 142 47 discriminator 1 view .LVU527
 2183 0030 0028     		cmp	r0, #0
 2184 0032 F4D0     		beq	.L186
 2185              	.L185:
 144:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2186              		.loc 1 144 5 is_stmt 1 view .LVU528
 144:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2187              		.loc 1 144 9 is_stmt 0 view .LVU529
 2188 0034 3120     		movs	r0, #49
 2189              	.LVL104:
 152:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 2190              		.loc 1 152 1 view .LVU530
 2191 0036 09B0     		add	sp, sp, #36
 2192              	.LCFI5:
 2193              		.cfi_def_cfa_offset 4
 2194              		@ sp needed
 2195 0038 5DF804EB 		ldr	lr, [sp], #4
 2196              	.LCFI6:
 2197              		.cfi_restore 14
 2198              		.cfi_def_cfa_offset 0
 144:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2199              		.loc 1 144 9 view .LVU531
 2200 003c FFF7FEBF 		b	RCC_Flag_Status_Get
 2201              	.LVL105:
 2202              	.L190:
 2203              		.align	2
 2204              	.L189:
 2205 0040 0020A107 		.word	128000000
 2206              		.cfi_endproc
 2207              	.LFE132:
 2209              		.section	.text.RCC_HSI_Stable_Wait,"ax",%progbits
 2210              		.align	1
 2211              		.global	RCC_HSI_Stable_Wait
 2212              		.syntax unified
 2213              		.thumb
 2214              		.thumb_func
 2216              	RCC_HSI_Stable_Wait:
 2217              	.LFB138:
 227:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2218              		.loc 1 227 1 is_stmt 1 view -0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 64


 2219              		.cfi_startproc
 2220              		@ args = 0, pretend = 0, frame = 32
 2221              		@ frame_needed = 0, uses_anonymous_args = 0
 228:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2222              		.loc 1 228 5 view .LVU533
 227:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2223              		.loc 1 227 1 is_stmt 0 view .LVU534
 2224 0000 00B5     		push	{lr}
 2225              	.LCFI7:
 2226              		.cfi_def_cfa_offset 4
 2227              		.cfi_offset 14, -4
 2228 0002 89B0     		sub	sp, sp, #36
 2229              	.LCFI8:
 2230              		.cfi_def_cfa_offset 40
 228:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2231              		.loc 1 228 19 view .LVU535
 2232 0004 0023     		movs	r3, #0
 233:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2233              		.loc 1 233 2 view .LVU536
 2234 0006 02A8     		add	r0, sp, #8
 228:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2235              		.loc 1 228 19 view .LVU537
 2236 0008 0193     		str	r3, [sp, #4]
 229:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2237              		.loc 1 229 5 is_stmt 1 view .LVU538
 2238              	.LVL106:
 230:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 2239              		.loc 1 230 5 view .LVU539
 231:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2240              		.loc 1 231 2 view .LVU540
 233:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2241              		.loc 1 233 2 view .LVU541
 2242 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2243              	.LVL107:
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2244              		.loc 1 234 2 view .LVU542
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2245              		.loc 1 234 66 is_stmt 0 view .LVU543
 2246 000e 0C4B     		ldr	r3, .L196
 2247 0010 029A     		ldr	r2, [sp, #8]
 2248 0012 B3FBF2F3 		udiv	r3, r3, r2
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2249              		.loc 1 234 16 view .LVU544
 2250 0016 4FF40051 		mov	r1, #8192
 2251 001a B1FBF3F1 		udiv	r1, r1, r3
 2252              	.LVL108:
 2253              	.L193:
 237:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2254              		.loc 1 237 5 is_stmt 1 view .LVU545
 239:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2255              		.loc 1 239 9 view .LVU546
 239:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2256              		.loc 1 239 24 is_stmt 0 view .LVU547
 2257 001e 2120     		movs	r0, #33
 2258 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2259              	.LVL109:
 240:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 65


 2260              		.loc 1 240 9 is_stmt 1 view .LVU548
 240:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2261              		.loc 1 240 22 is_stmt 0 view .LVU549
 2262 0024 019B     		ldr	r3, [sp, #4]
 2263 0026 0133     		adds	r3, r3, #1
 2264 0028 0193     		str	r3, [sp, #4]
 241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2265              		.loc 1 241 47 is_stmt 1 discriminator 2 view .LVU550
 241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2266              		.loc 1 241 29 is_stmt 0 discriminator 2 view .LVU551
 2267 002a 019B     		ldr	r3, [sp, #4]
 241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2268              		.loc 1 241 47 discriminator 2 view .LVU552
 2269 002c 8B42     		cmp	r3, r1
 2270 002e 01D0     		beq	.L192
 241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2271              		.loc 1 241 47 discriminator 1 view .LVU553
 2272 0030 0028     		cmp	r0, #0
 2273 0032 F4D0     		beq	.L193
 2274              	.L192:
 243:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2275              		.loc 1 243 5 is_stmt 1 view .LVU554
 243:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2276              		.loc 1 243 9 is_stmt 0 view .LVU555
 2277 0034 2120     		movs	r0, #33
 2278              	.LVL110:
 251:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2279              		.loc 1 251 1 view .LVU556
 2280 0036 09B0     		add	sp, sp, #36
 2281              	.LCFI9:
 2282              		.cfi_def_cfa_offset 4
 2283              		@ sp needed
 2284 0038 5DF804EB 		ldr	lr, [sp], #4
 2285              	.LCFI10:
 2286              		.cfi_restore 14
 2287              		.cfi_def_cfa_offset 0
 243:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2288              		.loc 1 243 9 view .LVU557
 2289 003c FFF7FEBF 		b	RCC_Flag_Status_Get
 2290              	.LVL111:
 2291              	.L197:
 2292              		.align	2
 2293              	.L196:
 2294 0040 0020A107 		.word	128000000
 2295              		.cfi_endproc
 2296              	.LFE138:
 2298              		.section	.text.RCC_LSE_Stable_Wait,"ax",%progbits
 2299              		.align	1
 2300              		.global	RCC_LSE_Stable_Wait
 2301              		.syntax unified
 2302              		.thumb
 2303              		.thumb_func
 2305              	RCC_LSE_Stable_Wait:
 2306              	.LFB160:
 757:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2307              		.loc 1 757 1 is_stmt 1 view -0
 2308              		.cfi_startproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 66


 2309              		@ args = 0, pretend = 0, frame = 32
 2310              		@ frame_needed = 0, uses_anonymous_args = 0
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2311              		.loc 1 758 5 view .LVU559
 757:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2312              		.loc 1 757 1 is_stmt 0 view .LVU560
 2313 0000 00B5     		push	{lr}
 2314              	.LCFI11:
 2315              		.cfi_def_cfa_offset 4
 2316              		.cfi_offset 14, -4
 2317 0002 89B0     		sub	sp, sp, #36
 2318              	.LCFI12:
 2319              		.cfi_def_cfa_offset 40
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2320              		.loc 1 758 19 view .LVU561
 2321 0004 0023     		movs	r3, #0
 763:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2322              		.loc 1 763 2 view .LVU562
 2323 0006 02A8     		add	r0, sp, #8
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2324              		.loc 1 758 19 view .LVU563
 2325 0008 0193     		str	r3, [sp, #4]
 759:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2326              		.loc 1 759 5 is_stmt 1 view .LVU564
 2327              	.LVL112:
 760:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 2328              		.loc 1 760 5 view .LVU565
 761:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2329              		.loc 1 761 2 view .LVU566
 763:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2330              		.loc 1 763 2 view .LVU567
 2331 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2332              	.LVL113:
 764:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2333              		.loc 1 764 2 view .LVU568
 764:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2334              		.loc 1 764 66 is_stmt 0 view .LVU569
 2335 000e 0C4B     		ldr	r3, .L203
 2336 0010 029A     		ldr	r2, [sp, #8]
 2337 0012 B3FBF2F3 		udiv	r3, r3, r2
 764:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2338              		.loc 1 764 16 view .LVU570
 2339 0016 4FF40051 		mov	r1, #8192
 2340 001a B1FBF3F1 		udiv	r1, r1, r3
 2341              	.LVL114:
 2342              	.L200:
 767:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2343              		.loc 1 767 5 is_stmt 1 view .LVU571
 769:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2344              		.loc 1 769 9 view .LVU572
 769:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2345              		.loc 1 769 24 is_stmt 0 view .LVU573
 2346 001e 4120     		movs	r0, #65
 2347 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2348              	.LVL115:
 770:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2349              		.loc 1 770 9 is_stmt 1 view .LVU574
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 67


 770:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2350              		.loc 1 770 22 is_stmt 0 view .LVU575
 2351 0024 019B     		ldr	r3, [sp, #4]
 2352 0026 0133     		adds	r3, r3, #1
 2353 0028 0193     		str	r3, [sp, #4]
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2354              		.loc 1 771 47 is_stmt 1 discriminator 2 view .LVU576
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2355              		.loc 1 771 29 is_stmt 0 discriminator 2 view .LVU577
 2356 002a 019B     		ldr	r3, [sp, #4]
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2357              		.loc 1 771 47 discriminator 2 view .LVU578
 2358 002c 8B42     		cmp	r3, r1
 2359 002e 01D0     		beq	.L199
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2360              		.loc 1 771 47 discriminator 1 view .LVU579
 2361 0030 0028     		cmp	r0, #0
 2362 0032 F4D0     		beq	.L200
 2363              	.L199:
 773:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2364              		.loc 1 773 5 is_stmt 1 view .LVU580
 773:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2365              		.loc 1 773 9 is_stmt 0 view .LVU581
 2366 0034 4120     		movs	r0, #65
 2367              	.LVL116:
 781:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2368              		.loc 1 781 1 view .LVU582
 2369 0036 09B0     		add	sp, sp, #36
 2370              	.LCFI13:
 2371              		.cfi_def_cfa_offset 4
 2372              		@ sp needed
 2373 0038 5DF804EB 		ldr	lr, [sp], #4
 2374              	.LCFI14:
 2375              		.cfi_restore 14
 2376              		.cfi_def_cfa_offset 0
 773:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2377              		.loc 1 773 9 view .LVU583
 2378 003c FFF7FEBF 		b	RCC_Flag_Status_Get
 2379              	.LVL117:
 2380              	.L204:
 2381              		.align	2
 2382              	.L203:
 2383 0040 0020A107 		.word	128000000
 2384              		.cfi_endproc
 2385              	.LFE160:
 2387              		.section	.text.RCC_LSI_Stable_Wait,"ax",%progbits
 2388              		.align	1
 2389              		.global	RCC_LSI_Stable_Wait
 2390              		.syntax unified
 2391              		.thumb
 2392              		.thumb_func
 2394              	RCC_LSI_Stable_Wait:
 2395              	.LFB163:
 815:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2396              		.loc 1 815 1 is_stmt 1 view -0
 2397              		.cfi_startproc
 2398              		@ args = 0, pretend = 0, frame = 32
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 68


 2399              		@ frame_needed = 0, uses_anonymous_args = 0
 816:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2400              		.loc 1 816 5 view .LVU585
 815:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2401              		.loc 1 815 1 is_stmt 0 view .LVU586
 2402 0000 00B5     		push	{lr}
 2403              	.LCFI15:
 2404              		.cfi_def_cfa_offset 4
 2405              		.cfi_offset 14, -4
 2406 0002 89B0     		sub	sp, sp, #36
 2407              	.LCFI16:
 2408              		.cfi_def_cfa_offset 40
 816:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2409              		.loc 1 816 19 view .LVU587
 2410 0004 0023     		movs	r3, #0
 821:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2411              		.loc 1 821 2 view .LVU588
 2412 0006 02A8     		add	r0, sp, #8
 816:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2413              		.loc 1 816 19 view .LVU589
 2414 0008 0193     		str	r3, [sp, #4]
 817:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2415              		.loc 1 817 5 is_stmt 1 view .LVU590
 2416              	.LVL118:
 818:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	RCC_ClocksType sysclk_value;
 2417              		.loc 1 818 5 view .LVU591
 819:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2418              		.loc 1 819 2 view .LVU592
 821:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 	timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2419              		.loc 1 821 2 view .LVU593
 2420 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2421              	.LVL119:
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2422              		.loc 1 822 2 view .LVU594
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2423              		.loc 1 822 66 is_stmt 0 view .LVU595
 2424 000e 0C4B     		ldr	r3, .L210
 2425 0010 029A     		ldr	r2, [sp, #8]
 2426 0012 B3FBF2F3 		udiv	r3, r3, r2
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2427              		.loc 1 822 16 view .LVU596
 2428 0016 4FF40051 		mov	r1, #8192
 2429 001a B1FBF3F1 		udiv	r1, r1, r3
 2430              	.LVL120:
 2431              	.L207:
 825:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2432              		.loc 1 825 5 is_stmt 1 view .LVU597
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2433              		.loc 1 827 9 view .LVU598
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2434              		.loc 1 827 24 is_stmt 0 view .LVU599
 2435 001e 6120     		movs	r0, #97
 2436 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2437              	.LVL121:
 828:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2438              		.loc 1 828 9 is_stmt 1 view .LVU600
 828:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 69


 2439              		.loc 1 828 22 is_stmt 0 view .LVU601
 2440 0024 019B     		ldr	r3, [sp, #4]
 2441 0026 0133     		adds	r3, r3, #1
 2442 0028 0193     		str	r3, [sp, #4]
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2443              		.loc 1 829 47 is_stmt 1 discriminator 2 view .LVU602
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2444              		.loc 1 829 29 is_stmt 0 discriminator 2 view .LVU603
 2445 002a 019B     		ldr	r3, [sp, #4]
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2446              		.loc 1 829 47 discriminator 2 view .LVU604
 2447 002c 8B42     		cmp	r3, r1
 2448 002e 01D0     		beq	.L206
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2449              		.loc 1 829 47 discriminator 1 view .LVU605
 2450 0030 0028     		cmp	r0, #0
 2451 0032 F4D0     		beq	.L207
 2452              	.L206:
 831:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2453              		.loc 1 831 5 is_stmt 1 view .LVU606
 831:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2454              		.loc 1 831 9 is_stmt 0 view .LVU607
 2455 0034 6120     		movs	r0, #97
 2456              	.LVL122:
 839:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2457              		.loc 1 839 1 view .LVU608
 2458 0036 09B0     		add	sp, sp, #36
 2459              	.LCFI17:
 2460              		.cfi_def_cfa_offset 4
 2461              		@ sp needed
 2462 0038 5DF804EB 		ldr	lr, [sp], #4
 2463              	.LCFI18:
 2464              		.cfi_restore 14
 2465              		.cfi_def_cfa_offset 0
 831:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2466              		.loc 1 831 9 view .LVU609
 2467 003c FFF7FEBF 		b	RCC_Flag_Status_Get
 2468              	.LVL123:
 2469              	.L211:
 2470              		.align	2
 2471              	.L210:
 2472 0040 0020A107 		.word	128000000
 2473              		.cfi_endproc
 2474              	.LFE163:
 2476              		.section	.text.RCC_Reset_Flag_Clear,"ax",%progbits
 2477              		.align	1
 2478              		.global	RCC_Reset_Flag_Clear
 2479              		.syntax unified
 2480              		.thumb
 2481              		.thumb_func
 2483              	RCC_Reset_Flag_Clear:
 2484              	.LFB187:
1388:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1389:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1390:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset_Flag_Clear.
1391:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC reset flags.
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 70


1393:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1394:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1395:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset_Flag_Clear(void)
1396:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2485              		.loc 1 1396 1 is_stmt 1 view -0
 2486              		.cfi_startproc
 2487              		@ args = 0, pretend = 0, frame = 0
 2488              		@ frame_needed = 0, uses_anonymous_args = 0
 2489              		@ link register save eliminated.
1397:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set RMRSTF bit to clear the reset flags */
1398:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS |= RCC_REMOVE_RESET_FLAG;
 2490              		.loc 1 1398 5 view .LVU611
 2491              		.loc 1 1398 8 is_stmt 0 view .LVU612
 2492 0000 044B     		ldr	r3, .L213
 2493 0002 5A6A     		ldr	r2, [r3, #36]
 2494              		.loc 1 1398 18 view .LVU613
 2495 0004 42F08072 		orr	r2, r2, #16777216
 2496 0008 5A62     		str	r2, [r3, #36]
1399:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* RMRSTF bit should be reset */
1400:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS &= ~RCC_REMOVE_RESET_FLAG;
 2497              		.loc 1 1400 5 is_stmt 1 view .LVU614
 2498              		.loc 1 1400 8 is_stmt 0 view .LVU615
 2499 000a 5A6A     		ldr	r2, [r3, #36]
 2500              		.loc 1 1400 18 view .LVU616
 2501 000c 22F08072 		bic	r2, r2, #16777216
 2502 0010 5A62     		str	r2, [r3, #36]
1401:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2503              		.loc 1 1401 1 view .LVU617
 2504 0012 7047     		bx	lr
 2505              	.L214:
 2506              		.align	2
 2507              	.L213:
 2508 0014 00100240 		.word	1073876992
 2509              		.cfi_endproc
 2510              	.LFE187:
 2512              		.section	.text.RCC_Interrupt_Status_Get,"ax",%progbits
 2513              		.align	1
 2514              		.global	RCC_Interrupt_Status_Get
 2515              		.syntax unified
 2516              		.thumb
 2517              		.thumb_func
 2519              	RCC_Interrupt_Status_Get:
 2520              	.LVL124:
 2521              	.LFB188:
1402:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1403:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1404:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Get.
1405:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC interrupt has occurred or not.
1406:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_flag(RCC interrupt source to check):
1407:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIF    LSI ready interrupt
1408:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIF    LSE ready interrupt
1409:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIF    HSI ready interrupt
1410:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIF    HSE ready interrupt
1411:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIF    PLL ready interrupt
1412:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_BORIF      BOR interrupt
1413:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSIF    Clock Security System interrupt in HSE
1414:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIF    Clock security system interrupt in LSE
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 71


1415:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  The new state of RccInt 
1416:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - SET
1417:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RESET
1418:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1419:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** INTStatus RCC_Interrupt_Status_Get(uint32_t interrupt_flag)
1420:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2522              		.loc 1 1420 1 is_stmt 1 view -0
 2523              		.cfi_startproc
 2524              		@ args = 0, pretend = 0, frame = 0
 2525              		@ frame_needed = 0, uses_anonymous_args = 0
 2526              		@ link register save eliminated.
1421:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1422:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of the specified RCC interrupt */
1423:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->CLKINT & interrupt_flag) != (uint32_t)RESET)
 2527              		.loc 1 1423 5 view .LVU619
 2528              		.loc 1 1423 13 is_stmt 0 view .LVU620
 2529 0000 034B     		ldr	r3, .L216
 2530 0002 9B68     		ldr	r3, [r3, #8]
 2531              		.loc 1 1423 22 view .LVU621
 2532 0004 1840     		ands	r0, r0, r3
 2533              	.LVL125:
1424:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1425:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
1426:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1427:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1428:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1429:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
1430:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2534              		.loc 1 1431 1 view .LVU622
 2535 0006 0038     		subs	r0, r0, #0
 2536 0008 18BF     		it	ne
 2537 000a 0120     		movne	r0, #1
 2538 000c 7047     		bx	lr
 2539              	.L217:
 2540 000e 00BF     		.align	2
 2541              	.L216:
 2542 0010 00100240 		.word	1073876992
 2543              		.cfi_endproc
 2544              	.LFE188:
 2546              		.section	.text.RCC_Interrupt_Status_Clear,"ax",%progbits
 2547              		.align	1
 2548              		.global	RCC_Interrupt_Status_Clear
 2549              		.syntax unified
 2550              		.thumb
 2551              		.thumb_func
 2553              	RCC_Interrupt_Status_Clear:
 2554              	.LFB191:
 2555              		.cfi_startproc
1432:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1433:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1434:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Clear.
1435:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC's interrupt pending bits.
1436:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_clear(interrupt pending bit to clear):
1437:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDICLR    LSI ready interrupt
1438:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDICLR    LSE ready interrupt
1439:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDICLR    HSI ready interrupt
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 72


1440:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDICLR    HSE ready interrupt
1441:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDICLR    PLL ready interrupt
1442:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_BORICLR      BOR interrupt
1443:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSICLR    Clock Security System interrupt in HSE
1444:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSICLR    Clock security system interrupt in LSE
1445:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1446:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1447:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Status_Clear(uint32_t interrupt_clear)
 2556              		.loc 1 1447 6 is_stmt 1 view -0
 2557              		@ args = 0, pretend = 0, frame = 0
 2558              		@ frame_needed = 0, uses_anonymous_args = 0
 2559              		@ link register save eliminated.
 2560 0000 FFF7FEBF 		b	RCC_Interrupt_Enable
 2561              		.cfi_endproc
 2562              	.LFE191:
 2564              		.section	.rodata.ADCPLLCLKPresTable,"a"
 2565              		.align	1
 2568              	ADCPLLCLKPresTable:
 2569 0000 0100     		.short	1
 2570 0002 0200     		.short	2
 2571 0004 0400     		.short	4
 2572 0006 0600     		.short	6
 2573 0008 0800     		.short	8
 2574 000a 0A00     		.short	10
 2575 000c 0C00     		.short	12
 2576 000e 1000     		.short	16
 2577 0010 2000     		.short	32
 2578 0012 4000     		.short	64
 2579 0014 8000     		.short	128
 2580 0016 0001     		.short	256
 2581 0018 0001     		.short	256
 2582 001a 0001     		.short	256
 2583 001c 0001     		.short	256
 2584 001e 0001     		.short	256
 2585              		.section	.rodata.ADCHCLKPresTable,"a"
 2588              	ADCHCLKPresTable:
 2589 0000 01020406 		.ascii	"\001\002\004\006\010\012\014\020        "
 2589      080A0C10 
 2589      20202020 
 2589      20202020 
 2590              		.section	.rodata.APBAHBPresTable,"a"
 2593              	APBAHBPresTable:
 2594 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2594      01020304 
 2594      01020304 
 2594      06
 2595 000d 070809   		.ascii	"\007\010\011"
 2596              		.text
 2597              	.Letext0:
 2598              		.file 2 "D:/Tool/arm-gnu-toolchain/arm-none-eabi/include/machine/_default_types.h"
 2599              		.file 3 "D:/Tool/arm-gnu-toolchain/arm-none-eabi/include/sys/_stdint.h"
 2600              		.file 4 "../firmware/CMSIS/device/n32g430.h"
 2601              		.file 5 "../firmware/n32g430_std_periph_driver/inc/n32g430_rcc.h"
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 73


DEFINED SYMBOLS
                            *ABS*:00000000 n32g430_rcc.c
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:21     .text.RCC_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:27     .text.RCC_Reset:00000000 RCC_Reset
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:88     .text.RCC_Reset:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:95     .text.RCC_HSE_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:101    .text.RCC_HSE_Config:00000000 RCC_HSE_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:153    .text.RCC_HSE_Config:00000030 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:158    .text.RCC_Clock_Security_System_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:164    .text.RCC_Clock_Security_System_Enable:00000000 RCC_Clock_Security_System_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:181    .text.RCC_Clock_Security_System_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:186    .text.RCC_Clock_Security_System_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:192    .text.RCC_Clock_Security_System_Disable:00000000 RCC_Clock_Security_System_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:209    .text.RCC_Clock_Security_System_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:214    .text.RCC_HSI_Calibration_Value_Set:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:220    .text.RCC_HSI_Calibration_Value_Set:00000000 RCC_HSI_Calibration_Value_Set
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:250    .text.RCC_HSI_Calibration_Value_Set:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:255    .text.RCC_HSI_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:261    .text.RCC_HSI_Enable:00000000 RCC_HSI_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:278    .text.RCC_HSI_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:283    .text.RCC_HSI_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:289    .text.RCC_HSI_Disable:00000000 RCC_HSI_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:306    .text.RCC_HSI_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:311    .text.RCC_PLL_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:317    .text.RCC_PLL_Config:00000000 RCC_PLL_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:376    .text.RCC_PLL_Config:00000024 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:381    .text.RCC_PLL_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:387    .text.RCC_PLL_Enable:00000000 RCC_PLL_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:404    .text.RCC_PLL_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:409    .text.RCC_PLL_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:415    .text.RCC_PLL_Disable:00000000 RCC_PLL_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:432    .text.RCC_PLL_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:437    .text.RCC_Sysclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:443    .text.RCC_Sysclk_Config:00000000 RCC_Sysclk_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:473    .text.RCC_Sysclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:478    .text.RCC_Sysclk_Source_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:484    .text.RCC_Sysclk_Source_Get:00000000 RCC_Sysclk_Source_Get
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:501    .text.RCC_Sysclk_Source_Get:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:506    .text.RCC_Hclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:512    .text.RCC_Hclk_Config:00000000 RCC_Hclk_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:542    .text.RCC_Hclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:547    .text.RCC_Pclk1_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:553    .text.RCC_Pclk1_Config:00000000 RCC_Pclk1_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:583    .text.RCC_Pclk1_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:588    .text.RCC_Pclk2_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:594    .text.RCC_Pclk2_Config:00000000 RCC_Pclk2_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:624    .text.RCC_Pclk2_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:629    .text.RCC_Interrupt_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:635    .text.RCC_Interrupt_Enable:00000000 RCC_Interrupt_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:655    .text.RCC_Interrupt_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:660    .text.RCC_Interrupt_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:666    .text.RCC_Interrupt_Disable:00000000 RCC_Interrupt_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:686    .text.RCC_Interrupt_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:691    .text.RCC_TIM1_8_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:697    .text.RCC_TIM1_8_Clock_Config:00000000 RCC_TIM1_8_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:727    .text.RCC_TIM1_8_Clock_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:732    .text.RCC_ADC_1M_Clock_Config:00000000 $t
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 74


C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:738    .text.RCC_ADC_1M_Clock_Config:00000000 RCC_ADC_1M_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:773    .text.RCC_ADC_1M_Clock_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:778    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:784    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 RCC_ADC_PLL_Clock_Prescaler_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:814    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:819    .text.RCC_ADC_PLL_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:825    .text.RCC_ADC_PLL_Clock_Disable:00000000 RCC_ADC_PLL_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:844    .text.RCC_ADC_PLL_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:849    .text.RCC_ADC_Hclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:855    .text.RCC_ADC_Hclk_Config:00000000 RCC_ADC_Hclk_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:885    .text.RCC_ADC_Hclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:890    .text.RCC_ADC_Hclk_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:896    .text.RCC_ADC_Hclk_Enable:00000000 RCC_ADC_Hclk_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:915    .text.RCC_ADC_Hclk_Enable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:920    .text.RCC_ADC_Hclk_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:926    .text.RCC_ADC_Hclk_Disable:00000000 RCC_ADC_Hclk_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:945    .text.RCC_ADC_Hclk_Disable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:950    .text.RCC_LSE_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:956    .text.RCC_LSE_Config:00000000 RCC_LSE_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:997    .text.RCC_LSE_Config:00000024 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1002   .text.RCC_LSE_Clock_Security_System_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1008   .text.RCC_LSE_Clock_Security_System_Enable:00000000 RCC_LSE_Clock_Security_System_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1025   .text.RCC_LSE_Clock_Security_System_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1030   .text.RCC_LSE_Clock_Security_System_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1036   .text.RCC_LSE_Clock_Security_System_Disable:00000000 RCC_LSE_Clock_Security_System_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1053   .text.RCC_LSE_Clock_Security_System_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1058   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1064   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 RCC_LSE_Clock_Security_System_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1081   .text.RCC_LSE_Clock_Security_System_Status_Get:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1086   .text.RCC_LSI_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1092   .text.RCC_LSI_Enable:00000000 RCC_LSI_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1109   .text.RCC_LSI_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1114   .text.RCC_LSI_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1120   .text.RCC_LSI_Disable:00000000 RCC_LSI_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1137   .text.RCC_LSI_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1142   .text.RCC_RTC_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1148   .text.RCC_RTC_Clock_Config:00000000 RCC_RTC_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1174   .text.RCC_RTC_Clock_Config:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1179   .text.RCC_RTC_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1185   .text.RCC_RTC_Clock_Enable:00000000 RCC_RTC_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1202   .text.RCC_RTC_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1207   .text.RCC_RTC_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1213   .text.RCC_RTC_Clock_Disable:00000000 RCC_RTC_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1230   .text.RCC_RTC_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1235   .text.RCC_LPTIM_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1241   .text.RCC_LPTIM_Reset:00000000 RCC_LPTIM_Reset
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1266   .text.RCC_LPTIM_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1271   .text.RCC_LPTIM_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1277   .text.RCC_LPTIM_Enable:00000000 RCC_LPTIM_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1296   .text.RCC_LPTIM_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1301   .text.RCC_LPTIM_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1307   .text.RCC_LPTIM_Disable:00000000 RCC_LPTIM_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1326   .text.RCC_LPTIM_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1331   .text.RCC_Clocks_Frequencies_Value_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1337   .text.RCC_Clocks_Frequencies_Value_Get:00000000 RCC_Clocks_Frequencies_Value_Get
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1515   .text.RCC_Clocks_Frequencies_Value_Get:00000098 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2593   .rodata.APBAHBPresTable:00000000 APBAHBPresTable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 75


C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2588   .rodata.ADCHCLKPresTable:00000000 ADCHCLKPresTable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2568   .rodata.ADCPLLCLKPresTable:00000000 ADCPLLCLKPresTable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1525   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1531   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 RCC_AHB_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1551   .text.RCC_AHB_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1556   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1562   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 RCC_AHB_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1582   .text.RCC_AHB_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1587   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1593   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 RCC_APB2_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1613   .text.RCC_APB2_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1618   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1624   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 RCC_APB2_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1644   .text.RCC_APB2_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1649   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1655   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 RCC_APB1_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1675   .text.RCC_APB1_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1680   .text.RCC_LPTIM_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1686   .text.RCC_LPTIM_Clock_Config:00000000 RCC_LPTIM_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1733   .text.RCC_LPTIM_Clock_Config:00000028 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1739   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1745   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 RCC_APB1_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1765   .text.RCC_APB1_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1770   .text.RCC_AHB_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1776   .text.RCC_AHB_Peripheral_Reset:00000000 RCC_AHB_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1802   .text.RCC_AHB_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1807   .text.RCC_APB2_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1813   .text.RCC_APB2_Peripheral_Reset:00000000 RCC_APB2_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1839   .text.RCC_APB2_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1844   .text.RCC_APB1_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1850   .text.RCC_APB1_Peripheral_Reset:00000000 RCC_APB1_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1876   .text.RCC_APB1_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1881   .text.RCC_BOR_Reset_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1887   .text.RCC_BOR_Reset_Enable:00000000 RCC_BOR_Reset_Enable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1906   .text.RCC_BOR_Reset_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1911   .text.RCC_BOR_Reset_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1917   .text.RCC_BOR_Reset_Disable:00000000 RCC_BOR_Reset_Disable
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1936   .text.RCC_BOR_Reset_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1941   .text.RCC_Backup_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1947   .text.RCC_Backup_Reset:00000000 RCC_Backup_Reset
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1968   .text.RCC_Backup_Reset:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1973   .text.RCC_MCO_PLL_Prescaler_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:1979   .text.RCC_MCO_PLL_Prescaler_Config:00000000 RCC_MCO_PLL_Prescaler_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2009   .text.RCC_MCO_PLL_Prescaler_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2014   .text.RCC_MCO_Source_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2020   .text.RCC_MCO_Source_Config:00000000 RCC_MCO_Source_Config
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2050   .text.RCC_MCO_Source_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2055   .text.RCC_Flag_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2061   .text.RCC_Flag_Status_Get:00000000 RCC_Flag_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2116   .text.RCC_Flag_Status_Get:00000024 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2121   .text.RCC_HSE_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2127   .text.RCC_HSE_Stable_Wait:00000000 RCC_HSE_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2205   .text.RCC_HSE_Stable_Wait:00000040 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2210   .text.RCC_HSI_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2216   .text.RCC_HSI_Stable_Wait:00000000 RCC_HSI_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2294   .text.RCC_HSI_Stable_Wait:00000040 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2299   .text.RCC_LSE_Stable_Wait:00000000 $t
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s 			page 76


C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2305   .text.RCC_LSE_Stable_Wait:00000000 RCC_LSE_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2383   .text.RCC_LSE_Stable_Wait:00000040 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2388   .text.RCC_LSI_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2394   .text.RCC_LSI_Stable_Wait:00000000 RCC_LSI_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2472   .text.RCC_LSI_Stable_Wait:00000040 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2477   .text.RCC_Reset_Flag_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2483   .text.RCC_Reset_Flag_Clear:00000000 RCC_Reset_Flag_Clear
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2508   .text.RCC_Reset_Flag_Clear:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2513   .text.RCC_Interrupt_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2519   .text.RCC_Interrupt_Status_Get:00000000 RCC_Interrupt_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2542   .text.RCC_Interrupt_Status_Get:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2547   .text.RCC_Interrupt_Status_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2553   .text.RCC_Interrupt_Status_Clear:00000000 RCC_Interrupt_Status_Clear
C:\Users\Dawn\AppData\Local\Temp\ccasBcmZ.s:2565   .rodata.ADCPLLCLKPresTable:00000000 $d

NO UNDEFINED SYMBOLS
