{"vcs1":{"timestamp_begin":1740400008.455694048, "rt":4.19, "ut":3.96, "st":0.18}}
{"vcselab":{"timestamp_begin":1740400012.731663564, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740400013.051759931, "rt":0.22, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740400008.156665230}
{"VCS_COMP_START_TIME": 1740400008.156665230}
{"VCS_COMP_END_TIME": 1740400013.344944410}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n /home/Reda_Alhashem/chip_ver/lab07/task2/testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 285856}}
{"vcselab": {"peak_mem": 133944}}
