m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/VerilogProjects/CA#04-810198467-810198369/modelsim
vAdder
Z0 !s110 1655296806
!i10b 1
!s100 H?RJ_b1__=gJ88<ohZ31:3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I_RC44X1lOHI;4O5z`9I6=0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim
Z4 w1655296755
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Adder.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Adder.v
!i122 1266
L0 1 9
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1655296805.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Adder.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@adder
vAdderTB
R0
!i10b 1
!s100 CUJloQmGP=:=<Gn;^WQgW1
R1
IlBVj<0z[:ENl[>D=lMCK00
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AdderTB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AdderTB.v
!i122 1267
Z8 L0 1 26
R5
r1
!s85 0
31
Z9 !s108 1655296806.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AdderTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AdderTB.v|
!i113 1
R6
R7
n@adder@t@b
vAlu
Z10 !s110 1655296807
!i10b 1
!s100 ]n]CDX^d;jhdeM5Z1aT4k3
R1
Ib9i<H`]@iW^zRn5zl[M]b2
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Alu.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Alu.v
!i122 1268
Z11 L0 1 23
R5
r1
!s85 0
31
R9
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Alu.v|
!i113 1
R6
R7
n@alu
vAluController
R10
!i10b 1
!s100 n<Ro0@nLz6go<=fJ8bPbh3
R1
ImM9kan6[U^UXm<Z[o>iGn1
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluController.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluController.v
!i122 1269
R11
R5
r1
!s85 0
31
Z12 !s108 1655296807.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluController.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluController.v|
!i113 1
R6
R7
n@alu@controller
vAluTB
R10
!i10b 1
!s100 UTVOL1VT`BE5of7h_z?:l0
R1
Ijo5Rl]YjV5f=f[g4]J2@G3
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluTB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluTB.v
!i122 1270
L0 1 27
R5
r1
!s85 0
31
R12
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/AluTB.v|
!i113 1
R6
R7
n@alu@t@b
vCompare
R10
!i10b 1
!s100 n]JQFA8eUWjZF1_GYEc_k0
R1
ITVPY:E@7b;c@Y`51M7Cb_1
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Compare.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Compare.v
!i122 1271
Z13 L0 1 10
R5
r1
!s85 0
31
R12
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Compare.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Compare.v|
!i113 1
R6
R7
n@compare
vForwardingUnit
Z14 !s110 1655296808
!i10b 1
!s100 VXDG6mB_8VB[^`fBW^1YL0
R1
I>6eicXZ6LEOno4GEa`H[j0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/ForwardingUnit.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/ForwardingUnit.v
!i122 1272
L0 1 34
R5
r1
!s85 0
31
R12
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/ForwardingUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/ForwardingUnit.v|
!i113 1
R6
R7
n@forwarding@unit
vHazardUnit
R14
!i10b 1
!s100 kcb?8Z5PBKQ=;bk1jd^d[0
R1
IcRYn;JkFISLkbPbX:5[^W0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/HazardUnit.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/HazardUnit.v
!i122 1273
L0 1 12
R5
r1
!s85 0
31
Z15 !s108 1655296808.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/HazardUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/HazardUnit.v|
!i113 1
R6
R7
n@hazard@unit
vInstructionMemory
R14
!i10b 1
!s100 ai]`OoTXhUn]7fXOAmC:61
R1
I0]?`iSRzfD5Rn9`Z[26Qg2
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemory.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemory.v
!i122 1274
Z16 L0 1 15
R5
r1
!s85 0
31
R15
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemory.v|
!i113 1
R6
R7
n@instruction@memory
vInstructionMemoryTB
Z17 !s110 1655296809
!i10b 1
!s100 o^KSGTee4NKfnbR_00H=N3
R1
Ijhh998Zo8FW=;S3Rk_JKC0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemoryTB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemoryTB.v
!i122 1275
L0 1 30
R5
r1
!s85 0
31
R15
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemoryTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/InstructionMemoryTB.v|
!i113 1
R6
R7
n@instruction@memory@t@b
vMemory
R17
!i10b 1
!s100 WJVWoXCOOT3lcVLjF]I_D3
R1
IiRdG?dHEFD=<_P6I9ZQ:h0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Memory.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Memory.v
!i122 1276
R11
R5
r1
!s85 0
31
Z18 !s108 1655296809.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Memory.v|
!i113 1
R6
R7
n@memory
vMemoryTB
R17
!i10b 1
!s100 =g5mG=^g;l:d92lKeW9zR0
R1
IjDWZ6H7IRCSXeglSg@@@:0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MemoryTB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MemoryTB.v
!i122 1277
L0 1 37
R5
r1
!s85 0
31
R18
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MemoryTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MemoryTB.v|
!i113 1
R6
R7
n@memory@t@b
vMips
Z19 !s110 1655296810
!i10b 1
!s100 O9JBLJaMdXDTh[^M:MlH>1
R1
IhHC6RaNS`^E=L305kl@Ia2
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mips.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mips.v
!i122 1278
L0 1 39
R5
r1
!s85 0
31
R18
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mips.v|
!i113 1
R6
R7
n@mips
vMipsController
R19
!i10b 1
!s100 9F9PeolOf2ojG:`FzhSH?0
R1
I6^8>JOC[U4=DAdh<J;o>Z2
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsController.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsController.v
!i122 1279
L0 1 67
R5
r1
!s85 0
31
Z20 !s108 1655296810.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsController.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsController.v|
!i113 1
R6
R7
n@mips@controller
vMipsDatapath
R19
!i10b 1
!s100 NDaBIim:E_le<M[T^DG?W1
R1
IzZb:5KW7IB^kZ:m8WdIhV2
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsDatapath.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsDatapath.v
!i122 1280
L0 1 143
R5
r1
!s85 0
31
R20
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsDatapath.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsDatapath.v|
!i113 1
R6
R7
n@mips@datapath
vMipsTB
R19
!i10b 1
!s100 a>TdhdW5m>LEWVedKD1YB2
R1
IYI8<?m=h4Bozg8?5@A<8_3
R2
R3
R4
Z21 8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsTB.v
Z22 FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsTB.v
!i122 1281
L0 1 82
R5
r1
!s85 0
31
R20
Z23 !s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsTB.v|
Z24 !s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/MipsTB.v|
!i113 1
R6
R7
n@mips@t@b
vMipsTestbench
!s110 1655023713
!i10b 1
!s100 zQgYNoQ@mS:1`U_NK?RO72
R1
IU6:G5A8_17d?E>JFE_<_90
R2
R3
w1655023689
R21
R22
!i122 157
L0 1 13
R5
r1
!s85 0
31
!s108 1655023713.000000
R23
R24
!i113 1
R6
R7
n@mips@testbench
vMux2
Z25 !s110 1655296811
!i10b 1
!s100 3]@e2e7iQ;Mf_Fo4n68ec1
R1
IHcFn9CPNk[8]hmz32odie0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2.v
!i122 1282
R13
R5
r1
!s85 0
31
R20
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2.v|
!i113 1
R6
R7
n@mux2
vMux2TB
R25
!i10b 1
!s100 ZP6o]dA?ng@flTDI17d721
R1
IkAcP]_706QZGD2>?c`C352
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2TB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2TB.v
!i122 1283
Z26 L0 1 16
R5
r1
!s85 0
31
Z27 !s108 1655296811.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux2TB.v|
!i113 1
R6
R7
n@mux2@t@b
vMux4
R25
!i10b 1
!s100 YPmHbTz^:;]zI^kCUAZG50
R1
IgKkJ6o`mI5zc4WSQFSeAD0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux4.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux4.v
!i122 1284
L0 1 14
R5
r1
!s85 0
31
R27
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Mux4.v|
!i113 1
R6
R7
n@mux4
vRegister
Z28 !s110 1655296812
!i10b 1
!s100 dCPjCG^8WeLf0P<DHFKJ73
R1
I35>3mEM?Jd`G6>?DW6RYI3
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Register.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Register.v
!i122 1285
R16
R5
r1
!s85 0
31
R27
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Register.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/Register.v|
!i113 1
R6
R7
n@register
vRegisterFile
R28
!i10b 1
!s100 h?FzOXKRTb]nCYWk^N>8Z2
R1
I=7k@a]OiOfeK<Nh[nW30T2
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFile.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFile.v
!i122 1286
L0 1 18
R5
r1
!s85 0
31
Z29 !s108 1655296812.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFile.v|
!i113 1
R6
R7
n@register@file
vRegisterFileTB
R28
!i10b 1
!s100 neGW@C?eBzXOBFacNgo:=1
R1
IKUV0XS5A?dSSB@mRKh29`0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFileTB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFileTB.v
!i122 1287
L0 1 25
R5
r1
!s85 0
31
R29
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFileTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterFileTB.v|
!i113 1
R6
R7
n@register@file@t@b
vRegisterSynch
Z30 !s110 1655296813
!i10b 1
!s100 i_H6ClU4f8PJdmf==RC>X3
R1
IkhhLUP9MP<36bGATK@>>l2
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterSynch.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterSynch.v
!i122 1288
L0 1 17
R5
r1
!s85 0
31
R29
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterSynch.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterSynch.v|
!i113 1
R6
R7
n@register@synch
vRegisterTB
R30
!i10b 1
!s100 9I@3RQT88L]@kiYG]lVeJ2
R1
IK53KjZE3Ldoj;VCej@BVT0
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterTB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterTB.v
!i122 1289
R8
R5
r1
!s85 0
31
Z31 !s108 1655296813.000000
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/RegisterTB.v|
!i113 1
R6
R7
n@register@t@b
vSignExtend
R30
!i10b 1
!s100 DOM:z<lgl4U>ZzFoFkDb>0
R1
IczX@bbIa6PYoDQYZ^<oWk1
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtend.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtend.v
!i122 1290
L0 1 8
R5
r1
!s85 0
31
R31
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtend.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtend.v|
!i113 1
R6
R7
n@sign@extend
vSignExtendTB
R30
!i10b 1
!s100 o8FcBGi`CddS4R@jOf[DG0
R1
IS`mB@hZVRfUje6n[9H8=[1
R2
R3
R4
8D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtendTB.v
FD:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtendTB.v
!i122 1291
R26
R5
r1
!s85 0
31
R31
!s107 D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtendTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/term6/courses/ComputerArchitecture/CA/3/CA_CA3/modelsim/.build.uhdl/SignExtendTB.v|
!i113 1
R6
R7
n@sign@extend@t@b
