time is: 0.0017392635345458984
\\\\\\ MAPPING OF /home/work/Desktop/abc/benchmarks/LGSynth91/parity WITH ROW SIZE = 25  \\\\\\

Inputs:{a(0),b(1),c(2),d(3),e(4),f(5),g(6),h(7),i(8),j(9),k(10),l(11),m(12),n(13),o(14),p(15)}
Outputs:{q(18)}

EXECUTION SEQUENCE + MAPPING: {
T0:a(0)=INPUT
T0:b(1)=INPUT
T0:c(2)=INPUT
T0:d(3)=INPUT
T0:e(4)=INPUT
T0:f(5)=INPUT
T0:g(6)=INPUT
T0:h(7)=INPUT
T0:i(8)=INPUT
T0:j(9)=INPUT
T0:k(10)=INPUT
T0:l(11)=INPUT
T0:m(12)=INPUT
T0:n(13)=INPUT
T0:o(14)=INPUT
T0:p(15)=INPUT
T1:new_n19(24)=inv1{n(13)}
T2:new_n20(23)=inv1{o(14)}
T3:new_n21(22)=nor2{new_n20(23),new_n19(24)}
T4:new_n18(21)=nor2{o(14),n(13)}
T5:new_n22(20)=nor2{new_n21(22),new_n18(21)}
T6:new_n23(19)=inv1{new_n22(20)}
T7:new_n24(18)=inv1{m(12)}
T8:new_n25(17)=nor2{p(15),new_n24(18)}
T9:new_n26(16)=inv1{p(15)}
T10:Initialization(Ron){new_n19(24),new_n20(23),new_n18(21),new_n21(22),new_n24(18)}
T11:new_n27(18)=nor2{new_n26(16),m(12)}
T12:new_n28(22)=nor2{new_n27(18),new_n25(17)}
T13:new_n29(21)=inv1{new_n28(22)}
T14:new_n30(23)=nor2{new_n29(21),new_n23(19)}
T15:new_n31(24)=nor2{new_n28(22),new_n22(20)}
T16:Initialization(Ron){new_n26(16),new_n25(17),new_n27(18),new_n23(19),new_n29(21),new_n22(20),new_n28(22)}
T17:new_n32(22)=nor2{new_n31(24),new_n30(23)}
T18:new_n33(20)=inv1{new_n32(22)}
T19:new_n34(21)=inv1{k(10)}
T20:new_n35(19)=nor2{l(11),new_n34(21)}
T21:new_n36(18)=inv1{l(11)}
T22:new_n37(17)=nor2{new_n36(18),k(10)}
T23:new_n38(16)=nor2{new_n37(17),new_n35(19)}
T24:Initialization(Ron){new_n30(23),new_n31(24),new_n34(21),new_n36(18),new_n35(19),new_n37(17)}
T25:new_n39(17)=inv1{new_n38(16)}
T26:new_n40(19)=inv1{i(8)}
T27:new_n41(18)=nor2{j(9),new_n40(19)}
T28:new_n42(21)=inv1{j(9)}
T29:new_n43(24)=nor2{new_n42(21),i(8)}
T30:new_n44(23)=nor2{new_n43(24),new_n41(18)}
T31:Initialization(Ron){new_n40(19),new_n42(21),new_n41(18),new_n43(24)}
T32:new_n45(24)=nor2{new_n44(23),new_n39(17)}
T33:new_n46(18)=inv1{new_n44(23)}
T34:new_n47(21)=nor2{new_n46(18),new_n38(16)}
T35:new_n48(19)=nor2{new_n47(21),new_n45(24)}
T36:Initialization(Ron){new_n39(17),new_n44(23),new_n38(16),new_n46(18),new_n45(24),new_n47(21)}
T37:new_n49(21)=inv1{new_n48(19)}
T38:new_n50(24)=nor2{new_n49(21),new_n33(20)}
T39:new_n51(18)=nor2{new_n48(19),new_n32(22)}
T40:new_n52(16)=nor2{new_n51(18),new_n50(24)}
T41:new_n53(23)=inv1{new_n52(16)}
T42:new_n55(17)=inv1{f(5)}
T43:Initialization(Ron){new_n33(20),new_n49(21),new_n32(22),new_n48(19),new_n50(24),new_n51(18)}
T44:new_n56(18)=inv1{g(6)}
T45:new_n57(24)=nor2{new_n56(18),new_n55(17)}
T46:new_n54(19)=nor2{g(6),f(5)}
T47:new_n58(22)=nor2{new_n57(24),new_n54(19)}
T48:new_n59(21)=inv1{new_n58(22)}
T49:new_n60(20)=inv1{e(4)}
T50:Initialization(Ron){new_n55(17),new_n56(18),new_n54(19),new_n57(24)}
T51:new_n61(24)=nor2{h(7),new_n60(20)}
T52:new_n62(19)=inv1{h(7)}
T53:new_n63(18)=nor2{new_n62(19),e(4)}
T54:new_n64(17)=nor2{new_n63(18),new_n61(24)}
T55:Initialization(Ron){new_n60(20),new_n62(19),new_n61(24),new_n63(18)}
T56:new_n65(18)=inv1{new_n64(17)}
T57:new_n66(24)=nor2{new_n65(18),new_n59(21)}
T58:new_n67(19)=nor2{new_n64(17),new_n58(22)}
T59:new_n68(20)=nor2{new_n67(19),new_n66(24)}
T60:Initialization(Ron){new_n59(21),new_n65(18),new_n58(22),new_n64(17),new_n66(24),new_n67(19)}
T61:new_n69(19)=inv1{new_n68(20)}
T62:new_n70(24)=inv1{c(2)}
T63:new_n71(17)=nor2{d(3),new_n70(24)}
T64:new_n72(22)=inv1{d(3)}
T65:new_n73(18)=nor2{new_n72(22),c(2)}
T66:new_n74(21)=nor2{new_n73(18),new_n71(17)}
T67:Initialization(Ron){new_n70(24),new_n72(22),new_n71(17),new_n73(18)}
T68:new_n75(18)=inv1{new_n74(21)}
T69:new_n76(17)=inv1{a(0)}
T70:new_n77(22)=nor2{b(1),new_n76(17)}
T71:new_n78(24)=inv1{b(1)}
T72:Initialization(Ron){new_n76(17)}
T73:new_n79(17)=nor2{new_n78(24),a(0)}
T74:Initialization(Ron){new_n78(24)}
T75:new_n80(24)=nor2{new_n79(17),new_n77(22)}
T76:Initialization(Ron){new_n77(22),new_n79(17)}
T77:new_n81(17)=nor2{new_n80(24),new_n75(18)}
T78:new_n82(22)=inv1{new_n80(24)}
T79:Initialization(Ron){new_n75(18),new_n80(24)}
T80:new_n83(24)=nor2{new_n82(22),new_n74(21)}
T81:new_n84(18)=nor2{new_n83(24),new_n81(17)}
T82:Initialization(Ron){new_n74(21),new_n82(22),new_n81(17),new_n83(24)}
T83:new_n85(24)=nor2{new_n84(18),new_n69(19)}
T84:new_n86(17)=inv1{new_n84(18)}
T85:new_n87(22)=nor2{new_n86(17),new_n68(20)}
T86:new_n88(21)=nor2{new_n87(22),new_n85(24)}
T87:Initialization(Ron){new_n69(19),new_n84(18),new_n68(20),new_n86(17),new_n85(24),new_n87(22)}
T88:new_n89(22)=inv1{new_n88(21)}
T89:new_n90(24)=nor2{new_n89(22),new_n53(23)}
T90:new_n91(17)=nor2{new_n88(21),new_n52(16)}
T91:new_n92(20)=nor2{new_n91(17),new_n90(24)}
T92:q(18)=inv1{new_n92(20)}
}

RESULTS AND STATISTICS:
Benchmark: /home/work/Desktop/abc/benchmarks/LGSynth91/parity
Total number of cycles: 92
Number of reuse cycles: 16
Initialization percentage: 0.17391304347826086
Number of gates: 76
Row size (number of columns): 25 
