0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sim_1/new/LT2380_24_controller_prom_tb.v,1584918776,verilog,,,,LT2380_24_controller_prom_tb,,,../../../../adc_v3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sim_1/new/LT2380_24_controller_tb.v,1579462242,verilog,,,,LT2380_24_controller_tb,,,,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sim_1/new/audio_rom_tb.v,1583707995,verilog,,,,audio_rom_tb,,,../../../../adc_v3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/ip/ila_0/sim/ila_0.v,1579385120,verilog,,C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/new/LT2380_24_controller.v,,ila_0,,,,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/new/LT2380_24_controller.v,1579575148,verilog,,C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sim_1/new/LT2380_24_controller_prom_tb.v,,LT2380_24_controller,,,,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/new/LT2380_24_controller_prom.v,1580436034,verilog,,C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sim_1/new/LT2380_24_controller_prom_tb.v,,LT2380_24_controller_prom,,,../../../../adc_v3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/new/audio_rom.v,1583718033,verilog,,C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/new/signal_gen.v,,audio_rom,,,../../../../adc_v3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/new/signal_gen.v,1583708865,verilog,,C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sim_1/new/audio_rom_tb.v,,signal_gen,,,../../../../adc_v3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/sources_1/new/top_level.v,1579404566,verilog,,,,top_level,,,,,,,,
