// Seed: 2666721712
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4
    , id_8,
    output logic id_5,
    output tri1 id_6,
    input id_7
);
  logic id_9;
  logic id_10 = 1'b0 - 1'b0;
  logic id_11;
  logic id_12, id_13 = 1;
  logic id_14;
  assign #id_15 id_6[1'b0] = id_1;
  logic id_16, id_17;
  assign id_14 = id_7;
  logic id_18;
endmodule
