// Copyright (C) 2017-2023 Hercules Microelectronics Co., Ltd. All rights reserved.
// This file is generated by Andara version 4.3
// Date: Wed Dec 06 22:54:48 2023

module mipi_rx_pinf_tx_pinf_1080 
(
phone_rst,
rx_decode_hsync,
rx_decode_vsync,
swire
);
input phone_rst ;
output rx_decode_hsync ;
output rx_decode_vsync ;
output swire ;
wire phone_rst ;
wire rx_decode_hsync ;
wire rx_decode_vsync ;
wire swire ;
wire \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.mclk1b  ;
wire \ii2915|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ;
wire \glue_pasm_tx_act_d_reg|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[28].sclk1  ;
wire \mcu_arbiter_fifo_clr_s_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2].sclk1  ;
wire \ii2075|xy_net  ;
wire \ii2461|xy_net  ;
wire \carry_9_8__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21]|qx_net  ;
wire \ii2846|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].mclk1b  ;
wire \ii3332|xy_net  ;
wire \glue_rx_packet_tx_packet_sc1_fifo_readen_reg.sr1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1]|qx_net  ;
wire \PCKRTINSERT_ii2049|x_net  ;
wire \PCKRTINSERT_ii2050|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7].sr1  ;
wire \PCKRTINSERT_C16R24_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8]|qx_net  ;
wire \carry_11_ADD_10|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20]|qx_net  ;
wire \C18R9_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7].mclk1b  ;
wire \PCKRTINSERT_ii2555|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[5]|qx_net  ;
wire \ii2777|xy_net  ;
wire \C18R4_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[4]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31].mclk1b  ;
wire \carry_9_11__ADD_5|pb_net  ;
wire net_C12R29_c1r1_db_15 ;
wire net_C12R29_c1r1_db_14 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5].sclk1  ;
wire net_C12R29_c1r1_db_13 ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21].sr1  ;
wire net_C12R29_c1r1_db_12 ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5]|qx_net  ;
wire net_C12R29_c1r1_db_11 ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0].sclk1  ;
wire net_C12R29_c1r1_db_10 ;
wire \carry_9_5__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2]|qx_net  ;
wire \carry_9_9__ADD_1|p_net  ;
wire \C8R8_and4_logic|o_net  ;
wire \carry_9_8__ADD_7|co_net  ;
wire \glue_dnum_s_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5].sr1  ;
wire \ii2333|xy_net  ;
wire \ii2718|xy_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7].mclk1b  ;
wire \carry_12_1__ADD_3|co_net  ;
wire \carry_12_ADD_10|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0].sr1  ;
wire \glue_dnum_s_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ;
wire \carry_12_0__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8].sr1  ;
wire \ii2650|xy_net  ;
wire \ii2649|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[23].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf|xy_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[21]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6].sclk1  ;
wire \ii2205|xy_net  ;
wire \ii2195|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2].mclk1b  ;
wire \ii2581|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rstf_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0]|qx_net  ;
wire \TEST_PCKRTINSERT_C16R7_lut_2|x_net  ;
wire \carry_13_ADD_10|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1]|qx_net  ;
wire \carry_12_1__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|almostempty_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  ;
wire \ii2136|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sclk1  ;
wire \ii2522|xy_net  ;
wire \PCKRTINSERT_ii2054|x_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31].mclk1b  ;
wire \ii2907|xy_net  ;
wire \ii2897|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2]|qx_net  ;
wire \ii3383|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1].mclk1b  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[21].sclk1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[6].sclk1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg|qx_net  ;
wire \ii2067|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[17].mclk1b  ;
wire \ii2453|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21]|qx_net  ;
wire \ii2838|xy_net  ;
wire \TEST_PCKRTINSERT_C18R9_lut_6|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27].sr1  ;
wire \ii3324|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sclk1  ;
wire \mipi_inst_u_mipi2|prdata[1]_net  ;
wire \carry_9_5__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1].sclk1  ;
wire \carry_12_2__ADD_1|p_net  ;
wire \carry_9_8__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0]|qx_net  ;
wire [13:0] \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13]|qx_net  ;
wire \ii2770|xy_net  ;
wire \ii2769|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf|xy_net  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6].sr1  ;
wire \mipi_inst_u_mipi1|prdata[21]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[6]_net  ;
wire \carry_12_2__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[5].sr1  ;
wire \carry_9_8__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2].sclk1  ;
wire \u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly|xy_net  ;
wire \ii2711|xy_net  ;
wire \carry_9_11__ADD_3|co_net  ;
wire \carry_9_ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7]|qx_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[1]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4]|qx_net  ;
wire net_C12R25_c1r1_db_17 ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  ;
wire net_C12R25_c1r1_db_16 ;
wire net_C12R5_c1r1_db_9 ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[4]_net  ;
wire \TEST_PCKRTINSERT_C16R7_lut_6|x_net  ;
wire \carry_9_ADD_1.ainv  ;
wire \glue_rd_start_f_reg.sr1  ;
wire net_C12R25_c1r1_db_15 ;
wire net_C12R5_c1r1_db_8 ;
wire net_C12R25_c1r1_db_14 ;
wire net_C12R5_c1r1_db_7 ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48].sclk1  ;
wire net_C12R25_c1r1_db_13 ;
wire net_C12R5_c1r1_db_6 ;
wire \ii2642|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43].mclk1b  ;
wire net_C12R25_c1r1_db_12 ;
wire net_C12R5_c1r1_db_5 ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sr1  ;
wire net_C12R25_c1r1_db_11 ;
wire net_C12R5_c1r1_db_4 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0]|qx_net  ;
wire net_C12R25_c1r1_db_10 ;
wire net_C12R5_c1r1_db_3 ;
wire net_C12R5_c1r1_db_2 ;
wire \u_8051_u_h6_8051|memdatao_comb[5]_net  ;
wire net_C12R5_c1r1_db_1 ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[3].mclk1b  ;
wire net_C12R5_c1r1_db_0 ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5].mclk1b  ;
wire \PCKRTINSERT_ii2058|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0].mclk1b  ;
wire \ii2187|xy_net  ;
wire \carry_13_ADD_7.ainv  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[30].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[29].mclk1b  ;
wire \ii2573|xy_net  ;
wire \C16R7_cso_logic|p4outb_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[3].sr1  ;
wire \PCKRTINSERT_ii2822|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7].sclk1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].sclk1  ;
wire \C18R12_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[9]_net  ;
wire \carry_9_6__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ;
wire \ii2128|xy_net  ;
wire \C18R15_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7].sclk1  ;
wire \ii2514|xy_net  ;
wire \ii2900|xy_net  ;
wire \ii2890|xy_net  ;
wire \ii2889|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5]|qx_net  ;
wire \carry_12_ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6]|qx_net  ;
wire \ii3375|xy_net  ;
wire \carry_9_3__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4].mclk1b  ;
wire \carry_12_2__ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[13].sclk1  ;
wire \carry_8_ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7]|qx_net  ;
wire \PCKRTINSERT_ii2737|x_net  ;
wire \carry_9_10__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1].sr1  ;
wire \carry_9_13__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[18]|qx_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[27]_net  ;
wire \ii2060|xy_net  ;
wire \ii2059|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4]|qx_net  ;
wire \ii2445|xy_net  ;
wire \C14R22_cso_logic|p8outb_net  ;
wire \ii2831|xy_net  ;
wire \ii3316|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30].sclk1  ;
wire \carry_9_ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1].sclk1  ;
wire \ii2001|xy_net  ;
wire \TEST_PCKRTINSERT_C18R11_lut_3|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sr1  ;
wire \ii2376|xy_net  ;
wire \ii2762|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55].mclk1b  ;
wire \PCKRTINSERT_ii2653|x_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6].sr1  ;
wire \carry_9_3__ADD_0.ainv  ;
wire \carry_11_ADD_7.ainv  ;
wire \carry_13_ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46].sr1  ;
wire \mcu_arbiter_func_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0]|qx_net  ;
wire \ii2703|xy_net  ;
wire \ii2693|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ;
wire [13:0] \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sclk1  ;
wire \mcu_arbiter_fifo_wr_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_active_hs_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sclk1  ;
wire \ii2248|xy_net  ;
wire \carry_12_0__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sclk1  ;
wire \ii2634|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7].sclk1  ;
wire \mipi_inst_u_mipi2|CN[0]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[13]|qx_net  ;
wire \carry_9_6__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60].sr1  ;
wire \carry_9_9__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1].sclk1  ;
wire \carry_9_ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11].sr1  ;
wire \C8R4_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3].mclk1b  ;
wire \ii2180|xy_net  ;
wire \ii2179|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5].sclk1  ;
wire \glue_cmd_s_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1].mclk1b  ;
wire \ii2565|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].mclk1b  ;
wire \PCKRTINSERT_ii2742|x_net  ;
wire \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sclk1  ;
wire net_C12R21_c1r1_db_17 ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26].sclk1  ;
wire net_C12R21_c1r1_db_16 ;
wire net_C12R21_c1r1_db_15 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  ;
wire net_C12R21_c1r1_db_14 ;
wire net_C12R21_c1r1_db_13 ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  ;
wire net_C12R21_c1r1_db_12 ;
wire \PCKRTINSERT_ii3347|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ;
wire net_C12R21_c1r1_db_11 ;
wire net_C12R21_c1r1_db_10 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_fifo_vs_reg.sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sclk1  ;
wire \ii2121|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sclk1  ;
wire \carry_9_12__ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1].mclk1b  ;
wire \ii2506|xy_net  ;
wire \ii2496|xy_net  ;
wire \ii2882|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7].sclk1  ;
wire \ii3367|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0].mclk1b  ;
wire \carry_9_3__ADD_1|co_net  ;
wire \mcu_arbiter_reg_din_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16].mclk1b  ;
wire \mipi_inst_u_mipi1|prdata[8]_net  ;
wire \carry_9_6__ADD_4|co_net  ;
wire \TEST_PCKRTINSERT_C18R11_lut_7|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1].sclk1  ;
wire \carry_9_9__ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[2]|qx_net  ;
wire \mcu_arbiter_func_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1]|qx_net  ;
wire \ii2052|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ;
wire \ii2437|xy_net  ;
wire \ii2823|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0].mclk1b  ;
wire \PCKRTINSERT_C20R10_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9]|qx_net  ;
wire \ii3308|xy_net  ;
wire \carry_12_2__ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2]|qx_net  ;
wire \carry_13_ADD_8|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5].mclk1b  ;
wire \ii2368|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[1]_net  ;
wire \ii2754|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1].sclk1  ;
wire \PCKRTINSERT_ii2573|x_net  ;
wire \PCKRTINSERT_C10R6_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[25]|qx_net  ;
wire \glue_dnum_s_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9]|qx_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[17]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2].mclk1b  ;
wire \mipi_inst_u_mipi2|prdata[22]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].sr1  ;
wire \C14R23_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[5].sclk1  ;
wire \ii2299|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3]|qx_net  ;
wire \ii2685|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2].mclk1b  ;
wire \carry_9_11__ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5].sr1  ;
wire \PCKRTINSERT_ii2746|x_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[22]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[31]_net  ;
wire \carry_8_ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5].sr1  ;
wire \ii2241|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1].sclk1  ;
wire \PCKRTINSERT_C10R7_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sclk1  ;
wire \ii2626|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0].sclk1  ;
wire \mcu_arbiter_func_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[7]_net  ;
wire \PCKRTINSERT_C20R12_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[14]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[16].mclk1b  ;
wire \ii2172|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].mclk1b  ;
wire \ii2557|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5].sr1  ;
wire \mcu_arbiter_fifo_clr_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg.sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7].sr1  ;
wire \carry_9_4__ADD_1.ainv  ;
wire \carry_9_ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9]|qx_net  ;
wire \glue_dnum_s_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27].sr1  ;
wire \ii2113|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg.mclk1b  ;
wire \io_phone_rst_inst.f_oen  ;
wire \ii2488|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2].mclk1b  ;
wire \ii2874|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sclk1  ;
wire \ii3360|xy_net  ;
wire \ii3359|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[27]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net  ;
wire \carry_11_ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30]|qx_net  ;
wire \carry_9_9__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sclk1  ;
wire \glue_cmd_s_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0].sr1  ;
wire \GND_0_inst|Y_net  ;
wire \carry_9_12__ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].sr1  ;
wire \ii2044|xy_net  ;
wire \carry_12_1__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].sclk1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[3]_net  ;
wire \mcu_arbiter_reg_din_reg[5].mclk1b  ;
wire \ii2430|xy_net  ;
wire \ii2429|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sclk1  ;
wire \ii2815|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7].sr1  ;
wire \ii2746|xy_net  ;
wire \carry_12_ADD_8|co_net  ;
wire \glue_dnum_s_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_fifo_empty_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.peek_en  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[28].mclk1b  ;
wire \ii2292|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6].sr1  ;
wire \ii2677|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4].mclk1b  ;
wire \carry_9_7__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1]|qx_net  ;
wire \PCKRTINSERT_C10R10_lut_1|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6]|qx_net  ;
wire \carry_9_ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7]|qx_net  ;
wire \carry_13_ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22].sclk1  ;
wire \ii2233|xy_net  ;
wire \carry_9_4__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25].sclk1  ;
wire \ii2618|xy_net  ;
wire \carry_12_0__ADD_10.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0].sr1  ;
wire \glue_rd_start_f_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net  ;
wire \carry_8_ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5].sr1  ;
wire \carry_13_ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0]|qx_net  ;
wire \PCKRTINSERT_ii2076|x_net  ;
wire \carry_12_0__ADD_7|co_net  ;
wire \mcu_arbiter_func_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62].sclk1  ;
wire \ii2164|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[11]_net  ;
wire \PCKRTINSERT_C10R11_lut_1|xy_net  ;
wire \C8R8_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3].sclk1  ;
wire \TEST_PCKRTINSERT_ii2652|x_net  ;
wire \carry_12_ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5].sr1  ;
wire \PCKRTINSERT_C6R4_lut_1|xy_net  ;
wire \carry_12_1__ADD_10.ainv  ;
wire \ii2105|xy_net  ;
wire \ii2095|xy_net  ;
wire \ii1995|xy_net  ;
wire \ii2481|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23]|qx_net  ;
wire \ii2866|xy_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[15]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3].mclk1b  ;
wire \ii3352|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4].mclk1b  ;
wire \carry_11_ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3]|qx_net  ;
wire \carry_9_10__ADD_1|s_net  ;
wire \C16R4_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7].sr1  ;
wire \carry_9_12__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[30].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9].mclk1b  ;
wire \ii2036|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sr1  ;
wire \ii2422|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[7]|qx_net  ;
wire \ii2807|xy_net  ;
wire \ii2797|xy_net  ;
wire \glue_pasm_cmd_rq_o_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1].sr1  ;
wire \ii3283|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3].sr1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf|xy_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20].sclk1  ;
wire \carry_12_2__ADD_10.ainv  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11]|qx_net  ;
wire \ii2738|xy_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3].mclk1b  ;
wire \ii3224|xy_net  ;
wire \carry_12_ADD_1|co_net  ;
wire \glue_rd_start_d_reg.mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13].sclk1  ;
wire \carry_9_11__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14].sclk1  ;
wire \mipi_inst_u_mipi2|CM[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1].sr1  ;
wire \PCKRTINSERT_ii2671|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54]|qx_net  ;
wire \carry_9_5__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18].sr1  ;
wire \glue_dnum_s_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0].sr1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf|xy_net  ;
wire \ii2284|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].mclk1b  ;
wire \mcu_arbiter_fifo_wr_d_reg.sclk1  ;
wire \ii2670|xy_net  ;
wire \ii2669|xy_net  ;
wire \C20R16_cso_logic|p8outb_net  ;
wire \PCKRTINSERT_C20R18_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|dout[0]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[28].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[28]|qx_net  ;
wire \PCKRTINSERT_ii2081|x_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2].sclk1  ;
wire \carry_9_13__ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sr1  ;
wire \mipi_inst_u_mipi1|prdata[15]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12]|qx_net  ;
wire \carry_12_2__ADD_2.ainv  ;
wire \carry_13_ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1].sclk1  ;
wire \ii2225|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[5]_net  ;
wire \carry_9_12__ADD_1|s_net  ;
wire \carry_9_4__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4].mclk1b  ;
wire \ii2611|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net  ;
wire \mipi_inst_u_mipi2|prdata[8]_net  ;
wire \carry_12_ADD_6|s_net  ;
wire \carry_9_7__ADD_4|co_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net  ;
wire \carry_9_10__ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5].sr1  ;
wire \PCKRTINSERT_C20R20_lut_5|xy_net  ;
wire \carry_12_0__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54].sclk1  ;
wire \ii2156|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[10]_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[6]_net  ;
wire \PCKRTINSERT_C6R7_lut_1|xy_net  ;
wire \carry_9_10__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].mclk1b  ;
wire \ii2927|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10].sr1  ;
wire \io_rx_decode_vsync_inst.f_oen  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45].mclk1b  ;
wire \mipi_inst_u_mipi1|prdata[28]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21]|qx_net  ;
wire \u_8051_u_h6_8051|memdatao_comb[0]_net  ;
wire \carry_9_13__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3].sr1  ;
wire \ii2087|xy_net  ;
wire \ii1987|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[20].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[19].mclk1b  ;
wire \ii2473|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[8]_net  ;
wire \ii2858|xy_net  ;
wire \ii3344|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.sr1  ;
wire \carry_13_ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8].sclk1  ;
wire \mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  ;
wire \carry_9_ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ;
wire \PCKRTINSERT_ii2427|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2]|qx_net  ;
wire \carry_9_11__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[4]_net  ;
wire \PCKRTINSERT_C18R6_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7]|qx_net  ;
wire \ii2028|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15]|qx_net  ;
wire \ii2414|xy_net  ;
wire \glue_dnum_s_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14].sr1  ;
wire \ii2800|xy_net  ;
wire \ii2790|xy_net  ;
wire \ii2789|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6].mclk1b  ;
wire \mcu_arbiter_reg_sel_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2].sr1  ;
wire \TEST_PCKRTINSERT_C20R8_lut_4|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14].sr1  ;
wire \carry_8_ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24]|qx_net  ;
wire \ii2731|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[22]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[12]_net  ;
wire \carry_9_12__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14].mclk1b  ;
wire \carry_12_ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1]|qx_net  ;
wire \ii2662|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net  ;
wire \carry_9_13__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].mclk1b  ;
wire \mcu_arbiter_reg_din_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1].sr1  ;
wire \ii2217|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sclk1  ;
wire \ii2603|xy_net  ;
wire \ii2593|xy_net  ;
wire \carry_11_ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2].sclk1  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[1]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[5]_net  ;
wire \carry_9_13__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net  ;
wire \PCKRTINSERT_C18R8_lut_7|xy_net  ;
wire \carry_9_10__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wr_mem_n  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8].mclk1b  ;
wire \carry_9_13__ADD_3|co_net  ;
wire \glue_rd_start_s_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15].mclk1b  ;
wire \mcu_arbiter_u_psram_memack_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0].mclk1b  ;
wire \ii2148|xy_net  ;
wire \u_8051_u_h6_8051|memwr_comb_net  ;
wire \ii2920|xy_net  ;
wire \ii2919|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15].sr1  ;
wire \PCKRTINSERT_ii2680|x_net  ;
wire \carry_9_3__ADD_7.ainv  ;
wire \carry_9_6__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[21]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5].sr1  ;
wire \ii2080|xy_net  ;
wire \ii2079|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6]|qx_net  ;
wire \ii2465|xy_net  ;
wire [13:0] \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr  ;
wire \ii2851|xy_net  ;
wire \ii3336|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1]|qx_net  ;
wire \C18R4_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5].sclk1  ;
wire \mcu_arbiter_u_emif2apb_fpga_HRD_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3].sr1  ;
wire \carry_12_0__ADD_7.ainv  ;
wire \PCKRTINSERT_C18R6_lut_0|xy_net  ;
wire \glue_rd_start_s_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[13].sr1  ;
wire \C14R17_altinv|o_net  ;
wire \carry_9_8__ADD_6|pb_net  ;
wire \ii2782|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0]|qx_net  ;
wire \glue_cmd_s_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5].mclk1b  ;
wire net_C12R9_c1r1_db_9 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1]|qx_net  ;
wire net_C12R9_c1r1_db_8 ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18].sr1  ;
wire \mipi_inst_u_mipi1|prdata[3]_net  ;
wire net_C12R9_c1r1_db_7 ;
wire \carry_9_5__ADD_8|co_net  ;
wire net_C12R9_c1r1_db_6 ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0].mclk1b  ;
wire net_C12R9_c1r1_db_5 ;
wire net_C12R9_c1r1_db_4 ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3]|qx_net  ;
wire net_C12R9_c1r1_db_3 ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].sr1  ;
wire \ii2337|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2]|qx_net  ;
wire net_C12R9_c1r1_db_2 ;
wire \mcu_arbiter_u_emif2apb_memack_reg|qx_net  ;
wire \ii2723|xy_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0]|qx_net  ;
wire net_C12R9_c1r1_db_1 ;
wire \mcu_arbiter_func_reg[1].sr1  ;
wire \C18R11_cso_logic|p4outb_net  ;
wire net_C12R9_c1r1_db_0 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1].mclk1b  ;
wire \PCKRTINSERT_C16R25_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6].sclk1  ;
wire \PCKRTINSERT_C8R5_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  ;
wire \carry_12_1__ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[12].mclk1b  ;
wire \PCKRTINSERT_C18R7_lut_0|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[0]_net  ;
wire \C16R14_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27]|qx_net  ;
wire \C18R9_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8]|qx_net  ;
wire \ii2654|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[6].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[10].sclk1  ;
wire \glue_dnum_s_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[27].sclk1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6].sr1  ;
wire \mipi_inst_u_mipi2|prdata[16]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5].mclk1b  ;
wire \ii2210|xy_net  ;
wire \ii2209|xy_net  ;
wire \ii2199|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[11]_net  ;
wire \ii2585|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0].sclk1  ;
wire \mcu_arbiter_reg_din_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd_valid_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[7]_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38].sclk1  ;
wire \ii2141|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1].sr1  ;
wire \carry_9_11__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12].sr1  ;
wire \ii2526|xy_net  ;
wire \PCKRTINSERT_ii2094|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0].sr1  ;
wire \ii2912|xy_net  ;
wire \glue_rx_packet_tx_packet_tx_hsync_fo_reg|qx_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[16]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[25]_net  ;
wire \ii3387|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0].sr1  ;
wire \mipi_inst_u_mipi2|prdata[29]_net  ;
wire \mipi_inst_u_mipi2|prdata[30]_net  ;
wire \mcu_arbiter_reg_din_reg[4]|qx_net  ;
wire \C16R4_csi_logic|cin_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[13]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[25].sclk1  ;
wire \PCKRTINSERT_C18R16_lut_2|xy_net  ;
wire \PCKRTINSERT_ii2599|x_net  ;
wire \PCKRTINSERT_ii2609|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3]|qx_net  ;
wire \ii2072|xy_net  ;
wire \carry_12_ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8].sclk1  ;
wire \ii2457|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg.mclk1b  ;
wire \ii2843|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2].mclk1b  ;
wire \ii3328|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1].mclk1b  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[29]_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[30]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5]|qx_net  ;
wire \mcu_arbiter_u_psram_dsel_reg[1].sclk1  ;
wire \carry_9_10__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ;
wire \carry_11_ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4].mclk1b  ;
wire \ii2774|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[27]|qx_net  ;
wire \PCKRTINSERT_C20R6_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6].sr1  ;
wire [13:0] \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[22]_net  ;
wire \carry_9_5__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4].sr1  ;
wire \carry_9_8__ADD_4|co_net  ;
wire \glue_dnum_s_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6].sclk1  ;
wire \ii2330|xy_net  ;
wire \ii2329|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4]|qx_net  ;
wire \C14R22_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0]|qx_net  ;
wire \ii2715|xy_net  ;
wire \carry_9_11__ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5]|qx_net  ;
wire \carry_9_4__ADD_8.ainv  ;
wire \carry_12_1__ADD_0|co_net  ;
wire \carry_9_7__ADD_4.ainv  ;
wire \carry_9_11__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3].mclk1b  ;
wire \TEST_PCKRTINSERT_C8R8_lut_0|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rd_mem_n  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53].sclk1  ;
wire \ii2646|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7].sr1  ;
wire \mcu_arbiter_func_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31].mclk1b  ;
wire \PCKRTINSERT_C8R9_lut_5|xy_net  ;
wire \C18R15_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7].sr1  ;
wire \carry_12_2__ADD_10|co_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14]|qx_net  ;
wire \mcu_arbiter_mipi_sel_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4].sr1  ;
wire \carry_12_1__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_sc_vs_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[18].mclk1b  ;
wire \ii2202|xy_net  ;
wire \ii2192|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3].mclk1b  ;
wire \ii2577|xy_net  ;
wire \PCKRTINSERT_ii2614|x_net  ;
wire \ii2963|xy_net  ;
wire \glue_dnum_s_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t71_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1].sr1  ;
wire \mcu_arbiter_fifo_clr_f_reg.sr1  ;
wire \carry_9_12__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.peek_en  ;
wire \mcu_arbiter_reg_sel_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4].sclk1  ;
wire \carry_9_3__ADD_7|pb_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2]|qx_net  ;
wire \mipi_inst_u_mipi_pll|CLKOUT2_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7].sr1  ;
wire \PCKRTINSERT_C18R19_lut_2|xy_net  ;
wire \TEST_PCKRTINSERT_C14R7_lut_3|x_net  ;
wire \carry_13_ADD_10.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sr1  ;
wire \carry_9_3__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1]|qx_net  ;
wire \ii2518|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10].sr1  ;
wire \ii2904|xy_net  ;
wire \ii2894|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0]|qx_net  ;
wire \ii3380|xy_net  ;
wire \ii3379|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[17].sclk1  ;
wire \carry_11_ADD_8|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_first_3e_reg.sr1  ;
wire \ii2064|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1].sclk1  ;
wire \mcu_arbiter_reg_din_reg[7].mclk1b  ;
wire \ii2450|xy_net  ;
wire \ii2449|xy_net  ;
wire \ii2835|xy_net  ;
wire \carry_9_13__ADD_2|p_net  ;
wire \ii3321|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].mclk1b  ;
wire \u_pll_pll_u0|CO2_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg.sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[7].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[11].sr1  ;
wire \carry_9_4__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2].sr1  ;
wire \C18R21_cso_logic|p8outb_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7].sr1  ;
wire \ii2381|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13]|qx_net  ;
wire \ii2766|xy_net  ;
wire \glue_dnum_s_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2]|qx_net  ;
wire \TEST_PCKRTINSERT_C8R8_lut_4|x_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].mclk1b  ;
wire \u_8051_u_h6_8051|memaddr_comb[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[11]_net  ;
wire \mcu_arbiter_func_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ;
wire \carry_9_12__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[31].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  ;
wire \ii2707|xy_net  ;
wire \ii2697|xy_net  ;
wire \carry_9_11__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1].sclk1  ;
wire \carry_9_5__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf|xy_net  ;
wire \glue_cmd_s_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net  ;
wire \u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4].sr1  ;
wire \C20R8_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[6]_net  ;
wire \ii2253|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45].sclk1  ;
wire \ii2638|xy_net  ;
wire \C18R13_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8].sclk1  ;
wire \mipi_inst_u_mipi2|host_tx_active_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1]|qx_net  ;
wire \TEST_PCKRTINSERT_C14R7_lut_7|x_net  ;
wire \carry_9_3__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0].mclk1b  ;
wire \C18R14_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1].mclk1b  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].mclk1b  ;
wire \ii2184|xy_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf|xy_net  ;
wire \ii2570|xy_net  ;
wire \ii2569|xy_net  ;
wire \carry_9_6__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13].sr1  ;
wire \glue_pasm_packet_finish_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[2]_net  ;
wire \glue_rx_packet_tx_packet_tx_vsync_fo_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[23].sr1  ;
wire \TEST_PCKRTINSERT_C18R13_lut_4|x_net  ;
wire \PCKRTINSERT_ii3387|x_net  ;
wire \carry_9_9__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23].sclk1  ;
wire \ii2125|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1]|qx_net  ;
wire \mipi_inst_u_mipi1|prdata[10]_net  ;
wire \ii2511|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25]|qx_net  ;
wire \ii2886|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0].mclk1b  ;
wire \carry_9_4__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ;
wire \ii3372|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[0]_net  ;
wire \carry_9_3__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2]|qx_net  ;
wire \mipi_inst_u_mipi1|RxActiveHS_net  ;
wire \C10R13_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6].mclk1b  ;
wire \mipi_inst_u_mipi2|prdata[3]_net  ;
wire \carry_9_6__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[10].sclk1  ;
wire \PCKRTINSERT_C10R5_lut_6|xy_net  ;
wire \carry_9_8__ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_rx_vsync_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6].sclk1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf|x_net  ;
wire \carry_9_7__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3].sclk1  ;
wire \ii2056|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0].sr1  ;
wire \ii2442|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23].mclk1b  ;
wire \ii2827|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0].sr1  ;
wire \C18R4_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.mclk1b  ;
wire \ii3313|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35].mclk1b  ;
wire \carry_12_2__ADD_7|co_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[1]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9].sr1  ;
wire \io_swire_inst.f_oen  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7].sr1  ;
wire \mipi_inst_u_mipi1|prdata[23]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[8]_net  ;
wire \carry_12_2__ADD_9.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3].sclk1  ;
wire \carry_9_5__ADD_5|s_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[10].mclk1b  ;
wire \ii2373|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13]|qx_net  ;
wire \ii2758|xy_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload_valid_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5].mclk1b  ;
wire \C14R17_csi_logic|cin_net  ;
wire \PCKRTINSERT_ii2623|x_net  ;
wire \PCKRTINSERT_C10R6_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[3]_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4].sclk1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload_valid_last_net  ;
wire \carry_9_8__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[4]|qx_net  ;
wire \glue_dnum_s_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[6]_net  ;
wire \carry_9_ADD_3.ainv  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0].sr1  ;
wire \ii2700|xy_net  ;
wire \ii2690|xy_net  ;
wire \ii2689|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2].sclk1  ;
wire \mcu_arbiter_fifo_clr_f_reg|qx_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|xy_net  ;
wire [13:0] \mcu_arbiter_u_pfifo_u_inst.rptr  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.mclk1b  ;
wire \u_8051_u_h6_8051|memdatao_comb[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15].mclk1b  ;
wire \TEST_PCKRTINSERT_C10R15_lut_7|x_net  ;
wire \carry_9_6__ADD_5|s_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[1].mclk1b  ;
wire \carry_11_ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1].sr1  ;
wire \mcu_arbiter_u_emif2apb_memwr_s_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].sclk1  ;
wire \mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg.sr1  ;
wire \ii2245|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5].sclk1  ;
wire \C18R22_csi_logic|cin_net  ;
wire \PCKRTINSERT_C10R7_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6].mclk1b  ;
wire \ii2631|xy_net  ;
wire \carry_13_ADD_9.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ;
wire \carry_9_9__ADD_1|s_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[16]_net  ;
wire \glue_pasm_cmd_rq_o_reg.sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5].sr1  ;
wire \ii2176|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2].sclk1  ;
wire \ii2562|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|almostempty_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6]|qx_net  ;
wire \carry_12_ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5].mclk1b  ;
wire \carry_9_7__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23].sclk1  ;
wire \carry_12_0__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23]|qx_net  ;
wire \carry_11_ADD_7|pb_net  ;
wire \carry_9_ADD_7|co_net  ;
wire \PCKRTINSERT_ii3317|x_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2].mclk1b  ;
wire \carry_9_10__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3].sr1  ;
wire \carry_9_13__ADD_2.ainv  ;
wire \glue_dnum_s_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45].sr1  ;
wire \mcu_arbiter_reg_memack_reg.sclk1  ;
wire \ii2117|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[29]_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[30]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[22].mclk1b  ;
wire \ii2503|xy_net  ;
wire \ii2493|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3].mclk1b  ;
wire \ii2878|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4].sclk1  ;
wire \ii3364|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35].sr1  ;
wire \carry_9_6__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4].mclk1b  ;
wire \carry_9_9__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4].mclk1b  ;
wire \PCKRTINSERT_ii2627|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5].sr1  ;
wire \carry_9_12__ADD_7|co_net  ;
wire \glue_pasm_tx_act_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5]|qx_net  ;
wire \mcu_arbiter_fifo_clr_d_reg|qx_net  ;
wire \ii2048|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].mclk1b  ;
wire \ii2434|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sr1  ;
wire \ii2820|xy_net  ;
wire \ii2819|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0]|qx_net  ;
wire \PCKRTINSERT_C20R10_lut_2|xy_net  ;
wire \carry_9_8__ADD_5|s_net  ;
wire \ii3305|xy_net  ;
wire \carry_12_1__ADD_1|s_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf|x_net  ;
wire \carry_12_2__ADD_0|co_net  ;
wire \carry_12_ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rstf_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8].sr1  ;
wire \carry_9_3__ADD_2.ainv  ;
wire \PCKRTINSERT_C16R10_lut_3|xy_net  ;
wire \carry_11_ADD_9.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[11]|qx_net  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[8]_net  ;
wire \ii2751|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14].mclk1b  ;
wire \TEST_PCKRTINSERT_C16R14_lut_2|x_net  ;
wire \TEST_PCKRTINSERT_C20R16_lut_1|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16].mclk1b  ;
wire \PCKRTINSERT_C20R11_lut_2|xy_net  ;
wire \carry_9_9__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1].sr1  ;
wire \carry_12_2__ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_rstrf_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[2].sclk1  ;
wire \ii2296|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1]|qx_net  ;
wire \ii2682|xy_net  ;
wire \carry_12_0__ADD_2.ainv  ;
wire \carry_13_ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47].mclk1b  ;
wire \carry_9_4__ADD_7|pb_net  ;
wire \mipi_inst_u_mipi2|CN[2]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2]|qx_net  ;
wire \PCKRTINSERT_C10R10_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[7].mclk1b  ;
wire \PCKRTINSERT_C16R8_lut_7|xy_net  ;
wire \carry_9_9__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6].sr1  ;
wire \carry_8_ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26].sclk1  ;
wire \ii2237|xy_net  ;
wire \carry_12_0__ADD_5|s_net  ;
wire \carry_12_0__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30].sclk1  ;
wire \ii2623|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1].sr1  ;
wire \glue_cmd_s_reg[6].sr1  ;
wire \ii3108|xy_net  ;
wire \C16R7_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10].mclk1b  ;
wire \C8R4_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1]|qx_net  ;
wire \PCKRTINSERT_C20R12_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3].mclk1b  ;
wire \ii2168|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8].mclk1b  ;
wire \PCKRTINSERT_C16R12_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1].sclk1  ;
wire \carry_9_ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2]|qx_net  ;
wire \carry_12_1__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8].sr1  ;
wire \PCKRTINSERT_C6R4_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[7]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[23]|qx_net  ;
wire \ii2110|xy_net  ;
wire \ii2109|xy_net  ;
wire \ii2099|xy_net  ;
wire \ii1999|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1].sr1  ;
wire \PCKRTINSERT_C16R6_lut_0|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0]|qx_net  ;
wire \mipi_inst_u_mipi2|prdata[11]_net  ;
wire \ii2485|xy_net  ;
wire \ii2871|xy_net  ;
wire \ii3356|xy_net  ;
wire \carry_9_3__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3]|qx_net  ;
wire \carry_11_ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[7]_net  ;
wire \PCKRTINSERT_ii2300|x_net  ;
wire \TEST_PCKRTINSERT_ii2112|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sr1  ;
wire \C10R15_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3]|qx_net  ;
wire \carry_9_12__ADD_0|co_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2].sr1  ;
wire \ii2041|xy_net  ;
wire \TEST_PCKRTINSERT_C16R14_lut_6|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4].sr1  ;
wire \ii2426|xy_net  ;
wire \ii2812|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[3]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg.mclk1b  ;
wire \TEST_PCKRTINSERT_C20R16_lut_5|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1].mclk1b  ;
wire \mipi_inst_u_mipi1|pready_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[11]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[19]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[20]_net  ;
wire \carry_12_2__ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24].sclk1  ;
wire \mipi_inst_u_mipi2|prdata[24]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2].sr1  ;
wire \carry_9_4__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4]|qx_net  ;
wire \ii2743|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2]|qx_net  ;
wire \carry_12_ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_active_hs_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1].sclk1  ;
wire \glue_rd_cmd_flag_reg.sr1  ;
wire \carry_12_0__ADD_9|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[14].mclk1b  ;
wire \PCKRTINSERT_C10R13_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30]|qx_net  ;
wire \carry_9_11__ADD_7.ainv  ;
wire \glue_rd_cmd_flag_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2].sclk1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[24]_net  ;
wire \io_rx_decode_vsync_inst.f_od  ;
wire \ii2288|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7].sr1  ;
wire \ii2674|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3].sr1  ;
wire \carry_9_10__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[29].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6].sclk1  ;
wire \carry_9_5__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6].sr1  ;
wire \PCKRTINSERT_C20R15_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[16]_net  ;
wire \carry_13_ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5].sclk1  ;
wire \ii2230|xy_net  ;
wire \ii2229|xy_net  ;
wire \carry_9_4__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22].sclk1  ;
wire \ii2615|xy_net  ;
wire \carry_9_7__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  ;
wire \carry_12_1__ADD_9|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3].sclk1  ;
wire \carry_9_4__ADD_3.ainv  ;
wire \carry_12_0__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58].sclk1  ;
wire \ii2161|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1].sr1  ;
wire \PCKRTINSERT_C6R7_lut_5|xy_net  ;
wire \ii2932|xy_net  ;
wire \glue_rx_packet_tx_packet_rstrf_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7].sclk1  ;
wire \mcu_arbiter_reg_din_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[29]_net  ;
wire \carry_9_6__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2].sr1  ;
wire \PCKRTINSERT_ii2799|x_net  ;
wire \PCKRTINSERT_ii2809|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2].mclk1b  ;
wire \io_swire_inst.f_od  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]|qx_net  ;
wire \C14R22_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg|qx_net  ;
wire \ii2102|xy_net  ;
wire \ii2092|xy_net  ;
wire \ii1992|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2].sr1  ;
wire \ii2477|xy_net  ;
wire \carry_12_1__ADD_3.ainv  ;
wire \carry_12_2__ADD_9|s_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[5]_net  ;
wire \ii2863|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4].mclk1b  ;
wire \ii3348|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5].mclk1b  ;
wire \PCKRTINSERT_ii2219|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7]|qx_net  ;
wire \PCKRTINSERT_C6R8_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1]|qx_net  ;
wire net_C12R29_c1r2_db_9 ;
wire \ii2033|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9].mclk1b  ;
wire net_C12R29_c1r2_db_8 ;
wire \ii2418|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9].sr1  ;
wire net_C12R29_c1r2_db_7 ;
wire \ii2804|xy_net  ;
wire \ii2794|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9].sr1  ;
wire net_C12R29_c1r2_db_6 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1].sclk1  ;
wire \carry_9_7__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1]|qx_net  ;
wire net_C12R29_c1r2_db_5 ;
wire net_C12R29_c1r2_db_4 ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[29]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[30]|qx_net  ;
wire \PCKRTINSERT_C20R17_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net  ;
wire net_C12R29_c1r2_db_3 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0]|qx_net  ;
wire net_C12R29_c1r2_db_2 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sclk1  ;
wire net_C12R29_c1r2_db_1 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]|qx_net  ;
wire net_C12R29_c1r2_db_0 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5].sclk1  ;
wire \glue_cmd_s_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2]|qx_net  ;
wire \ii2735|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[1]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].mclk1b  ;
wire \carry_12_0__ADD_10|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sr1  ;
wire \carry_9_8__ADD_2|p_net  ;
wire \ii2281|xy_net  ;
wire \ii2666|xy_net  ;
wire \PCKRTINSERT_C20R18_lut_2|xy_net  ;
wire \mcu_arbiter_func_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].mclk1b  ;
wire \PCKRTINSERT_ii2051|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[22].sclk1  ;
wire \mcu_arbiter_data_sel_reg.sclk1  ;
wire \PCKRTINSERT_C10R17_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11].sclk1  ;
wire \mipi_inst_u_mipi1|periph_tx_cmd_ack_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[21].mclk1b  ;
wire \ii2222|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14].sclk1  ;
wire \ii2607|xy_net  ;
wire \ii2597|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6].sclk1  ;
wire \carry_9_7__ADD_1|co_net  ;
wire \glue_dnum_s_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13].mclk1b  ;
wire net_C12R29_c1r2_db_15 ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[10]_net  ;
wire net_C12R29_c1r2_db_14 ;
wire net_C12R29_c1r2_db_13 ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[18].sr1  ;
wire \carry_9_10__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31].sr1  ;
wire net_C12R29_c1r2_db_12 ;
wire net_C12R29_c1r2_db_11 ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4]|qx_net  ;
wire \carry_9_13__ADD_7|co_net  ;
wire net_C12R29_c1r2_db_10 ;
wire \carry_9_9__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7].sr1  ;
wire \PCKRTINSERT_C20R20_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51].sclk1  ;
wire \ii2153|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[0].sr1  ;
wire \ii2924|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0].sclk1  ;
wire \u_8051_u_h6_8051|memaddr_comb[17]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net  ;
wire \carry_12_ADD_11|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg.mclk1b  ;
wire net_C12R9_c1r1_db_17 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34]|qx_net  ;
wire net_C12R9_c1r1_db_16 ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3].sclk1  ;
wire net_C12R9_c1r1_db_15 ;
wire net_C12R9_c1r1_db_14 ;
wire \TEST_PCKRTINSERT_ii2800|x_net  ;
wire \carry_9_12__ADD_8.ainv  ;
wire net_C12R9_c1r1_db_13 ;
wire \mcu_arbiter_u_emif2apb_memrd_s_reg.sclk1  ;
wire \carry_12_0__ADD_2|p_net  ;
wire net_C12R9_c1r1_db_12 ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[7]|qx_net  ;
wire net_C12R9_c1r1_db_11 ;
wire \ii2084|xy_net  ;
wire \ii1984|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1].mclk1b  ;
wire net_C12R9_c1r1_db_10 ;
wire \ii2470|xy_net  ;
wire \ii2469|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sr1  ;
wire \ii2855|xy_net  ;
wire \ii3341|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1].sclk1  ;
wire \PCKRTINSERT_C18R6_lut_4|xy_net  ;
wire \carry_9_5__ADD_7|pb_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[17].sr1  ;
wire \PCKRTINSERT_ii2645|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4]|qx_net  ;
wire \ii2411|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sr1  ;
wire \ii2786|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0].sr1  ;
wire \TEST_PCKRTINSERT_C16R7_lut_3|x_net  ;
wire \carry_13_ADD_11|s_net  ;
wire \glue_dnum_s_reg[8]|qx_net  ;
wire \glue_cmd_s_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].mclk1b  ;
wire \mipi_inst_u_mipi2|CM[6]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf|xy_net  ;
wire \carry_12_1__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28]|qx_net  ;
wire \carry_12_1__ADD_6|pb_net  ;
wire \carry_9_5__ADD_4.ainv  ;
wire \carry_9_8__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2].sr1  ;
wire \PCKRTINSERT_C18R14_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6].sclk1  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[0]|qx_net  ;
wire \ii2727|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5]|qx_net  ;
wire \mcu_arbiter_fifo_clr_s_reg.sr1  ;
wire \glue_cmd_s_reg[3].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3].sr1  ;
wire \mipi_inst_u_mipi1|prdata[17]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1].mclk1b  ;
wire \TEST_PCKRTINSERT_C18R9_lut_7|x_net  ;
wire \carry_12_2__ADD_4.ainv  ;
wire \ii2658|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[7]_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3]|qx_net  ;
wire \carry_12_2__ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg|qx_net  ;
wire \mcu_arbiter_reg_din_reg[3].sclk1  ;
wire \glue_dnum_s_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3].mclk1b  ;
wire \carry_11_ADD_10.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2].mclk1b  ;
wire \ii2214|xy_net  ;
wire \ii2600|xy_net  ;
wire \ii2590|xy_net  ;
wire \ii2589|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1]|qx_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13].sr1  ;
wire \mcu_arbiter_apb_sel_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[1]_net  ;
wire \C8R8_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4].mclk1b  ;
wire \TEST_PCKRTINSERT_ii2804|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20].mclk1b  ;
wire \mipi_inst_u_mipi1|prdata[31]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[21]|qx_net  ;
wire \ii1982_dup|xy_net  ;
wire \PCKRTINSERT_C18R8_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sclk1  ;
wire \carry_9_13__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1].mclk1b  ;
wire \u_8051_u_h6_8051|memdatao_comb[2]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43].sclk1  ;
wire \ii2145|xy_net  ;
wire \carry_9_ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27]|qx_net  ;
wire \ii2916|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4]|qx_net  ;
wire \carry_13_ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[30].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26].sr1  ;
wire \TEST_PCKRTINSERT_C16R7_lut_7|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24].sclk1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[11]_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3].sclk1  ;
wire \C10R12_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5].sr1  ;
wire \ii2076|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[6]_net  ;
wire \ii2462|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25].mclk1b  ;
wire \ii2847|xy_net  ;
wire \carry_13_ADD_1|s_net  ;
wire \glue_dnum_s_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16].sr1  ;
wire \ii3333|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg|qx_net  ;
wire \PCKRTINSERT_ii2059|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13]|qx_net  ;
wire \PCKRTINSERT_C16R24_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16].sr1  ;
wire \carry_8_ADD_4.ainv  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15]|qx_net  ;
wire net_C12R5_c1r1_db_17 ;
wire \ii2778|xy_net  ;
wire \carry_9_10__ADD_1.ainv  ;
wire net_C12R5_c1r1_db_16 ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40].sr1  ;
wire net_C12R5_c1r1_db_15 ;
wire \carry_9_11__ADD_6|pb_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[24]_net  ;
wire net_C12R5_c1r1_db_14 ;
wire net_C12R5_c1r1_db_13 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net  ;
wire net_C12R5_c1r1_db_12 ;
wire net_C12R5_c1r1_db_11 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[14]_net  ;
wire \glue_rd_cmd_flag_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58]|qx_net  ;
wire net_C12R5_c1r1_db_10 ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3].sclk1  ;
wire \C14R7_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1].sclk1  ;
wire \carry_9_5__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[6]|qx_net  ;
wire \glue_rd_start_d_reg.sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_req_reg.mclk1b  ;
wire \carry_9_8__ADD_8|co_net  ;
wire \glue_dnum_s_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8]|qx_net  ;
wire \ii2334|xy_net  ;
wire \ii2720|xy_net  ;
wire \ii2719|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3]|qx_net  ;
wire \ii3195|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.mclk1b  ;
wire \carry_12_1__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53].sr1  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3].sr1  ;
wire \ii2651|xy_net  ;
wire \PCKRTINSERT_ii3344|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0].sclk1  ;
wire \carry_11_ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[3]_net  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2].sclk1  ;
wire \carry_9_ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7]|qx_net  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7].sclk1  ;
wire \ii2206|xy_net  ;
wire \ii2196|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3].sclk1  ;
wire \ii2582|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0].mclk1b  ;
wire \carry_13_ADD_5|s_net  ;
wire \carry_9_6__ADD_5.ainv  ;
wire \glue_pasm_packet_finish_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56].sr1  ;
wire \carry_9_9__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_vsync_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35].sclk1  ;
wire \ii2137|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ;
wire \ii2523|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5].mclk1b  ;
wire \ii2908|xy_net  ;
wire \ii2898|xy_net  ;
wire \ii3384|xy_net  ;
wire \carry_12_0__ADD_10|s_net  ;
wire \glue_cmd_s_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5].sclk1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0]|qx_net  ;
wire \PCKRTINSERT_ii2827|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5].sr1  ;
wire \carry_12_0__ADD_9.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7]|qx_net  ;
wire \ii2068|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7].mclk1b  ;
wire \ii2454|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[7]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[15].sr1  ;
wire \ii2840|xy_net  ;
wire \ii2839|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1]|qx_net  ;
wire \ii3325|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sr1  ;
wire \mipi_inst_u_mipi1|prdata[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8].sr1  ;
wire \carry_12_ADD_11.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6].sclk1  ;
wire \C16R14_altinv|o_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3].sr1  ;
wire \ii2771|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16].mclk1b  ;
wire \mcu_arbiter_func_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6].sclk1  ;
wire [13:0] \mcu_arbiter_u_pfifo_u_inst.wptr  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[2]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3].sr1  ;
wire \carry_9_8__ADD_1|co_net  ;
wire \glue_dnum_s_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1].sr1  ;
wire \ii2712|xy_net  ;
wire \carry_9_11__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_fifo_sync_readen_reg.mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11].mclk1b  ;
wire \glue_dnum_s_reg[5].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6].mclk1b  ;
wire \mipi_inst_u_mipi2|prdata[18]_net  ;
wire net_C12R1_c1r1_db_15 ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[1].sr1  ;
wire net_C12R1_c1r1_db_14 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0].sclk1  ;
wire net_C12R1_c1r1_db_13 ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50].sclk1  ;
wire net_C12R1_c1r1_db_12 ;
wire \ii2643|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net  ;
wire net_C12R1_c1r1_db_11 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ;
wire net_C12R1_c1r1_db_10 ;
wire \mcu_arbiter_reg_din_reg[5].sr1  ;
wire \carry_13_ADD_9|s_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_first_3e_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0].sclk1  ;
wire \ii2188|xy_net  ;
wire \ii2574|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3].sr1  ;
wire \carry_9_11__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_first_3e_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2].sr1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[18]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[27]_net  ;
wire \PCKRTINSERT_ii2832|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1].sclk1  ;
wire \carry_9_3__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[15]_net  ;
wire \carry_9_6__ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[4]_net  ;
wire \ii2130|xy_net  ;
wire \ii2129|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2]|qx_net  ;
wire \ii2515|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1].sr1  ;
wire \ii2901|xy_net  ;
wire \ii2891|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6].sclk1  ;
wire \ii3376|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[11]_net  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5]|qx_net  ;
wire \carry_12_2__ADD_6|pb_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[0].sclk1  ;
wire \ii2061|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4].sr1  ;
wire \ii2446|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10].sclk1  ;
wire \ii2832|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4]|qx_net  ;
wire \ii3317|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24].sr1  ;
wire \mipi_inst_u_mipi2|host_tx_payload_en_last_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[24]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3].mclk1b  ;
wire \carry_9_ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2].sclk1  ;
wire \rstn_r_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  ;
wire \ii2377|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6]|qx_net  ;
wire \ii2763|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4]|qx_net  ;
wire \C18R11_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5].mclk1b  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[0]_net  ;
wire \C16R14_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[16].mclk1b  ;
wire \mipi_inst_u_mipi_pll|LOCK_net  ;
wire \carry_9_7__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2].mclk1b  ;
wire \C16R14_cso_logic|p8outb_net  ;
wire \carry_8_ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sr1  ;
wire \C18R9_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0].sr1  ;
wire \mcu_arbiter_func_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].mclk1b  ;
wire \ii2704|xy_net  ;
wire \ii2694|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[3].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[20]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5].sclk1  ;
wire \C18R16_csi_logic|cin_net  ;
wire \glue_dnum_s_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12]|qx_net  ;
wire \u_8051_u_h6_8051|mempsrd_comb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6].sr1  ;
wire \TEST_PCKRTINSERT_ii2648|x_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[7].sclk1  ;
wire \C20R17_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4].sclk1  ;
wire \u0_mipi1_clkdly_genblk1_0__u_mipi_clkdly|xy_net  ;
wire \u_8051_u_h6_8051|port0o[0]_net  ;
wire \ii2250|xy_net  ;
wire \ii2249|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sclk1  ;
wire \ii2635|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[13]_net  ;
wire \mipi_inst_u_mipi2|CO[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2].sclk1  ;
wire \carry_13_ADD_12.ainv  ;
wire \carry_9_ADD_6|pb_net  ;
wire \mcu_arbiter_u_pfifo_u_inst.peek_en  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7].sr1  ;
wire \mcu_arbiter_u_psram_memack_reg.sclk1  ;
wire \ii2181|xy_net  ;
wire \ii2566|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sclk1  ;
wire \mcu_arbiter_code_sel_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sclk1  ;
wire \mcu_arbiter_u_emif2apb_memack_reg.sclk1  ;
wire \C10R15_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4].mclk1b  ;
wire \C16R14_and4_logic|o_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[11].mclk1b  ;
wire \ii2122|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3].sclk1  ;
wire \VCC_0_inst|Y_net  ;
wire \carry_9_12__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1].sclk1  ;
wire \ii2507|xy_net  ;
wire \ii2497|xy_net  ;
wire \ii2883|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8].sclk1  ;
wire \ii3368|xy_net  ;
wire \carry_9_3__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[8]_net  ;
wire \mcu_arbiter_u_psram_dsel_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7].mclk1b  ;
wire \carry_9_6__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7].mclk1b  ;
wire \carry_9_9__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4].sr1  ;
wire \C20R8_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sclk1  ;
wire \ii2053|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[6]_net  ;
wire \ii2438|xy_net  ;
wire \ii2824|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2].sr1  ;
wire \ii3310|xy_net  ;
wire \ii3309|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1]|qx_net  ;
wire \carry_12_2__ADD_4|co_net  ;
wire \carry_8_ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_dphy_direction_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4].sclk1  ;
wire \carry_13_ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24]|qx_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23].sclk1  ;
wire \glue_cmd_s_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5].sclk1  ;
wire \mcu_arbiter_fifo_clr_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0].sclk1  ;
wire \PCKRTINSERT_C16R10_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].sclk1  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[13]_net  ;
wire \mcu_arbiter_reg_din_reg[0].mclk1b  ;
wire \ii2370|xy_net  ;
wire \ii2369|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net  ;
wire \carry_9_12__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4]|qx_net  ;
wire \ii2755|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7].mclk1b  ;
wire \PCKRTINSERT_C10R6_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg.sr1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1].sclk1  ;
wire \carry_12_ADD_3|s_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_active_hs_d_reg.sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[7].sr1  ;
wire \C8R8_csi_logic|cin_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[8]_net  ;
wire \ii2686|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20].mclk1b  ;
wire \carry_9_10__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18]|qx_net  ;
wire \mipi_inst_u_mipi2|CM[1]_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[0].sclk1  ;
wire \carry_12_1__ADD_10|s_net  ;
wire \carry_8_ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[23].mclk1b  ;
wire \ii2242|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0]|qx_net  ;
wire \PCKRTINSERT_C10R7_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34].sclk1  ;
wire \ii2627|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1].sclk1  ;
wire \glue_dnum_s_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15].sr1  ;
wire \mcu_arbiter_reg_memack_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7].sclk1  ;
wire \PCKRTINSERT_ii3362|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6]|qx_net  ;
wire \PCKRTINSERT_C20R12_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_d_reg.sclk1  ;
wire \PCKRTINSERT_ii2166|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2]|qx_net  ;
wire \ii2173|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5]|qx_net  ;
wire \ii2558|xy_net  ;
wire \mipi_inst_u_mipi1|prdata[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ;
wire \carry_9_11__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4].sclk1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf|xy_net  ;
wire \mcu_arbiter_u_emif2apb_memrd_s_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[2]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net  ;
wire \mipi_inst_u_mipi2|prdata[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3].sclk1  ;
wire \TEST_PCKRTINSERT_C10R12_lut_5|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36]|qx_net  ;
wire \carry_11_ADD_4|pb_net  ;
wire \carry_9_8__ADD_7.ainv  ;
wire \carry_9_ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4].sclk1  ;
wire \mcu_arbiter_func_reg[1].mclk1b  ;
wire \glue_dnum_s_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[9]|qx_net  ;
wire \ii2114|xy_net  ;
wire \TEST_PCKRTINSERT_C20R8_lut_1|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3].mclk1b  ;
wire \ii2500|xy_net  ;
wire \ii2490|xy_net  ;
wire \ii2489|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2].sr1  ;
wire \ii2875|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1].sclk1  ;
wire \ii3361|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4].mclk1b  ;
wire \PCKRTINSERT_ii1982|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[11]|qx_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[3]_net  ;
wire \carry_11_ADD_9|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0].sclk1  ;
wire \carry_9_9__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18].sclk1  ;
wire \mipi_inst_u_mipi1|prdata[25]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5].sclk1  ;
wire \carry_9_12__ADD_4|co_net  ;
wire \carry_9_12__ADD_2|s_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf|xy_net  ;
wire \ii2045|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6]|qx_net  ;
wire \ii2431|xy_net  ;
wire \carry_12_ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17]|qx_net  ;
wire \ii2816|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0].sr1  ;
wire \carry_12_ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[5]_net  ;
wire \PCKRTINSERT_C10R9_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4].mclk1b  ;
wire \carry_9_10__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[8]_net  ;
wire \carry_9_ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[2]|qx_net  ;
wire \ii2747|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5].mclk1b  ;
wire \carry_12_ADD_9|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[1]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7]|qx_net  ;
wire \glue_cmd_s_reg[5].mclk1b  ;
wire \glue_dnum_s_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2]|qx_net  ;
wire \carry_9_13__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3].sr1  ;
wire \ii2293|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3].mclk1b  ;
wire \ii2678|xy_net  ;
wire \carry_13_ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11].sr1  ;
wire [13:0] \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr  ;
wire \carry_9_4__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[0].sclk1  ;
wire \carry_9_7__ADD_7|pb_net  ;
wire \PCKRTINSERT_C10R10_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48]|qx_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[18]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6]|qx_net  ;
wire \carry_9_11__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.sr1  ;
wire \glue_dnum_s_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].mclk1b  ;
wire \carry_13_ADD_9|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23].sclk1  ;
wire \ii2234|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26].sclk1  ;
wire \ii2620|xy_net  ;
wire \ii2619|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3]|qx_net  ;
wire \C18R21_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6].mclk1b  ;
wire \carry_12_ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net  ;
wire \C18R4_altinv|o_net  ;
wire \TEST_PCKRTINSERT_C20R8_lut_5|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0]|qx_net  ;
wire \carry_12_0__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5]|qx_net  ;
wire \carry_9_10__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63].sclk1  ;
wire \ii2165|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5].sr1  ;
wire \carry_9_13__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4].mclk1b  ;
wire \PCKRTINSERT_C10R11_lut_2|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4].sclk1  ;
wire \carry_9_12__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37].sr1  ;
wire \u_pll_pll_u0|CO0_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[2]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0].mclk1b  ;
wire \PCKRTINSERT_C6R4_lut_2|xy_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1]|qx_net  ;
wire \ii2106|xy_net  ;
wire \ii2096|xy_net  ;
wire \ii1996|xy_net  ;
wire \ii2482|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27].mclk1b  ;
wire \ii2867|xy_net  ;
wire \ii3353|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0].sr1  ;
wire \carry_11_ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12].sr1  ;
wire \carry_9_3__ADD_4.ainv  ;
wire \ii2037|xy_net  ;
wire \carry_9_6__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[14].mclk1b  ;
wire \ii2423|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg.sclk1  ;
wire \glue_pasm_tx_act_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17]|qx_net  ;
wire \ii2808|xy_net  ;
wire \ii2798|xy_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9].mclk1b  ;
wire \ii3284|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5].sclk1  ;
wire \carry_9_13__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2].sr1  ;
wire \C8R4_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61]|qx_net  ;
wire \io_rx_decode_hsync_inst.id  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10]|qx_net  ;
wire \ii2740|xy_net  ;
wire \ii2739|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0].sr1  ;
wire \carry_12_0__ADD_4.ainv  ;
wire \carry_12_ADD_2|co_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15].sclk1  ;
wire \mipi_inst_u_mipi2|CN[4]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8].mclk1b  ;
wire \PCKRTINSERT_ii2681|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20].mclk1b  ;
wire \carry_9_9__ADD_8.ainv  ;
wire \TEST_PCKRTINSERT_ii2751|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.peek_en  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18]|qx_net  ;
wire \mcu_arbiter_u_pfifo_u_inst.wr_mem_n  ;
wire \ii2285|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  ;
wire \mipi_inst_u_mipi1|prdata[0]_net  ;
wire \ii2671|xy_net  ;
wire \PCKRTINSERT_C20R18_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[26].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3].sclk1  ;
wire \carry_9_13__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[23].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].mclk1b  ;
wire \carry_13_ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2].sclk1  ;
wire \ii2226|xy_net  ;
wire \carry_9_4__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18].sclk1  ;
wire \ii2612|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5].sr1  ;
wire \TEST_PCKRTINSERT_ii2666|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.sr1  ;
wire \carry_9_7__ADD_5|co_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52].mclk1b  ;
wire \carry_12_ADD_0|p_net  ;
wire \carry_9_10__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg.sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[0].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[11]_net  ;
wire \PCKRTINSERT_C20R20_lut_6|xy_net  ;
wire \carry_12_0__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55].sclk1  ;
wire \ii2157|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_dnum_s_reg[0].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3].sr1  ;
wire \PCKRTINSERT_C6R7_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30]|qx_net  ;
wire \mipi_inst_u_mipi2|prdata[13]_net  ;
wire \ii2928|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4].sclk1  ;
wire \carry_11_ADD_1|s_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3].mclk1b  ;
wire \mcu_arbiter_reg_din_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rstf_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9]|qx_net  ;
wire \ii2088|xy_net  ;
wire \ii1988|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4].sr1  ;
wire \ii2474|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6].sr1  ;
wire \ii2860|xy_net  ;
wire \ii2859|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3]|qx_net  ;
wire \ii3345|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg.sclk1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[13]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[22]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4].mclk1b  ;
wire \mipi_inst_u_mipi2|prdata[26]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[15]|qx_net  ;
wire \ii2030|xy_net  ;
wire \ii2029|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1]|qx_net  ;
wire \ii2415|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  ;
wire \ii2801|xy_net  ;
wire \ii2791|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18].mclk1b  ;
wire \C18R9_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg.mclk1b  ;
wire \carry_12_2__ADD_10|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9].sr1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[26]_net  ;
wire \ii2732|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1].sclk1  ;
wire \u_pll_pll_u0|PLOCK_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[18]_net  ;
wire \ii2663|xy_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sr1  ;
wire \io_phone_rst_inst.id  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[18].sclk1  ;
wire \PCKRTINSERT_C10R17_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_fifo_sync_readen_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11].sr1  ;
wire \carry_9_10__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9].mclk1b  ;
wire \mcu_arbiter_reg_din_reg[7].sclk1  ;
wire \carry_11_ADD_5|s_net  ;
wire \carry_9_4__ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3]|qx_net  ;
wire \carry_9_7__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27].sclk1  ;
wire \ii2218|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11].sclk1  ;
wire \ii2604|xy_net  ;
wire \ii2594|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net  ;
wire \PCKRTINSERT_ii2774|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3].sclk1  ;
wire \ii3079|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[10]|qx_net  ;
wire \carry_9_10__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.sclk1  ;
wire \PCKRTINSERT_C18R12_lut_3|xy_net  ;
wire \PCKRTINSERT_ii3379|x_net  ;
wire \carry_9_13__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ;
wire \ii2150|xy_net  ;
wire \ii2149|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  ;
wire \ii3021|xy_net  ;
wire \ii2921|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1].sr1  ;
wire \carry_12_1__ADD_5.ainv  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[7]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7]|qx_net  ;
wire \carry_9_11__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7].sr1  ;
wire \TEST_PCKRTINSERT_C8R8_lut_1|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[1].sclk1  ;
wire \ii2081|xy_net  ;
wire \glue_rd_cmd_flag_reg.sclk1  ;
wire \ii2466|xy_net  ;
wire \ii2852|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4].sr1  ;
wire \ii3337|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5].mclk1b  ;
wire \PCKRTINSERT_ii1999|x_net  ;
wire \rstn_r_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_fifo_readen_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6].mclk1b  ;
wire \PCKRTINSERT_C18R6_lut_1|xy_net  ;
wire \carry_9_5__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7]|qx_net  ;
wire \carry_9_8__ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7]|qx_net  ;
wire \ii2783|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6]|qx_net  ;
wire \TEST_PCKRTINSERT_ii2675|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6].mclk1b  ;
wire \carry_9_12__ADD_3|p_net  ;
wire \glue_cmd_s_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7].mclk1b  ;
wire \mcu_arbiter_u_pfifo_u_inst.rd_mem_n  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[3]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7].sclk1  ;
wire \TEST_PCKRTINSERT_C14R7_lut_4|x_net  ;
wire \glue_rx_packet_tx_packet_tx_vsync_fo_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4].mclk1b  ;
wire \carry_9_3__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20].sr1  ;
wire \ii2338|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3].sclk1  ;
wire \ii2724|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[22]|qx_net  ;
wire \mcu_arbiter_data_sel_reg|qx_net  ;
wire \PCKRTINSERT_C16R25_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7].sclk1  ;
wire \carry_11_ADD_9|s_net  ;
wire \PCKRTINSERT_C8R5_lut_6|xy_net  ;
wire \glue_dnum_s_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14]|qx_net  ;
wire \carry_12_1__ADD_8|co_net  ;
wire \PCKRTINSERT_C18R7_lut_1|xy_net  ;
wire \TEST_PCKRTINSERT_C18R13_lut_1|x_net  ;
wire \carry_9_13__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0]|qx_net  ;
wire \ii2655|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0]|qx_net  ;
wire \carry_9_4__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[0]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].mclk1b  ;
wire \C18R4_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0].mclk1b  ;
wire \mcu_arbiter_reg_din_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20].sclk1  ;
wire \ii2211|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7].sclk1  ;
wire \ii2586|xy_net  ;
wire \PCKRTINSERT_ii2694|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[2].sr1  ;
wire \mcu_arbiter_func_reg[0]|qx_net  ;
wire \mcu_arbiter_fifo_wr_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1].sr1  ;
wire \TEST_PCKRTINSERT_C8R8_lut_5|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ;
wire \u_8051_u_h6_8051|memaddr_comb[19]_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[20]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[13].mclk1b  ;
wire \ii2142|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13].sr1  ;
wire \ii2913|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4].sr1  ;
wire \ii3388|xy_net  ;
wire \carry_9_5__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sclk1  ;
wire \PCKRTINSERT_C18R16_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2].sr1  ;
wire \glue_rx_packet_tx_packet_rx_hsync_reg.sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[31].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0].sclk1  ;
wire \ii2073|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[20].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[19].sr1  ;
wire \ii2458|xy_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf|xy_net  ;
wire \ii2844|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4].sr1  ;
wire \ii3330|xy_net  ;
wire \ii3329|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3]|qx_net  ;
wire \carry_9_3__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  ;
wire \TEST_PCKRTINSERT_ii1989|x_net  ;
wire \TEST_PCKRTINSERT_ii1990|x_net  ;
wire \glue_cmd_s_reg[4]|qx_net  ;
wire \mipi_inst_u_mipi2|prdata[0]_net  ;
wire \carry_9_5__ADD_6.ainv  ;
wire \carry_9_8__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[0]|qx_net  ;
wire \carry_9_6__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23].sr1  ;
wire \mcu_arbiter_reg_din_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6]|qx_net  ;
wire \ii2775|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2]|qx_net  ;
wire \PCKRTINSERT_C20R6_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1].mclk1b  ;
wire \TEST_PCKRTINSERT_C18R13_lut_5|x_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0].sclk1  ;
wire \carry_9_5__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t71_out1_reg.sr1  ;
wire \carry_9_8__ADD_5|co_net  ;
wire \glue_dnum_s_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5].sr1  ;
wire \mipi_inst_u_mipi1|prdata[19]_net  ;
wire \mipi_inst_u_mipi1|prdata[20]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7].sclk1  ;
wire \ii2331|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2].mclk1b  ;
wire \carry_9_4__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1].sr1  ;
wire \ii2716|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[5]_net  ;
wire \carry_12_2__ADD_6.ainv  ;
wire \carry_9_11__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[9]_net  ;
wire \PCKRTINSERT_ii2203|x_net  ;
wire \glue_dnum_s_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3].mclk1b  ;
wire \carry_12_1__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21]|qx_net  ;
wire \carry_9_7__ADD_2|s_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[0]_net  ;
wire \C10R12_cso_logic|p4outb_net  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[11]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].sclk1  ;
wire \ii2647|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[3]_net  ;
wire \carry_9_ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg|qx_net  ;
wire \C16R8_csi_logic|cin_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3]|qx_net  ;
wire \PCKRTINSERT_C8R9_lut_6|xy_net  ;
wire \glue_rd_start_s_reg.sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8]|qx_net  ;
wire \io_phone_rst_inst|f_id[0]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23]|qx_net  ;
wire \carry_9_5__ADD_6|s_net  ;
wire \u_8051_u_h6_8051|memdatao_comb[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4].sclk1  ;
wire net_C12R21_c1r1_db_9 ;
wire \ii2203|xy_net  ;
wire \ii2193|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].sclk1  ;
wire net_C12R21_c1r1_db_8 ;
wire \ii2578|xy_net  ;
wire net_C12R21_c1r1_db_7 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3].mclk1b  ;
wire net_C12R21_c1r1_db_6 ;
wire net_C12R21_c1r1_db_5 ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg|qx_net  ;
wire net_C12R21_c1r1_db_4 ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net  ;
wire net_C12R21_c1r1_db_3 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5].sclk1  ;
wire \carry_13_ADD_6.ainv  ;
wire \carry_9_8__ADD_2|s_net  ;
wire net_C12R21_c1r1_db_2 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38]|qx_net  ;
wire net_C12R21_c1r1_db_1 ;
wire net_C12R21_c1r1_db_0 ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[13]_net  ;
wire \mcu_arbiter_func_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32].sclk1  ;
wire \ii2134|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5].mclk1b  ;
wire \ii2520|xy_net  ;
wire \ii2519|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[8]_net  ;
wire \ii2905|xy_net  ;
wire \ii2895|xy_net  ;
wire \ii3381|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[18].sclk1  ;
wire \carry_9_6__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1].sclk1  ;
wire \carry_12_ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3].sclk1  ;
wire \carry_11_ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18].sr1  ;
wire \ii2065|xy_net  ;
wire \TEST_PCKRTINSERT_ii2857|x_net  ;
wire \carry_8_ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2].sclk1  ;
wire \ii2451|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20]|qx_net  ;
wire \ii2836|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0].mclk1b  ;
wire \ii3322|xy_net  ;
wire \carry_9_10__ADD_3.ainv  ;
wire \carry_9_9__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[26]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[4]|qx_net  ;
wire \ii2767|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7].mclk1b  ;
wire \ii3253|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30].mclk1b  ;
wire \carry_9_7__ADD_6|s_net  ;
wire \carry_12_0__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3].sclk1  ;
wire \glue_cmd_s_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55].sr1  ;
wire \mcu_arbiter_func_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0].sclk1  ;
wire \C18R11_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ;
wire \ii2708|xy_net  ;
wire \ii2698|xy_net  ;
wire \carry_9_11__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7]|qx_net  ;
wire \carry_11_ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2].sclk1  ;
wire \glue_rd_cmd_flag_d_reg.sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[5]_net  ;
wire \C14R8_csi_logic|cin_net  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51]|qx_net  ;
wire \C16R4_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg.sr1  ;
wire \glue_dnum_s_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6].mclk1b  ;
wire \ii2254|xy_net  ;
wire \carry_9_8__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46].sclk1  ;
wire \ii2640|xy_net  ;
wire \ii2639|xy_net  ;
wire \carry_12_1__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_frame_start_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5].mclk1b  ;
wire \carry_9_6__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2]|qx_net  ;
wire \carry_9_9__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7]|qx_net  ;
wire \ii2185|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ;
wire \ii2571|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3].sr1  ;
wire \TEST_PCKRTINSERT_C16R14_lut_3|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26].mclk1b  ;
wire \glue_cmd_s_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7].mclk1b  ;
wire \TEST_PCKRTINSERT_C20R16_lut_2|x_net  ;
wire \carry_9_6__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0]|qx_net  ;
wire \carry_9_9__ADD_6|s_net  ;
wire \carry_9_9__ADD_7|pb_net  ;
wire \carry_12_2__ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3]|qx_net  ;
wire \ii2126|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5].sclk1  ;
wire \ii2512|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30].mclk1b  ;
wire \ii2887|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3].sclk1  ;
wire \ii3373|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3].sr1  ;
wire \carry_9_3__ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg.sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[11].sclk1  ;
wire \PCKRTINSERT_C10R5_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  ;
wire \mipi_inst_u_mipi1|prdata[7]_net  ;
wire \carry_12_0__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4].sclk1  ;
wire \ii2057|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ;
wire \ii2443|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20]|qx_net  ;
wire \ii2828|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  ;
wire \ii3314|xy_net  ;
wire [13:0] \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[4]_net  ;
wire \carry_12_2__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sr1  ;
wire \mcu_arbiter_func_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4].sclk1  ;
wire \C18R11_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12]|qx_net  ;
wire \ii2374|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3].sr1  ;
wire \ii2760|xy_net  ;
wire \ii2759|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7]|qx_net  ;
wire \PCKRTINSERT_C10R6_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5].sclk1  ;
wire [13:0] \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr  ;
wire \C18R18_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22].mclk1b  ;
wire \carry_12_1__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[7].mclk1b  ;
wire \glue_dnum_s_reg[7].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[16]_net  ;
wire \C16R7_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21]|qx_net  ;
wire \mipi_inst_u_mipi2|prdata[21]_net  ;
wire \mcu_arbiter_func_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[3].sr1  ;
wire \ii2701|xy_net  ;
wire \ii2691|xy_net  ;
wire \C18R13_and4_logic|o_net  ;
wire \carry_9_3__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7].mclk1b  ;
wire \mcu_arbiter_reg_din_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3].sclk1  ;
wire \TEST_PCKRTINSERT_ii2113|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3]|qx_net  ;
wire \TEST_PCKRTINSERT_C16R14_lut_7|x_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1].sclk1  ;
wire \ii2246|xy_net  ;
wire \PCKRTINSERT_C10R7_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38].sclk1  ;
wire \ii2632|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].sr1  ;
wire \TEST_PCKRTINSERT_C20R16_lut_6|x_net  ;
wire \carry_9_11__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4].sr1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[21]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[29]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[30]_net  ;
wire \carry_12_2__ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21].sclk1  ;
wire \PCKRTINSERT_ii1982_dup|x_net  ;
wire \carry_9_4__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sr1  ;
wire \ii2177|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[6]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[28].mclk1b  ;
wire \ii2563|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3].sclk1  ;
wire \mcu_arbiter_u_emif2apb_memrd_s_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[13]_net  ;
wire \C18R13_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3]|qx_net  ;
wire \carry_9_ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ;
wire \glue_dnum_s_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16].sclk1  ;
wire \ii2118|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0].sclk1  ;
wire \ii2504|xy_net  ;
wire \ii2494|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6].sr1  ;
wire \ii2880|xy_net  ;
wire \ii2879|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4]|qx_net  ;
wire \carry_9_4__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5]|qx_net  ;
wire \ii3365|xy_net  ;
wire \C14R22_csi_logic|cin_net  ;
wire \PCKRTINSERT_ii2132|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26].sr1  ;
wire \carry_9_6__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4].sclk1  ;
wire \PCKRTINSERT_ii2380|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5]|qx_net  ;
wire \carry_9_5__ADD_3|p_net  ;
wire \carry_9_9__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[26]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4].mclk1b  ;
wire \carry_9_12__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[17]|qx_net  ;
wire \ii2050|xy_net  ;
wire \ii2049|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3]|qx_net  ;
wire \ii2435|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9].sr1  ;
wire \ii2821|xy_net  ;
wire \PCKRTINSERT_C20R10_lut_3|xy_net  ;
wire \ii3306|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ;
wire \carry_12_2__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net  ;
wire \carry_12_1__ADD_0.ainv  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[2]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1].sclk1  ;
wire \PCKRTINSERT_C10R9_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20].sclk1  ;
wire \carry_9_7__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6].sclk1  ;
wire \C20R9_csi_logic|cin_net  ;
wire \PCKRTINSERT_C16R10_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5].sr1  ;
wire \PCKRTINSERT_ii2295|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2].sr1  ;
wire \mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1].sr1  ;
wire \ii2752|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10].mclk1b  ;
wire \C20R16_and4_logic|o_net  ;
wire \carry_9_6__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15].mclk1b  ;
wire \C18R15_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[3].sclk1  ;
wire \ii2297|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2].sclk1  ;
wire \u_8051_u_h6_8051|port0o[2]_net  ;
wire \ii2683|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[15]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16].mclk1b  ;
wire \mcu_arbiter_fifo_clr_s_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5]|qx_net  ;
wire \carry_8_ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27].sclk1  ;
wire \ii2238|xy_net  ;
wire \carry_12_0__ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31].sclk1  ;
wire \ii2624|xy_net  ;
wire \carry_9_7__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].mclk1b  ;
wire \mcu_arbiter_u_psram_dsel_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2].mclk1b  ;
wire \ii2170|xy_net  ;
wire \ii2169|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4].sr1  ;
wire \ii2555|xy_net  ;
wire \TEST_PCKRTINSERT_ii2206|x_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1].sclk1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2].sclk1  ;
wire \carry_9_ADD_1|co_net  ;
wire net_C12R13_c1r1_db_9 ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].sr1  ;
wire net_C12R13_c1r1_db_8 ;
wire \carry_9_8__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6].sr1  ;
wire net_C12R13_c1r1_db_7 ;
wire net_C12R13_c1r1_db_6 ;
wire \ii2111|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].mclk1b  ;
wire net_C12R13_c1r1_db_5 ;
wire \ii2486|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[8]_net  ;
wire net_C12R13_c1r1_db_4 ;
wire \ii2872|xy_net  ;
wire net_C12R13_c1r1_db_3 ;
wire \ii3357|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4].sr1  ;
wire \glue_rd_start_s_reg.mclk1b  ;
wire net_C12R13_c1r1_db_2 ;
wire \PCKRTINSERT_ii2052|x_net  ;
wire \mcu_arbiter_u_psram_memack_reg.mclk1b  ;
wire net_C12R13_c1r1_db_1 ;
wire \mcu_arbiter_reg_din_reg[1]|qx_net  ;
wire \C18R17_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15].mclk1b  ;
wire net_C12R13_c1r1_db_0 ;
wire \carry_11_ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15].sclk1  ;
wire \u_8051_u_h6_8051|memaddr_comb[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7].mclk1b  ;
wire \carry_9_12__ADD_1|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0]|qx_net  ;
wire \ii2042|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14].sclk1  ;
wire \ii2427|xy_net  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[15]_net  ;
wire \ii2813|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6].sr1  ;
wire \carry_9_12__ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1]|qx_net  ;
wire \TEST_PCKRTINSERT_C18R9_lut_4|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0].mclk1b  ;
wire \carry_9_9__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1].mclk1b  ;
wire \ii2744|xy_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf|xy_net  ;
wire \carry_12_ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[24]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1].mclk1b  ;
wire \glue_dnum_s_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0]|qx_net  ;
wire \PCKRTINSERT_C10R13_lut_6|xy_net  ;
wire \mipi_inst_u_mipi2|host_tx_payload_en_net  ;
wire \carry_12_0__ADD_3|p_net  ;
wire \mipi_inst_u_mipi2|CM[3]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3].sclk1  ;
wire \ii2300|xy_net  ;
wire \ii2290|xy_net  ;
wire \ii2289|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2]|qx_net  ;
wire \ii2675|xy_net  ;
wire \carry_9_5__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1].mclk1b  ;
wire \carry_9_7__ADD_4|pb_net  ;
wire \carry_9_ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2]|qx_net  ;
wire \carry_9_10__ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memack_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[27].sr1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf|xy_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf|xy_net  ;
wire \PCKRTINSERT_C20R15_lut_3|xy_net  ;
wire \carry_13_ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6].sclk1  ;
wire \ii2231|xy_net  ;
wire \carry_9_4__ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23].sclk1  ;
wire \ii2616|xy_net  ;
wire \TEST_PCKRTINSERT_C16R7_lut_4|x_net  ;
wire \carry_13_ADD_12|s_net  ;
wire \ii2992|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0].sr1  ;
wire \mipi_inst_u_mipi1|prdata[14]_net  ;
wire \mcu_arbiter_func_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memwr_s_reg.sclk1  ;
wire \carry_12_2__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[4]_net  ;
wire \carry_12_1__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8].mclk1b  ;
wire \mipi_inst_u_mipi2|prdata[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf|x_net  ;
wire \carry_12_0__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[15].mclk1b  ;
wire \ii2162|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].mclk1b  ;
wire \PCKRTINSERT_C6R7_lut_6|xy_net  ;
wire \ii2933|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1].sclk1  ;
wire \u_8051_u_h6_8051|memaddr_comb[5]_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sr1  ;
wire \C18R21_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0]|qx_net  ;
wire \mipi_inst_u_mipi1|prdata[27]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8]|qx_net  ;
wire \C20R8_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sr1  ;
wire \io_rx_decode_hsync_inst.f_od  ;
wire \ii2103|xy_net  ;
wire \ii2093|xy_net  ;
wire \ii1993|xy_net  ;
wire \ii2478|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1].mclk1b  ;
wire \ii2864|xy_net  ;
wire \ii3350|xy_net  ;
wire \ii3349|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5].sclk1  ;
wire \carry_12_2__ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[7]_net  ;
wire \carry_13_ADD_1.ainv  ;
wire \glue_cmd_s_reg[6]|qx_net  ;
wire \PCKRTINSERT_C6R8_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_tx_hsync_fo_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[2]|qx_net  ;
wire \ii2034|xy_net  ;
wire \mcu_arbiter_reg_din_reg[4].mclk1b  ;
wire \ii2420|xy_net  ;
wire \ii2419|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23].sr1  ;
wire \ii2805|xy_net  ;
wire \ii2795|xy_net  ;
wire \carry_9_ADD_7.ainv  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_dphy_direction_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[3]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4]|qx_net  ;
wire \PCKRTINSERT_C20R17_lut_3|xy_net  ;
wire \PCKRTINSERT_ii3341|x_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_req_reg.sclk1  ;
wire \glue_dnum_s_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5]|qx_net  ;
wire \carry_9_ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sr1  ;
wire \ii2736|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net  ;
wire \glue_dnum_s_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_fifo_sync_readen_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6]|qx_net  ;
wire \carry_8_ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23]|qx_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[21]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[11]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[27].mclk1b  ;
wire \ii2282|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4]|qx_net  ;
wire \carry_13_ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  ;
wire \ii2667|xy_net  ;
wire \PCKRTINSERT_C20R18_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0]|qx_net  ;
wire \carry_12_ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5]|qx_net  ;
wire \mcu_arbiter_u_psram_dsel_reg[1].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[23].sclk1  ;
wire \PCKRTINSERT_C10R17_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12].sclk1  ;
wire \ii2223|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15].sclk1  ;
wire \ii2608|xy_net  ;
wire \ii2598|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7].sr1  ;
wire \carry_9_13__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5].mclk1b  ;
wire \carry_9_7__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4].sclk1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf|x_net  ;
wire \carry_9_10__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0].sr1  ;
wire \carry_11_ADD_1.ainv  ;
wire \carry_9_13__ADD_8|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41]|qx_net  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[11]_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[4]_net  ;
wire \PCKRTINSERT_C20R20_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.mclk1b  ;
wire \mcu_arbiter_func_reg[5].mclk1b  ;
wire \C18R17_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52].sclk1  ;
wire \ii2154|xy_net  ;
wire \PCKRTINSERT_ii2234|x_net  ;
wire \ii2925|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2].sr1  ;
wire \mcu_arbiter_code_sel_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[5].sclk1  ;
wire \ii2085|xy_net  ;
wire \ii1985|xy_net  ;
wire \carry_9_3__ADD_6.ainv  ;
wire \ii2471|xy_net  ;
wire \carry_9_6__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22]|qx_net  ;
wire \mcu_arbiter_reg_sel_reg.mclk1b  ;
wire \ii2856|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2].mclk1b  ;
wire \ii3342|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2].sclk1  ;
wire \TEST_PCKRTINSERT_C18R11_lut_5|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21]|qx_net  ;
wire \u_osc|OSC_net  ;
wire \PCKRTINSERT_C18R6_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ;
wire \ii2026|xy_net  ;
wire \ii2412|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sr1  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[6]|qx_net  ;
wire \ii2787|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9].mclk1b  ;
wire \mcu_arbiter_fifo_wr_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2].sr1  ;
wire \carry_12_0__ADD_6.ainv  ;
wire \glue_cmd_s_reg[7].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10].sclk1  ;
wire \carry_13_ADD_6|s_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6]|qx_net  ;
wire \carry_12_1__ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4].sr1  ;
wire \PCKRTINSERT_C18R14_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7].sclk1  ;
wire \ii2728|xy_net  ;
wire \carry_12_0__ADD_11|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17].sr1  ;
wire \mipi_inst_u_mipi1|prdata[2]_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53]|qx_net  ;
wire \mcu_arbiter_func_reg[0].sr1  ;
wire \PCKRTINSERT_ii2828|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2].mclk1b  ;
wire net_C12R25_c1r1_db_9 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13].mclk1b  ;
wire net_C12R25_c1r1_db_8 ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_d_reg.sclk1  ;
wire net_C12R25_c1r1_db_7 ;
wire \glue_dnum_s_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3]|qx_net  ;
wire net_C12R25_c1r1_db_6 ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[25].sr1  ;
wire net_C12R25_c1r1_db_5 ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].mclk1b  ;
wire net_C12R25_c1r1_db_4 ;
wire \ii2660|xy_net  ;
wire \ii2659|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8].sclk1  ;
wire net_C12R25_c1r1_db_3 ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0].sr1  ;
wire net_C12R25_c1r1_db_2 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0].sclk1  ;
wire net_C12R25_c1r1_db_1 ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26].mclk1b  ;
wire net_C12R25_c1r1_db_0 ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[5].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4]|qx_net  ;
wire \mcu_arbiter_reg_din_reg[4].sclk1  ;
wire \TEST_PCKRTINSERT_ii2298|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24].sclk1  ;
wire \ii2215|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3].mclk1b  ;
wire \ii2601|xy_net  ;
wire \ii2591|xy_net  ;
wire \glue_dnum_s_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0].sclk1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8].mclk1b  ;
wire \mipi_inst_u_mipi2|prdata[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1]|qx_net  ;
wire \PCKRTINSERT_C18R8_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_fifo_empty_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[10]_net  ;
wire \PCKRTINSERT_ii3350|x_net  ;
wire \carry_9_13__ADD_1|co_net  ;
wire \mcu_arbiter_reg_din_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5]|qx_net  ;
wire \ii2146|xy_net  ;
wire \glue_rx_packet_tx_packet_tx_vsync_fo_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].mclk1b  ;
wire \ii2917|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[6]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44].mclk1b  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[7]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rstf_reg.sr1  ;
wire \io_phone_rst_inst.f_od  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20]|qx_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[15]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[24]_net  ;
wire \mipi_inst_u_mipi2|prdata[28]_net  ;
wire \C10R15_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[12]_net  ;
wire \glue_rx_packet_tx_packet_tx_vsync_fo_reg.mclk1b  ;
wire \ii2077|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[18].mclk1b  ;
wire \ii2463|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.sr1  ;
wire \ii2848|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27].sr1  ;
wire \ii3334|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1].sr1  ;
wire \C8R4_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1].mclk1b  ;
wire \PCKRTINSERT_C16R24_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6]|qx_net  ;
wire \C14R7_altinv|o_net  ;
wire \PCKRTINSERT_ii2575|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14]|qx_net  ;
wire \carry_9_8__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3].sr1  ;
wire \u_pll_pll_u0|CO3_net  ;
wire \ii2780|xy_net  ;
wire \ii2779|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[28]_net  ;
wire \carry_9_11__ADD_7|pb_net  ;
wire \glue_cmd_s_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15]|qx_net  ;
wire net_C12R17_c1r1_db_15 ;
wire \carry_9_5__ADD_6|co_net  ;
wire net_C12R17_c1r1_db_14 ;
wire net_C12R17_c1r1_db_13 ;
wire \glue_dnum_s_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sr1  ;
wire net_C12R17_c1r1_db_12 ;
wire \glue_rx_packet_tx_packet_fifo_vs_reg|qx_net  ;
wire net_C12R17_c1r1_db_11 ;
wire \ii2335|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0].sclk1  ;
wire net_C12R17_c1r1_db_10 ;
wire \ii2721|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[21]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sr1  ;
wire \carry_12_1__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13].sr1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf|x_net  ;
wire \carry_9_4__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0]|qx_net  ;
wire \carry_9_7__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7].sclk1  ;
wire \ii2652|xy_net  ;
wire \TEST_PCKRTINSERT_ii3166|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1].sclk1  ;
wire \ii3137|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3].sclk1  ;
wire \glue_pasm_packet_finish_reg.sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6].sr1  ;
wire \carry_9_ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1].sr1  ;
wire \mcu_arbiter_fifo_clr_f_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16].sclk1  ;
wire \ii2207|xy_net  ;
wire \ii2197|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[31].mclk1b  ;
wire \ii2583|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3].sr1  ;
wire \carry_12_1__ADD_7.ainv  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[9]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[10]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_dphy_direction_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]|qx_net  ;
wire \carry_8_ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0].mclk1b  ;
wire \ii2138|xy_net  ;
wire \ii2524|xy_net  ;
wire \PCKRTINSERT_ii2074|x_net  ;
wire \ii2910|xy_net  ;
wire \ii2909|xy_net  ;
wire \ii2899|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7]|qx_net  ;
wire \ii3385|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[23].sclk1  ;
wire [13:0] \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[20]|qx_net  ;
wire \mcu_arbiter_mipi_sel_reg|qx_net  ;
wire \ii2070|xy_net  ;
wire \ii2069|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6].sclk1  ;
wire \ii2455|xy_net  ;
wire \ii2841|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sr1  ;
wire \ii3326|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[5]_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_fifo_readen_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22].sr1  ;
wire \ii2772|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5].mclk1b  ;
wire \PCKRTINSERT_C18R17_lut_0|xy_net  ;
wire \glue_rx_packet_tx_packet_sc_vs_reg|qx_net  ;
wire \C16R4_cso_logic|r4outb_net  ;
wire \PCKRTINSERT_C20R6_lut_0|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0]|qx_net  ;
wire \mcu_arbiter_fifo_clr_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_hsync_reg.sclk1  ;
wire \u_8051_u_h6_8051|mempswr_comb_net  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf|x_net  ;
wire \carry_9_8__ADD_2|co_net  ;
wire \glue_dnum_s_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1]|qx_net  ;
wire \ii2713|xy_net  ;
wire \carry_9_11__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1].sr1  ;
wire \carry_9_12__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[23].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[11]_net  ;
wire [13:0] \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1].sclk1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51].sclk1  ;
wire \ii2644|xy_net  ;
wire \PCKRTINSERT_C20R7_lut_0|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7].sclk1  ;
wire \carry_8_ADD_6|s_net  ;
wire net_C12R13_c1r1_db_15 ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  ;
wire net_C12R13_c1r1_db_14 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[5]_net  ;
wire \carry_13_ADD_3|p_net  ;
wire net_C12R13_c1r1_db_13 ;
wire \u_8051_u_h6_8051|memaddr_comb[22]_net  ;
wire net_C12R13_c1r1_db_12 ;
wire net_C12R13_c1r1_db_11 ;
wire \PCKRTINSERT_ii2078|x_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].mclk1b  ;
wire net_C12R13_c1r1_db_10 ;
wire \C20R16_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1].sclk1  ;
wire \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sr1  ;
wire \ii2200|xy_net  ;
wire \ii2190|xy_net  ;
wire \ii2189|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ;
wire \ii2575|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].mclk1b  ;
wire \carry_12_ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2].sclk1  ;
wire \carry_9_3__ADD_5|pb_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[1]_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t71_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28].sclk1  ;
wire \ii2131|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].mclk1b  ;
wire \ii2516|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[22].sr1  ;
wire \mcu_arbiter_data_sel_reg.sr1  ;
wire \ii2902|xy_net  ;
wire \ii2892|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7].sclk1  ;
wire \ii3377|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4].sr1  ;
wire \carry_9_10__ADD_3|s_net  ;
wire \mcu_arbiter_reg_din_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17].mclk1b  ;
wire \carry_12_2__ADD_7|pb_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28].sr1  ;
wire \PCKRTINSERT_ii2757|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10].sclk1  ;
wire \carry_12_1__ADD_11|s_net  ;
wire \mipi_inst_u_mipi2|prdata[2]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[3]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2]|qx_net  ;
wire \carry_9_5__ADD_8.ainv  ;
wire \ii2062|xy_net  ;
wire \carry_9_8__ADD_4.ainv  ;
wire \ii2447|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25].sr1  ;
wire \ii2833|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].mclk1b  ;
wire \ii3318|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].mclk1b  ;
wire \PCKRTINSERT_ii2167|x_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0].sclk1  ;
wire \C18R13_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7].sr1  ;
wire \mipi_inst_u_mipi1|prdata[22]_net  ;
wire \ii2378|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3].mclk1b  ;
wire \carry_9_11__ADD_3|s_net  ;
wire \ii2764|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[7]_net  ;
wire \carry_12_2__ADD_8.ainv  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0].sclk1  ;
wire \mipi_inst_u_mipi2|host_tx_cmd_ack_net  ;
wire \TEST_PCKRTINSERT_C10R12_lut_6|x_net  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[2]_net  ;
wire \TEST_PCKRTINSERT_C20R8_lut_2|x_net  ;
wire \mcu_arbiter_func_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[13]_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4]|qx_net  ;
wire \ii2705|xy_net  ;
wire \ii2695|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[5]_net  ;
wire \carry_9_ADD_2.ainv  ;
wire \io_rx_decode_vsync_inst.id  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].mclk1b  ;
wire \mcu_arbiter_apb_sel_reg|qx_net  ;
wire \carry_9_12__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].mclk1b  ;
wire \C10R12_csi_logic|cin_net  ;
wire \u_8051_u_h6_8051|memdatao_comb[6]_net  ;
wire \carry_12_ADD_8|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5].sclk1  ;
wire \ii2251|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43].sclk1  ;
wire \ii2636|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_active_hs_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6].sclk1  ;
wire \mcu_arbiter_func_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30].mclk1b  ;
wire net_C12R17_c1r1_db_9 ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11].sclk1  ;
wire net_C12R17_c1r1_db_8 ;
wire \carry_13_ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7]|qx_net  ;
wire net_C12R17_c1r1_db_7 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13]|qx_net  ;
wire net_C12R17_c1r1_db_6 ;
wire net_C12R17_c1r1_db_5 ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3].sclk1  ;
wire net_C12R17_c1r1_db_4 ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[4].sr1  ;
wire \carry_9_10__ADD_7|s_net  ;
wire \carry_9_ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31].sr1  ;
wire net_C12R17_c1r1_db_3 ;
wire \mcu_arbiter_u_psram_u_psram|datao[15]_net  ;
wire net_C12R17_c1r1_db_2 ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[17].mclk1b  ;
wire \mcu_arbiter_fifo_clr_s_reg|qx_net  ;
wire \ii2182|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].mclk1b  ;
wire net_C12R17_c1r1_db_1 ;
wire \ii2567|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7].sclk1  ;
wire net_C12R17_c1r1_db_0 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28].sclk1  ;
wire \C14R7_cso_logic|r4outb_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1]|qx_net  ;
wire \carry_9_13__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15]|qx_net  ;
wire \carry_12_ADD_2.ainv  ;
wire \mipi_inst_u_mipi1|tx_dphy_rdy_net  ;
wire \carry_9_9__ADD_4|pb_net  ;
wire \C16R7_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4].sclk1  ;
wire \ii2123|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21].sclk1  ;
wire \ii2498|xy_net  ;
wire \ii2508|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2].sclk1  ;
wire \carry_9_12__ADD_7|pb_net  ;
wire \ii2884|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3].mclk1b  ;
wire \ii3369|xy_net  ;
wire \ii3370|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2].sr1  ;
wire \carry_9_3__ADD_3|co_net  ;
wire \carry_9_10__ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net  ;
wire \carry_9_13__ADD_1.ainv  ;
wire \mcu_arbiter_u_psram_u_psram|datao[28]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8]|qx_net  ;
wire \carry_9_6__ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2].sclk1  ;
wire \carry_9_11__ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34].sr1  ;
wire \ii2054|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[4]|qx_net  ;
wire \ii2439|xy_net  ;
wire \ii2440|xy_net  ;
wire \mcu_arbiter_reg_din_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26].sclk1  ;
wire \ii2825|xy_net  ;
wire \ii3311|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4].sr1  ;
wire \carry_12_2__ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1]|qx_net  ;
wire \TEST_PCKRTINSERT_C20R8_lut_6|x_net  ;
wire \C8R5_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5].sr1  ;
wire \C18R21_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6].mclk1b  ;
wire \ii2371|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1]|qx_net  ;
wire \ii2756|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7].sr1  ;
wire \glue_dnum_s_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3].sclk1  ;
wire \carry_9_3__ADD_1.ainv  ;
wire \PCKRTINSERT_C10R6_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47].sr1  ;
wire \carry_9_12__ADD_7|s_net  ;
wire \carry_11_ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0]|qx_net  ;
wire \TEST_PCKRTINSERT_ii3021|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11]|qx_net  ;
wire \carry_12_ADD_10|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].mclk1b  ;
wire \C10R12_cso_logic|p8outb_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[7].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[30].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg.sclk1  ;
wire \ii2687|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wr_mem_n  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10].mclk1b  ;
wire \glue_cmd_s_reg[0].mclk1b  ;
wire \carry_12_0__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6].mclk1b  ;
wire \mipi_inst_u_mipi2|CN[1]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22].sr1  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3].mclk1b  ;
wire \PCKRTINSERT_ii2766|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3].sclk1  ;
wire \ii2243|xy_net  ;
wire \carry_9_9__ADD_5.ainv  ;
wire \carry_8_ADD_5|co_net  ;
wire \ii2628|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3].sclk1  ;
wire \PCKRTINSERT_C10R7_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2].sclk1  ;
wire \carry_9_13__ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  ;
wire \C18R9_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43]|qx_net  ;
wire \glue_cmd_s_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17].sclk1  ;
wire \PCKRTINSERT_C20R12_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0].mclk1b  ;
wire \mcu_arbiter_func_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0].sclk1  ;
wire \ii2174|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net  ;
wire \ii2559|xy_net  ;
wire \ii2560|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0].sclk1  ;
wire \mcu_arbiter_mipi_sel_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[19].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4].sclk1  ;
wire \carry_11_ADD_5|pb_net  ;
wire \carry_9_ADD_5|co_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0]|qx_net  ;
wire \ii2115|xy_net  ;
wire \mipi_inst_u_mipi1|prdata[9]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13].sclk1  ;
wire \glue_dnum_s_reg[12].sclk1  ;
wire \ii2491|xy_net  ;
wire \ii2501|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]|qx_net  ;
wire \C8R4_and4_logic|o_net  ;
wire \ii2876|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24]|qx_net  ;
wire \ii3362|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0].sr1  ;
wire \mcu_arbiter_func_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1].sclk1  ;
wire \mipi_inst_u_mipi2|prdata[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19].sclk1  ;
wire \carry_9_9__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2].mclk1b  ;
wire \carry_9_12__ADD_5|co_net  ;
wire \ii2046|xy_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1].sr1  ;
wire \ii2432|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18].sclk1  ;
wire \ii2817|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34].mclk1b  ;
wire \carry_12_ADD_1|p_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1].sr1  ;
wire \carry_12_ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29].sclk1  ;
wire \PCKRTINSERT_C10R9_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[2]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3].sclk1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[18]_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5].sclk1  ;
wire \glue_dnum_s_reg[9].sr1  ;
wire \mipi_inst_u_mipi2|prdata[23]_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.peek_rd_en  ;
wire \ii2748|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1].sr1  ;
wire \carry_9_10__ADD_0|p_net  ;
wire \carry_11_ADD_2|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22].sr1  ;
wire \mcu_arbiter_code_sel_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5]|qx_net  ;
wire \glue_dnum_s_reg[8].mclk1b  ;
wire \ii2294|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[0].sclk1  ;
wire \ii2679|xy_net  ;
wire \ii2680|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0]|qx_net  ;
wire \carry_13_ADD_5|pb_net  ;
wire \carry_9_4__ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[1].sclk1  ;
wire \carry_9_11__ADD_6.ainv  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[29]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3].mclk1b  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[23]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2].mclk1b  ;
wire \PCKRTINSERT_C16R8_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_reg.sclk1  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13]|qx_net  ;
wire \carry_9_11__ADD_0|p_net  ;
wire \ii2235|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15].sr1  ;
wire \ii2621|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8].sr1  ;
wire \carry_12_0__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net  ;
wire \TEST_PCKRTINSERT_ii2756|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31].mclk1b  ;
wire \carry_12_2__ADD_11|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6].sr1  ;
wire \carry_12_0__ADD_9|co_net  ;
wire \ii2166|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2].mclk1b  ;
wire \PCKRTINSERT_C10R11_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46].mclk1b  ;
wire \carry_9_4__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4].mclk1b  ;
wire \TEST_PCKRTINSERT_ii2424|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13].sclk1  ;
wire \PCKRTINSERT_C16R12_lut_1|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22]|qx_net  ;
wire \PCKRTINSERT_ii2860|x_net  ;
wire \carry_9_12__ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[28]_net  ;
wire \PCKRTINSERT_C6R4_lut_3|xy_net  ;
wire \ii1997|xy_net  ;
wire \ii2097|xy_net  ;
wire \ii2107|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ;
wire \ii2483|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[21].mclk1b  ;
wire \TEST_PCKRTINSERT_C14R7_lut_1|x_net  ;
wire \ii2868|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|empty_net  ;
wire \ii3354|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4]|qx_net  ;
wire \carry_11_ADD_3|co_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11]|qx_net  ;
wire \carry_12_1__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27].mclk1b  ;
wire \carry_11_ADD_6|s_net  ;
wire \ii2038|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4]|qx_net  ;
wire \ii2424|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11].sclk1  ;
wire \ii2799|xy_net  ;
wire \ii2809|xy_net  ;
wire \ii2810|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6].sclk1  ;
wire \ii3285|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3].sr1  ;
wire net_C12R29_c1r1_db_9 ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5].mclk1b  ;
wire \carry_9_13__ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1].sr1  ;
wire net_C12R29_c1r1_db_8 ;
wire \glue_rx_packet_tx_packet_rx_vsync_reg.sr1  ;
wire net_C12R29_c1r1_db_7 ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8].sr1  ;
wire net_C12R29_c1r1_db_6 ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8].sr1  ;
wire net_C12R29_c1r1_db_5 ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rd_mem_n  ;
wire net_C12R29_c1r1_db_4 ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4].sclk1  ;
wire net_C12R29_c1r1_db_3 ;
wire net_C12R29_c1r1_db_2 ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25]|qx_net  ;
wire net_C12R29_c1r1_db_1 ;
wire \ii2741|xy_net  ;
wire net_C12R29_c1r1_db_0 ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg.mclk1b  ;
wire \mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg.sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ;
wire \carry_12_ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.peek_rd_en  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7].sclk1  ;
wire \TEST_PCKRTINSERT_C8R8_lut_2|x_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0].sclk1  ;
wire \ii2286|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[0]_net  ;
wire \ii2672|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46].mclk1b  ;
wire \PCKRTINSERT_C20R18_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[6].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6]|qx_net  ;
wire \carry_9_10__ADD_4|pb_net  ;
wire \C8R4_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4].sclk1  ;
wire \carry_12_0__ADD_11.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1].sr1  ;
wire \carry_9_13__ADD_7|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3].mclk1b  ;
wire \PCKRTINSERT_C20R15_lut_0|xy_net  ;
wire \ii2227|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16].sclk1  ;
wire \carry_13_ADD_3|co_net  ;
wire \ii2613|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19].sclk1  ;
wire \carry_9_4__ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15].sclk1  ;
wire \carry_9_7__ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16].mclk1b  ;
wire \TEST_PCKRTINSERT_C14R7_lut_5|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1].sclk1  ;
wire \carry_9_3__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4].sr1  ;
wire \carry_12_0__ADD_2|co_net  ;
wire \PCKRTINSERT_C20R20_lut_7|xy_net  ;
wire \ii2158|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net  ;
wire \ii2929|xy_net  ;
wire \ii2930|xy_net  ;
wire \PCKRTINSERT_C6R7_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0]|qx_net  ;
wire \carry_12_1__ADD_11.ainv  ;
wire \u_8051_u_h6_8051|memaddr_comb[16]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1]|qx_net  ;
wire \ii1989|xy_net  ;
wire \ii1990|xy_net  ;
wire \ii2089|xy_net  ;
wire \ii2090|xy_net  ;
wire \ii2100|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[22]|qx_net  ;
wire \TEST_PCKRTINSERT_C18R13_lut_2|x_net  ;
wire \ii2475|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7]|qx_net  ;
wire \ii2861|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8].sr1  ;
wire \ii3346|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].mclk1b  ;
wire \carry_9_12__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7].sr1  ;
wire \carry_9_4__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1].sr1  ;
wire \carry_13_ADD_10|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6].sclk1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf|xy_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27].mclk1b  ;
wire \ii2031|xy_net  ;
wire \ii2416|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0]|qx_net  ;
wire \ii2792|xy_net  ;
wire \ii2802|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7].mclk1b  ;
wire \carry_12_2__ADD_11.ainv  ;
wire \TEST_PCKRTINSERT_C8R8_lut_6|x_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[16].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2].mclk1b  ;
wire \mipi_inst_u_mipi2|CM[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23].sr1  ;
wire \ii2733|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[0].mclk1b  ;
wire \carry_9_5__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1].mclk1b  ;
wire \carry_9_5__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[8]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|dout[1]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[30].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9]|qx_net  ;
wire \ii2664|xy_net  ;
wire \C18R15_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4].sclk1  ;
wire \carry_9_3__ADD_7|s_net  ;
wire \mcu_arbiter_u_emif2apb_memack_reg.sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[16]|qx_net  ;
wire \mipi_inst_u_mipi1|prdata[16]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[6]_net  ;
wire \carry_12_2__ADD_3.ainv  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[19].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[1].sr1  ;
wire \mipi_inst_u_mipi2|prdata[9]_net  ;
wire \PCKRTINSERT_C10R17_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net  ;
wire \carry_9_6__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[11]_net  ;
wire \ii2219|xy_net  ;
wire \ii2220|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28].sclk1  ;
wire \ii2595|xy_net  ;
wire \ii2605|xy_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9].sclk1  ;
wire \C14R22_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2]|qx_net  ;
wire \carry_9_10__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[11]_net  ;
wire \TEST_PCKRTINSERT_C18R13_lut_6|x_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[7]_net  ;
wire \carry_9_13__ADD_5|co_net  ;
wire \PCKRTINSERT_C18R12_lut_4|xy_net  ;
wire \C8R8_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].sr1  ;
wire \mipi_inst_u_mipi1|prdata[30]_net  ;
wire \mipi_inst_u_mipi1|prdata[29]_net  ;
wire \ii2151|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48].sclk1  ;
wire \carry_9_4__ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sr1  ;
wire \ii2922|xy_net  ;
wire \u_8051_u_h6_8051|memdatao_comb[1]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4].sr1  ;
wire \mcu_arbiter_reg_din_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1].sclk1  ;
wire \carry_9_7__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[5]|qx_net  ;
wire \carry_13_ADD_3.ainv  ;
wire \ii1982|xy_net  ;
wire \ii2082|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[2].sclk1  ;
wire \ii2467|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3].mclk1b  ;
wire \ii2853|xy_net  ;
wire \ii3338|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4].mclk1b  ;
wire \mcu_arbiter_reg_memack_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[25].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_fifo_empty_reg|qx_net  ;
wire \glue_dnum_s_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25]|qx_net  ;
wire \carry_9_5__ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0]|qx_net  ;
wire \carry_9_5__ADD_5|pb_net  ;
wire \PCKRTINSERT_C18R6_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7].sr1  ;
wire \ii2784|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15].sr1  ;
wire \glue_cmd_s_reg[4].sclk1  ;
wire \carry_9_8__ADD_3|s_net  ;
wire \carry_8_ADD_3.ainv  ;
wire \C10R12_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8].sclk1  ;
wire \carry_9_10__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[23]_net  ;
wire \carry_12_1__ADD_4|pb_net  ;
wire \mcu_arbiter_u_emif2apb_memwr_s_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ;
wire \C18R17_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[13]_net  ;
wire \ii2339|xy_net  ;
wire \ii2340|xy_net  ;
wire \ii2725|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28].sr1  ;
wire [13:0] \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6]|qx_net  ;
wire \carry_9_6__ADD_7|s_net  ;
wire \carry_12_ADD_9.ainv  ;
wire \PCKRTINSERT_C8R5_lut_7|xy_net  ;
wire \carry_12_1__ADD_9|co_net  ;
wire \carry_11_ADD_3|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5].mclk1b  ;
wire \glue_rd_start_f_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4].mclk1b  ;
wire \C18R5_csi_logic|cin_net  ;
wire \ii2656|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4].sclk1  ;
wire \carry_9_9__ADD_3|s_net  ;
wire \mcu_arbiter_func_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sr1  ;
wire \carry_9_13__ADD_8.ainv  ;
wire \carry_12_1__ADD_10|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42].sr1  ;
wire \carry_11_ADD_3.ainv  ;
wire \PCKRTINSERT_ii2208|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[2]_net  ;
wire \mcu_arbiter_reg_din_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[6]_net  ;
wire \ii2212|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[19].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21].sclk1  ;
wire \ii2587|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2].sclk1  ;
wire \PCKRTINSERT_ii2714|x_net  ;
wire \io_swire_inst.id  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12].mclk1b  ;
wire \glue_dnum_s_reg[11].mclk1b  ;
wire \carry_9_7__ADD_7|s_net  ;
wire \carry_12_0__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8].sclk1  ;
wire \PCKRTINSERT_C18R8_lut_2|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[4]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6].sclk1  ;
wire \mipi_inst_u_mipi2|tx_dphy_rdy_net  ;
wire \ii2143|xy_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16].sr1  ;
wire \ii2914|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5].mclk1b  ;
wire \carry_9_3__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55].sr1  ;
wire \carry_9_6__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9]|qx_net  ;
wire \carry_9_9__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6].sr1  ;
wire \glue_pasm_cmd_rq_o_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33]|qx_net  ;
wire \PCKRTINSERT_C18R16_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10].sr1  ;
wire \glue_cmd_s_reg[0].sr1  ;
wire \ii2074|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[6]|qx_net  ;
wire \carry_9_8__ADD_7|s_net  ;
wire \ii2459|xy_net  ;
wire \ii2460|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0].mclk1b  ;
wire \carry_12_1__ADD_3|s_net  ;
wire \ii2845|xy_net  ;
wire \ii3331|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7].sclk1  ;
wire \carry_12_0__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[6]_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0].sr1  ;
wire \carry_9_3__ADD_0|p_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29].sr1  ;
wire \glue_rd_start_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3]|qx_net  ;
wire \ii2776|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14]|qx_net  ;
wire \mipi_inst_u_mipi1|prdata[4]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19].sr1  ;
wire \glue_dnum_s_reg[7]|qx_net  ;
wire \TEST_PCKRTINSERT_C16R14_lut_4|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7].sr1  ;
wire \carry_9_11__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28].mclk1b  ;
wire \carry_12_ADD_10.ainv  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf|x_net  ;
wire \PCKRTINSERT_C20R6_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3].mclk1b  ;
wire \TEST_PCKRTINSERT_C20R16_lut_3|x_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].sclk1  ;
wire \mcu_arbiter_func_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2]|qx_net  ;
wire \carry_9_9__ADD_7|s_net  ;
wire \carry_9_5__ADD_3|co_net  ;
wire \carry_12_2__ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.sr1  ;
wire \glue_dnum_s_reg[5].sclk1  ;
wire \carry_9_8__ADD_6|co_net  ;
wire \C16R5_csi_logic|cin_net  ;
wire \ii2332|xy_net  ;
wire \mipi_inst_u_mipi2|pready_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.peek_en  ;
wire \ii2717|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[27].sr1  ;
wire \uut_dataReadBack_mipi_periph_dphy_direction_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_sc_vs_reg.sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[1]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.sclk1  ;
wire \carry_9_4__ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0].sr1  ;
wire \glue_cmd_s_reg[2].mclk1b  ;
wire \carry_12_1__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9].mclk1b  ;
wire \C10R15_cso_logic|p4outb_net  ;
wire \carry_12_0__ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0].mclk1b  ;
wire \ii2648|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[13]_net  ;
wire \glue_dnum_s_reg[4].sr1  ;
wire \mipi_inst_u_mipi2|prdata[17]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0].sclk1  ;
wire \PCKRTINSERT_C8R9_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3]|qx_net  ;
wire \mcu_arbiter_reg_din_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4].sclk1  ;
wire \ii2194|xy_net  ;
wire \ii2204|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13].sclk1  ;
wire \carry_9_5__ADD_0|p_net  ;
wire \ii2579|xy_net  ;
wire \ii2580|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[19]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18].mclk1b  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[9]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  ;
wire \carry_9_11__ADD_1.ainv  ;
wire \carry_12_1__ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[26]_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[17]_net  ;
wire \mipi_inst_u_mipi2|prdata[31]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[14]_net  ;
wire \ii2135|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33].sclk1  ;
wire \ii2521|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2]|qx_net  ;
wire \C10R12_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1].mclk1b  ;
wire \ii2896|xy_net  ;
wire \ii2906|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26]|qx_net  ;
wire \ii3382|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[19].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[20].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5].mclk1b  ;
wire \carry_9_6__ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25]|qx_net  ;
wire \ii2066|xy_net  ;
wire \ii2452|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3].sclk1  ;
wire \ii2837|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2].sr1  ;
wire \TEST_PCKRTINSERT_C20R16_lut_7|x_net  ;
wire \ii3323|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1].sr1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[31]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36].mclk1b  ;
wire \carry_12_2__ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23].sr1  ;
wire \PCKRTINSERT_ii2217|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sr1  ;
wire \ii2768|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[23]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net  ;
wire \carry_9_7__ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17].mclk1b  ;
wire \io_rx_decode_hsync_inst.f_oen  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7]|qx_net  ;
wire \ii2699|xy_net  ;
wire \ii2709|xy_net  ;
wire \ii2710|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2]|qx_net  ;
wire \carry_9_7__ADD_5.ainv  ;
wire \carry_9_11__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15]|qx_net  ;
wire \ii2641|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]|qx_net  ;
wire \carry_9_8__ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1]|qx_net  ;
wire \carry_12_1__ADD_9.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29].sclk1  ;
wire \PCKRTINSERT_ii2048|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sr1  ;
wire \ii2186|xy_net  ;
wire \ii2572|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48].mclk1b  ;
wire \C10R15_altinv|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6].mclk1b  ;
wire \u_gbuf_u_gbuf|out_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6].sclk1  ;
wire \carry_13_ADD_11.ainv  ;
wire \C16R4_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg.sclk1  ;
wire \carry_9_6__ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4].sclk1  ;
wire \ii2127|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25].sclk1  ;
wire \carry_9_9__ADD_0|p_net  ;
wire \ii2513|xy_net  ;
wire \mcu_arbiter_u_emif2apb_fpga_HRD_reg|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6].sclk1  ;
wire \ii2888|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg.mclk1b  ;
wire \ii3374|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4].sclk1  ;
wire \carry_9_3__ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6]|qx_net  ;
wire \carry_12_2__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[7]_net  ;
wire \ii2058|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6]|qx_net  ;
wire \ii2444|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31].sclk1  ;
wire \C18R15_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1]|qx_net  ;
wire \ii2829|xy_net  ;
wire \ii2830|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[12].sr1  ;
wire \carry_12_0__ADD_0|p_net  ;
wire \ii3315|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].sr1  ;
wire \C20R16_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  ;
wire \PCKRTINSERT_ii3333|x_net  ;
wire \carry_12_2__ADD_9|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[5]_net  ;
wire \C20R16_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5].sclk1  ;
wire \ii2000|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27]|qx_net  ;
wire \ii2375|xy_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net  ;
wire \ii2761|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[12]_net  ;
wire \TEST_PCKRTINSERT_C16R7_lut_1|x_net  ;
wire \carry_9_12__ADD_2.ainv  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17].mclk1b  ;
wire \glue_pasm_tx_act_d_reg.sr1  ;
wire \carry_12_1__ADD_0|p_net  ;
wire \mcu_arbiter_func_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[13]_net  ;
wire \ii2692|xy_net  ;
wire \ii2702|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[7]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[11].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[5].sclk1  ;
wire \ii2247|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2].sclk1  ;
wire \ii2633|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7].sclk1  ;
wire \mipi_inst_u_mipi2|CM[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6].sclk1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17].sr1  ;
wire \TEST_PCKRTINSERT_C18R9_lut_5|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18].mclk1b  ;
wire \carry_12_2__ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22].sclk1  ;
wire \mipi_inst_u_mipi_pll|CLKOUT1_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[3]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0]|qx_net  ;
wire \carry_9_ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4].sclk1  ;
wire \ii2178|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4].mclk1b  ;
wire \ii2564|xy_net  ;
wire \ii3050|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg|qx_net  ;
wire \mipi_inst_u_mipi1|prdata[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[1]_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1].sclk1  ;
wire \ii2119|xy_net  ;
wire \ii2120|xy_net  ;
wire \mipi_inst_u_mipi2|prdata[4]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].sclk1  ;
wire \ii2495|xy_net  ;
wire \ii2505|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1]|qx_net  ;
wire \carry_9_12__ADD_4|pb_net  ;
wire \ii2881|xy_net  ;
wire \carry_9_8__ADD_6.ainv  ;
wire \ii3366|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0].mclk1b  ;
wire \carry_9_ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net  ;
wire \carry_9_3__ADD_0|co_net  ;
wire \u_pll_pll_u0|CO1_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ;
wire \carry_9_6__ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].sclk1  ;
wire \carry_9_9__ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29].mclk1b  ;
wire \PCKRTINSERT_ii2647|x_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[2]_net  ;
wire \ii2051|xy_net  ;
wire \ii2436|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ;
wire \TEST_PCKRTINSERT_C16R7_lut_5|x_net  ;
wire \PCKRTINSERT_ii2895|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2]|qx_net  ;
wire \ii2822|xy_net  ;
wire \mipi_inst_u_mipi1|prdata[24]_net  ;
wire \ii3307|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3]|qx_net  ;
wire \PCKRTINSERT_C20R10_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].mclk1b  ;
wire \carry_12_2__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2].mclk1b  ;
wire \mcu_arbiter_u_psram_u_psram|datao[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6]|qx_net  ;
wire \ii2753|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[15]_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3].mclk1b  ;
wire \mipi_inst_u_mipi2|clk_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23].mclk1b  ;
wire \C14R7_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1].sr1  ;
wire \carry_9_ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[0]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg.sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ;
wire \ii2298|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ;
wire \ii2684|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11]|qx_net  ;
wire \glue_dnum_s_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sclk1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf|x_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[6].sr1  ;
wire \PCKRTINSERT_ii2736|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0].sclk1  ;
wire \ii2239|xy_net  ;
wire \ii2240|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1].sr1  ;
wire \carry_8_ADD_2|co_net  ;
wire \ii2625|xy_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[17]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6].mclk1b  ;
wire \TEST_PCKRTINSERT_ii2806|x_net  ;
wire \PCKRTINSERT_C6R3_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ;
wire \carry_9_ADD_5|s_net  ;
wire \carry_12_ADD_4.ainv  ;
wire \ii2171|xy_net  ;
wire \ii2556|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23].sr1  ;
wire \TEST_PCKRTINSERT_C18R11_lut_2|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ;
wire \mcu_arbiter_reg_din_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17].sclk1  ;
wire \carry_9_10__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46].sr1  ;
wire \carry_9_13__ADD_3.ainv  ;
wire \mcu_arbiter_u_psram_u_psram|datao[31]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].sclk1  ;
wire \carry_9_ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[7]|qx_net  ;
wire \PCKRTINSERT_C6R4_lut_7|xy_net  ;
wire \ii2112|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ;
wire \carry_13_ADD_3|s_net  ;
wire \ii2487|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5].mclk1b  ;
wire \ii2873|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[1]_net  ;
wire \ii3358|xy_net  ;
wire \mcu_arbiter_u_pfifo_u_inst.peek_rd_en  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].mclk1b  ;
wire \carry_11_ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2]|qx_net  ;
wire \carry_9_12__ADD_2|co_net  ;
wire \ii2043|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7].mclk1b  ;
wire \ii2428|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ;
wire \ii2814|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net  ;
wire \carry_9_3__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ;
wire \C18R11_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11]|qx_net  ;
wire \glue_cmd_s_reg[1]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7]|qx_net  ;
wire \ii2745|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ;
wire \rstn_r_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4]|qx_net  ;
wire \carry_12_ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_fifo_readen_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7].mclk1b  ;
wire \carry_12_0__ADD_3.ainv  ;
wire \PCKRTINSERT_C10R13_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0]|qx_net  ;
wire \mipi_inst_u_mipi2|CN[3]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_valid_d_reg.sr1  ;
wire \ii2291|xy_net  ;
wire \ii2301|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63].sr1  ;
wire \ii2676|xy_net  ;
wire \carry_9_9__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18].mclk1b  ;
wire \carry_9_7__ADD_5|pb_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].mclk1b  ;
wire \PCKRTINSERT_C10R10_lut_0|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14].sr1  ;
wire \glue_pasm_packet_finish_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17]|qx_net  ;
wire \glue_cmd_s_reg[7].sr1  ;
wire \TEST_PCKRTINSERT_C18R11_lut_6|x_net  ;
wire \ii2232|xy_net  ;
wire \mcu_arbiter_data_sel_reg.mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21].sclk1  ;
wire \carry_13_ADD_7|co_net  ;
wire \ii2617|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6].mclk1b  ;
wire \carry_9_4__ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14].mclk1b  ;
wire \glue_dnum_s_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5]|qx_net  ;
wire \carry_13_ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.peek_en  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net  ;
wire \carry_12_0__ADD_6|co_net  ;
wire \ii2163|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0].mclk1b  ;
wire \ii2934|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7].mclk1b  ;
wire \PCKRTINSERT_C6R7_lut_7|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[10]_net  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[0].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.peek_rd_en  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net  ;
wire \mipi_inst_u_mipi2|prdata[12]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35]|qx_net  ;
wire \mcu_arbiter_func_reg[0].mclk1b  ;
wire \ii1994|xy_net  ;
wire \ii2094|xy_net  ;
wire \ii2104|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[8]|qx_net  ;
wire \ii2479|xy_net  ;
wire \ii2480|xy_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sr1  ;
wire \ii2865|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ;
wire \ii3351|xy_net  ;
wire \rstn_r_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[10]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0].sr1  ;
wire \carry_11_ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[4]_net  ;
wire \PCKRTINSERT_C6R8_lut_7|xy_net  ;
wire \ii2035|xy_net  ;
wire \ii2421|xy_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[21]_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5]|qx_net  ;
wire \ii2796|xy_net  ;
wire \ii2806|xy_net  ;
wire \mipi_inst_u_mipi2|prdata[25]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ;
wire \ii3282|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3].sr1  ;
wire \glue_dnum_s_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31].mclk1b  ;
wire \PCKRTINSERT_C20R17_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ;
wire \ii2737|xy_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memwr_s_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ;
wire \carry_12_ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  ;
wire \carry_9_11__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sr1  ;
wire \glue_cmd_s_reg[4].mclk1b  ;
wire \PCKRTINSERT_ii2661|x_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[25]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ;
wire \ii2283|xy_net  ;
wire \ii2668|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5].sr1  ;
wire \PCKRTINSERT_C20R18_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_hsync_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[17]_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5]|qx_net  ;
wire \TEST_PCKRTINSERT_ii2141|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1].sr1  ;
wire \carry_9_13__ADD_4|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].sr1  ;
wire \glue_dnum_s_reg[1].mclk1b  ;
wire \ii2224|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8].sr1  ;
wire \carry_13_ADD_0|co_net  ;
wire \ii2599|xy_net  ;
wire \ii2609|xy_net  ;
wire \ii2610|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7].sr1  ;
wire \carry_9_4__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10].sr1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net  ;
wire \carry_9_7__ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21].mclk1b  ;
wire \carry_9_4__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3]|qx_net  ;
wire \carry_9_7__ADD_0.ainv  ;
wire \carry_9_10__ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2].mclk1b  ;
wire \C18R21_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4]|qx_net  ;
wire \PCKRTINSERT_C20R20_lut_4|xy_net  ;
wire \ii2155|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ;
wire \ii2926|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3].sr1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].sclk1  ;
wire \carry_12_1__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27]|qx_net  ;
wire \ii2086|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0]|qx_net  ;
wire \ii2472|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg.mclk1b  ;
wire \ii2857|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.peek_rd_en  ;
wire \ii3343|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14]|qx_net  ;
wire \PCKRTINSERT_ii2160|x_net  ;
wire \PCKRTINSERT_ii2159|x_net  ;
wire \carry_9_ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ;
wire \ii2027|xy_net  ;
wire \PCKRTINSERT_C18R6_lut_6|xy_net  ;
wire \ii2413|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[13].mclk1b  ;
wire \PCKRTINSERT_ii2665|x_net  ;
wire \ii2788|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ;
wire \C18R13_cso_logic|r4outb_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59]|qx_net  ;
wire \carry_8_ADD_3|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19].mclk1b  ;
wire \carry_13_ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1]|qx_net  ;
wire \ii2729|xy_net  ;
wire \ii2730|xy_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[2]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10]|qx_net  ;
wire \PCKRTINSERT_ii2838|x_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[4].mclk1b  ;
wire \carry_12_ADD_1|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17]|qx_net  ;
wire \ii2661|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[7]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[16].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net  ;
wire \carry_9_10__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0]|qx_net  ;
wire \mcu_arbiter_reg_din_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[19].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[20].sr1  ;
wire \ii2216|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ;
wire \ii2592|xy_net  ;
wire \ii2602|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sclk1  ;
wire \glue_rd_start_f_reg.sclk1  ;
wire \C18R4_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[11]_net  ;
wire \PCKRTINSERT_C18R8_lut_6|xy_net  ;
wire \glue_pasm_cmd_rq_o_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2]|qx_net  ;
wire \carry_9_13__ADD_2|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wr_mem_n  ;
wire \u_8051_u_h6_8051|memaddr_comb[18]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5].mclk1b  ;
wire \ii2147|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[25].mclk1b  ;
wire \C18R17_and4_logic|o_net  ;
wire \ii2918|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.mclk1b  ;
wire \carry_9_11__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1]|qx_net  ;
wire \ii2078|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8]|qx_net  ;
wire \ii2464|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1].sr1  ;
wire \C20R8_altinv|o_net  ;
wire \C18R15_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3]|qx_net  ;
wire \ii2849|xy_net  ;
wire \ii2850|xy_net  ;
wire \ii3335|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1]|qx_net  ;
wire \carry_8_ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[0].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf|xy_net  ;
wire \mipi_inst_u_mipi2|CM[7]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4].sr1  ;
wire \ii2781|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg.mclk1b  ;
wire \carry_9_8__ADD_5|pb_net  ;
wire \C14R22_cso_logic|p4outb_net  ;
wire \glue_rd_cmd_flag_reg|qx_net  ;
wire \carry_9_12__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sclk1  ;
wire \glue_cmd_s_reg[1].sclk1  ;
wire \carry_9_5__ADD_5.ainv  ;
wire \carry_12_ADD_5|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[9]_net  ;
wire \carry_9_8__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19].mclk1b  ;
wire \carry_9_5__ADD_7|co_net  ;
wire \glue_dnum_s_reg[9].sclk1  ;
wire \ii2336|xy_net  ;
wire \ii2722|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sr1  ;
wire \carry_9_10__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63].mclk1b  ;
wire \mipi_inst_u_mipi1|prdata[18]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[8]_net  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].mclk1b  ;
wire \carry_12_2__ADD_5.ainv  ;
wire \carry_12_1__ADD_6|co_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7].mclk1b  ;
wire \carry_9_13__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net  ;
wire \ii2653|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[10]_net  ;
wire \glue_rx_packet_tx_packet_rstrf_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21].mclk1b  ;
wire \u_8051_u_h6_8051|memaddr_comb[9]_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[2]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21]|qx_net  ;
wire \mcu_arbiter_apb_sel_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2]|qx_net  ;
wire \ii2198|xy_net  ;
wire \ii2208|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6].mclk1b  ;
wire \carry_9_11__ADD_4|s_net  ;
wire \ii2584|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4].sr1  ;
wire \u_8051_u_h6_8051|memdatao_comb[3]_net  ;
wire \TEST_PCKRTINSERT_C10R12_lut_7|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5]|qx_net  ;
wire \TEST_PCKRTINSERT_C20R8_lut_3|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5]|qx_net  ;
wire \ii2139|xy_net  ;
wire \ii2140|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[26]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37].sclk1  ;
wire \carry_13_ADD_5.ainv  ;
wire \ii2525|xy_net  ;
wire \ii2911|xy_net  ;
wire \glue_rd_cmd_flag_d_reg.sclk1  ;
wire \PCKRTINSERT_ii1984|x_net  ;
wire \ii3386|xy_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[12]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[7]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sclk1  ;
wire \PCKRTINSERT_C18R16_lut_1|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wr_mem_n  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].sr1  ;
wire \carry_9_12__ADD_4|s_net  ;
wire \mcu_arbiter_u_emif2apb_memrd_s_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ;
wire \TEST_PCKRTINSERT_ii2660|x_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[9].sclk1  ;
wire \carry_12_ADD_9|s_net  ;
wire \ii2071|xy_net  ;
wire \u_8051_u_h6_8051|memrd_comb_net  ;
wire \ii2456|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4]|qx_net  ;
wire \ii2842|xy_net  ;
wire \ii3327|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12].mclk1b  ;
wire \carry_8_ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6]|qx_net  ;
wire \carry_9_10__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sr1  ;
wire \mcu_arbiter_u_psram_u_psram|datao[25]_net  ;
wire \mcu_arbiter_u_psram_dsel_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4].mclk1b  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf|x_net  ;
wire \C16R7_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[15]_net  ;
wire \ii2773|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31].sr1  ;
wire \C16R7_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ;
wire \PCKRTINSERT_C20R6_lut_1|xy_net  ;
wire \carry_9_13__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1].sr1  ;
wire \u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly|xy_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[17].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17]|qx_net  ;
wire \carry_9_5__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2].sr1  ;
wire \glue_dnum_s_reg[2].sclk1  ;
wire \carry_9_8__ADD_3|co_net  ;
wire \ii2328|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1].mclk1b  ;
wire \ii2714|xy_net  ;
wire \carry_9_11__ADD_6|co_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[21]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13]|qx_net  ;
wire \glue_dnum_s_reg[12]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44].sr1  ;
wire \carry_11_ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[4]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg.sclk1  ;
wire \ii2645|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sclk1  ;
wire \PCKRTINSERT_C20R7_lut_1|xy_net  ;
wire \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rd_mem_n  ;
wire \TEST_PCKRTINSERT_C20R8_lut_7|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6]|qx_net  ;
wire \PCKRTINSERT_C8R9_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[6]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sclk1  ;
wire \ii2191|xy_net  ;
wire \ii2201|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sclk1  ;
wire \ii2576|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57].sr1  ;
wire \carry_9_6__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1]|qx_net  ;
wire \carry_9_9__ADD_2.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4].sr1  ;
wire \carry_9_3__ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2].sr1  ;
wire \PCKRTINSERT_C18R19_lut_1|xy_net  ;
wire \mcu_arbiter_reg_sel_reg.sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[9]|qx_net  ;
wire \ii2132|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29].sclk1  ;
wire \glue_cmd_s_reg[2].sr1  ;
wire \ii2517|xy_net  ;
wire \ii2893|xy_net  ;
wire \ii2903|xy_net  ;
wire \ii3378|xy_net  ;
wire \mcu_arbiter_u_psram_dsel_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ;
wire \C18R10_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[30].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[29].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4]|qx_net  ;
wire \ii2063|xy_net  ;
wire \C14R7_csi_logic|cin_net  ;
wire \ii2448|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0].sclk1  ;
wire \ii2834|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8].sr1  ;
wire \ii3319|xy_net  ;
wire \ii3320|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4]|qx_net  ;
wire \mipi_inst_u_mipi1|prdata[6]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5].sclk1  ;
wire \mcu_arbiter_func_reg[4].sr1  ;
wire \glue_cmd_s_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg.sr1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wr_mem_n  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ;
wire \C18R17_cso_logic|p8outb_net  ;
wire \ii2379|xy_net  ;
wire \ii2380|xy_net  ;
wire \mcu_arbiter_reg_din_reg[1].mclk1b  ;
wire \ii2765|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1]|qx_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[3]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[9].sr1  ;
wire \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8].mclk1b  ;
wire \mcu_arbiter_func_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1].mclk1b  ;
wire \ii2696|xy_net  ;
wire \ii2706|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sclk1  ;
wire \glue_dnum_s_reg[0]|qx_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[15]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2]|qx_net  ;
wire \glue_dnum_s_reg[6].sr1  ;
wire \mipi_inst_u_mipi2|prdata[20]_net  ;
wire \mipi_inst_u_mipi2|prdata[19]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19]|qx_net  ;
wire \mcu_arbiter_reg_din_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1]|qx_net  ;
wire \ii2252|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ;
wire \ii2637|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8].mclk1b  ;
wire \mcu_arbiter_fifo_clr_f_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1].sclk1  ;
wire \carry_12_ADD_2|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16].mclk1b  ;
wire \glue_dnum_s_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[12]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26].sclk1  ;
wire \carry_9_11__ADD_3.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2].mclk1b  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[28]_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[20]_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[19]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3].sr1  ;
wire \PCKRTINSERT_C8R11_lut_7|xy_net  ;
wire \ii2183|xy_net  ;
wire \ii2568|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6]|qx_net  ;
wire \carry_9_10__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sclk1  ;
wire \carry_11_ADD_3|s_net  ;
wire \C16R15_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rd_mem_n  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37]|qx_net  ;
wire \TEST_PCKRTINSERT_ii2842|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[12]_net  ;
wire \carry_9_9__ADD_5|pb_net  ;
wire \PCKRTINSERT_ii3377|x_net  ;
wire \mcu_arbiter_func_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5].sclk1  ;
wire \ii2124|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ;
wire \ii2499|xy_net  ;
wire \ii2509|xy_net  ;
wire \ii2510|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3].sclk1  ;
wire \C18R17_csi_logic|cin_net  ;
wire \ii2885|xy_net  ;
wire \ii3371|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5].mclk1b  ;
wire \carry_9_3__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[12]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].sr1  ;
wire \carry_9_6__ADD_7|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ;
wire \carry_9_11__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25].sr1  ;
wire \glue_rd_cmd_flag_d_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sclk1  ;
wire \ii2055|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7]|qx_net  ;
wire \ii2441|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9].sr1  ;
wire \ii2826|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_req_reg|qx_net  ;
wire \ii3312|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[25]_net  ;
wire \carry_12_2__ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].sclk1  ;
wire \C10R16_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].mclk1b  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[1]_net  ;
wire \ii2372|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[3]|qx_net  ;
wire \ii2757|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6].mclk1b  ;
wire \carry_9_7__ADD_7.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28].mclk1b  ;
wire \PCKRTINSERT_C10R6_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4].sr1  ;
wire \glue_cmd_s_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sclk1  ;
wire \carry_9_12__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3]|qx_net  ;
wire \C10R15_cso_logic|p8outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]|qx_net  ;
wire \TEST_PCKRTINSERT_C14R7_lut_2|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9].mclk1b  ;
wire \carry_9_3__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4].mclk1b  ;
wire \ii2688|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0].sclk1  ;
wire \u_8051_u_h6_8051|port0o[1]_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50]|qx_net  ;
wire \carry_11_ADD_7|s_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[14]_net  ;
wire \mipi_inst_u_mipi2|CO[1]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0].sr1  ;
wire \glue_dnum_s_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0]|qx_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6].mclk1b  ;
wire \carry_8_ADD_6|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5].mclk1b  ;
wire \ii2244|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4].sclk1  ;
wire \PCKRTINSERT_C10R7_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ;
wire \ii2630|xy_net  ;
wire \ii2629|xy_net  ;
wire \C20R16_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0].sclk1  ;
wire \carry_9_13__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[24]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].mclk1b  ;
wire \carry_9_4__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[7]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6]|qx_net  ;
wire \ii2175|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0].mclk1b  ;
wire \ii2561|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1].sclk1  ;
wire net_C12R1_c1r1_db_9 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5].mclk1b  ;
wire net_C12R1_c1r1_db_8 ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6].sclk1  ;
wire net_C12R1_c1r1_db_7 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7]|qx_net  ;
wire net_C12R1_c1r1_db_6 ;
wire \C20R8_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25].mclk1b  ;
wire net_C12R1_c1r1_db_5 ;
wire \C8R9_csi_logic|cin_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3].sr1  ;
wire net_C12R1_c1r1_db_4 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5].sclk1  ;
wire \PCKRTINSERT_ii3050|x_net  ;
wire \TEST_PCKRTINSERT_C8R8_lut_3|x_net  ;
wire net_C12R1_c1r1_db_3 ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6].mclk1b  ;
wire \carry_11_ADD_6|pb_net  ;
wire net_C12R1_c1r1_db_2 ;
wire \carry_9_ADD_6|co_net  ;
wire net_C12R1_c1r1_db_1 ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sclk1  ;
wire net_C12R1_c1r1_db_0 ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30]|qx_net  ;
wire \glue_dnum_s_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg|qx_net  ;
wire \ii2116|xy_net  ;
wire \ii2502|xy_net  ;
wire \ii2492|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].mclk1b  ;
wire \ii2877|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[14].sr1  ;
wire \ii3363|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rd_mem_n  ;
wire \carry_9_5__ADD_0|s_net  ;
wire \carry_9_6__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[7]_net  ;
wire \carry_9_9__ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7].sclk1  ;
wire \carry_9_12__ADD_6|co_net  ;
wire \ii2047|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[15].mclk1b  ;
wire \ii2433|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18]|qx_net  ;
wire \u_8051_u_h6_8051|memaddr_comb[13]_net  ;
wire \ii2818|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg.mclk1b  ;
wire \PCKRTINSERT_C20R10_lut_1|xy_net  ;
wire \ii3304|xy_net  ;
wire \carry_12_ADD_6|pb_net  ;
wire \TEST_PCKRTINSERT_C14R7_lut_6|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50]|qx_net  ;
wire \PCKRTINSERT_C10R9_lut_5|xy_net  ;
wire \carry_9_3__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31].sclk1  ;
wire \mipi_inst_u_mipi1|periph_rx_cmd[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5].sr1  ;
wire \carry_9_12__ADD_4.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[27].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4].sr1  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[9]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_fifo_sync_readen_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[15]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11]|qx_net  ;
wire \ii2750|xy_net  ;
wire \ii2749|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  ;
wire \carry_9_6__ADD_0|s_net  ;
wire \C8R8_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[9]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[13].sr1  ;
wire \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf|xy_net  ;
wire \mcu_arbiter_u_emif2apb_memdatai_reg[6].mclk1b  ;
wire \TEST_PCKRTINSERT_C18R13_lut_3|x_net  ;
wire \PCKRTINSERT_C20R11_lut_1|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sclk1  ;
wire \ii2295|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0].sclk1  ;
wire \ii2681|xy_net  ;
wire \carry_13_ADD_6|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net  ;
wire \ii3166|xy_net  ;
wire \carry_9_4__ADD_6|pb_net  ;
wire \mipi_inst_u_mipi2|CM[2]_net  ;
wire \carry_9_4__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20].sr1  ;
wire \PCKRTINSERT_C10R10_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].mclk1b  ;
wire \PCKRTINSERT_C16R8_lut_6|xy_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_first_3e_reg|qx_net  ;
wire \carry_9_5__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[4]_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sr1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[5]_net  ;
wire \glue_rd_start_d_reg.sr1  ;
wire \carry_9_7__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25].sclk1  ;
wire \ii2236|xy_net  ;
wire \carry_12_0__ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sclk1  ;
wire \ii2622|xy_net  ;
wire \TEST_PCKRTINSERT_C8R8_lut_7|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[26].sr1  ;
wire \C16R4_cso_logic|p8outb_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3].mclk1b  ;
wire \PCKRTINSERT_C20R12_lut_1|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11].sclk1  ;
wire \mipi_inst_u_mipi1|prdata[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7].mclk1b  ;
wire \carry_12_2__ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[3]_net  ;
wire \ii2167|xy_net  ;
wire \carry_9_5__ADD_4|s_net  ;
wire \mipi_inst_u_mipi2|prdata[6]_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[27].mclk1b  ;
wire \glue_rx_packet_tx_packet_fifo_vs_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31]|qx_net  ;
wire \carry_9_8__ADD_8.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2]|qx_net  ;
wire \carry_9_8__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1].mclk1b  ;
wire \u_8051_u_h6_8051|memaddr_comb[4]_net  ;
wire \ii2108|xy_net  ;
wire \ii2098|xy_net  ;
wire \ii1998|xy_net  ;
wire \ii2484|xy_net  ;
wire \ii2870|xy_net  ;
wire \ii2869|xy_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4]|qx_net  ;
wire \mipi_inst_u_mipi1|periph_dphy_direction_net  ;
wire \mipi_inst_u_mipi1|prdata[26]_net  ;
wire \ii3355|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ;
wire \carry_11_ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1].sr1  ;
wire \carry_9_6__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3].mclk1b  ;
wire \carry_11_ADD_0|p_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[16]|qx_net  ;
wire \ii2040|xy_net  ;
wire \ii2039|xy_net  ;
wire \PCKRTINSERT_ii2785|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2]|qx_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[6]_net  ;
wire \ii2425|xy_net  ;
wire \ii2811|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7].sclk1  ;
wire \carry_13_ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net  ;
wire \TEST_PCKRTINSERT_C18R13_lut_7|x_net  ;
wire \carry_9_9__ADD_0|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[9]_net  ;
wire \carry_9_ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10].sclk1  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[2]_net  ;
wire \PCKRTINSERT_ii2205|x_net  ;
wire \glue_dnum_s_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12].sr1  ;
wire \ii2742|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53].mclk1b  ;
wire \carry_12_ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4].sr1  ;
wire \carry_9_7__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6].mclk1b  ;
wire \PCKRTINSERT_C10R13_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sclk1  ;
wire \carry_8_ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1].sclk1  ;
wire \ii2287|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35].sr1  ;
wire \ii2673|xy_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[19]_net  ;
wire \mcu_arbiter_u_psram_u_psram|datao[20]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[10]_net  ;
wire \mcu_arbiter_code_sel_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_fifo_empty_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25].sr1  ;
wire \carry_9_10__ADD_5|pb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[28].sclk1  ;
wire \glue_rx_packet_tx_packet_fifo_vs_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23]|qx_net  ;
wire \PCKRTINSERT_C20R15_lut_1|xy_net  ;
wire \carry_12_ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4]|qx_net  ;
wire \carry_13_ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4].sclk1  ;
wire \mcu_arbiter_u_psram_dsel_reg[0].sr1  ;
wire \ii2228|xy_net  ;
wire \carry_9_4__ADD_4|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21].sclk1  ;
wire \ii2614|xy_net  ;
wire \carry_9_7__ADD_7|co_net  ;
wire \carry_9_8__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[11]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ;
wire \carry_9_13__ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2].sclk1  ;
wire \mcu_arbiter_u_psram_dsel_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7]|qx_net  ;
wire \carry_12_0__ADD_3|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[28]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1].mclk1b  ;
wire \ii2160|xy_net  ;
wire \ii2159|xy_net  ;
wire \carry_11_ADD_0.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38].sr1  ;
wire \ii2931|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[10]_net  ;
wire \C20R8_and4_logic|o_net  ;
wire \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[3]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7].mclk1b  ;
wire \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8].sr1  ;
wire \PCKRTINSERT_ii2789|x_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1].sr1  ;
wire \ii2101|xy_net  ;
wire \ii2091|xy_net  ;
wire \ii1991|xy_net  ;
wire \carry_9_9__ADD_4|s_net  ;
wire \ii2476|xy_net  ;
wire \ii2862|xy_net  ;
wire \ii3347|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3].sclk1  ;
wire \mcu_arbiter_reg_din_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14].mclk1b  ;
wire \carry_9_3__ADD_5.ainv  ;
wire \PCKRTINSERT_ii2199|x_net  ;
wire \carry_13_ADD_11|co_net  ;
wire \carry_9_6__ADD_1.ainv  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[8]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6].mclk1b  ;
wire \PCKRTINSERT_C6R8_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[0]|qx_net  ;
wire \ii2032|xy_net  ;
wire \ii2417|xy_net  ;
wire \ii2803|xy_net  ;
wire \ii2793|xy_net  ;
wire \carry_12_0__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0].sclk1  ;
wire \PCKRTINSERT_ii2963|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0]|qx_net  ;
wire \C14R7_cso_logic|p8outb_net  ;
wire \PCKRTINSERT_C20R17_lut_1|xy_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[19].mclk1b  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[20].mclk1b  ;
wire \mcu_arbiter_mipi_sel_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4].sclk1  ;
wire \carry_12_0__ADD_5.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1]|qx_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf|x_net  ;
wire \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf|x_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0].mclk1b  ;
wire \ii2734|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10].sclk1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[23]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sr1  ;
wire \PCKRTINSERT_ii2631|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].mclk1b  ;
wire \glue_dnum_s_reg[14]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15]|qx_net  ;
wire \mcu_arbiter_reg_memack_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].sr1  ;
wire \mipi_inst_u_mipi1|prdata[1]_net  ;
wire \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4].sr1  ;
wire \carry_12_1__ADD_4|s_net  ;
wire \glue_rx_packet_tx_packet_sc_vs_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_rstrf_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1]|qx_net  ;
wire \ii2665|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0].mclk1b  ;
wire \carry_9_3__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[24].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1]|qx_net  ;
wire \glue_rx_packet_tx_packet_rstsf_reg[1]|qx_net  ;
wire \mcu_arbiter_u_psram_memack_reg.sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sclk1  ;
wire \PCKRTINSERT_C10R17_lut_4|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sclk1  ;
wire \ii2221|xy_net  ;
wire \mcu_arbiter_u_emif2apb_write_data_temp_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13].sclk1  ;
wire \ii2606|xy_net  ;
wire \ii2596|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29].sr1  ;
wire \TEST_PCKRTINSERT_C16R14_lut_5|x_net  ;
wire \PCKRTINSERT_ii2794|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2].sclk1  ;
wire \mcu_arbiter_func_reg[1]|qx_net  ;
wire \carry_9_7__ADD_0|co_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_req_reg.sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26].mclk1b  ;
wire \carry_9_10__ADD_3|co_net  ;
wire \TEST_PCKRTINSERT_C20R16_lut_4|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4].sr1  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[10]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4]|qx_net  ;
wire \glue_dnum_s_reg[1].sr1  ;
wire \carry_9_13__ADD_6|co_net  ;
wire \mipi_inst_u_mipi2|prdata[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10]|qx_net  ;
wire \carry_12_2__ADD_4|s_net  ;
wire \PCKRTINSERT_C20R20_lut_1|xy_net  ;
wire \ii2152|xy_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[14].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49].sclk1  ;
wire \mcu_arbiter_reg_din_reg[1].sr1  ;
wire \ii2923|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13].sr1  ;
wire \carry_9_4__ADD_1|p_net  ;
wire \C18R11_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sr1  ;
wire \PCKRTINSERT_ii2719|x_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[5]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12]|qx_net  ;
wire \carry_12_0__ADD_8|s_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[6]_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7]|qx_net  ;
wire \C16R14_cso_logic|r4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10]|qx_net  ;
wire \ii1983|xy_net  ;
wire \ii2083|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10].sr1  ;
wire \glue_rx_packet_tx_packet_rx_cmd_d_reg[3].sclk1  ;
wire \C18R9_cso_logic|r4outb_net  ;
wire \ii2468|xy_net  ;
wire \ii2854|xy_net  ;
wire \mipi_inst_u_mipi1|periph_rx_payload[23]_net  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[14]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0].mclk1b  ;
wire \ii3339|xy_net  ;
wire \ii3340|xy_net  ;
wire \mipi_inst_u_mipi2|prdata[27]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6]|qx_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t71_out1_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0].sclk1  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0].sr1  ;
wire \glue_cmd_s_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31].sr1  ;
wire \carry_9_5__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[1]|qx_net  ;
wire \carry_9_5__ADD_6|pb_net  ;
wire \PCKRTINSERT_C18R6_lut_3|xy_net  ;
wire \ii2409|xy_net  ;
wire \ii2410|xy_net  ;
wire \mcu_arbiter_reg_din_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg.sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_reg|qx_net  ;
wire \PCKRTINSERT_ii2635|x_net  ;
wire \ii2785|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1].sr1  ;
wire \glue_cmd_s_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23].sr1  ;
wire \carry_12_1__ADD_8|s_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2].sr1  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9].sclk1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[27]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11]|qx_net  ;
wire \carry_12_1__ADD_5|pb_net  ;
wire \C18R21_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ;
wire \ii2341|xy_net  ;
wire \ii2726|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1].sr1  ;
wire \PCKRTINSERT_C18R14_lut_5|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7].sr1  ;
wire \glue_dnum_s_reg[2]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[19]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[20]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6]|qx_net  ;
wire \carry_9_6__ADD_1|p_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22]|qx_net  ;
wire \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.peek_rd_en  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[26].mclk1b  ;
wire \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8].sr1  ;
wire \ii2657|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].mclk1b  ;
wire \carry_12_2__ADD_8|s_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].mclk1b  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ;
wire \carry_9_4__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4]|qx_net  ;
wire \carry_9_7__ADD_2.ainv  ;
wire \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9]|qx_net  ;
wire \uut_dataReadBack_mipi_periph_tx_payload_reg[13].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net  ;
wire \PCKRTINSERT_ii2218|x_net  ;
wire \glue_rx_packet_tx_packet_rx_payload_d_reg[31].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24]|qx_net  ;
wire \mcu_arbiter_reg_din_reg[2].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0].mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22].sclk1  ;
wire \ii2213|xy_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9].sclk1  ;
wire \ii2588|xy_net  ;
wire \C18R13_cso_logic|p4outb_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4].mclk1b  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[11]_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sr1  ;
wire \TEST_PCKRTINSERT_ii2784|x_net  ;
wire \carry_9_7__ADD_1|p_net  ;
wire \PCKRTINSERT_C18R8_lut_3|xy_net  ;
wire \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9].sclk1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net  ;
wire \mcu_arbiter_apb_sel_reg.mclk1b  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5].sr1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7].sclk1  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40]|qx_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39]|qx_net  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2].sr1  ;
wire \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5].sr1  ;
wire \mcu_arbiter_u_pfifo_u_inst|dout[8]_net  ;
wire \carry_12_1__ADD_6.ainv  ;
wire \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7].sclk1  ;
wire \mcu_arbiter_func_reg[4].mclk1b  ;
wire \ii2144|xy_net  ;
wire \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42].sclk1  ;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2686 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [3] */ \ii2685|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2686|xy_net  )
);
defparam ii2686.x_mode = "";
defparam ii2686.xy_mode = "";
defparam ii2686.mode = 1'b0;
defparam ii2686.config_data = 64'hff3ff737fb3bf333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1]  (
	. di ( \ii2480|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2687 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2687|xy_net  )
);
defparam ii2687.x_mode = "";
defparam ii2687.xy_mode = "";
defparam ii2687.mode = 1'b0;
defparam ii2687.config_data = 64'h007f557faa7fff7f;
FG6X2 ii2688 (
	. f ( {
		/* f [5] */ \ii2686|xy_net ,
		/* f [4] */ \ii2687|xy_net ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \ii2612|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2688|xy_net  )
);
defparam ii2688.x_mode = "";
defparam ii2688.xy_mode = "";
defparam ii2688.mode = 1'b0;
defparam ii2688.config_data = 64'hffffffff00003323;
FG6X2 ii2689 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] (nc) */ nc0 ,
		/* f [1] (nc) */ nc1 ,
		/* f [0] (nc) */ nc2 
	} ),
	. x ( ),
	. xy ( \ii2689|xy_net  )
);
defparam ii2689.x_mode = "";
defparam ii2689.xy_mode = "";
defparam ii2689.mode = 1'b0;
defparam ii2689.config_data = 64'h0000ff0000ffffff;
FG6X2 ii2690 (
	. f ( {
		/* f [5] */ \ii2689|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2690|xy_net  )
);
defparam ii2690.x_mode = "";
defparam ii2690.xy_mode = "";
defparam ii2690.mode = 1'b0;
defparam ii2690.config_data = 64'h220a0f0f775f0f0f;
FG6X2 ii2700 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [0] */ \ii2699|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2700|xy_net  )
);
defparam ii2700.x_mode = "";
defparam ii2700.xy_mode = "";
defparam ii2700.mode = 1'b0;
defparam ii2700.config_data = 64'h040437f7c404f7f7;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]  (
	. di ( \ii2698|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27] .CLKSRSEL = 1'b0;
FG6X2 ii2691 (
	. f ( {
		/* f [5] (nc) */ nc3 ,
		/* f [4] */ \ii2609|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [0] (nc) */ nc4 
	} ),
	. x ( ),
	. xy ( \ii2691|xy_net  )
);
defparam ii2691.x_mode = "";
defparam ii2691.xy_mode = "";
defparam ii2691.mode = 1;
defparam ii2691.config_data = 64'hff0fff33ff0fff33;
FG6X2 ii2701 (
	. f ( {
		/* f [5] */ \ii2609|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [2] (nc) */ nc5 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] (nc) */ nc6 
	} ),
	. x ( ),
	. xy ( \ii2701|xy_net  )
);
defparam ii2701.x_mode = "";
defparam ii2701.xy_mode = "";
defparam ii2701.mode = 1'b0;
defparam ii2701.config_data = 64'hccffccffccccffff;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2]  (
	. di ( \PCKRTINSERT_ii2809|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2692 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2692|xy_net  )
);
defparam ii2692.x_mode = "";
defparam ii2692.xy_mode = "";
defparam ii2692.mode = 1'b0;
defparam ii2692.config_data = 64'h04073437c4c7f4f7;
FG6X2 ii2702 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2702|xy_net  )
);
defparam ii2702.x_mode = "";
defparam ii2702.xy_mode = "";
defparam ii2702.mode = 1'b0;
defparam ii2702.config_data = 64'h404370734c4f7c7f;
FG6X2 ii2693 (
	. f ( {
		/* f [5] */ \ii2692|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2691|xy_net ,
		/* f [1] (nc) */ nc7 ,
		/* f [0] */ \ii2690|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2693|xy_net  )
);
defparam ii2693.x_mode = "";
defparam ii2693.xy_mode = "";
defparam ii2693.mode = 1'b0;
defparam ii2693.config_data = 64'h000f55550f0f5555;
FG6X2 ii2703 (
	. f ( {
		/* f [5] */ \ii2700|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2702|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [1] */ \ii2701|xy_net ,
		/* f [0] (nc) */ nc8 
	} ),
	. x ( ),
	. xy ( \ii2703|xy_net  )
);
defparam ii2703.x_mode = "";
defparam ii2703.xy_mode = "";
defparam ii2703.mode = 1'b0;
defparam ii2703.config_data = 64'h033300000333ffff;
FG6X2 ii2704 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] (nc) */ nc9 ,
		/* f [2] */ \ii2609|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [0] (nc) */ nc10 
	} ),
	. x ( ),
	. xy ( \ii2704|xy_net  )
);
defparam ii2704.x_mode = "";
defparam ii2704.xy_mode = "";
defparam ii2704.mode = 1'b0;
defparam ii2704.config_data = 64'hffff3030ffff3f3f;
CARRY_SKIP_IN C18R16_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_7__ADD_7|co_net  ),
	. cin ( \C18R16_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_7__ADD_3|co_net  ),
	. cskip8 ( \C18R15_csi_logic|cin_net  ),
	. p03 ( \C18R15_and4_logic|o_net  ),
	. p07 ( \C18R15_cso_logic|p8outb_net  ),
	. p47 ( \C18R15_cso_logic|p4outb_net  ),
	. ripple ( \C18R15_cso_logic|r4outb_net  )
);
defparam C18R16_csi_logic.ALLOW_SKIP = 1;
defparam C18R16_csi_logic.CIN_BELOW = 1;
FG6X2 ii2695 (
	. f ( {
		/* f [5] (nc) */ nc11 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [3] (nc) */ nc12 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] (nc) */ nc13 
	} ),
	. x ( ),
	. xy ( \ii2695|xy_net  )
);
defparam ii2695.x_mode = "";
defparam ii2695.xy_mode = "";
defparam ii2695.mode = 1;
defparam ii2695.config_data = 64'h0303cfcf0303cfcf;
FG6X2 ii2705 (
	. f ( {
		/* f [5] (nc) */ nc14 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] (nc) */ nc15 ,
		/* f [1] (nc) */ nc16 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2705|xy_net  )
);
defparam ii2705.x_mode = "";
defparam ii2705.xy_mode = "";
defparam ii2705.mode = 1;
defparam ii2705.config_data = 64'h550055ff550055ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2696 (
	. f ( {
		/* f [5] */ \ii2695|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2696|xy_net  )
);
defparam ii2696.x_mode = "";
defparam ii2696.xy_mode = "";
defparam ii2696.mode = 1'b0;
defparam ii2696.config_data = 64'h400073f34c0c7fff;
FG6X2 ii2706 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] */ \ii2705|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2706|xy_net  )
);
defparam ii2706.x_mode = "";
defparam ii2706.xy_mode = "";
defparam ii2706.mode = 1'b0;
defparam ii2706.config_data = 64'h038b47cf0b0b4f4f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2]  (
	. di ( \ii2481|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2697 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2697|xy_net  )
);
defparam ii2697.x_mode = "";
defparam ii2697.xy_mode = "";
defparam ii2697.mode = 1'b0;
defparam ii2697.config_data = 64'h00cc33ff47474747;
FG6X2 ii2707 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2707|xy_net  )
);
defparam ii2707.x_mode = "";
defparam ii2707.xy_mode = "";
defparam ii2707.mode = 1'b0;
defparam ii2707.config_data = 64'h0c3f11110c3fdddd;
FG6X2 ii2698 (
	. f ( {
		/* f [5] (nc) */ nc17 ,
		/* f [4] */ \ii2694|xy_net ,
		/* f [3] */ \ii2697|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2696|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2698|xy_net  )
);
defparam ii2698.x_mode = "";
defparam ii2698.xy_mode = "";
defparam ii2698.mode = 1;
defparam ii2698.config_data = 64'h05c535f505c535f5;
FG6X2 ii2708 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \ii2704|xy_net ,
		/* f [3] */ \ii2707|xy_net ,
		/* f [2] (nc) */ nc18 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \ii2706|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2708|xy_net  )
);
defparam ii2708.x_mode = "";
defparam ii2708.xy_mode = "";
defparam ii2708.mode = 1'b0;
defparam ii2708.config_data = 64'h111111dd1111dddd;
FG6X2 ii2699 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] (nc) */ nc19 ,
		/* f [3] (nc) */ nc20 ,
		/* f [2] (nc) */ nc21 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2699|xy_net  )
);
defparam ii2699.x_mode = "";
defparam ii2699.xy_mode = "";
defparam ii2699.mode = 1'b0;
defparam ii2699.config_data = 64'h3333333355555555;
FG6X2 ii2709 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2709|xy_net  )
);
defparam ii2709.x_mode = "";
defparam ii2709.xy_mode = "";
defparam ii2709.mode = 1'b0;
defparam ii2709.config_data = 64'h550f0033550fff33;
FG6X2 ii2710 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2]|qx_net ,
		/* f [4] */ \ii2609|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [1] */ \ii2709|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2710|xy_net  )
);
defparam ii2710.x_mode = "";
defparam ii2710.xy_mode = "";
defparam ii2710.mode = 1'b0;
defparam ii2710.config_data = 64'hdfdfdfd5d5d5dfd5;
FG6X2 u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly (
	. f ( {
		/* f [5] (nc) */ nc22 ,
		/* f [4] (nc) */ nc23 ,
		/* f [3] */ \u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly|xy_net ,
		/* f [2] (nc) */ nc24 ,
		/* f [1] (nc) */ nc25 ,
		/* f [0] (nc) */ nc26 
	} ),
	. x ( ),
	. xy ( \u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly|xy_net  )
);
defparam u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly.x_mode = "";
defparam u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly.xy_mode = "";
defparam u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly.mode = 1;
defparam u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]  (
	. di ( \ii2703|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28] .CLKSRSEL = 1'b1;
FG6X2 ii2711 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2]|qx_net ,
		/* f [3] */ \ii2710|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] */ \ii2582|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2711|xy_net  )
);
defparam ii2711.x_mode = "";
defparam ii2711.xy_mode = "";
defparam ii2711.mode = 1'b0;
defparam ii2711.config_data = 64'hff00ff0eff01ff0f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3]  (
	. di ( \PCKRTINSERT_ii2766|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2712 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] (nc) */ nc27 ,
		/* f [3] (nc) */ nc28 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [0] (nc) */ nc29 
	} ),
	. x ( ),
	. xy ( \ii2712|xy_net  )
);
defparam ii2712.x_mode = "";
defparam ii2712.xy_mode = "";
defparam ii2712.mode = 1'b0;
defparam ii2712.config_data = 64'h0f0f0f0f33333333;
FG6X2 ii2713 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2712|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2713|xy_net  )
);
defparam ii2713.x_mode = "";
defparam ii2713.xy_mode = "";
defparam ii2713.mode = 1'b0;
defparam ii2713.config_data = 64'h1d111ddd0000ffff;
FG6X2 ii2715 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2715|xy_net  )
);
defparam ii2715.x_mode = "";
defparam ii2715.xy_mode = "";
defparam ii2715.mode = 1'b0;
defparam ii2715.config_data = 64'h30303f3f05f505f5;
FG6X2 ii2716 (
	. f ( {
		/* f [5] */ \ii2713|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] */ \ii2715|xy_net ,
		/* f [2] (nc) */ nc30 ,
		/* f [1] */ \ii2714|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2716|xy_net  )
);
defparam ii2716.x_mode = "";
defparam ii2716.xy_mode = "";
defparam ii2716.mode = 1'b0;
defparam ii2716.config_data = 64'h0022222255777777;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3]  (
	. di ( \ii2482|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2717 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [3] (nc) */ nc31 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [1] (nc) */ nc32 ,
		/* f [0] (nc) */ nc33 
	} ),
	. x ( ),
	. xy ( \ii2717|xy_net  )
);
defparam ii2717.x_mode = "";
defparam ii2717.xy_mode = "";
defparam ii2717.mode = 1'b0;
defparam ii2717.config_data = 64'h0f0f0f0f0000ffff;
FG6X2 ii2718 (
	. f ( {
		/* f [5] */ \ii2717|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2718|xy_net  )
);
defparam ii2718.x_mode = "";
defparam ii2718.xy_mode = "";
defparam ii2718.mode = 1'b0;
defparam ii2718.config_data = 64'h0a3322335f337733;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0]  (
	. di ( \carry_9_3__ADD_0|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2720 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2720|xy_net  )
);
defparam ii2720.x_mode = "";
defparam ii2720.xy_mode = "";
defparam ii2720.mode = 1'b0;
defparam ii2720.config_data = 64'h444477770c3f0c3f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]  (
	. di ( \ii2708|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]  (
	. di ( \ii2716|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30] .CLKSRSEL = 1'b1;
FG6X2 ii2721 (
	. f ( {
		/* f [5] */ \ii2720|xy_net ,
		/* f [4] */ \ii2718|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2719|xy_net ,
		/* f [0] (nc) */ nc34 
	} ),
	. x ( ),
	. xy ( \ii2721|xy_net  )
);
defparam ii2721.x_mode = "";
defparam ii2721.xy_mode = "";
defparam ii2721.mode = 1'b0;
defparam ii2721.config_data = 64'h00300f3f30303f3f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4]  (
	. di ( \PCKRTINSERT_ii2774|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2722 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [4] (nc) */ nc35 ,
		/* f [3] (nc) */ nc36 ,
		/* f [2] (nc) */ nc37 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2722|xy_net  )
);
defparam ii2722.x_mode = "";
defparam ii2722.xy_mode = "";
defparam ii2722.mode = 1'b0;
defparam ii2722.config_data = 64'h4444444477777777;
FG6X2 ii2723 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [0] */ \ii2722|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2723|xy_net  )
);
defparam ii2723.x_mode = "";
defparam ii2723.xy_mode = "";
defparam ii2723.mode = 1'b0;
defparam ii2723.config_data = 64'h03553333f3553333;
FG6X2 ii2724 (
	. f ( {
		/* f [5] (nc) */ nc38 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [3] (nc) */ nc39 ,
		/* f [2] (nc) */ nc40 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2724|xy_net  )
);
defparam ii2724.x_mode = "";
defparam ii2724.xy_mode = "";
defparam ii2724.mode = 1;
defparam ii2724.config_data = 64'h2222777722227777;
FG6X2 ii2725 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2725|xy_net  )
);
defparam ii2725.x_mode = "";
defparam ii2725.xy_mode = "";
defparam ii2725.mode = 1'b0;
defparam ii2725.config_data = 64'h0a220a775f225f77;
FG6X2 PCKRTINSERT_C18R14_lut_5 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4]|qx_net ,
		/* f [4] (nc) */ nc41 ,
		/* f [3] (nc) */ nc42 ,
		/* f [2] (nc) */ nc43 ,
		/* f [1] (nc) */ nc44 ,
		/* f [0] (nc) */ nc45 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R14_lut_5|xy_net  )
);
defparam PCKRTINSERT_C18R14_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C18R14_lut_5.config_data = 64'h00000000ffffffff;
AND4 C16R4_and4_logic (
	. a ( \carry_12_2__ADD_3|p_net  ),
	. b ( \carry_12_2__ADD_2|p_net  ),
	. c ( \carry_12_2__ADD_1|p_net  ),
	. d ( \carry_12_2__ADD_0|p_net  ),
	. o ( \C16R4_and4_logic|o_net  )
);
FG6X2 ii2726 (
	. f ( {
		/* f [5] */ \ii2724|xy_net ,
		/* f [4] */ \ii2723|xy_net ,
		/* f [3] */ \ii2725|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] (nc) */ nc46 
	} ),
	. x ( ),
	. xy ( \ii2726|xy_net  )
);
defparam ii2726.x_mode = "";
defparam ii2726.xy_mode = "";
defparam ii2726.mode = 1'b0;
defparam ii2726.config_data = 64'h00c00fcf30f03fff;
FG6X2 PCKRTINSERT_C18R14_lut_6 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3]|qx_net ,
		/* f [4] (nc) */ nc47 ,
		/* f [3] (nc) */ nc48 ,
		/* f [2] (nc) */ nc49 ,
		/* f [1] (nc) */ nc50 ,
		/* f [0] (nc) */ nc51 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R14_lut_6|xy_net  )
);
defparam PCKRTINSERT_C18R14_lut_6.mode = 1'b0;
defparam PCKRTINSERT_C18R14_lut_6.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4]  (
	. di ( \ii2483|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2727 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2727|xy_net  )
);
defparam ii2727.x_mode = "";
defparam ii2727.xy_mode = "";
defparam ii2727.mode = 1'b0;
defparam ii2727.config_data = 64'h0535053545457575;
FG6X2 PCKRTINSERT_C18R14_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc52 ,
		/* f [4] (nc) */ nc53 ,
		/* f [3] (nc) */ nc54 ,
		/* f [2] (nc) */ nc55 ,
		/* f [1] */ \ii2446|xy_net ,
		/* f [0] (nc) */ nc56 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R14_lut_7|xy_net  )
);
defparam PCKRTINSERT_C18R14_lut_7.mode = 1;
defparam PCKRTINSERT_C18R14_lut_7.config_data = 64'h3333333333333333;
FG6X2 ii2728 (
	. f ( {
		/* f [5] */ \ii2727|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2728|xy_net  )
);
defparam ii2728.x_mode = "";
defparam ii2728.xy_mode = "";
defparam ii2728.mode = 1'b0;
defparam ii2728.config_data = 64'hfdffffffcccccccc;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1]  (
	. di ( \carry_9_3__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2729 (
	. f ( {
		/* f [5] (nc) */ nc57 ,
		/* f [4] (nc) */ nc58 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [1] */ \ii2609|xy_net ,
		/* f [0] (nc) */ nc59 
	} ),
	. x ( ),
	. xy ( \ii2729|xy_net  )
);
defparam ii2729.x_mode = "";
defparam ii2729.xy_mode = "";
defparam ii2729.mode = 1;
defparam ii2729.config_data = 64'h0c3f0c3f0c3f0c3f;
FG6X2 ii2730 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2730|xy_net  )
);
defparam ii2730.x_mode = "";
defparam ii2730.xy_mode = "";
defparam ii2730.mode = 1'b0;
defparam ii2730.config_data = 64'h1b1b00551b1baaff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]  (
	. di ( \PCKRTINSERT_ii2789|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31] .CLKSRSEL = 1'b0;
FG6X2 ii2731 (
	. f ( {
		/* f [5] */ \ii2728|xy_net ,
		/* f [4] (nc) */ nc60 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2729|xy_net ,
		/* f [1] */ \ii2730|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2731|xy_net  )
);
defparam ii2731.x_mode = "";
defparam ii2731.xy_mode = "";
defparam ii2731.mode = 1'b0;
defparam ii2731.config_data = 64'hffffffff220a220a;
EMBMUX5S4 C12R13emb5k_misc_1_u7_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_7 )
);
defparam C12R13emb5k_misc_1_u7_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5] .CLKSRSEL = 1'b0;
FG6X2 ii2732 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2732|xy_net  )
);
defparam ii2732.x_mode = "";
defparam ii2732.xy_mode = "";
defparam ii2732.mode = 1'b0;
defparam ii2732.config_data = 64'h0505afaf33ff33ff;
FG6X2 ii2733 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2733|xy_net  )
);
defparam ii2733.x_mode = "";
defparam ii2733.xy_mode = "";
defparam ii2733.mode = 1'b0;
defparam ii2733.config_data = 64'h00cc474733ff4747;
FG6X2 ii2734 (
	. f ( {
		/* f [5] (nc) */ nc61 ,
		/* f [4] */ \ii2733|xy_net ,
		/* f [3] */ \ii2609|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2734|xy_net  )
);
defparam ii2734.x_mode = "";
defparam ii2734.xy_mode = "";
defparam ii2734.mode = 1;
defparam ii2734.config_data = 64'h1103ddcf1103ddcf;
FG6X2 ii2735 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \ii2732|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [0] */ \ii2734|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2735|xy_net  )
);
defparam ii2735.x_mode = "";
defparam ii2735.xy_mode = "";
defparam ii2735.mode = 1'b0;
defparam ii2735.config_data = 64'h55550f0f55550f03;
CFG_NOTINV \carry_12_ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_7.ainv  )
);
defparam \carry_12_ADD_7.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5]  (
	. di ( \ii2484|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2738 (
	. f ( {
		/* f [5] */ \ii2737|xy_net ,
		/* f [4] */ \ii2582|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [2] */ \ii2612|xy_net ,
		/* f [1] (nc) */ nc62 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2738|xy_net  )
);
defparam ii2738.x_mode = "";
defparam ii2738.xy_mode = "";
defparam ii2738.mode = 1'b0;
defparam ii2738.config_data = 64'h0f000a0afff0fafa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2]  (
	. di ( \carry_9_3__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2739 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2739|xy_net  )
);
defparam ii2739.x_mode = "";
defparam ii2739.xy_mode = "";
defparam ii2739.mode = 1'b0;
defparam ii2739.config_data = 64'h444477770c3f0c3f;
FG6X2 ii2740 (
	. f ( {
		/* f [5] */ \ii2736|xy_net ,
		/* f [4] (nc) */ nc63 ,
		/* f [3] */ \ii2738|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2739|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2740|xy_net  )
);
defparam ii2740.x_mode = "";
defparam ii2740.xy_mode = "";
defparam ii2740.mode = 1'b0;
defparam ii2740.config_data = 64'h0f000f007f707f70;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0]  (
	. di ( \ii2455|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]  (
	. di ( \ii2726|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32] .CLKSRSEL = 1'b1;
FG6X2 ii2741 (
	. f ( {
		/* f [5] (nc) */ nc64 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [1] */ \ii2609|xy_net ,
		/* f [0] (nc) */ nc65 
	} ),
	. x ( ),
	. xy ( \ii2741|xy_net  )
);
defparam ii2741.x_mode = "";
defparam ii2741.xy_mode = "";
defparam ii2741.mode = 1;
defparam ii2741.config_data = 64'hff03ffcfff03ffcf;
FG6X2 ii2743 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [2] */ \ii2742|xy_net ,
		/* f [1] (nc) */ nc66 ,
		/* f [0] */ \ii2582|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2743|xy_net  )
);
defparam ii2743.x_mode = "";
defparam ii2743.xy_mode = "";
defparam ii2743.mode = 1'b0;
defparam ii2743.config_data = 64'h0f0f0f0fffaa5500;
EMBMUX5S4 C12R5emb5k_misc_1_u1_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_1 )
);
defparam C12R5emb5k_misc_1_u1_b_mux.SEL = 0;
FG6X2 ii2744 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2744|xy_net  )
);
defparam ii2744.x_mode = "";
defparam ii2744.xy_mode = "";
defparam ii2744.mode = 1'b0;
defparam ii2744.config_data = 64'h30303f3f505f505f;
FG6X2 ii2745 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] (nc) */ nc67 ,
		/* f [3] */ \ii2743|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2744|xy_net ,
		/* f [0] */ \ii2741|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2745|xy_net  )
);
defparam ii2745.x_mode = "";
defparam ii2745.xy_mode = "";
defparam ii2745.mode = 1'b0;
defparam ii2745.config_data = 64'h1f101f105f505f50;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6]  (
	. di ( \PCKRTINSERT_C10R10_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2747 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net ,
		/* f [3] (nc) */ nc68 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2747|xy_net  )
);
defparam ii2747.x_mode = "";
defparam ii2747.xy_mode = "";
defparam ii2747.mode = 1'b0;
defparam ii2747.config_data = 64'h1313b3b3f3f3f3f3;
FG6X2 ii2748 (
	. f ( {
		/* f [5] */ \ii2747|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] (nc) */ nc69 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [0] */ \ii2612|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2748|xy_net  )
);
defparam ii2748.x_mode = "";
defparam ii2748.xy_mode = "";
defparam ii2748.mode = 1'b0;
defparam ii2748.config_data = 64'hffffffff88aa8800;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3]  (
	. di ( \carry_9_3__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2749 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2749|xy_net  )
);
defparam ii2749.x_mode = "";
defparam ii2749.xy_mode = "";
defparam ii2749.mode = 1'b0;
defparam ii2749.config_data = 64'h00ff333355550f0f;
FG6X2 ii2750 (
	. f ( {
		/* f [5] */ \ii2748|xy_net ,
		/* f [4] */ \ii2749|xy_net ,
		/* f [3] */ \ii2746|xy_net ,
		/* f [2] (nc) */ nc70 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2750|xy_net  )
);
defparam ii2750.x_mode = "";
defparam ii2750.xy_mode = "";
defparam ii2750.mode = 1'b0;
defparam ii2750.config_data = 64'h557755ff002200aa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1]  (
	. di ( \PCKRTINSERT_C16R12_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]  (
	. di ( \ii2731|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33] .CLKSRSEL = 1'b0;
FG6X2 ii2752 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [2] (nc) */ nc71 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2752|xy_net  )
);
defparam ii2752.x_mode = "";
defparam ii2752.xy_mode = "";
defparam ii2752.mode = 1'b0;
defparam ii2752.config_data = 64'h008877ffaaaaffff;
FG6X2 ii2753 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [4] */ \ii2612|xy_net ,
		/* f [3] (nc) */ nc72 ,
		/* f [2] */ \ii2752|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2753|xy_net  )
);
defparam ii2753.x_mode = "";
defparam ii2753.xy_mode = "";
defparam ii2753.mode = 1'b0;
defparam ii2753.config_data = 64'hfdfdf0f0f8f8f0f0;
FG6X2 ii2754 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2754|xy_net  )
);
defparam ii2754.x_mode = "";
defparam ii2754.xy_mode = "";
defparam ii2754.mode = 1'b0;
defparam ii2754.config_data = 64'h444477770c3f0c3f;
FG6X2 ii2755 (
	. f ( {
		/* f [5] */ \ii2751|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] (nc) */ nc73 ,
		/* f [2] */ \ii2753|xy_net ,
		/* f [1] */ \ii2754|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2755|xy_net  )
);
defparam ii2755.x_mode = "";
defparam ii2755.xy_mode = "";
defparam ii2755.mode = 1'b0;
defparam ii2755.config_data = 64'h0000f0f07777f0f0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7]  (
	. di ( \ii2486|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0]  (
	. di ( \PCKRTINSERT_C10R7_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii2758 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [2] */ \ii2757|xy_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] (nc) */ nc74 
	} ),
	. x ( ),
	. xy ( \ii2758|xy_net  )
);
defparam ii2758.x_mode = "";
defparam ii2758.xy_mode = "";
defparam ii2758.mode = 1'b0;
defparam ii2758.config_data = 64'h3f0c3f0c3f3f0c0c;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4]  (
	. di ( \carry_9_3__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2759 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2759|xy_net  )
);
defparam ii2759.x_mode = "";
defparam ii2759.xy_mode = "";
defparam ii2759.mode = 1'b0;
defparam ii2759.config_data = 64'h031103ddcf11cfdd;
FG6X2 ii2760 (
	. f ( {
		/* f [5] */ \ii2758|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2759|xy_net ,
		/* f [2] */ \ii2756|xy_net ,
		/* f [1] (nc) */ nc75 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2760|xy_net  )
);
defparam ii2760.x_mode = "";
defparam ii2760.xy_mode = "";
defparam ii2760.mode = 1'b0;
defparam ii2760.config_data = 64'h050fffff050f0000;
AND4 C20R8_and4_logic (
	. a ( \carry_9_11__ADD_3|p_net  ),
	. b ( \carry_9_11__ADD_2|p_net  ),
	. c ( \carry_9_11__ADD_1|p_net  ),
	. d ( \carry_9_11__ADD_0|p_net  ),
	. o ( \C20R8_and4_logic|o_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2]  (
	. di ( \ii2457|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]  (
	. di ( \ii2735|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34] .CLKSRSEL = 1'b1;
FG6X2 ii2761 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2761|xy_net  )
);
defparam ii2761.x_mode = "";
defparam ii2761.xy_mode = "";
defparam ii2761.mode = 1'b0;
defparam ii2761.config_data = 64'h0f5500330f55ff33;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2762 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [3] */ \ii2761|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2609|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2762|xy_net  )
);
defparam ii2762.x_mode = "";
defparam ii2762.xy_mode = "";
defparam ii2762.mode = 1'b0;
defparam ii2762.config_data = 64'hff5fef4fbf1faf0f;
FG6X2 ii2763 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [4] */ \ii2612|xy_net ,
		/* f [3] */ \ii2762|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2763|xy_net  )
);
defparam ii2763.x_mode = "";
defparam ii2763.xy_mode = "";
defparam ii2763.mode = 1'b0;
defparam ii2763.config_data = 64'hff05ff04ff05ff07;
FG6X2 ii2764 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2764|xy_net  )
);
defparam ii2764.x_mode = "";
defparam ii2764.xy_mode = "";
defparam ii2764.mode = 1'b0;
defparam ii2764.config_data = 64'h3fff4f4f3fff7f7f;
FG6X2 ii2765 (
	. f ( {
		/* f [5] */ \ii2764|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] (nc) */ nc76 ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] (nc) */ nc77 
	} ),
	. x ( ),
	. xy ( \ii2765|xy_net  )
);
defparam ii2765.x_mode = "";
defparam ii2765.xy_mode = "";
defparam ii2765.mode = 1'b0;
defparam ii2765.config_data = 64'hffffffff00330000;
AND4 C10R15_and4_logic (
	. a ( \carry_9_13__ADD_3|p_net  ),
	. b ( \carry_9_13__ADD_2|p_net  ),
	. c ( \carry_9_13__ADD_1|p_net  ),
	. d ( \carry_9_13__ADD_0|p_net  ),
	. o ( \C10R15_and4_logic|o_net  )
);
EMBMUX5S4 C12R21emb5k_misc_1_u7_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_7 )
);
defparam C12R21emb5k_misc_1_u7_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1]  (
	. di ( \PCKRTINSERT_C10R7_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii2767 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2767|xy_net  )
);
defparam ii2767.x_mode = "";
defparam ii2767.xy_mode = "";
defparam ii2767.mode = 1'b0;
defparam ii2767.config_data = 64'h01310d3dc1f1cdfd;
FG6X2 ii2768 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] (nc) */ nc78 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [2] */ \ii2767|xy_net ,
		/* f [1] */ \ii2766|xy_net ,
		/* f [0] */ \ii2765|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2768|xy_net  )
);
defparam ii2768.x_mode = "";
defparam ii2768.xy_mode = "";
defparam ii2768.mode = 1'b0;
defparam ii2768.config_data = 64'h03aa03aa33aa33aa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5]  (
	. di ( \carry_9_3__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2769 (
	. f ( {
		/* f [5] (nc) */ nc79 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [3] */ \ii2609|xy_net ,
		/* f [2] (nc) */ nc80 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net ,
		/* f [0] (nc) */ nc81 
	} ),
	. x ( ),
	. xy ( \ii2769|xy_net  )
);
defparam ii2769.x_mode = "";
defparam ii2769.xy_mode = "";
defparam ii2769.mode = 1;
defparam ii2769.config_data = 64'h0033ff330033ff33;
FG6X2 ii2770 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [3] (nc) */ nc82 ,
		/* f [2] (nc) */ nc83 ,
		/* f [1] (nc) */ nc84 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2770|xy_net  )
);
defparam ii2770.x_mode = "";
defparam ii2770.xy_mode = "";
defparam ii2770.mode = 1'b0;
defparam ii2770.config_data = 64'hffff0000aaaaaaaa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3]  (
	. di ( \ii2458|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]  (
	. di ( \ii2740|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35] .CLKSRSEL = 1'b1;
FG6X2 ii2771 (
	. f ( {
		/* f [5] (nc) */ nc85 ,
		/* f [4] */ \ii2612|xy_net ,
		/* f [3] */ \ii2770|xy_net ,
		/* f [2] */ \ii2582|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2771|xy_net  )
);
defparam ii2771.x_mode = "";
defparam ii2771.xy_mode = "";
defparam ii2771.mode = 1;
defparam ii2771.config_data = 64'h00ffacac00ffacac;
FG6X2 ii2772 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2772|xy_net  )
);
defparam ii2772.x_mode = "";
defparam ii2772.xy_mode = "";
defparam ii2772.mode = 1'b0;
defparam ii2772.config_data = 64'h5353000f5353f0ff;
FG6X2 ii2773 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] (nc) */ nc86 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2769|xy_net ,
		/* f [1] */ \ii2771|xy_net ,
		/* f [0] */ \ii2772|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2773|xy_net  )
);
defparam ii2773.x_mode = "";
defparam ii2773.xy_mode = "";
defparam ii2773.mode = 1'b0;
defparam ii2773.config_data = 64'h550f550fcccccccc;
REG2CKSR mcu_arbiter_code_sel_reg (
	. di ( \ii3318|xy_net  ),
	. mclk0b ( \mcu_arbiter_data_sel_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_code_sel_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_data_sel_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_data_sel_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_code_sel_reg.PRESET = 0;
defparam mcu_arbiter_code_sel_reg.CLKSRSEL = 1'b0;
FG6X2 ii2775 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [3] (nc) */ nc87 ,
		/* f [2] (nc) */ nc88 ,
		/* f [1] (nc) */ nc89 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2775|xy_net  )
);
defparam ii2775.x_mode = "";
defparam ii2775.xy_mode = "";
defparam ii2775.mode = 1'b0;
defparam ii2775.config_data = 64'hffff0000aaaaaaaa;
FG6X2 ii2776 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [2] */ \ii2775|xy_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] (nc) */ nc90 
	} ),
	. x ( ),
	. xy ( \ii2776|xy_net  )
);
defparam ii2776.x_mode = "";
defparam ii2776.xy_mode = "";
defparam ii2776.mode = 1'b0;
defparam ii2776.config_data = 64'h3f0c3f0c3f3f0c0c;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2] .CLKSRSEL = 1'b0;
FG6X2 ii2777 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2777|xy_net  )
);
defparam ii2777.x_mode = "";
defparam ii2777.xy_mode = "";
defparam ii2777.mode = 1'b0;
defparam ii2777.config_data = 64'h11bb050511bbafaf;
FG6X2 ii2778 (
	. f ( {
		/* f [5] */ \ii2774|xy_net ,
		/* f [4] (nc) */ nc91 ,
		/* f [3] */ \ii2777|xy_net ,
		/* f [2] */ \ii2776|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2778|xy_net  )
);
defparam ii2778.x_mode = "";
defparam ii2778.xy_mode = "";
defparam ii2778.mode = 1'b0;
defparam ii2778.config_data = 64'h72fa72fa50d850d8;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6]  (
	. di ( \carry_9_3__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2779 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [4] (nc) */ nc92 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net ,
		/* f [2] */ \ii2609|xy_net ,
		/* f [1] (nc) */ nc93 ,
		/* f [0] (nc) */ nc94 
	} ),
	. x ( ),
	. xy ( \ii2779|xy_net  )
);
defparam ii2779.x_mode = "";
defparam ii2779.xy_mode = "";
defparam ii2779.mode = 1'b0;
defparam ii2779.config_data = 64'h000f000ff0fff0ff;
FG6X2 ii2780 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [3] (nc) */ nc95 ,
		/* f [2] (nc) */ nc96 ,
		/* f [1] (nc) */ nc97 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2780|xy_net  )
);
defparam ii2780.x_mode = "";
defparam ii2780.xy_mode = "";
defparam ii2780.mode = 1'b0;
defparam ii2780.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4]  (
	. di ( \ii2459|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]  (
	. di ( \PCKRTINSERT_ii2785|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36] .CLKSRSEL = 1'b0;
FG6X2 ii2781 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net ,
		/* f [4] */ \ii2780|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [2] */ \ii2582|xy_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] (nc) */ nc98 
	} ),
	. x ( ),
	. xy ( \ii2781|xy_net  )
);
defparam ii2781.x_mode = "";
defparam ii2781.xy_mode = "";
defparam ii2781.mode = 1'b0;
defparam ii2781.config_data = 64'hffcf3303fccc3000;
FG6X2 ii2782 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2782|xy_net  )
);
defparam ii2782.x_mode = "";
defparam ii2782.xy_mode = "";
defparam ii2782.mode = 1'b0;
defparam ii2782.config_data = 64'h010d313dc1cdf1fd;
FG6X2 ii2783 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \ii2781|xy_net ,
		/* f [3] */ \ii2782|xy_net ,
		/* f [2] */ \ii2779|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] (nc) */ nc99 
	} ),
	. x ( ),
	. xy ( \ii2783|xy_net  )
);
defparam ii2783.x_mode = "";
defparam ii2783.xy_mode = "";
defparam ii2783.mode = 1'b0;
defparam ii2783.config_data = 64'h03cf03cfffff0000;
FG6X2 ii2786 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \ii2612|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [2] (nc) */ nc100 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net ,
		/* f [0] */ \ii2785|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2786|xy_net  )
);
defparam ii2786.x_mode = "";
defparam ii2786.xy_mode = "";
defparam ii2786.mode = 1'b0;
defparam ii2786.config_data = 64'haaaaff00aaaacccc;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3]  (
	. di ( \PCKRTINSERT_ii3050|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3] .CLKSRSEL = 1'b0;
FG6X2 ii2787 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2787|xy_net  )
);
defparam ii2787.x_mode = "";
defparam ii2787.xy_mode = "";
defparam ii2787.mode = 1'b0;
defparam ii2787.config_data = 64'h222205af777705af;
FG6X2 ii2788 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \ii2784|xy_net ,
		/* f [3] */ \ii2787|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [1] (nc) */ nc101 ,
		/* f [0] */ \ii2786|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2788|xy_net  )
);
defparam ii2788.x_mode = "";
defparam ii2788.xy_mode = "";
defparam ii2788.mode = 1'b0;
defparam ii2788.config_data = 64'h00000fffaaaaaaaa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7]  (
	. di ( \carry_9_3__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2790 (
	. f ( {
		/* f [5] (nc) */ nc102 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [2] (nc) */ nc103 ,
		/* f [1] (nc) */ nc104 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2790|xy_net  )
);
defparam ii2790.x_mode = "";
defparam ii2790.xy_mode = "";
defparam ii2790.mode = 1;
defparam ii2790.config_data = 64'h0055aaff0055aaff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5]  (
	. di ( \PCKRTINSERT_C10R13_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]  (
	. di ( \ii2750|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37] .CLKSRSEL = 1'b1;
FG6X2 ii2791 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] (nc) */ nc105 ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net ,
		/* f [1] */ \ii2790|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2791|xy_net  )
);
defparam ii2791.x_mode = "";
defparam ii2791.xy_mode = "";
defparam ii2791.mode = 1'b0;
defparam ii2791.config_data = 64'hccccccccaaf0aaf0;
FG6X2 ii2801 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [3] */ \ii2800|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] (nc) */ nc106 
	} ),
	. x ( ),
	. xy ( \ii2801|xy_net  )
);
defparam ii2801.x_mode = "";
defparam ii2801.xy_mode = "";
defparam ii2801.mode = 1'b0;
defparam ii2801.config_data = 64'hff33cc00fc30fc30;
FG6X2 ii2792 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2792|xy_net  )
);
defparam ii2792.x_mode = "";
defparam ii2792.xy_mode = "";
defparam ii2792.mode = 1'b0;
defparam ii2792.config_data = 64'h0f0f555500ff3333;
FG6X2 ii2802 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2802|xy_net  )
);
defparam ii2802.x_mode = "";
defparam ii2802.xy_mode = "";
defparam ii2802.mode = 1'b0;
defparam ii2802.config_data = 64'h0c3f0c3f1111dddd;
FG6X2 ii2793 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] (nc) */ nc107 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2791|xy_net ,
		/* f [1] */ \ii2792|xy_net ,
		/* f [0] */ \ii2789|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2793|xy_net  )
);
defparam ii2793.x_mode = "";
defparam ii2793.xy_mode = "";
defparam ii2793.mode = 1'b0;
defparam ii2793.config_data = 64'h33553355f0f0f0f0;
FG6X2 ii2803 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \ii2799|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2802|xy_net ,
		/* f [1] */ \ii2801|xy_net ,
		/* f [0] (nc) */ nc108 
	} ),
	. x ( ),
	. xy ( \ii2803|xy_net  )
);
defparam ii2803.x_mode = "";
defparam ii2803.xy_mode = "";
defparam ii2803.mode = 1'b0;
defparam ii2803.config_data = 64'h0f000fffcccccccc;
FG6X2 ii2795 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [3] (nc) */ nc109 ,
		/* f [2] (nc) */ nc110 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [0] (nc) */ nc111 
	} ),
	. x ( ),
	. xy ( \ii2795|xy_net  )
);
defparam ii2795.x_mode = "";
defparam ii2795.xy_mode = "";
defparam ii2795.mode = 1'b0;
defparam ii2795.config_data = 64'h00003333ffff3333;
FG6X2 ii2805 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2805|xy_net  )
);
defparam ii2805.x_mode = "";
defparam ii2805.xy_mode = "";
defparam ii2805.mode = 1'b0;
defparam ii2805.config_data = 64'h55d8ffff00d80000;
FG6X2 ii2796 (
	. f ( {
		/* f [5] */ \ii2795|xy_net ,
		/* f [4] */ \ii2612|xy_net ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net ,
		/* f [0] (nc) */ nc112 
	} ),
	. x ( ),
	. xy ( \ii2796|xy_net  )
);
defparam ii2796.x_mode = "";
defparam ii2796.xy_mode = "";
defparam ii2796.mode = 1'b0;
defparam ii2796.config_data = 64'hfffff0cc0000f0cc;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4]  (
	. di ( \PCKRTINSERT_C10R7_lut_7|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4] .CLKSRSEL = 1'b0;
FG6X2 ii2797 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2797|xy_net  )
);
defparam ii2797.x_mode = "";
defparam ii2797.xy_mode = "";
defparam ii2797.mode = 1'b0;
defparam ii2797.config_data = 64'h0a0a11bb5f5f11bb;
FG6X2 ii2807 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2807|xy_net  )
);
defparam ii2807.x_mode = "";
defparam ii2807.xy_mode = "";
defparam ii2807.mode = 1'b0;
defparam ii2807.config_data = 64'h084c2a6e195d3b7f;
CFG_NOTINV \carry_12_2__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_6.ainv  )
);
defparam \carry_12_2__ADD_6.notinv0 .SEL = 1;
EMBMUX5S4 C12R13emb5k_misc_1_u3_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_3 )
);
defparam C12R13emb5k_misc_1_u3_b_mux.SEL = 4'b0000;
FG6X2 ii2798 (
	. f ( {
		/* f [5] */ \ii2794|xy_net ,
		/* f [4] */ \ii2797|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [2] (nc) */ nc113 ,
		/* f [1] */ \ii2796|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2798|xy_net  )
);
defparam ii2798.x_mode = "";
defparam ii2798.xy_mode = "";
defparam ii2798.mode = 1'b0;
defparam ii2798.config_data = 64'h00ccaacc55ccffcc;
FG6X2 ii2808 (
	. f ( {
		/* f [5] */ \ii2807|xy_net ,
		/* f [4] (nc) */ nc114 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2806|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \ii2804|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2808|xy_net  )
);
defparam ii2808.x_mode = "";
defparam ii2808.xy_mode = "";
defparam ii2808.mode = 1'b0;
defparam ii2808.config_data = 64'h30b830b8fcb8fcb8;
GND GND_0_inst (
	. Y ( \GND_0_inst|Y_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]  (
	. di ( \ii3050|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8] .CLKSRSEL = 1'b0;
FG6X2 ii2810 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] (nc) */ nc115 
	} ),
	. x ( ),
	. xy ( \ii2810|xy_net  )
);
defparam ii2810.x_mode = "";
defparam ii2810.xy_mode = "";
defparam ii2810.mode = 1'b0;
defparam ii2810.config_data = 64'hff03ffcfffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6]  (
	. di ( \PCKRTINSERT_C10R13_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]  (
	. di ( \ii2755|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38] .CLKSRSEL = 1'b1;
FG6X2 ii2811 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49]|qx_net ,
		/* f [4] (nc) */ nc116 ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \ii2810|xy_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2811|xy_net  )
);
defparam ii2811.x_mode = "";
defparam ii2811.xy_mode = "";
defparam ii2811.mode = 1'b0;
defparam ii2811.config_data = 64'hf2f3f2f3f2f0f2f0;
FG6X2 ii2812 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2812|xy_net  )
);
defparam ii2812.x_mode = "";
defparam ii2812.xy_mode = "";
defparam ii2812.mode = 1'b0;
defparam ii2812.config_data = 64'h024613578ace9bdf;
FG6X2 ii2813 (
	. f ( {
		/* f [5] */ \ii2809|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2811|xy_net ,
		/* f [1] */ \ii2812|xy_net ,
		/* f [0] (nc) */ nc117 
	} ),
	. x ( ),
	. xy ( \ii2813|xy_net  )
);
defparam ii2813.x_mode = "";
defparam ii2813.xy_mode = "";
defparam ii2813.mode = 1'b0;
defparam ii2813.config_data = 64'h3300f0f033fff0f0;
FG6X2 ii2814 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2814|xy_net  )
);
defparam ii2814.x_mode = "";
defparam ii2814.xy_mode = "";
defparam ii2814.mode = 1'b0;
defparam ii2814.config_data = 64'h330033ff550f550f;
CFG_NOTINV \carry_12_1__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_5.ainv  )
);
defparam \carry_12_1__ADD_5.notinv0 .SEL = 1;
FG6X2 ii2815 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] */ \ii2609|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \ii2814|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2815|xy_net  )
);
defparam ii2815.x_mode = "";
defparam ii2815.xy_mode = "";
defparam ii2815.mode = 1'b0;
defparam ii2815.config_data = 64'hbbbbf3ffbbbbf333;
FG6X2 ii2816 (
	. f ( {
		/* f [5] */ \ii2815|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[4]|qx_net ,
		/* f [2] */ \ii2612|xy_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2816|xy_net  )
);
defparam ii2816.x_mode = "";
defparam ii2816.xy_mode = "";
defparam ii2816.mode = 1'b0;
defparam ii2816.config_data = 64'hffffffff000001fd;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5]  (
	. di ( \PCKRTINSERT_C10R7_lut_6|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5] .CLKSRSEL = 1'b0;
FG6X2 ii2817 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50]|qx_net ,
		/* f [4] (nc) */ nc118 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net ,
		/* f [2] */ \ii2609|xy_net ,
		/* f [1] (nc) */ nc119 ,
		/* f [0] (nc) */ nc120 
	} ),
	. x ( ),
	. xy ( \ii2817|xy_net  )
);
defparam ii2817.x_mode = "";
defparam ii2817.xy_mode = "";
defparam ii2817.mode = 1'b0;
defparam ii2817.config_data = 64'hff0fff0ff000f000;
FG6X2 ii2818 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2818|xy_net  )
);
defparam ii2818.x_mode = "";
defparam ii2818.xy_mode = "";
defparam ii2818.mode = 1'b0;
defparam ii2818.config_data = 64'h70fa707270d87050;
FG6X2 ii2819 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [4] (nc) */ nc121 ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \ii2818|xy_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] (nc) */ nc122 
	} ),
	. x ( ),
	. xy ( \ii2819|xy_net  )
);
defparam ii2819.x_mode = "";
defparam ii2819.xy_mode = "";
defparam ii2819.mode = 1'b0;
defparam ii2819.config_data = 64'h0fcf0fcf0f0f0f0f;
FG6X2 ii2820 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2820|xy_net  )
);
defparam ii2820.x_mode = "";
defparam ii2820.xy_mode = "";
defparam ii2820.mode = 1'b0;
defparam ii2820.config_data = 64'h1b1b1b1b0055aaff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7]  (
	. di ( \ii2462|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]  (
	. di ( \PCKRTINSERT_ii2832|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]  (
	. di ( \ii2768|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40] .CLKSRSEL = 1'b0;
FG6X2 ii2821 (
	. f ( {
		/* f [5] */ \ii2817|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2819|xy_net ,
		/* f [2] (nc) */ nc123 ,
		/* f [1] */ \ii2820|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2821|xy_net  )
);
defparam ii2821.x_mode = "";
defparam ii2821.xy_mode = "";
defparam ii2821.mode = 1'b0;
defparam ii2821.config_data = 64'h7777ff002222ff00;
CFG_NOTINV \carry_12_0__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_4.ainv  )
);
defparam \carry_12_0__ADD_4.notinv0 .SEL = 1;
FG6X2 ii2823 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [1] (nc) */ nc124 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2823|xy_net  )
);
defparam ii2823.x_mode = "";
defparam ii2823.xy_mode = "";
defparam ii2823.mode = 1'b0;
defparam ii2823.config_data = 64'hffff0f5fffffafff;
FG6X2 ii2824 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \ii2823|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] (nc) */ nc125 
	} ),
	. x ( ),
	. xy ( \ii2824|xy_net  )
);
defparam ii2824.x_mode = "";
defparam ii2824.xy_mode = "";
defparam ii2824.mode = 1'b0;
defparam ii2824.config_data = 64'hffff0000fffff3c0;
FG6X2 ii2825 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2825|xy_net  )
);
defparam ii2825.x_mode = "";
defparam ii2825.xy_mode = "";
defparam ii2825.mode = 1'b0;
defparam ii2825.config_data = 64'h05f505f530303f3f;
FG6X2 ii2826 (
	. f ( {
		/* f [5] */ \ii2825|xy_net ,
		/* f [4] */ \ii2824|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] (nc) */ nc126 ,
		/* f [1] */ \ii2822|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2826|xy_net  )
);
defparam ii2826.x_mode = "";
defparam ii2826.xy_mode = "";
defparam ii2826.mode = 1'b0;
defparam ii2826.config_data = 64'h55770022ff77aa22;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6]  (
	. di ( \PCKRTINSERT_C10R7_lut_5|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6] .CLKSRSEL = 1'b0;
FG6X2 ii2829 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [4] (nc) */ nc127 ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \ii2828|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52]|qx_net ,
		/* f [0] */ \ii2582|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2829|xy_net  )
);
defparam ii2829.x_mode = "";
defparam ii2829.xy_mode = "";
defparam ii2829.mode = 1'b0;
defparam ii2829.config_data = 64'h0fee0fee0f440f44;
FG6X2 ii2830 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2830|xy_net  )
);
defparam ii2830.x_mode = "";
defparam ii2830.xy_mode = "";
defparam ii2830.mode = 1'b0;
defparam ii2830.config_data = 64'h0f000fff55335533;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]  (
	. di ( \ii2773|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41] .CLKSRSEL = 1'b0;
FG6X2 ii2831 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \ii2827|xy_net ,
		/* f [3] */ \ii2829|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2830|xy_net ,
		/* f [0] (nc) */ nc128 
	} ),
	. x ( ),
	. xy ( \ii2831|xy_net  )
);
defparam ii2831.x_mode = "";
defparam ii2831.xy_mode = "";
defparam ii2831.mode = 1'b0;
defparam ii2831.config_data = 64'h3f303f300f00fff0;
REG2CKSR glue_rx_packet_tx_packet_rx_cmd_valid_d_reg (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd_valid_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_valid_d_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_rx_cmd_valid_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rx_cmd_valid_d_reg.CLKSRSEL = 1'b0;
FG6X2 ii2833 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [1] (nc) */ nc129 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2833|xy_net  )
);
defparam ii2833.x_mode = "";
defparam ii2833.xy_mode = "";
defparam ii2833.mode = 1'b0;
defparam ii2833.config_data = 64'hf5f0f5ffffffffff;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc130 ,
		/* f [4] */ \ii2444|xy_net ,
		/* f [3] (nc) */ nc131 ,
		/* f [2] (nc) */ nc132 ,
		/* f [1] (nc) */ nc133 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf.config_data = 64'h0000ffff55555555;
FG6X2 ii2834 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [4] (nc) */ nc134 ,
		/* f [3] */ \ii2833|xy_net ,
		/* f [2] */ \ii2612|xy_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2834|xy_net  )
);
defparam ii2834.x_mode = "";
defparam ii2834.xy_mode = "";
defparam ii2834.mode = 1'b0;
defparam ii2834.config_data = 64'hff0eff0eff02ff02;
FG6X2 ii2835 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2835|xy_net  )
);
defparam ii2835.x_mode = "";
defparam ii2835.xy_mode = "";
defparam ii2835.mode = 1'b0;
defparam ii2835.config_data = 64'h1d1d1d1d00cc33ff;
FG6X2 ii2836 (
	. f ( {
		/* f [5] */ \ii2832|xy_net ,
		/* f [4] (nc) */ nc135 ,
		/* f [3] */ \ii2834|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \ii2835|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2836|xy_net  )
);
defparam ii2836.x_mode = "";
defparam ii2836.xy_mode = "";
defparam ii2836.mode = 1'b0;
defparam ii2836.config_data = 64'h734073407f4c7f4c;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7]  (
	. di ( \PCKRTINSERT_C10R7_lut_4|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7] .CLKSRSEL = 1'b0;
FG6X2 ii2837 (
	. f ( {
		/* f [5] (nc) */ nc136 ,
		/* f [4] */ \ii2609|xy_net ,
		/* f [3] (nc) */ nc137 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54]|qx_net ,
		/* f [0] (nc) */ nc138 
	} ),
	. x ( ),
	. xy ( \ii2837|xy_net  )
);
defparam ii2837.x_mode = "";
defparam ii2837.xy_mode = "";
defparam ii2837.mode = 1;
defparam ii2837.config_data = 64'h0f0f33330f0f3333;
FG6X2 ii2839 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \ii2838|xy_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] (nc) */ nc139 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2839|xy_net  )
);
defparam ii2839.x_mode = "";
defparam ii2839.xy_mode = "";
defparam ii2839.mode = 1'b0;
defparam ii2839.config_data = 64'h00ccffcc00aaffaa;
FG6X2 ii2840 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2840|xy_net  )
);
defparam ii2840.x_mode = "";
defparam ii2840.xy_mode = "";
defparam ii2840.mode = 1'b0;
defparam ii2840.config_data = 64'h0303f3f305f505f5;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]  (
	. di ( \ii2778|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42] .CLKSRSEL = 1'b1;
FG6X2 ii2841 (
	. f ( {
		/* f [5] */ \ii2837|xy_net ,
		/* f [4] */ \ii2839|xy_net ,
		/* f [3] (nc) */ nc140 ,
		/* f [2] */ \ii2840|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2841|xy_net  )
);
defparam ii2841.x_mode = "";
defparam ii2841.xy_mode = "";
defparam ii2841.mode = 1'b0;
defparam ii2841.config_data = 64'h5d5d08087f7f2a2a;
EMBMUX5S4 C12R25emb5k_misc_1_u15_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_15 )
);
defparam C12R25emb5k_misc_1_u15_b_mux.SEL = 0;
EMBMUX5S4 C12R21emb5k_misc_1_u3_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_3 )
);
defparam C12R21emb5k_misc_1_u3_b_mux.SEL = 0;
FG6X2 ii2843 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [2] (nc) */ nc141 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2843|xy_net  )
);
defparam ii2843.x_mode = "";
defparam ii2843.xy_mode = "";
defparam ii2843.mode = 1'b0;
defparam ii2843.config_data = 64'hff55ff77ffddffff;
FG6X2 ii2844 (
	. f ( {
		/* f [5] (nc) */ nc142 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55]|qx_net ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \ii2612|xy_net ,
		/* f [1] */ \ii2843|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2844|xy_net  )
);
defparam ii2844.x_mode = "";
defparam ii2844.xy_mode = "";
defparam ii2844.mode = 1;
defparam ii2844.config_data = 64'hcecfcecccecfcecc;
REG2CKSR glue_rx_packet_tx_packet_rx_active_hs_d_reg (
	. di ( \mipi_inst_u_mipi1|RxActiveHS_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_active_hs_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_rx_active_hs_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rx_active_hs_d_reg.CLKSRSEL = 1'b1;
FG6X2 ii2845 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2845|xy_net  )
);
defparam ii2845.x_mode = "";
defparam ii2845.xy_mode = "";
defparam ii2845.mode = 1'b0;
defparam ii2845.config_data = 64'h1b001baa1b551bff;
FG6X2 ii2846 (
	. f ( {
		/* f [5] */ \ii2842|xy_net ,
		/* f [4] */ \ii2845|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2844|xy_net ,
		/* f [0] (nc) */ nc143 
	} ),
	. x ( ),
	. xy ( \ii2846|xy_net  )
);
defparam ii2846.x_mode = "";
defparam ii2846.xy_mode = "";
defparam ii2846.mode = 1'b0;
defparam ii2846.config_data = 64'h0c0cfc0c0cfcfcfc;
FG6X2 ii2847 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2847|xy_net  )
);
defparam ii2847.x_mode = "";
defparam ii2847.xy_mode = "";
defparam ii2847.mode = 1'b0;
defparam ii2847.config_data = 64'h447703034477cfcf;
FG6X2 ii2848 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \ii2609|xy_net ,
		/* f [3] */ \ii2847|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2848|xy_net  )
);
defparam ii2848.x_mode = "";
defparam ii2848.xy_mode = "";
defparam ii2848.mode = 1'b0;
defparam ii2848.config_data = 64'hff55ff55f5f5dddd;
FG6X2 ii2849 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[5]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [1] */ \ii2848|xy_net ,
		/* f [0] */ \ii2582|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2849|xy_net  )
);
defparam ii2849.x_mode = "";
defparam ii2849.xy_mode = "";
defparam ii2849.mode = 1'b0;
defparam ii2849.config_data = 64'hcccccccdccccffef;
FG6X2 ii2850 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2850|xy_net  )
);
defparam ii2850.x_mode = "";
defparam ii2850.xy_mode = "";
defparam ii2850.mode = 1'b0;
defparam ii2850.config_data = 64'h0a110abb5f115fbb;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]  (
	. di ( \ii2783|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43] .CLKSRSEL = 1'b1;
FG6X2 ii2851 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [4] */ \ii2850|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6]|qx_net ,
		/* f [2] */ \ii2609|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2851|xy_net  )
);
defparam ii2851.x_mode = "";
defparam ii2851.xy_mode = "";
defparam ii2851.mode = 1'b0;
defparam ii2851.config_data = 64'hffbf7737fbbb7333;
FG6X2 ii2852 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [2] */ \ii2612|xy_net ,
		/* f [1] */ \ii2851|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2852|xy_net  )
);
defparam ii2852.x_mode = "";
defparam ii2852.xy_mode = "";
defparam ii2852.mode = 1'b0;
defparam ii2852.config_data = 64'hccccddddccccdcdf;
EMBMUX5S4 C12R9emb5k_misc_1_u6_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_6 )
);
defparam C12R9emb5k_misc_1_u6_b_mux.SEL = 0;
FG6X2 ii2853 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2853|xy_net  )
);
defparam ii2853.x_mode = "";
defparam ii2853.xy_mode = "";
defparam ii2853.mode = 1'b0;
defparam ii2853.config_data = 64'h0f0f333300ff5555;
FG6X2 ii2854 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [1] */ \ii2853|xy_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2854|xy_net  )
);
defparam ii2854.x_mode = "";
defparam ii2854.xy_mode = "";
defparam ii2854.mode = 1'b0;
defparam ii2854.config_data = 64'hccccfffffa50ffff;
FG6X2 ii2855 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \ii2582|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[7]|qx_net ,
		/* f [2] */ \ii2854|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2855|xy_net  )
);
defparam ii2855.x_mode = "";
defparam ii2855.xy_mode = "";
defparam ii2855.mode = 1'b0;
defparam ii2855.config_data = 64'hf0f3f0f3f0f3f1f1;
FG6X2 ii2856 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0]|qx_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] (nc) */ nc144 
	} ),
	. x ( ),
	. xy ( \ii2856|xy_net  )
);
defparam ii2856.x_mode = "";
defparam ii2856.xy_mode = "";
defparam ii2856.mode = 1'b0;
defparam ii2856.config_data = 64'h0f0f0f0f00cc33ff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2858 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2858|xy_net  )
);
defparam ii2858.x_mode = "";
defparam ii2858.xy_mode = "";
defparam ii2858.mode = 1'b0;
defparam ii2858.config_data = 64'h018923ab45cd67ef;
FG6X2 ii2859 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \ii2856|xy_net ,
		/* f [3] */ \ii2858|xy_net ,
		/* f [2] */ \ii2857|xy_net ,
		/* f [1] (nc) */ nc145 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2859|xy_net  )
);
defparam ii2859.x_mode = "";
defparam ii2859.xy_mode = "";
defparam ii2859.mode = 1'b0;
defparam ii2859.config_data = 64'h05af05af0000ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]  (
	. di ( \ii2788|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44] .CLKSRSEL = 1'b1;
FG6X2 ii2861 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1]|qx_net ,
		/* f [4] (nc) */ nc146 ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2861|xy_net  )
);
defparam ii2861.x_mode = "";
defparam ii2861.xy_mode = "";
defparam ii2861.mode = 1'b0;
defparam ii2861.config_data = 64'h001d001dff1dff1d;
FG6X2 ii2862 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2862|xy_net  )
);
defparam ii2862.x_mode = "";
defparam ii2862.xy_mode = "";
defparam ii2862.mode = 1'b0;
defparam ii2862.config_data = 64'h220a225f770a775f;
EMBMUX5S4 C12R9emb5k_misc_1_u16_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_16 )
);
defparam C12R9emb5k_misc_1_u16_b_mux.SEL = 0;
FG6X2 ii2863 (
	. f ( {
		/* f [5] */ \ii2861|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [2] (nc) */ nc147 ,
		/* f [1] */ \ii2860|xy_net ,
		/* f [0] */ \ii2862|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2863|xy_net  )
);
defparam ii2863.x_mode = "";
defparam ii2863.xy_mode = "";
defparam ii2863.mode = 1'b0;
defparam ii2863.config_data = 64'h5500330055ff33ff;
FG6X2 ii2864 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2864|xy_net  )
);
defparam ii2864.x_mode = "";
defparam ii2864.xy_mode = "";
defparam ii2864.mode = 1'b0;
defparam ii2864.config_data = 64'h0047cc473347ff47;
FG6X2 ii2865 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0]|qx_net ,
		/* f [3] */ \ii2864|xy_net ,
		/* f [2] (nc) */ nc148 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc149 
	} ),
	. x ( ),
	. xy ( \ii2865|xy_net  )
);
defparam ii2865.x_mode = "";
defparam ii2865.xy_mode = "";
defparam ii2865.mode = 1'b0;
defparam ii2865.config_data = 64'h0033ccff00cc33ff;
FG6X2 ii2866 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2866|xy_net  )
);
defparam ii2866.x_mode = "";
defparam ii2866.xy_mode = "";
defparam ii2866.mode = 1'b0;
defparam ii2866.config_data = 64'h01510b5ba1f1abfb;
FG6X2 ii2867 (
	. f ( {
		/* f [5] (nc) */ nc150 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] */ \ii2866|xy_net ,
		/* f [1] (nc) */ nc151 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2867|xy_net  )
);
defparam ii2867.x_mode = "";
defparam ii2867.xy_mode = "";
defparam ii2867.mode = 1;
defparam ii2867.config_data = 64'h550f0f55550f0f55;
FG6X2 ii2868 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2868|xy_net  )
);
defparam ii2868.x_mode = "";
defparam ii2868.xy_mode = "";
defparam ii2868.mode = 1'b0;
defparam ii2868.config_data = 64'hffccaaf000ccaaf0;
FG6X2 ii2869 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] */ \ii2868|xy_net ,
		/* f [1] (nc) */ nc152 ,
		/* f [0] (nc) */ nc153 
	} ),
	. x ( ),
	. xy ( \ii2869|xy_net  )
);
defparam ii2869.x_mode = "";
defparam ii2869.xy_mode = "";
defparam ii2869.mode = 1'b0;
defparam ii2869.config_data = 64'h00f0fff0f000f0ff;
FG6X2 ii2870 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2870|xy_net  )
);
defparam ii2870.x_mode = "";
defparam ii2870.xy_mode = "";
defparam ii2870.mode = 1'b0;
defparam ii2870.config_data = 64'h3333555500ff0f0f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]  (
	. di ( \ii2793|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45] .CLKSRSEL = 1'b0;
FG6X2 ii2871 (
	. f ( {
		/* f [5] (nc) */ nc154 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] */ \ii2870|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12]|qx_net ,
		/* f [0] (nc) */ nc155 
	} ),
	. x ( ),
	. xy ( \ii2871|xy_net  )
);
defparam ii2871.x_mode = "";
defparam ii2871.xy_mode = "";
defparam ii2871.mode = 1;
defparam ii2871.config_data = 64'h330f0f33330f0f33;
FG6X2 ii2872 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2872|xy_net  )
);
defparam ii2872.x_mode = "";
defparam ii2872.xy_mode = "";
defparam ii2872.mode = 1'b0;
defparam ii2872.config_data = 64'h0a115f110abb5fbb;
FG6X2 ii2873 (
	. f ( {
		/* f [5] */ \ii2872|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [2] (nc) */ nc156 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13]|qx_net ,
		/* f [0] (nc) */ nc157 
	} ),
	. x ( ),
	. xy ( \ii2873|xy_net  )
);
defparam ii2873.x_mode = "";
defparam ii2873.xy_mode = "";
defparam ii2873.mode = 1'b0;
defparam ii2873.config_data = 64'h3300003333ffff33;
FG6X2 ii2874 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2874|xy_net  )
);
defparam ii2874.x_mode = "";
defparam ii2874.xy_mode = "";
defparam ii2874.mode = 1'b0;
defparam ii2874.config_data = 64'h0c3f0c3f1111dddd;
FG6X2 ii2875 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] */ \ii2874|xy_net ,
		/* f [1] (nc) */ nc158 ,
		/* f [0] (nc) */ nc159 
	} ),
	. x ( ),
	. xy ( \ii2875|xy_net  )
);
defparam ii2875.x_mode = "";
defparam ii2875.xy_mode = "";
defparam ii2875.mode = 1'b0;
defparam ii2875.config_data = 64'h000fff0f0f000fff;
FG6X2 ii2876 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2876|xy_net  )
);
defparam ii2876.x_mode = "";
defparam ii2876.xy_mode = "";
defparam ii2876.mode = 1'b0;
defparam ii2876.config_data = 64'hfe3ece0ef232c202;
FG6X2 ii2877 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [4] (nc) */ nc160 ,
		/* f [3] */ \ii2876|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc161 
	} ),
	. x ( ),
	. xy ( \ii2877|xy_net  )
);
defparam ii2877.x_mode = "";
defparam ii2877.xy_mode = "";
defparam ii2877.mode = 1'b0;
defparam ii2877.config_data = 64'h3f0c3f0ccf03cf03;
FG6X2 ii2878 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2878|xy_net  )
);
defparam ii2878.x_mode = "";
defparam ii2878.xy_mode = "";
defparam ii2878.mode = 1'b0;
defparam ii2878.config_data = 64'hfedc7654ba983210;
FG6X2 ii2880 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2880|xy_net  )
);
defparam ii2880.x_mode = "";
defparam ii2880.xy_mode = "";
defparam ii2880.mode = 1'b0;
defparam ii2880.config_data = 64'h00331d1dccff1d1d;
FG6X2 ii2879 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [4] */ \ii2878|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16]|qx_net ,
		/* f [2] (nc) */ nc162 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc163 
	} ),
	. x ( ),
	. xy ( \ii2879|xy_net  )
);
defparam ii2879.x_mode = "";
defparam ii2879.xy_mode = "";
defparam ii2879.mode = 1'b0;
defparam ii2879.config_data = 64'h33ff00ccccff0033;
FG6X2 ii2881 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [3] */ \ii2880|xy_net ,
		/* f [2] (nc) */ nc164 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc165 
	} ),
	. x ( ),
	. xy ( \ii2881|xy_net  )
);
defparam ii2881.x_mode = "";
defparam ii2881.xy_mode = "";
defparam ii2881.mode = 1'b0;
defparam ii2881.config_data = 64'h003300ccccff33ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]  (
	. di ( \PCKRTINSERT_ii2828|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46] .CLKSRSEL = 1'b1;
FG6X2 ii2882 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2882|xy_net  )
);
defparam ii2882.x_mode = "";
defparam ii2882.xy_mode = "";
defparam ii2882.mode = 1'b0;
defparam ii2882.config_data = 64'h00334747ccff4747;
FG6X2 ii2883 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] (nc) */ nc166 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] */ \ii2882|xy_net ,
		/* f [0] (nc) */ nc167 
	} ),
	. x ( ),
	. xy ( \ii2883|xy_net  )
);
defparam ii2883.x_mode = "";
defparam ii2883.xy_mode = "";
defparam ii2883.mode = 1'b0;
defparam ii2883.config_data = 64'h03f303f3303f303f;
CFG_NOTINV \carry_8_ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_ADD_4.ainv  )
);
defparam \carry_8_ADD_4.notinv0 .SEL = 1;
FG6X2 ii2884 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2884|xy_net  )
);
defparam ii2884.x_mode = "";
defparam ii2884.xy_mode = "";
defparam ii2884.mode = 1'b0;
defparam ii2884.config_data = 64'h330033ff550f550f;
FG6X2 ii2885 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [3] */ \ii2884|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] (nc) */ nc168 ,
		/* f [0] (nc) */ nc169 
	} ),
	. x ( ),
	. xy ( \ii2885|xy_net  )
);
defparam ii2885.x_mode = "";
defparam ii2885.xy_mode = "";
defparam ii2885.mode = 1'b0;
defparam ii2885.config_data = 64'h000f00f0f0ff0fff;
FG6X2 ii2886 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2886|xy_net  )
);
defparam ii2886.x_mode = "";
defparam ii2886.xy_mode = "";
defparam ii2886.mode = 1'b0;
defparam ii2886.config_data = 64'h04158c9d2637aebf;
FG6X2 ii2887 (
	. f ( {
		/* f [5] */ \ii2886|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] (nc) */ nc170 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1]|qx_net ,
		/* f [0] (nc) */ nc171 
	} ),
	. x ( ),
	. xy ( \ii2887|xy_net  )
);
defparam ii2887.x_mode = "";
defparam ii2887.xy_mode = "";
defparam ii2887.mode = 1'b0;
defparam ii2887.config_data = 64'h3300003333ffff33;
FG6X2 ii2888 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2888|xy_net  )
);
defparam ii2888.x_mode = "";
defparam ii2888.xy_mode = "";
defparam ii2888.mode = 1'b0;
defparam ii2888.config_data = 64'h02468ace13579bdf;
FG6X2 ii2900 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2900|xy_net  )
);
defparam ii2900.x_mode = "";
defparam ii2900.xy_mode = "";
defparam ii2900.mode = 1'b0;
defparam ii2900.config_data = 64'hffcc3300b8b8b8b8;
FG6X2 ii2890 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2890|xy_net  )
);
defparam ii2890.x_mode = "";
defparam ii2890.xy_mode = "";
defparam ii2890.mode = 1'b0;
defparam ii2890.config_data = 64'hbbfc88fcbb308830;
FG6X2 ii2889 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] */ \ii2888|xy_net ,
		/* f [3] (nc) */ nc172 ,
		/* f [2] (nc) */ nc173 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2889|xy_net  )
);
defparam ii2889.x_mode = "";
defparam ii2889.xy_mode = "";
defparam ii2889.mode = 1'b0;
defparam ii2889.config_data = 64'h444477771111dddd;
FG6X2 ii2901 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26]|qx_net ,
		/* f [4] (nc) */ nc174 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] (nc) */ nc175 ,
		/* f [1] */ \ii2900|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2901|xy_net  )
);
defparam ii2901.x_mode = "";
defparam ii2901.xy_mode = "";
defparam ii2901.mode = 1'b0;
defparam ii2901.config_data = 64'h44884488eeddeedd;
FG6X2 ii2891 (
	. f ( {
		/* f [5] */ \ii2890|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] (nc) */ nc176 ,
		/* f [0] (nc) */ nc177 
	} ),
	. x ( ),
	. xy ( \ii2891|xy_net  )
);
defparam ii2891.x_mode = "";
defparam ii2891.xy_mode = "";
defparam ii2891.mode = 1'b0;
defparam ii2891.config_data = 64'h0ffff0ff00f0000f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]  (
	. di ( \ii2803|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47] .CLKSRSEL = 1'b1;
FG6X2 ii2902 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2902|xy_net  )
);
defparam ii2902.x_mode = "";
defparam ii2902.xy_mode = "";
defparam ii2902.mode = 1'b0;
defparam ii2902.config_data = 64'hccccff00f0f0aaaa;
FG6X2 ii2892 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2892|xy_net  )
);
defparam ii2892.x_mode = "";
defparam ii2892.xy_mode = "";
defparam ii2892.mode = 1'b0;
defparam ii2892.config_data = 64'hf0aaccfff0aacc00;
FG6X2 ii2903 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] */ \ii2902|xy_net ,
		/* f [3] (nc) */ nc178 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [0] (nc) */ nc179 
	} ),
	. x ( ),
	. xy ( \ii2903|xy_net  )
);
defparam ii2903.x_mode = "";
defparam ii2903.xy_mode = "";
defparam ii2903.mode = 1'b0;
defparam ii2903.config_data = 64'h3f3f0c0ccfcf0303;
FG6X2 ii2893 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] (nc) */ nc180 ,
		/* f [3] */ \ii2892|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] (nc) */ nc181 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2893|xy_net  )
);
defparam ii2893.x_mode = "";
defparam ii2893.xy_mode = "";
defparam ii2893.mode = 1'b0;
defparam ii2893.config_data = 64'h5f505f50f505f505;
FG6X2 ii2904 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2904|xy_net  )
);
defparam ii2904.x_mode = "";
defparam ii2904.xy_mode = "";
defparam ii2904.mode = 1'b0;
defparam ii2904.config_data = 64'h11dd030311ddcfcf;
FG6X2 ii2894 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2894|xy_net  )
);
defparam ii2894.x_mode = "";
defparam ii2894.xy_mode = "";
defparam ii2894.mode = 1'b0;
defparam ii2894.config_data = 64'h111105afbbbb05af;
FG6X2 ii2905 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28]|qx_net ,
		/* f [4] */ \ii2904|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [2] (nc) */ nc182 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc183 
	} ),
	. x ( ),
	. xy ( \ii2905|xy_net  )
);
defparam ii2905.x_mode = "";
defparam ii2905.xy_mode = "";
defparam ii2905.mode = 1'b0;
defparam ii2905.config_data = 64'h000033cccc33ffff;
ADD_1BIT carry_12_2__ADD_0 (
	. a ( \carry_12_2__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C16R4_csi_logic|cin_net  ),
	. co ( \carry_12_2__ADD_0|co_net  ),
	. p ( \carry_12_2__ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii2906 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2906|xy_net  )
);
defparam ii2906.x_mode = "";
defparam ii2906.xy_mode = "";
defparam ii2906.mode = 1'b0;
defparam ii2906.config_data = 64'h447744770303cfcf;
FG6X2 ii2896 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2896|xy_net  )
);
defparam ii2896.x_mode = "";
defparam ii2896.xy_mode = "";
defparam ii2896.mode = 1'b0;
defparam ii2896.config_data = 64'h00473347cc47ff47;
ADD_1BIT carry_12_2__ADD_1 (
	. a ( \carry_12_2__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1]|qx_net  ),
	. ci ( \carry_12_2__ADD_0|co_net  ),
	. co ( \carry_12_2__ADD_1|co_net  ),
	. p ( \carry_12_2__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_12_2__ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0]  (
	. di ( \ii2253|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2907 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29]|qx_net ,
		/* f [4] */ \ii2906|xy_net ,
		/* f [3] (nc) */ nc184 ,
		/* f [2] (nc) */ nc185 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2907|xy_net  )
);
defparam ii2907.x_mode = "";
defparam ii2907.xy_mode = "";
defparam ii2907.mode = 1'b0;
defparam ii2907.config_data = 64'h000066669999ffff;
FG6X2 ii2897 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24]|qx_net ,
		/* f [4] (nc) */ nc186 ,
		/* f [3] */ \ii2896|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] (nc) */ nc187 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2897|xy_net  )
);
defparam ii2897.x_mode = "";
defparam ii2897.xy_mode = "";
defparam ii2897.mode = 1'b0;
defparam ii2897.config_data = 64'h005a005aa5ffa5ff;
ADD_1BIT carry_12_2__ADD_2 (
	. a ( \carry_12_2__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2]|qx_net  ),
	. ci ( \carry_12_2__ADD_1|co_net  ),
	. co ( \carry_12_2__ADD_2|co_net  ),
	. p ( \carry_12_2__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_12_2__ADD_2|s_net  )
);
FG6X2 ii2908 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2908|xy_net  )
);
defparam ii2908.x_mode = "";
defparam ii2908.xy_mode = "";
defparam ii2908.mode = 1'b0;
defparam ii2908.config_data = 64'h207025752a7a2f7f;
FG6X2 ii2898 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2898|xy_net  )
);
defparam ii2898.x_mode = "";
defparam ii2898.xy_mode = "";
defparam ii2898.mode = 1'b0;
defparam ii2898.config_data = 64'hff00ccccf0f0aaaa;
ADD_1BIT carry_12_2__ADD_3 (
	. a ( \carry_12_2__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3]|qx_net  ),
	. ci ( \carry_12_2__ADD_2|co_net  ),
	. co ( \carry_12_2__ADD_3|co_net  ),
	. p ( \carry_12_2__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_12_2__ADD_3|s_net  )
);
FG6X2 ii2910 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2910|xy_net  )
);
defparam ii2910.x_mode = "";
defparam ii2910.xy_mode = "";
defparam ii2910.mode = 1'b0;
defparam ii2910.config_data = 64'h101c131fd0dcd3df;
FG6X2 ii2909 (
	. f ( {
		/* f [5] */ \ii2908|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2]|qx_net ,
		/* f [2] (nc) */ nc188 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc189 
	} ),
	. x ( ),
	. xy ( \ii2909|xy_net  )
);
defparam ii2909.x_mode = "";
defparam ii2909.xy_mode = "";
defparam ii2909.mode = 1'b0;
defparam ii2909.config_data = 64'h00cc003333ffccff;
FG6X2 ii2899 (
	. f ( {
		/* f [5] */ \ii2898|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [3] (nc) */ nc190 ,
		/* f [2] (nc) */ nc191 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2899|xy_net  )
);
defparam ii2899.x_mode = "";
defparam ii2899.xy_mode = "";
defparam ii2899.mode = 1'b0;
defparam ii2899.config_data = 64'h7777dddd44441111;
ADD_1BIT carry_12_2__ADD_4 (
	. a ( \carry_12_2__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4]|qx_net  ),
	. ci ( \carry_12_2__ADD_3|co_net  ),
	. co ( \carry_12_2__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_12_2__ADD_4|pb_net  ),
	. s ( \carry_12_2__ADD_4|s_net  )
);
FG6X2 ii2911 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30]|qx_net ,
		/* f [2] (nc) */ nc192 ,
		/* f [1] (nc) */ nc193 ,
		/* f [0] */ \ii2910|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2911|xy_net  )
);
defparam ii2911.x_mode = "";
defparam ii2911.xy_mode = "";
defparam ii2911.mode = 1'b0;
defparam ii2911.config_data = 64'h00ff5555555500ff;
ADD_1BIT carry_12_2__ADD_5 (
	. a ( \carry_12_2__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5]|qx_net  ),
	. ci ( \carry_12_2__ADD_4|co_net  ),
	. co ( \carry_12_2__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_12_2__ADD_5|pb_net  ),
	. s ( \carry_12_2__ADD_5|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48]  (
	. di ( \PCKRTINSERT_ii2822|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48] .CLKSRSEL = 1'b1;
FG6X2 ii2912 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2912|xy_net  )
);
defparam ii2912.x_mode = "";
defparam ii2912.xy_mode = "";
defparam ii2912.mode = 1'b0;
defparam ii2912.config_data = 64'hbbbb8888fc30fc30;
ADD_1BIT carry_12_2__ADD_6 (
	. a ( \carry_12_2__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6]|qx_net  ),
	. ci ( \carry_12_2__ADD_5|co_net  ),
	. co ( \carry_12_2__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_12_2__ADD_6|pb_net  ),
	. s ( \carry_12_2__ADD_6|s_net  )
);
FG6X2 ii2913 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31]|qx_net ,
		/* f [4] */ \ii2912|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] (nc) */ nc194 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [0] (nc) */ nc195 
	} ),
	. x ( ),
	. xy ( \ii2913|xy_net  )
);
defparam ii2913.x_mode = "";
defparam ii2913.xy_mode = "";
defparam ii2913.mode = 1'b0;
defparam ii2913.config_data = 64'h33cc0000ffffcc33;
ADD_1BIT carry_12_2__ADD_7 (
	. a ( \carry_12_2__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7]|qx_net  ),
	. ci ( \carry_12_2__ADD_6|co_net  ),
	. co ( \carry_12_2__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_12_2__ADD_7|pb_net  ),
	. s ( \carry_12_2__ADD_7|s_net  )
);
FG6X2 ii2914 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2914|xy_net  )
);
defparam ii2914.x_mode = "";
defparam ii2914.xy_mode = "";
defparam ii2914.mode = 1'b0;
defparam ii2914.config_data = 64'h1111bbbb0a5f0a5f;
ADD_1BIT carry_12_2__ADD_8 (
	. a ( \carry_12_2__ADD_8.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8]|qx_net  ),
	. ci ( \C16R5_csi_logic|cin_net  ),
	. co ( \carry_12_2__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_2__ADD_8|s_net  )
);
FG6X2 ii2915 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3]|qx_net ,
		/* f [4] (nc) */ nc196 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [2] (nc) */ nc197 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] */ \ii2914|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2915|xy_net  )
);
defparam ii2915.x_mode = "";
defparam ii2915.xy_mode = "";
defparam ii2915.mode = 1'b0;
defparam ii2915.config_data = 64'h11441144dd77dd77;
ADD_1BIT carry_12_2__ADD_9 (
	. a ( \carry_12_2__ADD_9.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9]|qx_net  ),
	. ci ( \carry_12_2__ADD_8|co_net  ),
	. co ( \carry_12_2__ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_2__ADD_9|s_net  )
);
FG6X2 ii2916 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2916|xy_net  )
);
defparam ii2916.x_mode = "";
defparam ii2916.xy_mode = "";
defparam ii2916.mode = 1'b0;
defparam ii2916.config_data = 64'h40704c7c43734f7f;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1]  (
	. di ( \ii2283|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[0]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2917 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [3] (nc) */ nc198 ,
		/* f [2] (nc) */ nc199 ,
		/* f [1] */ \ii2916|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2917|xy_net  )
);
defparam ii2917.x_mode = "";
defparam ii2917.xy_mode = "";
defparam ii2917.mode = 1'b0;
defparam ii2917.config_data = 64'h11112222bbbb7777;
EMBMUX5S4 C12R17emb5k_misc_1_u8_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_8 )
);
defparam C12R17emb5k_misc_1_u8_b_mux.SEL = 4'b0000;
FG6X2 ii2918 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2918|xy_net  )
);
defparam ii2918.x_mode = "";
defparam ii2918.xy_mode = "";
defparam ii2918.mode = 1'b0;
defparam ii2918.config_data = 64'h1111dddd03cf03cf;
EMBMUX5S4 C12R25emb5k_misc_1_u11_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_11 )
);
defparam C12R25emb5k_misc_1_u11_b_mux.SEL = 0;
FG6X2 ii2920 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2920|xy_net  )
);
defparam ii2920.x_mode = "";
defparam ii2920.xy_mode = "";
defparam ii2920.mode = 1'b0;
defparam ii2920.config_data = 64'h0252a2f20757a7f7;
FG6X2 ii2919 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [3] (nc) */ nc200 ,
		/* f [2] (nc) */ nc201 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5]|qx_net ,
		/* f [0] */ \ii2918|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2919|xy_net  )
);
defparam ii2919.x_mode = "";
defparam ii2919.xy_mode = "";
defparam ii2919.mode = 1'b0;
defparam ii2919.config_data = 64'h3333555555553333;
FG6X2 ii2921 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] (nc) */ nc202 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] */ \ii2920|xy_net ,
		/* f [0] (nc) */ nc203 
	} ),
	. x ( ),
	. xy ( \ii2921|xy_net  )
);
defparam ii2921.x_mode = "";
defparam ii2921.xy_mode = "";
defparam ii2921.mode = 1'b0;
defparam ii2921.config_data = 64'h03f303f3303f303f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49]  (
	. di ( \ii2813|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50]  (
	. di ( \ii2821|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[50] .CLKSRSEL = 1'b1;
FG6X2 ii2922 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2922|xy_net  )
);
defparam ii2922.x_mode = "";
defparam ii2922.xy_mode = "";
defparam ii2922.mode = 1'b0;
defparam ii2922.config_data = 64'h084c195d2a6e3b7f;
CFG_NOTINV \carry_9_7__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_7__ADD_8.ainv  )
);
defparam \carry_9_7__ADD_8.notinv0 .SEL = 1;
FG6X2 ii2923 (
	. f ( {
		/* f [5] (nc) */ nc204 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [3] (nc) */ nc205 ,
		/* f [2] */ \ii2922|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2923|xy_net  )
);
defparam ii2923.x_mode = "";
defparam ii2923.xy_mode = "";
defparam ii2923.mode = 1;
defparam ii2923.config_data = 64'h47471d1d47471d1d;
CARRY_SKIP_OUT C16R14_cso_logic (
	. p0b ( \carry_9_12__ADD_4|pb_net  ),
	. p1b ( \carry_9_12__ADD_5|pb_net  ),
	. p2b ( \carry_9_12__ADD_6|pb_net  ),
	. p3b ( \carry_9_12__ADD_7|pb_net  ),
	. p4outb ( \C16R14_cso_logic|p4outb_net  ),
	. p8outb ( \C16R14_cso_logic|p8outb_net  ),
	. plower4 ( \C16R14_and4_logic|o_net  ),
	. r4outb ( \C16R14_cso_logic|r4outb_net  )
);
FG6X2 ii2924 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2924|xy_net  )
);
defparam ii2924.x_mode = "";
defparam ii2924.xy_mode = "";
defparam ii2924.mode = 1'b0;
defparam ii2924.config_data = 64'hfbd97351eac86240;
FG6X2 ii2925 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8]|qx_net ,
		/* f [4] (nc) */ nc206 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [2] */ \ii2924|xy_net ,
		/* f [1] (nc) */ nc207 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2925|xy_net  )
);
defparam ii2925.x_mode = "";
defparam ii2925.xy_mode = "";
defparam ii2925.mode = 1'b0;
defparam ii2925.config_data = 64'h50a050a0faf5faf5;
CARRY_SKIP_IN C16R5_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_12_2__ADD_7|co_net  ),
	. cin ( \C16R5_csi_logic|cin_net  ),
	. cskip4 ( \carry_12_2__ADD_3|co_net  ),
	. cskip8 ( \C16R4_csi_logic|cin_net  ),
	. p03 ( \C16R4_and4_logic|o_net  ),
	. p07 ( \C16R4_cso_logic|p8outb_net  ),
	. p47 ( \C16R4_cso_logic|p4outb_net  ),
	. ripple ( \C16R4_cso_logic|r4outb_net  )
);
defparam C16R5_csi_logic.ALLOW_SKIP = 1;
defparam C16R5_csi_logic.CIN_BELOW = 1;
REG2CKSR uut_dataReadBack_mipi_periph_dphy_direction_d_reg (
	. di ( \mipi_inst_u_mipi1|periph_dphy_direction_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_dphy_direction_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam uut_dataReadBack_mipi_periph_dphy_direction_d_reg.PRESET = 0;
defparam uut_dataReadBack_mipi_periph_dphy_direction_d_reg.CLKSRSEL = 1'b1;
FG6X2 ii2926 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2926|xy_net  )
);
defparam ii2926.x_mode = "";
defparam ii2926.xy_mode = "";
defparam ii2926.mode = 1'b0;
defparam ii2926.config_data = 64'h2222777705af05af;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2]  (
	. di ( \ii2284|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2927 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] */ \ii2926|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [2] (nc) */ nc208 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9]|qx_net ,
		/* f [0] (nc) */ nc209 
	} ),
	. x ( ),
	. xy ( \ii2927|xy_net  )
);
defparam ii2927.x_mode = "";
defparam ii2927.xy_mode = "";
defparam ii2927.mode = 1'b0;
defparam ii2927.config_data = 64'h330033ff0033ff33;
FG6X2 PCKRTINSERT_C6R7_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc210 ,
		/* f [4] (nc) */ nc211 ,
		/* f [3] */ \mipi_inst_u_mipi1|periph_rx_cmd[2]_net ,
		/* f [2] (nc) */ nc212 ,
		/* f [1] (nc) */ nc213 ,
		/* f [0] (nc) */ nc214 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R7_lut_1|xy_net  )
);
defparam PCKRTINSERT_C6R7_lut_1.mode = 1;
defparam PCKRTINSERT_C6R7_lut_1.config_data = 64'h00ff00ff00ff00ff;
FG6X2 ii2928 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [4] (nc) */ nc215 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] (nc) */ nc216 ,
		/* f [0] (nc) */ nc217 
	} ),
	. x ( ),
	. xy ( \ii2928|xy_net  )
);
defparam ii2928.x_mode = "";
defparam ii2928.xy_mode = "";
defparam ii2928.mode = 1'b0;
defparam ii2928.config_data = 64'hf0fff0ff0fff0fff;
FG6X2 PCKRTINSERT_C6R7_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc218 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_cmd[0]_net ,
		/* f [3] (nc) */ nc219 ,
		/* f [2] (nc) */ nc220 ,
		/* f [1] (nc) */ nc221 ,
		/* f [0] (nc) */ nc222 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R7_lut_2|xy_net  )
);
defparam PCKRTINSERT_C6R7_lut_2.mode = 1;
defparam PCKRTINSERT_C6R7_lut_2.config_data = 64'h0000ffff0000ffff;
CFG_NOTINV \carry_9_6__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R16_lut_7|x_net  ),
	. o ( \carry_9_6__ADD_7.ainv  )
);
defparam \carry_9_6__ADD_7.notinv0 .SEL = 0;
FG6X2 ii2930 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [4] (nc) */ nc223 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[1]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[25]_net 
	} ),
	. x ( ),
	. xy ( \ii2930|xy_net  )
);
defparam ii2930.x_mode = "";
defparam ii2930.xy_mode = "";
defparam ii2930.mode = 1'b0;
defparam ii2930.config_data = 64'h11dd11dd0f0f0f0f;
FG6X2 ii2929 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[24]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0]|qx_net ,
		/* f [1] (nc) */ nc224 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[0]_net 
	} ),
	. x ( ),
	. xy ( \ii2929|xy_net  )
);
defparam ii2929.x_mode = "";
defparam ii2929.xy_mode = "";
defparam ii2929.mode = 1'b0;
defparam ii2929.config_data = 64'h55000f0f55ff0f0f;
FG6X2 PCKRTINSERT_C6R7_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc225 ,
		/* f [4] (nc) */ nc226 ,
		/* f [3] (nc) */ nc227 ,
		/* f [2] (nc) */ nc228 ,
		/* f [1] */ \mipi_inst_u_mipi1|periph_rx_cmd[10]_net ,
		/* f [0] (nc) */ nc229 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R7_lut_3|xy_net  )
);
defparam PCKRTINSERT_C6R7_lut_3.mode = 1;
defparam PCKRTINSERT_C6R7_lut_3.config_data = 64'h3333333333333333;
CARRY_SKIP_IN C10R16_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_13__ADD_7|co_net  ),
	. cin ( \C10R16_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_13__ADD_3|co_net  ),
	. cskip8 ( \C10R15_csi_logic|cin_net  ),
	. p03 ( \C10R15_and4_logic|o_net  ),
	. p07 ( \C10R15_cso_logic|p8outb_net  ),
	. p47 ( \C10R15_cso_logic|p4outb_net  ),
	. ripple ( \C10R15_cso_logic|r4outb_net  )
);
defparam C10R16_csi_logic.ALLOW_SKIP = 1;
defparam C10R16_csi_logic.CIN_BELOW = 1;
EMBMUX5S4 C12R9emb5k_misc_1_u2_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_2 )
);
defparam C12R9emb5k_misc_1_u2_b_mux.SEL = 0;
FG6X2 ii2931 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net ,
		/* f [2] (nc) */ nc230 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[2]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[26]_net 
	} ),
	. x ( ),
	. xy ( \ii2931|xy_net  )
);
defparam ii2931.x_mode = "";
defparam ii2931.xy_mode = "";
defparam ii2931.mode = 1'b0;
defparam ii2931.config_data = 64'h335500003355ffff;
CFG_NOTINV \carry_9_13__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf|x_net  ),
	. o ( \carry_9_13__ADD_3.ainv  )
);
defparam \carry_9_13__ADD_3.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0]  (
	. di ( \PCKRTINSERT_ii3379|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51]  (
	. di ( \PCKRTINSERT_C10R13_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51] .CLKSRSEL = 1'b1;
FG6X2 ii2932 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[27]_net ,
		/* f [4] (nc) */ nc231 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[3]_net 
	} ),
	. x ( ),
	. xy ( \ii2932|xy_net  )
);
defparam ii2932.x_mode = "";
defparam ii2932.xy_mode = "";
defparam ii2932.mode = 1'b0;
defparam ii2932.config_data = 64'h5303530353f353f3;
FG6X2 PCKRTINSERT_C6R7_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc232 ,
		/* f [4] (nc) */ nc233 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0]|qx_net ,
		/* f [2] (nc) */ nc234 ,
		/* f [1] (nc) */ nc235 ,
		/* f [0] (nc) */ nc236 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R7_lut_5|xy_net  )
);
defparam PCKRTINSERT_C6R7_lut_5.mode = 1;
defparam PCKRTINSERT_C6R7_lut_5.config_data = 64'h00ff00ff00ff00ff;
CARRY_SKIP_IN C18R9_csi_logic (
	. c0alt ( \C18R9_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C18R9_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C18R9_csi_logic.ALLOW_SKIP = 0;
defparam C18R9_csi_logic.CIN_BELOW = 0;
FG6X2 ii2933 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[4]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4]|qx_net ,
		/* f [1] (nc) */ nc237 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[28]_net 
	} ),
	. x ( ),
	. xy ( \ii2933|xy_net  )
);
defparam ii2933.x_mode = "";
defparam ii2933.xy_mode = "";
defparam ii2933.mode = 1'b0;
defparam ii2933.config_data = 64'h000f550fff0f550f;
FG6X2 PCKRTINSERT_C6R7_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc238 ,
		/* f [4] (nc) */ nc239 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18]|qx_net ,
		/* f [2] (nc) */ nc240 ,
		/* f [1] (nc) */ nc241 ,
		/* f [0] (nc) */ nc242 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R7_lut_6|xy_net  )
);
defparam PCKRTINSERT_C6R7_lut_6.mode = 1;
defparam PCKRTINSERT_C6R7_lut_6.config_data = 64'h00ff00ff00ff00ff;
FG6X2 ii2934 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[5]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[29]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5]|qx_net ,
		/* f [0] (nc) */ nc243 
	} ),
	. x ( ),
	. xy ( \ii2934|xy_net  )
);
defparam ii2934.x_mode = "";
defparam ii2934.xy_mode = "";
defparam ii2934.mode = 1'b0;
defparam ii2934.config_data = 64'h0303f3f303f303f3;
FG6X2 PCKRTINSERT_C6R7_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc244 ,
		/* f [4] (nc) */ nc245 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17]|qx_net ,
		/* f [2] (nc) */ nc246 ,
		/* f [1] (nc) */ nc247 ,
		/* f [0] (nc) */ nc248 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R7_lut_7|xy_net  )
);
defparam PCKRTINSERT_C6R7_lut_7.mode = 1;
defparam PCKRTINSERT_C6R7_lut_7.config_data = 64'h00ff00ff00ff00ff;
CFG_NOTINV \carry_9_5__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C14R7_lut_6|x_net  ),
	. o ( \carry_9_5__ADD_6.ainv  )
);
defparam \carry_9_5__ADD_6.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3]  (
	. di ( \ii2285|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_12__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R14_lut_2|x_net  ),
	. o ( \carry_9_12__ADD_2.ainv  )
);
defparam \carry_9_12__ADD_2.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0]  (
	. di ( \PCKRTINSERT_ii2645|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u12_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_12 )
);
defparam C12R9emb5k_misc_1_u12_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1]  (
	. di ( \PCKRTINSERT_C6R7_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52]  (
	. di ( \PCKRTINSERT_ii2794|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_4__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_5|x_net  ),
	. o ( \carry_9_4__ADD_5.ainv  )
);
defparam \carry_9_4__ADD_5.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_d_reg[0]  (
	. di ( \PCKRTINSERT_C6R7_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_d_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[0] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_11__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R8_lut_1|x_net  ),
	. o ( \carry_9_11__ADD_1.ainv  )
);
defparam \carry_9_11__ADD_1.notinv0 .SEL = 0;
LBUF \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0  (
	. asr ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4]  (
	. di ( \ii2286|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_3__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2751|x_net  ),
	. o ( \carry_9_3__ADD_4.ainv  )
);
defparam \carry_9_3__ADD_4.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[9]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_10__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2652|x_net  ),
	. o ( \carry_9_10__ADD_0.ainv  )
);
defparam \carry_9_10__ADD_0.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2]  (
	. di ( \PCKRTINSERT_C6R7_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53]  (
	. di ( \ii2836|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_13_ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_5.ainv  )
);
defparam \carry_13_ADD_5.notinv0 .SEL = 1;
EMBMUX5S4 C12R25emb5k_misc_1_u8_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_8 )
);
defparam C12R25emb5k_misc_1_u8_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_d_reg[1]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_d_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5]  (
	. di ( \PCKRTINSERT_ii2166|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[10]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3]  (
	. di ( \PCKRTINSERT_C10R6_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54]  (
	. di ( \ii2841|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_d_reg[2]  (
	. di ( \PCKRTINSERT_C6R7_lut_1|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_d_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[2] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_3__ADD_0 (
	. a ( \carry_9_3__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0]|qx_net  ),
	. ci ( \C10R12_csi_logic|cin_net  ),
	. co ( \carry_9_3__ADD_0|co_net  ),
	. p ( \carry_9_3__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_3__ADD_0|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6]  (
	. di ( \PCKRTINSERT_ii2217|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[5]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_3__ADD_1 (
	. a ( \carry_9_3__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1]|qx_net  ),
	. ci ( \carry_9_3__ADD_0|co_net  ),
	. co ( \carry_9_3__ADD_1|co_net  ),
	. p ( \carry_9_3__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_3__ADD_1|s_net  )
);
ADD_1BIT carry_9_3__ADD_2 (
	. a ( \carry_9_3__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2]|qx_net  ),
	. ci ( \carry_9_3__ADD_1|co_net  ),
	. co ( \carry_9_3__ADD_2|co_net  ),
	. p ( \carry_9_3__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_3__ADD_2|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[11]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_3__ADD_3 (
	. a ( \carry_9_3__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3]|qx_net  ),
	. ci ( \carry_9_3__ADD_2|co_net  ),
	. co ( \carry_9_3__ADD_3|co_net  ),
	. p ( \carry_9_3__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_3__ADD_3|s_net  )
);
ADD_1BIT carry_9_3__ADD_4 (
	. a ( \carry_9_3__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4]|qx_net  ),
	. ci ( \carry_9_3__ADD_3|co_net  ),
	. co ( \carry_9_3__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_3__ADD_4|pb_net  ),
	. s ( \carry_9_3__ADD_4|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4]  (
	. di ( \PCKRTINSERT_C10R6_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55]  (
	. di ( \ii2846|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_3__ADD_5 (
	. a ( \carry_9_3__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5]|qx_net  ),
	. ci ( \carry_9_3__ADD_4|co_net  ),
	. co ( \carry_9_3__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_3__ADD_5|pb_net  ),
	. s ( \carry_9_3__ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_d_reg[3]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_d_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[3] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_3__ADD_6 (
	. a ( \carry_9_3__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6]|qx_net  ),
	. ci ( \carry_9_3__ADD_5|co_net  ),
	. co ( \carry_9_3__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_3__ADD_6|pb_net  ),
	. s ( \carry_9_3__ADD_6|s_net  )
);
ADD_1BIT carry_9_3__ADD_7 (
	. a ( \carry_9_3__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7]|qx_net  ),
	. ci ( \carry_9_3__ADD_6|co_net  ),
	. co ( \carry_9_3__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_3__ADD_7|pb_net  ),
	. s ( \carry_9_3__ADD_7|s_net  )
);
ADD_1BIT carry_9_3__ADD_8 (
	. a ( \carry_9_3__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C10R13_csi_logic|cin_net  ),
	. co ( \carry_9_3__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7]  (
	. di ( \PCKRTINSERT_ii2218|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4]  (
	. di ( \PCKRTINSERT_C18R12_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii3079 (
	. f ( {
		/* f [5] */ \carry_9_4__ADD_8|co_net ,
		/* f [4] (nc) */ nc249 ,
		/* f [3] (nc) */ nc250 ,
		/* f [2] (nc) */ nc251 ,
		/* f [1] (nc) */ nc252 ,
		/* f [0] (nc) */ nc253 
	} ),
	. x ( ),
	. xy ( \ii3079|xy_net  )
);
defparam ii3079.x_mode = "";
defparam ii3079.xy_mode = "";
defparam ii3079.mode = 1'b0;
defparam ii3079.config_data = 64'hffffffff00000000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5]  (
	. di ( \PCKRTINSERT_C10R6_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_d_reg[4]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[4]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_d_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[4] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R17emb5k_misc_1_u4_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_4 )
);
defparam C12R17emb5k_misc_1_u4_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8]  (
	. di ( \ii2290|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_7.ainv  )
);
defparam \carry_11_ADD_7.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5]  (
	. di ( \PCKRTINSERT_C18R12_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6]  (
	. di ( \PCKRTINSERT_C10R6_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2992 (
	. f ( {
		/* f [5] (nc) */ nc254 ,
		/* f [4] (nc) */ nc255 ,
		/* f [3] */ \carry_9_12__ADD_8|co_net ,
		/* f [2] (nc) */ nc256 ,
		/* f [1] (nc) */ nc257 ,
		/* f [0] (nc) */ nc258 
	} ),
	. x ( ),
	. xy ( \ii2992|xy_net  )
);
defparam ii2992.x_mode = "";
defparam ii2992.xy_mode = "";
defparam ii2992.mode = 1;
defparam ii2992.config_data = 64'hff00ff00ff00ff00;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_d_reg[5]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[5]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_d_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_d_reg[5] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2254|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9]  (
	. di ( \ii2291|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[8]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8] .CLKSRSEL = 1'b1;
FG6X2 ii3108 (
	. f ( {
		/* f [5] (nc) */ nc259 ,
		/* f [4] (nc) */ nc260 ,
		/* f [3] */ \carry_9_5__ADD_8|co_net ,
		/* f [2] (nc) */ nc261 ,
		/* f [1] (nc) */ nc262 ,
		/* f [0] (nc) */ nc263 
	} ),
	. x ( ),
	. xy ( \ii3108|xy_net  )
);
defparam ii3108.x_mode = "";
defparam ii3108.xy_mode = "";
defparam ii3108.mode = 1;
defparam ii3108.config_data = 64'hff00ff00ff00ff00;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[14]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C6R3_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc264 ,
		/* f [4] */ \ii3387|xy_net ,
		/* f [3] (nc) */ nc265 ,
		/* f [2] (nc) */ nc266 ,
		/* f [1] (nc) */ nc267 ,
		/* f [0] (nc) */ nc268 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R3_lut_7|xy_net  )
);
defparam PCKRTINSERT_C6R3_lut_7.mode = 1;
defparam PCKRTINSERT_C6R3_lut_7.config_data = 64'h0000ffff0000ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7]  (
	. di ( \PCKRTINSERT_C10R6_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR glue_pasm_cmd_rq_o_reg (
	. di ( \ii2134|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_pasm_cmd_rq_o_reg.mclk1b  ),
	. qx ( \glue_pasm_cmd_rq_o_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_pasm_cmd_rq_o_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_pasm_cmd_rq_o_reg.sr1  )
);
defparam glue_pasm_cmd_rq_o_reg.PRESET = 0;
defparam glue_pasm_cmd_rq_o_reg.CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[9]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[15]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u4_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_4 )
);
defparam C12R25emb5k_misc_1_u4_b_mux.SEL = 0;
FG6X2 PCKRTINSERT_C20R7_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc269 ,
		/* f [4] (nc) */ nc270 ,
		/* f [3] (nc) */ nc271 ,
		/* f [2] (nc) */ nc272 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc273 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R7_lut_0|xy_net  )
);
defparam PCKRTINSERT_C20R7_lut_0.mode = 1;
defparam PCKRTINSERT_C20R7_lut_0.config_data = 64'h3333333333333333;
AND4 C20R16_and4_logic (
	. a ( \carry_9_6__ADD_3|p_net  ),
	. b ( \carry_9_6__ADD_2|p_net  ),
	. c ( \carry_9_6__ADD_1|p_net  ),
	. d ( \carry_9_6__ADD_0|p_net  ),
	. o ( \C20R16_and4_logic|o_net  )
);
FG6X2 PCKRTINSERT_C20R7_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc274 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5]|qx_net ,
		/* f [3] (nc) */ nc275 ,
		/* f [2] (nc) */ nc276 ,
		/* f [1] (nc) */ nc277 ,
		/* f [0] (nc) */ nc278 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R7_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R7_lut_1.mode = 1;
defparam PCKRTINSERT_C20R7_lut_1.config_data = 64'h0000ffff0000ffff;
EMBMUX5S4 C12R1emb5k_misc_1_u15_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_15 )
);
defparam C12R1emb5k_misc_1_u15_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg (
	. di ( \ii2148|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.CLKSRSEL = 1'b0;
FG6X2 ii3137 (
	. f ( {
		/* f [5] (nc) */ nc279 ,
		/* f [4] (nc) */ nc280 ,
		/* f [3] */ \carry_9_6__ADD_8|co_net ,
		/* f [2] (nc) */ nc281 ,
		/* f [1] (nc) */ nc282 ,
		/* f [0] (nc) */ nc283 
	} ),
	. x ( ),
	. xy ( \ii3137|xy_net  )
);
defparam ii3137.x_mode = "";
defparam ii3137.xy_mode = "";
defparam ii3137.mode = 1;
defparam ii3137.config_data = 64'hff00ff00ff00ff00;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0]  (
	. di ( \ii3374|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_13_ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_10.ainv  )
);
defparam \carry_13_ADD_10.notinv0 .SEL = 1;
FG6X2 PCKRTINSERT_C20R18_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc284 ,
		/* f [4] (nc) */ nc285 ,
		/* f [3] (nc) */ nc286 ,
		/* f [2] (nc) */ nc287 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc288 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R18_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R18_lut_2.mode = 1;
defparam PCKRTINSERT_C20R18_lut_2.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C20R18_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc289 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1]|qx_net ,
		/* f [3] (nc) */ nc290 ,
		/* f [2] (nc) */ nc291 ,
		/* f [1] (nc) */ nc292 ,
		/* f [0] (nc) */ nc293 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R18_lut_3|xy_net  )
);
defparam PCKRTINSERT_C20R18_lut_3.mode = 1;
defparam PCKRTINSERT_C20R18_lut_3.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C20R18_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc294 ,
		/* f [4] (nc) */ nc295 ,
		/* f [3] (nc) */ nc296 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0]|qx_net ,
		/* f [1] (nc) */ nc297 ,
		/* f [0] (nc) */ nc298 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R18_lut_4|xy_net  )
);
defparam PCKRTINSERT_C20R18_lut_4.mode = 1;
defparam PCKRTINSERT_C20R18_lut_4.config_data = 64'h0f0f0f0f0f0f0f0f;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1]  (
	. di ( \ii3383|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C20R18_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc299 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2]|qx_net ,
		/* f [3] (nc) */ nc300 ,
		/* f [2] (nc) */ nc301 ,
		/* f [1] (nc) */ nc302 ,
		/* f [0] (nc) */ nc303 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R18_lut_5|xy_net  )
);
defparam PCKRTINSERT_C20R18_lut_5.mode = 1;
defparam PCKRTINSERT_C20R18_lut_5.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C20R18_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc304 ,
		/* f [4] (nc) */ nc305 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1]|qx_net ,
		/* f [2] (nc) */ nc306 ,
		/* f [1] (nc) */ nc307 ,
		/* f [0] (nc) */ nc308 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R18_lut_6|xy_net  )
);
defparam PCKRTINSERT_C20R18_lut_6.mode = 1;
defparam PCKRTINSERT_C20R18_lut_6.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C20R18_lut_7 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [4] (nc) */ nc309 ,
		/* f [3] (nc) */ nc310 ,
		/* f [2] (nc) */ nc311 ,
		/* f [1] (nc) */ nc312 ,
		/* f [0] (nc) */ nc313 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R18_lut_7|xy_net  )
);
defparam PCKRTINSERT_C20R18_lut_7.mode = 1'b0;
defparam PCKRTINSERT_C20R18_lut_7.config_data = 64'h00000000ffffffff;
EMBMUX5S4 C12R17emb5k_misc_1_u0_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_0 )
);
defparam C12R17emb5k_misc_1_u0_b_mux.SEL = 4'b0000;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2]  (
	. di ( \PCKRTINSERT_ii3377|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2] .CLKSRSEL = 1'b1;
CFGINV C14R17_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C14R17_altinv|o_net  )
);
defparam C14R17_altinv.SEL = 0;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3]  (
	. di ( \PCKRTINSERT_C6R4_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4]  (
	. di ( \ii3384|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5]  (
	. di ( \ii3385|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii3195 (
	. f ( {
		/* f [5] (nc) */ nc314 ,
		/* f [4] (nc) */ nc315 ,
		/* f [3] (nc) */ nc316 ,
		/* f [2] */ \carry_9_8__ADD_8|co_net ,
		/* f [1] (nc) */ nc317 ,
		/* f [0] (nc) */ nc318 
	} ),
	. x ( ),
	. xy ( \ii3195|xy_net  )
);
defparam ii3195.x_mode = "";
defparam ii3195.xy_mode = "";
defparam ii3195.mode = 1;
defparam ii3195.config_data = 64'hf0f0f0f0f0f0f0f0;
EMBMUX5S4 C12R25emb5k_misc_1_u0_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_0 )
);
defparam C12R25emb5k_misc_1_u0_b_mux.SEL = 0;
CFG_NOTINV \carry_9_ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R7_lut_2|x_net  ),
	. o ( \carry_9_ADD_2.ainv  )
);
defparam \carry_9_ADD_2.notinv0 .SEL = 0;
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg (
	. di ( \ii3313|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg.CLKSRSEL = 1'b1;
EMBMUX5S4 C12R1emb5k_misc_1_u11_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_11 )
);
defparam C12R1emb5k_misc_1_u11_b_mux.SEL = 12;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6]  (
	. di ( \PCKRTINSERT_C6R4_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii3224 (
	. f ( {
		/* f [5] (nc) */ nc319 ,
		/* f [4] (nc) */ nc320 ,
		/* f [3] (nc) */ nc321 ,
		/* f [2] (nc) */ nc322 ,
		/* f [1] (nc) */ nc323 ,
		/* f [0] */ \carry_9_9__ADD_8|co_net 
	} ),
	. x ( ),
	. xy ( \ii3224|xy_net  )
);
defparam ii3224.x_mode = "";
defparam ii3224.xy_mode = "";
defparam ii3224.mode = 1;
defparam ii3224.config_data = 64'haaaaaaaaaaaaaaaa;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C8R8_cso_logic (
	. p0b ( \carry_9_4__ADD_4|pb_net  ),
	. p1b ( \carry_9_4__ADD_5|pb_net  ),
	. p2b ( \carry_9_4__ADD_6|pb_net  ),
	. p3b ( \carry_9_4__ADD_7|pb_net  ),
	. p4outb ( \C8R8_cso_logic|p4outb_net  ),
	. p8outb ( \C8R8_cso_logic|p8outb_net  ),
	. plower4 ( \C8R8_and4_logic|o_net  ),
	. r4outb ( \C8R8_cso_logic|r4outb_net  )
);
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_1_u9_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[1]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_9 )
);
defparam C12R29emb5k_misc_1_u9_b_mux.SEL = 12;
REG2CKSR glue_rx_packet_tx_packet_rstrf_reg (
	. di ( \glue_rx_packet_tx_packet_sc1_rstf_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rstrf_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rstrf_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rstrf_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rstrf_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_rstrf_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rstrf_reg.CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9] .CLKSRSEL = 1'b1;
FG6X2 ii3253 (
	. f ( {
		/* f [5] (nc) */ nc324 ,
		/* f [4] */ \carry_9_10__ADD_8|co_net ,
		/* f [3] (nc) */ nc325 ,
		/* f [2] (nc) */ nc326 ,
		/* f [1] (nc) */ nc327 ,
		/* f [0] (nc) */ nc328 
	} ),
	. x ( ),
	. xy ( \ii3253|xy_net  )
);
defparam ii3253.x_mode = "";
defparam ii3253.xy_mode = "";
defparam ii3253.mode = 1;
defparam ii3253.config_data = 64'hffff0000ffff0000;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10]  (
	. di ( \ii2154|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR glue_pasm_packet_finish_reg (
	. di ( \ii2135|xy_net  ),
	. mclk0b ( \glue_pasm_packet_finish_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_pasm_packet_finish_reg|qx_net  ),
	. sclk0 ( \glue_pasm_packet_finish_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_pasm_packet_finish_reg.sr1  ),
	. sr1 ( )
);
defparam glue_pasm_packet_finish_reg.PRESET = 0;
defparam glue_pasm_packet_finish_reg.CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_u_data_process_first_3e_reg (
	. di ( \ii2428|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_first_3e_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam glue_rx_packet_tx_packet_u_data_process_first_3e_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_data_process_first_3e_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[10]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[18]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[13].mclk1b  ),
	. qx ( \glue_dnum_s_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[13].sr1  )
);
defparam \glue_dnum_s_reg[10] .PRESET = 0;
defparam \glue_dnum_s_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11]  (
	. di ( \ii2155|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11] .CLKSRSEL = 1'b0;
REG2CKSR mcu_arbiter_fifo_wr_d_reg (
	. di ( \ii3320|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_fifo_wr_d_reg.mclk1b  ),
	. qx ( \mcu_arbiter_fifo_wr_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_fifo_wr_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_fifo_wr_d_reg.sr1  )
);
defparam mcu_arbiter_fifo_wr_d_reg.PRESET = 0;
defparam mcu_arbiter_fifo_wr_d_reg.CLKSRSEL = 1'b1;
FG6X2 ii3282 (
	. f ( {
		/* f [5] (nc) */ nc329 ,
		/* f [4] (nc) */ nc330 ,
		/* f [3] */ \carry_9_11__ADD_8|co_net ,
		/* f [2] (nc) */ nc331 ,
		/* f [1] (nc) */ nc332 ,
		/* f [0] (nc) */ nc333 
	} ),
	. x ( ),
	. xy ( \ii3282|xy_net  )
);
defparam ii3282.x_mode = "";
defparam ii3282.xy_mode = "";
defparam ii3282.mode = 1;
defparam ii3282.config_data = 64'hff00ff00ff00ff00;
REG2CKSR \glue_dnum_s_reg[11]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[19]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[13].mclk1b  ),
	. qx ( \glue_dnum_s_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[13].sr1  )
);
defparam \glue_dnum_s_reg[11] .PRESET = 0;
defparam \glue_dnum_s_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12]  (
	. di ( \ii2156|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12] .CLKSRSEL = 1'b1;
FG6X2 ii3283 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg|qx_net ,
		/* f [4] (nc) */ nc334 ,
		/* f [3] (nc) */ nc335 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_tx_vsync_fo_reg|qx_net ,
		/* f [0] (nc) */ nc336 
	} ),
	. x ( ),
	. xy ( \ii3283|xy_net  )
);
defparam ii3283.x_mode = "";
defparam ii3283.xy_mode = "";
defparam ii3283.mode = 1'b0;
defparam ii3283.config_data = 64'h3030303033333333;
FG6X2 ii3284 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg|qx_net ,
		/* f [4] (nc) */ nc337 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc338 ,
		/* f [1] */ \glue_rx_packet_tx_packet_tx_hsync_fo_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3284|xy_net  )
);
defparam ii3284.x_mode = "";
defparam ii3284.xy_mode = "";
defparam ii3284.mode = 1'b0;
defparam ii3284.config_data = 64'h7700770077777777;
FG6X2 ii3285 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0]|qx_net ,
		/* f [4] (nc) */ nc339 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [2] (nc) */ nc340 ,
		/* f [1] (nc) */ nc341 ,
		/* f [0] (nc) */ nc342 
	} ),
	. x ( ),
	. xy ( \ii3285|xy_net  )
);
defparam ii3285.x_mode = "";
defparam ii3285.xy_mode = "";
defparam ii3285.mode = 1'b0;
defparam ii3285.config_data = 64'hffffffff00ff00ff;
CFGINV C18R13_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C18R13_altinv|o_net  )
);
defparam C18R13_altinv.SEL = 1;
REG2CKSR \glue_dnum_s_reg[12]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[20]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[13].mclk1b  ),
	. qx ( \glue_dnum_s_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[13].sr1  )
);
defparam \glue_dnum_s_reg[12] .PRESET = 0;
defparam \glue_dnum_s_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13]  (
	. di ( \ii2157|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13] .CLKSRSEL = 1'b1;
FG6X2 ii3304 (
	. f ( {
		/* f [5] (nc) */ nc343 ,
		/* f [4] (nc) */ nc344 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [2] (nc) */ nc345 ,
		/* f [1] (nc) */ nc346 ,
		/* f [0] */ \carry_8_ADD_1|s_net 
	} ),
	. x ( ),
	. xy ( \ii3304|xy_net  )
);
defparam ii3304.x_mode = "";
defparam ii3304.xy_mode = "";
defparam ii3304.mode = 1;
defparam ii3304.config_data = 64'h55ff55ff55ff55ff;
FG6X2 PCKRTINSERT_C20R10_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc347 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6]|qx_net ,
		/* f [3] (nc) */ nc348 ,
		/* f [2] (nc) */ nc349 ,
		/* f [1] (nc) */ nc350 ,
		/* f [0] (nc) */ nc351 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R10_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R10_lut_1.mode = 1;
defparam PCKRTINSERT_C20R10_lut_1.config_data = 64'h0000ffff0000ffff;
FG6X2 ii3305 (
	. f ( {
		/* f [5] (nc) */ nc352 ,
		/* f [4] (nc) */ nc353 ,
		/* f [3] (nc) */ nc354 ,
		/* f [2] (nc) */ nc355 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [0] */ \carry_8_ADD_2|s_net 
	} ),
	. x ( ),
	. xy ( \ii3305|xy_net  )
);
defparam ii3305.x_mode = "";
defparam ii3305.xy_mode = "";
defparam ii3305.mode = 1;
defparam ii3305.config_data = 64'h7777777777777777;
FG6X2 PCKRTINSERT_C20R10_lut_2 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5]|qx_net ,
		/* f [4] (nc) */ nc356 ,
		/* f [3] (nc) */ nc357 ,
		/* f [2] (nc) */ nc358 ,
		/* f [1] (nc) */ nc359 ,
		/* f [0] (nc) */ nc360 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R10_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R10_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C20R10_lut_2.config_data = 64'h00000000ffffffff;
FG6X2 ii3306 (
	. f ( {
		/* f [5] (nc) */ nc361 ,
		/* f [4] (nc) */ nc362 ,
		/* f [3] */ \carry_8_ADD_3|s_net ,
		/* f [2] (nc) */ nc363 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [0] (nc) */ nc364 
	} ),
	. x ( ),
	. xy ( \ii3306|xy_net  )
);
defparam ii3306.x_mode = "";
defparam ii3306.xy_mode = "";
defparam ii3306.mode = 1;
defparam ii3306.config_data = 64'h33ff33ff33ff33ff;
FG6X2 PCKRTINSERT_C20R10_lut_3 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3]|qx_net ,
		/* f [4] (nc) */ nc365 ,
		/* f [3] (nc) */ nc366 ,
		/* f [2] (nc) */ nc367 ,
		/* f [1] (nc) */ nc368 ,
		/* f [0] (nc) */ nc369 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R10_lut_3|xy_net  )
);
defparam PCKRTINSERT_C20R10_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C20R10_lut_3.config_data = 64'h00000000ffffffff;
FG6X2 ii3307 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [4] (nc) */ nc370 ,
		/* f [3] (nc) */ nc371 ,
		/* f [2] (nc) */ nc372 ,
		/* f [1] */ \carry_8_ADD_4|s_net ,
		/* f [0] (nc) */ nc373 
	} ),
	. x ( ),
	. xy ( \ii3307|xy_net  )
);
defparam ii3307.x_mode = "";
defparam ii3307.xy_mode = "";
defparam ii3307.mode = 1'b0;
defparam ii3307.config_data = 64'h33333333ffffffff;
FG6X2 PCKRTINSERT_C20R10_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc374 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6]|qx_net ,
		/* f [3] (nc) */ nc375 ,
		/* f [2] (nc) */ nc376 ,
		/* f [1] (nc) */ nc377 ,
		/* f [0] (nc) */ nc378 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R10_lut_4|xy_net  )
);
defparam PCKRTINSERT_C20R10_lut_4.mode = 1;
defparam PCKRTINSERT_C20R10_lut_4.config_data = 64'h0000ffff0000ffff;
FG6X2 ii3308 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [4] (nc) */ nc379 ,
		/* f [3] (nc) */ nc380 ,
		/* f [2] (nc) */ nc381 ,
		/* f [1] */ \carry_8_ADD_5|s_net ,
		/* f [0] (nc) */ nc382 
	} ),
	. x ( ),
	. xy ( \ii3308|xy_net  )
);
defparam ii3308.x_mode = "";
defparam ii3308.xy_mode = "";
defparam ii3308.mode = 1'b0;
defparam ii3308.config_data = 64'h33333333ffffffff;
FG6X2 PCKRTINSERT_C20R10_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc383 ,
		/* f [4] (nc) */ nc384 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4]|qx_net ,
		/* f [2] (nc) */ nc385 ,
		/* f [1] (nc) */ nc386 ,
		/* f [0] (nc) */ nc387 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R10_lut_5|xy_net  )
);
defparam PCKRTINSERT_C20R10_lut_5.mode = 1;
defparam PCKRTINSERT_C20R10_lut_5.config_data = 64'h00ff00ff00ff00ff;
FG6X2 ii3310 (
	. f ( {
		/* f [5] (nc) */ nc388 ,
		/* f [4] (nc) */ nc389 ,
		/* f [3] */ \carry_8_ADD_7|s_net ,
		/* f [2] (nc) */ nc390 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [0] (nc) */ nc391 
	} ),
	. x ( ),
	. xy ( \ii3310|xy_net  )
);
defparam ii3310.x_mode = "";
defparam ii3310.xy_mode = "";
defparam ii3310.mode = 1;
defparam ii3310.config_data = 64'h33ff33ff33ff33ff;
FG6X2 ii3309 (
	. f ( {
		/* f [5] (nc) */ nc392 ,
		/* f [4] */ \carry_8_ADD_6|s_net ,
		/* f [3] (nc) */ nc393 ,
		/* f [2] (nc) */ nc394 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [0] (nc) */ nc395 
	} ),
	. x ( ),
	. xy ( \ii3309|xy_net  )
);
defparam ii3309.x_mode = "";
defparam ii3309.xy_mode = "";
defparam ii3309.mode = 1;
defparam ii3309.config_data = 64'h3333ffff3333ffff;
FG6X2 ii3311 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3311|xy_net  )
);
defparam ii3311.x_mode = "";
defparam ii3311.xy_mode = "";
defparam ii3311.mode = 1'b0;
defparam ii3311.config_data = 64'hffffffdfffffffff;
FG6X2 ii3312 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_tx_hsync_fo_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_tx_vsync_fo_reg|qx_net ,
		/* f [2] */ \ii3311|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3312|xy_net  )
);
defparam ii3312.x_mode = "";
defparam ii3312.xy_mode = "";
defparam ii3312.mode = 1'b0;
defparam ii3312.config_data = 64'h0000005500000075;
CFG_NOTINV \carry_12_ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_5.ainv  )
);
defparam \carry_12_ADD_5.notinv0 .SEL = 1;
REG2CKSR \glue_dnum_s_reg[13]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[21]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[13].mclk1b  ),
	. qx ( \glue_dnum_s_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[13].sr1  )
);
defparam \glue_dnum_s_reg[13] .PRESET = 0;
defparam \glue_dnum_s_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14]  (
	. di ( \ii2158|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14] .CLKSRSEL = 1'b1;
FG6X2 ii3313 (
	. f ( {
		/* f [5] (nc) */ nc396 ,
		/* f [4] (nc) */ nc397 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net ,
		/* f [2] (nc) */ nc398 ,
		/* f [1] (nc) */ nc399 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3313|xy_net  )
);
defparam ii3313.x_mode = "";
defparam ii3313.xy_mode = "";
defparam ii3313.mode = 1;
defparam ii3313.config_data = 64'hff55ff55ff55ff55;
FG6X2 ii3314 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_tx_hsync_fo_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg|qx_net ,
		/* f [2] (nc) */ nc400 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc401 
	} ),
	. x ( ),
	. xy ( \ii3314|xy_net  )
);
defparam ii3314.x_mode = "";
defparam ii3314.xy_mode = "";
defparam ii3314.mode = 1'b0;
defparam ii3314.config_data = 64'h00cccccc00ffffff;
EMBMUX5S4 C12R29emb5k_misc_1_u5_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[1]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_5 )
);
defparam C12R29emb5k_misc_1_u5_b_mux.SEL = 12;
FG6X2 ii3315 (
	. f ( {
		/* f [5] (nc) */ nc402 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_tx_hsync_fo_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg|qx_net ,
		/* f [0] (nc) */ nc403 
	} ),
	. x ( ),
	. xy ( \ii3315|xy_net  )
);
defparam ii3315.x_mode = "";
defparam ii3315.xy_mode = "";
defparam ii3315.mode = 1;
defparam ii3315.config_data = 64'h3f003f3f3f003f3f;
FG6X2 ii3316 (
	. f ( {
		/* f [5] (nc) */ nc404 ,
		/* f [4] (nc) */ nc405 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg|qx_net ,
		/* f [2] (nc) */ nc406 ,
		/* f [1] */ \ii3313|xy_net ,
		/* f [0] (nc) */ nc407 
	} ),
	. x ( ),
	. xy ( \ii3316|xy_net  )
);
defparam ii3316.x_mode = "";
defparam ii3316.xy_mode = "";
defparam ii3316.mode = 1;
defparam ii3316.config_data = 64'h33ff33ff33ff33ff;
FG6X2 ii3318 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|mempsrd_comb_net ,
		/* f [4] (nc) */ nc408 ,
		/* f [3] (nc) */ nc409 ,
		/* f [2] (nc) */ nc410 ,
		/* f [1] (nc) */ nc411 ,
		/* f [0] */ \u_8051_u_h6_8051|mempswr_comb_net 
	} ),
	. x ( ),
	. xy ( \ii3318|xy_net  )
);
defparam ii3318.x_mode = "";
defparam ii3318.xy_mode = "";
defparam ii3318.mode = 1'b0;
defparam ii3318.config_data = 64'h0000000055555555;
FG6X2 ii3320 (
	. f ( {
		/* f [5] (nc) */ nc412 ,
		/* f [4] (nc) */ nc413 ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [1] (nc) */ nc414 ,
		/* f [0] */ \ii2039|xy_net 
	} ),
	. x ( ),
	. xy ( \ii3320|xy_net  )
);
defparam ii3320.x_mode = "";
defparam ii3320.xy_mode = "";
defparam ii3320.mode = 1;
defparam ii3320.config_data = 64'hfff5fff5fff5fff5;
FG6X2 ii3319 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memwr_comb_net ,
		/* f [4] (nc) */ nc415 ,
		/* f [3] (nc) */ nc416 ,
		/* f [2] (nc) */ nc417 ,
		/* f [1] (nc) */ nc418 ,
		/* f [0] */ \u_8051_u_h6_8051|memrd_comb_net 
	} ),
	. x ( ),
	. xy ( \ii3319|xy_net  )
);
defparam ii3319.x_mode = "";
defparam ii3319.xy_mode = "";
defparam ii3319.mode = 1'b0;
defparam ii3319.config_data = 64'h0000000055555555;
FG6X2 ii3321 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [4] */ \ii2039|xy_net ,
		/* f [3] (nc) */ nc419 ,
		/* f [2] (nc) */ nc420 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [0] (nc) */ nc421 
	} ),
	. x ( ),
	. xy ( \ii3321|xy_net  )
);
defparam ii3321.x_mode = "";
defparam ii3321.xy_mode = "";
defparam ii3321.mode = 1'b0;
defparam ii3321.config_data = 64'h3333ffffffffffff;
REG2CKSR mcu_arbiter_reg_memack_reg (
	. di ( \ii3332|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_fifo_clr_f_reg.mclk1b  ),
	. qx ( \mcu_arbiter_reg_memack_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_fifo_clr_f_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_fifo_clr_f_reg.sr1  )
);
defparam mcu_arbiter_reg_memack_reg.PRESET = 0;
defparam mcu_arbiter_reg_memack_reg.CLKSRSEL = 1'b1;
FG6X2 ii3322 (
	. f ( {
		/* f [5] */ \mcu_arbiter_mipi_sel_reg|qx_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [3] */ \u_8051_u_h6_8051|memdatao_comb[0]_net ,
		/* f [2] (nc) */ nc422 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [0] */ \ii2039|xy_net 
	} ),
	. x ( ),
	. xy ( \ii3322|xy_net  )
);
defparam ii3322.x_mode = "";
defparam ii3322.xy_mode = "";
defparam ii3322.mode = 1'b0;
defparam ii3322.config_data = 64'h00000088ffff77ff;
REG2CKSR \glue_dnum_s_reg[14]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[22]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[13].mclk1b  ),
	. qx ( \glue_dnum_s_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[13].sr1  )
);
defparam \glue_dnum_s_reg[14] .PRESET = 0;
defparam \glue_dnum_s_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15]  (
	. di ( \ii2159|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15] .CLKSRSEL = 1'b1;
FG6X2 ii3323 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [4] */ \mcu_arbiter_func_reg[0]|qx_net ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] */ \mcu_arbiter_mipi_sel_reg|qx_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[2]_net 
	} ),
	. x ( ),
	. xy ( \ii3323|xy_net  )
);
defparam ii3323.x_mode = "";
defparam ii3323.xy_mode = "";
defparam ii3323.mode = 1'b0;
defparam ii3323.config_data = 64'hfff5fffffff7fff7;
CARRY_SKIP_IN C14R8_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_5__ADD_7|co_net  ),
	. cin ( \C14R8_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_5__ADD_3|co_net  ),
	. cskip8 ( \C14R7_csi_logic|cin_net  ),
	. p03 ( \C14R7_and4_logic|o_net  ),
	. p07 ( \C14R7_cso_logic|p8outb_net  ),
	. p47 ( \C14R7_cso_logic|p4outb_net  ),
	. ripple ( \C14R7_cso_logic|r4outb_net  )
);
defparam C14R8_csi_logic.ALLOW_SKIP = 1;
defparam C14R8_csi_logic.CIN_BELOW = 1;
FG6X2 ii3324 (
	. f ( {
		/* f [5] (nc) */ nc423 ,
		/* f [4] */ \u_8051_u_h6_8051|memrd_comb_net ,
		/* f [3] */ \ii2038|xy_net ,
		/* f [2] (nc) */ nc424 ,
		/* f [1] (nc) */ nc425 ,
		/* f [0] (nc) */ nc426 
	} ),
	. x ( ),
	. xy ( \ii3324|xy_net  )
);
defparam ii3324.x_mode = "";
defparam ii3324.xy_mode = "";
defparam ii3324.mode = 1;
defparam ii3324.config_data = 64'h00ffffff00ffffff;
FG6X2 ii3325 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [4] (nc) */ nc427 ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [2] */ \mcu_arbiter_func_reg[1]|qx_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[2]_net 
	} ),
	. x ( ),
	. xy ( \ii3325|xy_net  )
);
defparam ii3325.x_mode = "";
defparam ii3325.xy_mode = "";
defparam ii3325.mode = 1'b0;
defparam ii3325.config_data = 64'hffffffffdfffdfff;
FG6X2 ii3326 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [2] (nc) */ nc428 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [0] */ \mcu_arbiter_func_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3326|xy_net  )
);
defparam ii3326.x_mode = "";
defparam ii3326.xy_mode = "";
defparam ii3326.mode = 1'b0;
defparam ii3326.config_data = 64'hffffffffff77ffff;
FG6X2 ii3327 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [4] (nc) */ nc429 ,
		/* f [3] */ \mcu_arbiter_func_reg[3]|qx_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[1]_net 
	} ),
	. x ( ),
	. xy ( \ii3327|xy_net  )
);
defparam ii3327.x_mode = "";
defparam ii3327.xy_mode = "";
defparam ii3327.mode = 1'b0;
defparam ii3327.config_data = 64'hfbfffbffffffffff;
FG6X2 ii3328 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [3] (nc) */ nc430 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [1] */ \mcu_arbiter_func_reg[4]|qx_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[0]_net 
	} ),
	. x ( ),
	. xy ( \ii3328|xy_net  )
);
defparam ii3328.x_mode = "";
defparam ii3328.xy_mode = "";
defparam ii3328.mode = 1'b0;
defparam ii3328.config_data = 64'hffffffffffff7f7f;
FG6X2 ii3330 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [2] (nc) */ nc431 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [0] */ \mcu_arbiter_func_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3330|xy_net  )
);
defparam ii3330.x_mode = "";
defparam ii3330.xy_mode = "";
defparam ii3330.mode = 1'b0;
defparam ii3330.config_data = 64'hffffffffffff77ff;
FG6X2 ii3329 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [4] (nc) */ nc432 ,
		/* f [3] */ \mcu_arbiter_func_reg[5]|qx_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[0]_net 
	} ),
	. x ( ),
	. xy ( \ii3329|xy_net  )
);
defparam ii3329.x_mode = "";
defparam ii3329.xy_mode = "";
defparam ii3329.mode = 1'b0;
defparam ii3329.config_data = 64'hfdfffdffffffffff;
FG6X2 ii3331 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [2] (nc) */ nc433 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [0] */ \mcu_arbiter_func_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3331|xy_net  )
);
defparam ii3331.x_mode = "";
defparam ii3331.xy_mode = "";
defparam ii3331.mode = 1'b0;
defparam ii3331.config_data = 64'hffffffffffff77ff;
FG6X2 ii3332 (
	. f ( {
		/* f [5] */ \ii3319|xy_net ,
		/* f [4] (nc) */ nc434 ,
		/* f [3] */ \ii2038|xy_net ,
		/* f [2] (nc) */ nc435 ,
		/* f [1] (nc) */ nc436 ,
		/* f [0] (nc) */ nc437 
	} ),
	. x ( ),
	. xy ( \ii3332|xy_net  )
);
defparam ii3332.x_mode = "";
defparam ii3332.xy_mode = "";
defparam ii3332.mode = 1'b0;
defparam ii3332.config_data = 64'h00ff00ffffffffff;
REG2CKSR \glue_dnum_s_reg[15]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[23]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[13].mclk1b  ),
	. qx ( \glue_dnum_s_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[13].sr1  )
);
defparam \glue_dnum_s_reg[15] .PRESET = 0;
defparam \glue_dnum_s_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16]  (
	. di ( \ii2161|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0]  (
	. di ( \PCKRTINSERT_C16R10_lut_4|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii3334 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|pready_net ,
		/* f [4] (nc) */ nc438 ,
		/* f [3] (nc) */ nc439 ,
		/* f [2] (nc) */ nc440 ,
		/* f [1] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [0] (nc) */ nc441 
	} ),
	. x ( ),
	. xy ( \ii3334|xy_net  )
);
defparam ii3334.x_mode = "";
defparam ii3334.xy_mode = "";
defparam ii3334.mode = 1'b0;
defparam ii3334.config_data = 64'h0000000033333333;
FG6X2 ii3335 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_emif2apb_fpga_HRD_reg|qx_net ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_memack_reg|qx_net ,
		/* f [3] */ \ii3333|xy_net ,
		/* f [2] */ \mcu_arbiter_u_emif2apb_memrd_s_reg|qx_net ,
		/* f [1] */ \ii3334|xy_net ,
		/* f [0] (nc) */ nc442 
	} ),
	. x ( ),
	. xy ( \ii3335|xy_net  )
);
defparam ii3335.x_mode = "";
defparam ii3335.xy_mode = "";
defparam ii3335.mode = 1'b0;
defparam ii3335.config_data = 64'hccccccccfffffcff;
FG6X2 ii3336 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memwr_comb_net ,
		/* f [4] (nc) */ nc443 ,
		/* f [3] */ \ii3317|xy_net ,
		/* f [2] (nc) */ nc444 ,
		/* f [1] */ \mcu_arbiter_u_emif2apb_memwr_s_reg|qx_net ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_memack_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3336|xy_net  )
);
defparam ii3336.x_mode = "";
defparam ii3336.xy_mode = "";
defparam ii3336.mode = 1'b0;
defparam ii3336.config_data = 64'heeffeeffffffffff;
FG6X2 ii3337 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1]|qx_net ,
		/* f [4] (nc) */ nc445 ,
		/* f [3] (nc) */ nc446 ,
		/* f [2] (nc) */ nc447 ,
		/* f [1] */ \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0]|qx_net ,
		/* f [0] (nc) */ nc448 
	} ),
	. x ( ),
	. xy ( \ii3337|xy_net  )
);
defparam ii3337.x_mode = "";
defparam ii3337.xy_mode = "";
defparam ii3337.mode = 1'b0;
defparam ii3337.config_data = 64'h33333333ffffffff;
FG6X2 ii3338 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg|qx_net ,
		/* f [4] */ \ii3336|xy_net ,
		/* f [3] */ \ii3337|xy_net ,
		/* f [2] (nc) */ nc449 ,
		/* f [1] */ \ii3334|xy_net ,
		/* f [0] (nc) */ nc450 
	} ),
	. x ( ),
	. xy ( \ii3338|xy_net  )
);
defparam ii3338.x_mode = "";
defparam ii3338.xy_mode = "";
defparam ii3338.mode = 1'b0;
defparam ii3338.config_data = 64'hccccccccccffffff;
FG6X2 ii3340 (
	. f ( {
		/* f [5] */ \ii3336|xy_net ,
		/* f [4] */ \ii3317|xy_net ,
		/* f [3] */ \ii3337|xy_net ,
		/* f [2] */ \ii3319|xy_net ,
		/* f [1] */ \ii3339|xy_net ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_memack_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3340|xy_net  )
);
defparam ii3340.x_mode = "";
defparam ii3340.xy_mode = "";
defparam ii3340.mode = 1'b0;
defparam ii3340.config_data = 64'h1f0fffff1f1fffff;
FG6X2 ii3339 (
	. f ( {
		/* f [5] */ \ii3334|xy_net ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg|qx_net ,
		/* f [3] (nc) */ nc451 ,
		/* f [2] (nc) */ nc452 ,
		/* f [1] (nc) */ nc453 ,
		/* f [0] (nc) */ nc454 
	} ),
	. x ( ),
	. xy ( \ii3339|xy_net  )
);
defparam ii3339.x_mode = "";
defparam ii3339.xy_mode = "";
defparam ii3339.mode = 1'b0;
defparam ii3339.config_data = 64'hffff0000ffffffff;
FG6X2 ii3342 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|prdata[8]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|prdata[0]_net ,
		/* f [3] */ \ii3341|xy_net ,
		/* f [2] */ \mipi_inst_u_mipi1|prdata[0]_net ,
		/* f [1] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [0] */ \mipi_inst_u_mipi2|prdata[8]_net 
	} ),
	. x ( ),
	. xy ( \ii3342|xy_net  )
);
defparam ii3342.x_mode = "";
defparam ii3342.xy_mode = "";
defparam ii3342.mode = 1'b0;
defparam ii3342.config_data = 64'h440344cf770377cf;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17]  (
	. di ( \ii2162|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1]  (
	. di ( \PCKRTINSERT_C16R10_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii3343 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|prdata[24]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[16]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[24]_net ,
		/* f [0] */ \mipi_inst_u_mipi1|prdata[16]_net 
	} ),
	. x ( ),
	. xy ( \ii3343|xy_net  )
);
defparam ii3343.x_mode = "";
defparam ii3343.xy_mode = "";
defparam ii3343.mode = 1'b0;
defparam ii3343.config_data = 64'h0f0055330fff5533;
FG6X2 ii3345 (
	. f ( {
		/* f [5] */ \ii3341|xy_net ,
		/* f [4] */ \mipi_inst_u_mipi2|prdata[1]_net ,
		/* f [3] */ \mipi_inst_u_mipi1|prdata[9]_net ,
		/* f [2] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [1] */ \mipi_inst_u_mipi2|prdata[9]_net ,
		/* f [0] */ \mipi_inst_u_mipi1|prdata[1]_net 
	} ),
	. x ( ),
	. xy ( \ii3345|xy_net  )
);
defparam ii3345.x_mode = "";
defparam ii3345.xy_mode = "";
defparam ii3345.mode = 1'b0;
defparam ii3345.config_data = 64'h303f303f0505f5f5;
FG6X2 ii3346 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [3] */ \mipi_inst_u_mipi1|prdata[17]_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[25]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[25]_net ,
		/* f [0] */ \mipi_inst_u_mipi2|prdata[17]_net 
	} ),
	. x ( ),
	. xy ( \ii3346|xy_net  )
);
defparam ii3346.x_mode = "";
defparam ii3346.xy_mode = "";
defparam ii3346.mode = 1'b0;
defparam ii3346.config_data = 64'h55550f0f00ff3333;
FG6X2 ii3348 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|prdata[2]_net ,
		/* f [4] */ \ii3341|xy_net ,
		/* f [3] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[10]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[10]_net ,
		/* f [0] */ \mipi_inst_u_mipi2|prdata[2]_net 
	} ),
	. x ( ),
	. xy ( \ii3348|xy_net  )
);
defparam ii3348.x_mode = "";
defparam ii3348.xy_mode = "";
defparam ii3348.mode = 1'b0;
defparam ii3348.config_data = 64'h0f3355000f3355ff;
CARRY_SKIP_IN C18R12_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_10__ADD_7|co_net  ),
	. cin ( \C18R12_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_10__ADD_3|co_net  ),
	. cskip8 ( \C18R11_csi_logic|cin_net  ),
	. p03 ( \C18R11_and4_logic|o_net  ),
	. p07 ( \C18R11_cso_logic|p8outb_net  ),
	. p47 ( \C18R11_cso_logic|p4outb_net  ),
	. ripple ( \C18R11_cso_logic|r4outb_net  )
);
defparam C18R12_csi_logic.ALLOW_SKIP = 1;
defparam C18R12_csi_logic.CIN_BELOW = 1;
FG6X2 ii3349 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [4] */ \mipi_inst_u_mipi1|prdata[18]_net ,
		/* f [3] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[18]_net ,
		/* f [1] */ \mipi_inst_u_mipi2|prdata[26]_net ,
		/* f [0] */ \mipi_inst_u_mipi1|prdata[26]_net 
	} ),
	. x ( ),
	. xy ( \ii3349|xy_net  )
);
defparam ii3349.x_mode = "";
defparam ii3349.xy_mode = "";
defparam ii3349.mode = 1'b0;
defparam ii3349.config_data = 64'h0f000fff33553355;
FG6X2 ii3351 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|prdata[3]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [3] */ \mipi_inst_u_mipi2|prdata[11]_net ,
		/* f [2] */ \ii3341|xy_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[11]_net ,
		/* f [0] */ \mipi_inst_u_mipi1|prdata[3]_net 
	} ),
	. x ( ),
	. xy ( \ii3351|xy_net  )
);
defparam ii3351.x_mode = "";
defparam ii3351.xy_mode = "";
defparam ii3351.mode = 1'b0;
defparam ii3351.config_data = 64'h00f035350fff3535;
FG6X2 ii3352 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|prdata[27]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|prdata[19]_net ,
		/* f [3] */ \mipi_inst_u_mipi1|prdata[19]_net ,
		/* f [2] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[27]_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[0]_net 
	} ),
	. x ( ),
	. xy ( \ii3352|xy_net  )
);
defparam ii3352.x_mode = "";
defparam ii3352.xy_mode = "";
defparam ii3352.mode = 1'b0;
defparam ii3352.config_data = 64'h010ba1ab515bf1fb;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18]  (
	. di ( \ii2163|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2] .CLKSRSEL = 1'b0;
FG6X2 ii3353 (
	. f ( {
		/* f [5] */ \ii3351|xy_net ,
		/* f [4] (nc) */ nc455 ,
		/* f [3] */ \ii3352|xy_net ,
		/* f [2] (nc) */ nc456 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [0] (nc) */ nc457 
	} ),
	. x ( ),
	. xy ( \ii3353|xy_net  )
);
defparam ii3353.x_mode = "";
defparam ii3353.xy_mode = "";
defparam ii3353.mode = 1'b0;
defparam ii3353.config_data = 64'h00330033ccffccff;
FG6X2 ii3354 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|prdata[4]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|prdata[4]_net ,
		/* f [3] */ \ii3341|xy_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[12]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[12]_net ,
		/* f [0] */ \mipi_inst_u_mipi2|pready_net 
	} ),
	. x ( ),
	. xy ( \ii3354|xy_net  )
);
defparam ii3354.x_mode = "";
defparam ii3354.xy_mode = "";
defparam ii3354.mode = 1'b0;
defparam ii3354.config_data = 64'h1b001baa1b551bff;
FG6X2 ii3355 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|prdata[28]_net ,
		/* f [3] */ \mipi_inst_u_mipi1|prdata[20]_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[20]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[28]_net ,
		/* f [0] */ \mipi_inst_u_mipi2|pready_net 
	} ),
	. x ( ),
	. xy ( \ii3355|xy_net  )
);
defparam ii3355.x_mode = "";
defparam ii3355.xy_mode = "";
defparam ii3355.mode = 1'b0;
defparam ii3355.config_data = 64'h0a5f0a5f1111bbbb;
FG6X2 ii3356 (
	. f ( {
		/* f [5] (nc) */ nc458 ,
		/* f [4] */ \ii3355|xy_net ,
		/* f [3] (nc) */ nc459 ,
		/* f [2] */ \ii3354|xy_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [0] (nc) */ nc460 
	} ),
	. x ( ),
	. xy ( \ii3356|xy_net  )
);
defparam ii3356.x_mode = "";
defparam ii3356.xy_mode = "";
defparam ii3356.mode = 1;
defparam ii3356.config_data = 64'h0c0c3f3f0c0c3f3f;
REG2CKSR uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg (
	. di ( \PCKRTINSERT_ii2737|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg.PRESET = 0;
defparam uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg.CLKSRSEL = 1'b0;
FG6X2 ii3357 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|prdata[5]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|prdata[5]_net ,
		/* f [3] */ \ii3341|xy_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[13]_net ,
		/* f [1] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [0] */ \mipi_inst_u_mipi1|prdata[13]_net 
	} ),
	. x ( ),
	. xy ( \ii3357|xy_net  )
);
defparam ii3357.x_mode = "";
defparam ii3357.xy_mode = "";
defparam ii3357.mode = 1'b0;
defparam ii3357.config_data = 64'h1d001dcc1d331dff;
EMBMUX5S4 C12R13emb5k_misc_1_u12_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_12 )
);
defparam C12R13emb5k_misc_1_u12_b_mux.SEL = 4'b0000;
FG6X2 ii3358 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [4] */ \mipi_inst_u_mipi1|prdata[21]_net ,
		/* f [3] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[29]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[29]_net ,
		/* f [0] */ \mipi_inst_u_mipi2|prdata[21]_net 
	} ),
	. x ( ),
	. xy ( \ii3358|xy_net  )
);
defparam ii3358.x_mode = "";
defparam ii3358.xy_mode = "";
defparam ii3358.mode = 1'b0;
defparam ii3358.config_data = 64'h550055ff0f330f33;
FG6X2 ii3360 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|prdata[6]_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [3] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[14]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[14]_net ,
		/* f [0] */ \mipi_inst_u_mipi2|prdata[6]_net 
	} ),
	. x ( ),
	. xy ( \ii3360|xy_net  )
);
defparam ii3360.x_mode = "";
defparam ii3360.xy_mode = "";
defparam ii3360.mode = 1'b0;
defparam ii3360.config_data = 64'h55000f3355ff0f33;
FG6X2 ii3359 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [4] */ \ii3358|xy_net ,
		/* f [3] (nc) */ nc461 ,
		/* f [2] (nc) */ nc462 ,
		/* f [1] */ \ii3357|xy_net ,
		/* f [0] (nc) */ nc463 
	} ),
	. x ( ),
	. xy ( \ii3359|xy_net  )
);
defparam ii3359.x_mode = "";
defparam ii3359.xy_mode = "";
defparam ii3359.mode = 1'b0;
defparam ii3359.config_data = 64'h333333330000ffff;
FG6X2 ii3361 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|prdata[22]_net ,
		/* f [4] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [3] */ \mipi_inst_u_mipi2|prdata[30]_net ,
		/* f [2] */ \mipi_inst_u_mipi1|prdata[30]_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [0] */ \mipi_inst_u_mipi1|prdata[22]_net 
	} ),
	. x ( ),
	. xy ( \ii3361|xy_net  )
);
defparam ii3361.x_mode = "";
defparam ii3361.xy_mode = "";
defparam ii3361.mode = 1'b0;
defparam ii3361.config_data = 64'h00334747ccff4747;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19]  (
	. di ( \ii2164|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20]  (
	. di ( \ii2168|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3] .CLKSRSEL = 1'b0;
FG6X2 ii3363 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [4] */ \mipi_inst_u_mipi2|prdata[7]_net ,
		/* f [3] */ \ii3341|xy_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[15]_net ,
		/* f [1] */ \mipi_inst_u_mipi1|prdata[15]_net ,
		/* f [0] */ \mipi_inst_u_mipi1|prdata[7]_net 
	} ),
	. x ( ),
	. xy ( \ii3363|xy_net  )
);
defparam ii3363.x_mode = "";
defparam ii3363.xy_mode = "";
defparam ii3363.mode = 1'b0;
defparam ii3363.config_data = 64'h0f000fff33553355;
REG2CKSR glue_rx_packet_tx_packet_rx_hsync_reg (
	. di ( \ii2294|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_rx_hsync_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rx_hsync_reg.CLKSRSEL = 1'b0;
FG6X2 ii3364 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [4] */ \mipi_inst_u_mipi1|prdata[31]_net ,
		/* f [3] */ \mipi_inst_u_mipi1|prdata[23]_net ,
		/* f [2] */ \mipi_inst_u_mipi2|prdata[23]_net ,
		/* f [1] */ \mipi_inst_u_mipi2|pready_net ,
		/* f [0] */ \mipi_inst_u_mipi2|prdata[31]_net 
	} ),
	. x ( ),
	. xy ( \ii3364|xy_net  )
);
defparam ii3364.x_mode = "";
defparam ii3364.xy_mode = "";
defparam ii3364.mode = 1'b0;
defparam ii3364.config_data = 64'h0c3f0c3f44447777;
FG6X2 ii3365 (
	. f ( {
		/* f [5] (nc) */ nc464 ,
		/* f [4] */ \ii3363|xy_net ,
		/* f [3] */ \ii3364|xy_net ,
		/* f [2] (nc) */ nc465 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [0] (nc) */ nc466 
	} ),
	. x ( ),
	. xy ( \ii3365|xy_net  )
);
defparam ii3365.x_mode = "";
defparam ii3365.xy_mode = "";
defparam ii3365.mode = 1;
defparam ii3365.config_data = 64'h0033ccff0033ccff;
FG6X2 ii3366 (
	. f ( {
		/* f [5] (nc) */ nc467 ,
		/* f [4] */ \ii3317|xy_net ,
		/* f [3] */ \u_8051_u_h6_8051|memwr_comb_net ,
		/* f [2] (nc) */ nc468 ,
		/* f [1] (nc) */ nc469 ,
		/* f [0] (nc) */ nc470 
	} ),
	. x ( ),
	. xy ( \ii3366|xy_net  )
);
defparam ii3366.x_mode = "";
defparam ii3366.xy_mode = "";
defparam ii3366.mode = 1;
defparam ii3366.config_data = 64'h00ffffff00ffffff;
FG6X2 ii3367 (
	. f ( {
		/* f [5] (nc) */ nc471 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc472 ,
		/* f [2] (nc) */ nc473 ,
		/* f [1] (nc) */ nc474 ,
		/* f [0] (nc) */ nc475 
	} ),
	. x ( ),
	. xy ( \ii3367|xy_net  )
);
defparam ii3367.x_mode = "";
defparam ii3367.xy_mode = "";
defparam ii3367.mode = 1;
defparam ii3367.config_data = 64'hffff0000ffff0000;
FG6X2 ii3368 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1]|qx_net ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc476 ,
		/* f [2] (nc) */ nc477 ,
		/* f [1] (nc) */ nc478 ,
		/* f [0] (nc) */ nc479 
	} ),
	. x ( ),
	. xy ( \ii3368|xy_net  )
);
defparam ii3368.x_mode = "";
defparam ii3368.xy_mode = "";
defparam ii3368.mode = 1'b0;
defparam ii3368.config_data = 64'hffff00000000ffff;
FG6X2 ii3370 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15]|qx_net ,
		/* f [4] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13]|qx_net ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11]|qx_net ,
		/* f [2] (nc) */ nc480 ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12]|qx_net ,
		/* f [0] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3370|xy_net  )
);
defparam ii3370.x_mode = "";
defparam ii3370.xy_mode = "";
defparam ii3370.mode = 1'b0;
defparam ii3370.config_data = 64'hffff77ffffffffff;
FG6X2 ii3369 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memrd_comb_net ,
		/* f [4] (nc) */ nc481 ,
		/* f [3] */ \u_8051_u_h6_8051|mempsrd_comb_net ,
		/* f [2] */ \ii2046|xy_net ,
		/* f [1] */ \ii2047|xy_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[17]_net 
	} ),
	. x ( ),
	. xy ( \ii3369|xy_net  )
);
defparam ii3369.x_mode = "";
defparam ii3369.xy_mode = "";
defparam ii3369.mode = 1'b0;
defparam ii3369.config_data = 64'hf0f8f0f8f0fcf0fc;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0]  (
	. di ( \carry_9_5__ADD_0|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii3371 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]|qx_net ,
		/* f [4] */ \ii3370|xy_net ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [2] (nc) */ nc482 ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net ,
		/* f [0] (nc) */ nc483 
	} ),
	. x ( ),
	. xy ( \ii3371|xy_net  )
);
defparam ii3371.x_mode = "";
defparam ii3371.xy_mode = "";
defparam ii3371.mode = 1'b0;
defparam ii3371.config_data = 64'hffffffffff33ffff;
FG6X2 ii3372 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15]|qx_net ,
		/* f [4] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13]|qx_net ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14]|qx_net ,
		/* f [2] (nc) */ nc484 ,
		/* f [1] (nc) */ nc485 ,
		/* f [0] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3372|xy_net  )
);
defparam ii3372.x_mode = "";
defparam ii3372.xy_mode = "";
defparam ii3372.mode = 1'b0;
defparam ii3372.config_data = 64'hffff55ffffffffff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21]  (
	. di ( \ii2169|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4] .CLKSRSEL = 1'b0;
FG6X2 ii3373 (
	. f ( {
		/* f [5] (nc) */ nc486 ,
		/* f [4] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11]|qx_net ,
		/* f [3] (nc) */ nc487 ,
		/* f [2] (nc) */ nc488 ,
		/* f [1] (nc) */ nc489 ,
		/* f [0] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3373|xy_net  )
);
defparam ii3373.x_mode = "";
defparam ii3373.xy_mode = "";
defparam ii3373.mode = 1;
defparam ii3373.config_data = 64'h5555ffff5555ffff;
CFG_NOTINV \carry_12_2__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_4.ainv  )
);
defparam \carry_12_2__ADD_4.notinv0 .SEL = 1;
FG6X2 ii3374 (
	. f ( {
		/* f [5] */ \ii3372|xy_net ,
		/* f [4] */ \ii3373|xy_net ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net ,
		/* f [2] */ \ii3371|xy_net ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [0] (nc) */ nc490 
	} ),
	. x ( ),
	. xy ( \ii3374|xy_net  )
);
defparam ii3374.x_mode = "";
defparam ii3374.xy_mode = "";
defparam ii3374.mode = 1'b0;
defparam ii3374.config_data = 64'hf0f3f0f0f0f0f0f0;
FG6X2 ii3375 (
	. f ( {
		/* f [5] */ \ii3370|xy_net ,
		/* f [4] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]|qx_net ,
		/* f [3] (nc) */ nc491 ,
		/* f [2] (nc) */ nc492 ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net ,
		/* f [0] (nc) */ nc493 
	} ),
	. x ( ),
	. xy ( \ii3375|xy_net  )
);
defparam ii3375.x_mode = "";
defparam ii3375.xy_mode = "";
defparam ii3375.mode = 1'b0;
defparam ii3375.config_data = 64'hffff3333ffffffff;
FG6X2 ii3376 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[3]|qx_net ,
		/* f [4] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[0]|qx_net ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[2]|qx_net ,
		/* f [2] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1]|qx_net ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[4]|qx_net ,
		/* f [0] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3376|xy_net  )
);
defparam ii3376.x_mode = "";
defparam ii3376.xy_mode = "";
defparam ii3376.mode = 1'b0;
defparam ii3376.config_data = 64'hffffffffffffebff;
FG6X2 ii3378 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15]|qx_net ,
		/* f [4] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12]|qx_net ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net ,
		/* f [2] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14]|qx_net ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [0] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3378|xy_net  )
);
defparam ii3378.x_mode = "";
defparam ii3378.xy_mode = "";
defparam ii3378.mode = 1'b0;
defparam ii3378.config_data = 64'hf7ffffffffffffff;
CARRY_SKIP_OUT C14R22_cso_logic (
	. p0b ( \carry_12_ADD_4|pb_net  ),
	. p1b ( \carry_12_ADD_5|pb_net  ),
	. p2b ( \carry_12_ADD_6|pb_net  ),
	. p3b ( \carry_12_ADD_7|pb_net  ),
	. p4outb ( \C14R22_cso_logic|p4outb_net  ),
	. p8outb ( \C14R22_cso_logic|p8outb_net  ),
	. plower4 ( \C14R22_and4_logic|o_net  ),
	. r4outb ( \C14R22_cso_logic|r4outb_net  )
);
FG6X2 ii3380 (
	. f ( {
		/* f [5] */ \ii3372|xy_net ,
		/* f [4] (nc) */ nc494 ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [2] (nc) */ nc495 ,
		/* f [1] (nc) */ nc496 ,
		/* f [0] (nc) */ nc497 
	} ),
	. x ( ),
	. xy ( \ii3380|xy_net  )
);
defparam ii3380.x_mode = "";
defparam ii3380.xy_mode = "";
defparam ii3380.mode = 1'b0;
defparam ii3380.config_data = 64'hffffffffff00ff00;
CFG_NOTINV \carry_12_1__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_3.ainv  )
);
defparam \carry_12_1__ADD_3.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1]  (
	. di ( \carry_9_5__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii3381 (
	. f ( {
		/* f [5] */ \ii3377|xy_net ,
		/* f [4] */ \ii3373|xy_net ,
		/* f [3] */ \ii3375|xy_net ,
		/* f [2] */ \ii3379|xy_net ,
		/* f [1] */ \ii3380|xy_net ,
		/* f [0] (nc) */ nc498 
	} ),
	. x ( ),
	. xy ( \ii3381|xy_net  )
);
defparam ii3381.x_mode = "";
defparam ii3381.xy_mode = "";
defparam ii3381.mode = 1'b0;
defparam ii3381.config_data = 64'h00fc00ffffffffff;
EMBMUX5S4 C12R29emb5k_misc_1_u1_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[1]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_1 )
);
defparam C12R29emb5k_misc_1_u1_b_mux.SEL = 12;
FG6X2 ii3382 (
	. f ( {
		/* f [5] */ \ii3370|xy_net ,
		/* f [4] (nc) */ nc499 ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [2] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]|qx_net ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net ,
		/* f [0] (nc) */ nc500 
	} ),
	. x ( ),
	. xy ( \ii3382|xy_net  )
);
defparam ii3382.x_mode = "";
defparam ii3382.xy_mode = "";
defparam ii3382.mode = 1'b0;
defparam ii3382.config_data = 64'hf3cff3cfffffffff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22]  (
	. di ( \ii2170|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5] .CLKSRSEL = 1'b0;
FG6X2 ii3383 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1]|qx_net ,
		/* f [4] */ \ii3378|xy_net ,
		/* f [3] */ \ii3377|xy_net ,
		/* f [2] */ \ii3382|xy_net ,
		/* f [1] */ \ii3373|xy_net ,
		/* f [0] */ \ii3371|xy_net 
	} ),
	. x ( ),
	. xy ( \ii3383|xy_net  )
);
defparam ii3383.x_mode = "";
defparam ii3383.xy_mode = "";
defparam ii3383.mode = 1'b0;
defparam ii3383.config_data = 64'h5000500051ff55ff;
FG6X2 ii3384 (
	. f ( {
		/* f [5] */ \ii3380|xy_net ,
		/* f [4] */ \ii3373|xy_net ,
		/* f [3] */ \ii3375|xy_net ,
		/* f [2] */ \ii3379|xy_net ,
		/* f [1] */ \ii3377|xy_net ,
		/* f [0] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii3384|xy_net  )
);
defparam ii3384.x_mode = "";
defparam ii3384.xy_mode = "";
defparam ii3384.mode = 1'b0;
defparam ii3384.config_data = 64'h11551155115d1155;
FG6X2 ii3385 (
	. f ( {
		/* f [5] (nc) */ nc501 ,
		/* f [4] (nc) */ nc502 ,
		/* f [3] */ \ii3375|xy_net ,
		/* f [2] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [1] (nc) */ nc503 ,
		/* f [0] (nc) */ nc504 
	} ),
	. x ( ),
	. xy ( \ii3385|xy_net  )
);
defparam ii3385.x_mode = "";
defparam ii3385.xy_mode = "";
defparam ii3385.mode = 1;
defparam ii3385.config_data = 64'h0fff0fff0fff0fff;
FG6X2 ii3386 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [4] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]|qx_net ,
		/* f [2] */ \ii3370|xy_net ,
		/* f [1] (nc) */ nc505 ,
		/* f [0] (nc) */ nc506 
	} ),
	. x ( ),
	. xy ( \ii3386|xy_net  )
);
defparam ii3386.x_mode = "";
defparam ii3386.xy_mode = "";
defparam ii3386.mode = 1'b0;
defparam ii3386.config_data = 64'h00f0000000f0f000;
CFG_NOTINV \carry_12_0__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_2.ainv  )
);
defparam \carry_12_0__ADD_2.notinv0 .SEL = 1;
CFGINV C18R21_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C18R21_altinv|o_net  )
);
defparam C18R21_altinv.SEL = 0;
FG6X2 ii3388 (
	. f ( {
		/* f [5] */ \uut_dataReadBack_mipi_periph_tx_cmd_req_reg|qx_net ,
		/* f [4] (nc) */ nc507 ,
		/* f [3] */ \uut_dataReadBack_mipi_periph_dphy_direction_d_reg|qx_net ,
		/* f [2] */ \mipi_inst_u_mipi1|periph_dphy_direction_net ,
		/* f [1] */ \mipi_inst_u_mipi1|periph_tx_cmd_ack_net ,
		/* f [0] (nc) */ nc508 
	} ),
	. x ( ),
	. xy ( \ii3388|xy_net  )
);
defparam ii3388.x_mode = "";
defparam ii3388.xy_mode = "";
defparam ii3388.mode = 1'b0;
defparam ii3388.config_data = 64'hc0ccc0ccf0fff0ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2]  (
	. di ( \carry_9_5__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23]  (
	. di ( \ii2171|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10]  (
	. di ( \PCKRTINSERT_C18R6_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3]  (
	. di ( \carry_9_5__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24]  (
	. di ( \ii2172|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0]  (
	. di ( \PCKRTINSERT_C20R18_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc509 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5]|qx_net ,
		/* f [3] (nc) */ nc510 ,
		/* f [2] (nc) */ nc511 ,
		/* f [1] (nc) */ nc512 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[27]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4]  (
	. di ( \carry_9_5__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R11_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc513 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_payload[5]_net ,
		/* f [3] (nc) */ nc514 ,
		/* f [2] (nc) */ nc515 ,
		/* f [1] (nc) */ nc516 ,
		/* f [0] (nc) */ nc517 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R11_lut_1|xy_net  )
);
defparam PCKRTINSERT_C10R11_lut_1.mode = 1;
defparam PCKRTINSERT_C10R11_lut_1.config_data = 64'h0000ffff0000ffff;
EMBMUX5S4 C12R29emb5k_misc_2_u12_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[4]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_12 )
);
defparam C12R29emb5k_misc_2_u12_b_mux.SEL = 12;
FG6X2 PCKRTINSERT_C10R11_lut_2 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|periph_rx_payload[4]_net ,
		/* f [4] (nc) */ nc518 ,
		/* f [3] (nc) */ nc519 ,
		/* f [2] (nc) */ nc520 ,
		/* f [1] (nc) */ nc521 ,
		/* f [0] (nc) */ nc522 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R11_lut_2|xy_net  )
);
defparam PCKRTINSERT_C10R11_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C10R11_lut_2.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25]  (
	. di ( \ii2173|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R11_lut_3 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi1|periph_rx_payload[6]_net ,
		/* f [4] (nc) */ nc523 ,
		/* f [3] (nc) */ nc524 ,
		/* f [2] (nc) */ nc525 ,
		/* f [1] (nc) */ nc526 ,
		/* f [0] (nc) */ nc527 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R11_lut_3|xy_net  )
);
defparam PCKRTINSERT_C10R11_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C10R11_lut_3.config_data = 64'h00000000ffffffff;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t13_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t13_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t13_out1_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1]  (
	. di ( \PCKRTINSERT_C20R18_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5]  (
	. di ( \carry_9_5__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26]  (
	. di ( \ii2174|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR glue_rd_start_d_reg (
	. di ( \glue_rd_start_s_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. qx ( \glue_rd_start_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  )
);
defparam glue_rd_start_d_reg.PRESET = 0;
defparam glue_rd_start_d_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2]  (
	. di ( \PCKRTINSERT_C20R18_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR rstn_r_reg (
	. di ( \PCKRTINSERT_C20R17_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \rstn_r_reg.mclk1b  ),
	. qx ( \rstn_r_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \rstn_r_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \rstn_r_reg.sr1  )
);
defparam rstn_r_reg.PRESET = 0;
defparam rstn_r_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6]  (
	. di ( \carry_9_5__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27]  (
	. di ( \ii2175|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc528 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5]|qx_net ,
		/* f [3] (nc) */ nc529 ,
		/* f [2] (nc) */ nc530 ,
		/* f [1] (nc) */ nc531 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[17]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10]  (
	. di ( \ii2368|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7]  (
	. di ( \carry_9_5__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28]  (
	. di ( \ii2176|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11]  (
	. di ( \ii2369|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_ADD_2.ainv  )
);
defparam \carry_8_ADD_2.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]  (
	. di ( \ii3108|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg (
	. di ( \ii3315|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_thd_vs_delay_flag_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29]  (
	. di ( \ii2177|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30]  (
	. di ( \ii2179|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31]  (
	. di ( \ii2180|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_9__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_9__ADD_8.ainv  )
);
defparam \carry_9_9__ADD_8.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6]  (
	. di ( \PCKRTINSERT_ii2573|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_8__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R9_lut_7|x_net  ),
	. o ( \carry_9_8__ADD_7.ainv  )
);
defparam \carry_9_8__ADD_7.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32]  (
	. di ( \ii2181|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc532 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[21]|qx_net ,
		/* f [3] (nc) */ nc533 ,
		/* f [2] (nc) */ nc534 ,
		/* f [1] (nc) */ nc535 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[3]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[18] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_7__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf|x_net  ),
	. o ( \carry_9_7__ADD_6.ainv  )
);
defparam \carry_9_7__ADD_6.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7]  (
	. di ( \PCKRTINSERT_ii2575|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33]  (
	. di ( \ii2182|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_6__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R16_lut_5|x_net  ),
	. o ( \carry_9_6__ADD_5.ainv  )
);
defparam \carry_9_6__ADD_5.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_13__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf|x_net  ),
	. o ( \carry_9_13__ADD_1.ainv  )
);
defparam \carry_9_13__ADD_1.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg (
	. di ( \ii2292|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_fifo_empty_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_fifo_empty_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_fifo_empty_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg.CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_5__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C14R7_lut_4|x_net  ),
	. o ( \carry_9_5__ADD_4.ainv  )
);
defparam \carry_9_5__ADD_4.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
AND4 C18R21_and4_logic (
	. a ( \carry_13_ADD_3|p_net  ),
	. b ( \carry_13_ADD_2|p_net  ),
	. c ( \carry_13_ADD_1|p_net  ),
	. d ( \carry_13_ADD_0|p_net  ),
	. o ( \C18R21_and4_logic|o_net  )
);
CFG_NOTINV \carry_9_12__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2424|x_net  ),
	. o ( \carry_9_12__ADD_0.ainv  )
);
defparam \carry_9_12__ADD_0.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34]  (
	. di ( \ii2183|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_4__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_3|x_net  ),
	. o ( \carry_9_4__ADD_3.ainv  )
);
defparam \carry_9_4__ADD_3.notinv0 .SEL = 0;
CFGINV C18R9_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C18R9_altinv|o_net  )
);
defparam C18R9_altinv.SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35]  (
	. di ( \ii2184|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_3__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2800|x_net  ),
	. o ( \carry_9_3__ADD_2.ainv  )
);
defparam \carry_9_3__ADD_2.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_13_ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_3.ainv  )
);
defparam \carry_13_ADD_3.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0]  (
	. di ( \ii2584|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36]  (
	. di ( \ii2185|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_1_u13_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[1]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_13 )
);
defparam C12R29emb5k_misc_1_u13_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1]  (
	. di ( \ii2595|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37]  (
	. di ( \ii2186|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0]  (
	. di ( \PCKRTINSERT_C20R12_lut_1|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24]  (
	. di ( \PCKRTINSERT_C16R8_lut_5|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_10__ADD_0 (
	. a ( \carry_9_10__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0]|qx_net  ),
	. ci ( \C18R11_csi_logic|cin_net  ),
	. co ( \carry_9_10__ADD_0|co_net  ),
	. p ( \carry_9_10__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_10__ADD_0|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2]  (
	. di ( \ii2600|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_10__ADD_1 (
	. a ( \carry_9_10__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1]|qx_net  ),
	. ci ( \carry_9_10__ADD_0|co_net  ),
	. co ( \carry_9_10__ADD_1|co_net  ),
	. p ( \carry_9_10__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_10__ADD_1|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_9_10__ADD_2 (
	. a ( \carry_9_10__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2]|qx_net  ),
	. ci ( \carry_9_10__ADD_1|co_net  ),
	. co ( \carry_9_10__ADD_2|co_net  ),
	. p ( \carry_9_10__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_10__ADD_2|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38]  (
	. di ( \ii2187|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_10__ADD_3 (
	. a ( \carry_9_10__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3]|qx_net  ),
	. ci ( \carry_9_10__ADD_2|co_net  ),
	. co ( \carry_9_10__ADD_3|co_net  ),
	. p ( \carry_9_10__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_10__ADD_3|s_net  )
);
ADD_1BIT carry_9_10__ADD_4 (
	. a ( \carry_9_10__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4]|qx_net  ),
	. ci ( \carry_9_10__ADD_3|co_net  ),
	. co ( \carry_9_10__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_10__ADD_4|pb_net  ),
	. s ( \carry_9_10__ADD_4|s_net  )
);
ADD_1BIT carry_9_10__ADD_5 (
	. a ( \carry_9_10__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5]|qx_net  ),
	. ci ( \carry_9_10__ADD_4|co_net  ),
	. co ( \carry_9_10__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_10__ADD_5|pb_net  ),
	. s ( \carry_9_10__ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1]  (
	. di ( \ii2504|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_10__ADD_6 (
	. a ( \carry_9_10__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6]|qx_net  ),
	. ci ( \carry_9_10__ADD_5|co_net  ),
	. co ( \carry_9_10__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_10__ADD_6|pb_net  ),
	. s ( \carry_9_10__ADD_6|s_net  )
);
ADD_1BIT carry_9_10__ADD_7 (
	. a ( \carry_9_10__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7]|qx_net  ),
	. ci ( \carry_9_10__ADD_6|co_net  ),
	. co ( \carry_9_10__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_10__ADD_7|pb_net  ),
	. s ( \carry_9_10__ADD_7|s_net  )
);
ADD_1BIT carry_9_10__ADD_8 (
	. a ( \carry_9_10__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C18R12_csi_logic|cin_net  ),
	. co ( \carry_9_10__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3]  (
	. di ( \ii2601|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_5.ainv  )
);
defparam \carry_11_ADD_5.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39]  (
	. di ( \ii2188|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40]  (
	. di ( \ii2190|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2]  (
	. di ( \ii2505|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26] .CLKSRSEL = 1'b0;
REG2CKSR glue_rd_start_s_reg (
	. di ( \glue_rd_start_f_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. qx ( \glue_rd_start_s_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  )
);
defparam glue_rd_start_s_reg.PRESET = 0;
defparam glue_rd_start_s_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4]  (
	. di ( \ii2602|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41]  (
	. di ( \ii2191|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C10R12_csi_logic (
	. c0alt ( \C10R12_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C10R12_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C10R12_csi_logic.ALLOW_SKIP = 0;
defparam C10R12_csi_logic.CIN_BELOW = 0;
CARRY_SKIP_IN C18R5_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_12_1__ADD_7|co_net  ),
	. cin ( \C18R5_csi_logic|cin_net  ),
	. cskip4 ( \carry_12_1__ADD_3|co_net  ),
	. cskip8 ( \C18R4_csi_logic|cin_net  ),
	. p03 ( \C18R4_and4_logic|o_net  ),
	. p07 ( \C18R4_cso_logic|p8outb_net  ),
	. p47 ( \C18R4_cso_logic|p4outb_net  ),
	. ripple ( \C18R4_cso_logic|r4outb_net  )
);
defparam C18R5_csi_logic.ALLOW_SKIP = 1;
defparam C18R5_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0]  (
	. di ( \ii2381|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3]  (
	. di ( \ii2506|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5]  (
	. di ( \ii2603|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5] .CLKSRSEL = 1'b1;
IOC_LVDS_v2 \io_swire_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. idel_update_o ( )
,
	. in_del ( )
,
	. in_del_update ( ),
	. odel_update_o ( )
,
	. oen ( ),
	. out_del ( )
,
	. out_del_update ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_swire_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_swire_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_swire_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK_OUT_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b000;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_swire_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42]  (
	. di ( \ii2192|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1]  (
	. di ( \ii2411|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4]  (
	. di ( \ii2507|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6]  (
	. di ( \ii2604|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43]  (
	. di ( \ii2193|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2]  (
	. di ( \ii2412|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5]  (
	. di ( \ii2508|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7]  (
	. di ( \ii2605|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44]  (
	. di ( \ii2194|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3]  (
	. di ( \ii2413|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6]  (
	. di ( \PCKRTINSERT_C20R12_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8]  (
	. di ( \ii2606|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45]  (
	. di ( \ii2195|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4]  (
	. di ( \ii2414|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7]  (
	. di ( \ii2510|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_rstsf_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_rstrf_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rstsf_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_rstsf_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rstsf_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[24]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9]  (
	. di ( \PCKRTINSERT_C20R20_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R21emb5k_misc_1_u16_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_16 )
);
defparam C12R21emb5k_misc_1_u16_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46]  (
	. di ( \ii2196|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5]  (
	. di ( \ii2415|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rstsf_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_rstsf_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rstsf_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_rstsf_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rstsf_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[25]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47]  (
	. di ( \ii2197|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].lbuf1 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_2_u9_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[5]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_9 )
);
defparam C12R29emb5k_misc_2_u9_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6]  (
	. di ( \ii2416|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[26]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R5emb5k_misc_1_u17_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_17 )
);
defparam C12R5emb5k_misc_1_u17_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48]  (
	. di ( \ii2198|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc536 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1]|qx_net ,
		/* f [3] (nc) */ nc537 ,
		/* f [2] (nc) */ nc538 ,
		/* f [1] (nc) */ nc539 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[28]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7]  (
	. di ( \ii2417|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[27]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49]  (
	. di ( \ii2199|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50]  (
	. di ( \ii2201|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8]  (
	. di ( \ii2418|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[28]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii1989|x_net  ),
	. o ( \carry_9_ADD_0.ainv  )
);
defparam \carry_9_ADD_0.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51]  (
	. di ( \ii2202|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9]  (
	. di ( \ii2419|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[29]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5] .CLKSRSEL = 1'b0;
BRAM18KV1 \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* a_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* b_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. c1r1_aa ( )
,
	. c1r1_ab ( )
,
	. c1r1_cea ( ),
	. c1r1_ceb ( ),
	. c1r1_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] */ net_C12R25_c1r1_db_17,
		/* c1r1_db [16] */ net_C12R25_c1r1_db_16,
		/* c1r1_db [15] */ net_C12R25_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R25_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R25_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R25_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R25_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R25_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R25_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R25_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R25_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R25_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R25_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R25_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R25_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R25_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R25_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R25_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc540 ,
		/* c1r1_q [16] (nc) */ nc541 ,
		/* c1r1_q [15] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[15]_net ,
		/* c1r1_q [14] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[14]_net ,
		/* c1r1_q [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[13]_net ,
		/* c1r1_q [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[12]_net ,
		/* c1r1_q [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[11]_net ,
		/* c1r1_q [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[10]_net ,
		/* c1r1_q [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[9]_net ,
		/* c1r1_q [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[8]_net ,
		/* c1r1_q [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[7]_net ,
		/* c1r1_q [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[6]_net ,
		/* c1r1_q [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[5]_net ,
		/* c1r1_q [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[4]_net ,
		/* c1r1_q [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[3]_net ,
		/* c1r1_q [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[2]_net ,
		/* c1r1_q [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[1]_net ,
		/* c1r1_q [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[0]_net 
	} ),
	. c1r1_rstna ( \ii1987|xy_net  ),
	. c1r1_rstnb ( \ii1987|xy_net  ),
	. c1r1_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r1_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( ),
	. c1r1_web ( ),
	. c1r2_aa ( )
,
	. c1r2_ab ( )
,
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r2_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r2_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( ),
	. c1r2_web ( ),
	. c1r3_aa ( )
,
	. c1r3_ab ( )
,
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r3_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r3_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( ),
	. c1r3_web ( ),
	. c1r4_aa ( )
,
	. c1r4_ab ( )
,
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r4_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r4_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( ),
	. c1r4_web ( ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.peek_rd_en  ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rd_mem_n  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [0]
	} ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wr_mem_n  )
);
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE23 = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .PORTB_PROG = 8'hf;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE01 = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EXT_18K = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE01 = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .PORTA_PROG = 8'hf0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE23 = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52]  (
	. di ( \PCKRTINSERT_ii2167|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52] .CLKSRSEL = 1'b0;
PLLV2 u_pll_pll_u0 (
	. ACTIVECK ( ),
	. CKBAD0 ( ),
	. CKBAD1 ( ),
	. CO0 ( \u_pll_pll_u0|CO0_net  ),
	. CO1 ( \u_pll_pll_u0|CO1_net  ),
	. CO2 ( \u_pll_pll_u0|CO2_net  ),
	. CO3 ( \u_pll_pll_u0|CO3_net  ),
	. CO4 ( ),
	. CO5 ( ),
	. DTEST ( )
,
	. FBIN ( ),
	. FBOUT ( ),
	. FP_PLL_PDB ( ),
	. FP_PLL_RST ( ),
	. PLLCK0 ( \u_osc|OSC_net  ),
	. PLLCK1 ( ),
	. PLOCK ( \u_pll_pll_u0|PLOCK_net  ),
	. PSCK ( ),
	. PSDIR ( ),
	. PSDONE ( ),
	. PSEN ( ),
	. PSSEL ( )
,
	. fp_cf_clk ( ),
	. fp_cf_en ( ),
	. fp_cf_in ( ),
	. fp_cf_out ( ),
	. fp_cf_up ( ),
	. fp_cfg_sel ( )
);
defparam u_pll_pll_u0.CFG_DIVN = 7;
defparam u_pll_pll_u0.CFG_CO0DLY = 0;
defparam u_pll_pll_u0.CFG_FRAC = 2;
defparam u_pll_pll_u0.CFG_DTEST_EN = 0;
defparam u_pll_pll_u0.CFG_P4SEL = 2;
defparam u_pll_pll_u0.CFG_FP_EN = 0;
defparam u_pll_pll_u0.CFG_SSEN = 0;
defparam u_pll_pll_u0.CFG_BPS0 = 0;
defparam u_pll_pll_u0.CFG_BPS1 = 0;
defparam u_pll_pll_u0.CFG_CO3DLY = 0;
defparam u_pll_pll_u0.CFG_DIVC0 = 6;
defparam u_pll_pll_u0.CFG_BPS2 = 0;
defparam u_pll_pll_u0.CFG_DIVC1 = 74;
defparam u_pll_pll_u0.CFG_BPS3 = 0;
defparam u_pll_pll_u0.CFG_DIVC2 = 18;
defparam u_pll_pll_u0.CFG_BPS4 = 0;
defparam u_pll_pll_u0.CFG_DIVC3 = 24;
defparam u_pll_pll_u0.CFG_RST_REG_ENB = 0;
defparam u_pll_pll_u0.CFG_BPS5 = 0;
defparam u_pll_pll_u0.CFG_DIVC4 = 7;
defparam u_pll_pll_u0.CFG_BP_VDOUT = 0;
defparam u_pll_pll_u0.CFG_DIVC5 = 8;
defparam u_pll_pll_u0.CFG_ATEST_SEL = 0;
defparam u_pll_pll_u0.CFG_P2SEL = 0;
defparam u_pll_pll_u0.CFG_CP_AUTO_ENB = 0;
defparam u_pll_pll_u0.CFG_DTEST_SEL = 0;
defparam u_pll_pll_u0.CFG_PPDB_SEL = 1;
defparam u_pll_pll_u0.CFG_CALIB_RSTN = 1;
defparam u_pll_pll_u0.CFG_LKD_TOL = 0;
defparam u_pll_pll_u0.CFG_CKSEL = 0;
defparam u_pll_pll_u0.CFG_LPF = 2;
defparam u_pll_pll_u0.CFG_ATEST_EN = 0;
defparam u_pll_pll_u0.CFG_CO1DLY = 0;
defparam u_pll_pll_u0.CFG_BK = 1;
defparam u_pll_pll_u0.CFG_SEL_FBPATH = 0;
defparam u_pll_pll_u0.CFG_P5SEL = 0;
defparam u_pll_pll_u0.CFG_CK_SWITCH_EN = 0;
defparam u_pll_pll_u0.CFG_VCO_INI_SEL = 0;
defparam u_pll_pll_u0.CFG_CPSEL_CR = 2;
defparam u_pll_pll_u0.CFG_PFBSEL = 0;
defparam u_pll_pll_u0.CFG_P0SEL = 0;
defparam u_pll_pll_u0.CFG_LKD_MUX = 0;
defparam u_pll_pll_u0.CFG_CO4DLY = 6;
defparam u_pll_pll_u0.CFG_SSDIVH = 0;
defparam u_pll_pll_u0.CFG_MKEN0 = 1;
defparam u_pll_pll_u0.CFG_MKEN1 = 1;
defparam u_pll_pll_u0.CFG_SSDIVL = 99;
defparam u_pll_pll_u0.CFG_MKEN2 = 1;
defparam u_pll_pll_u0.CFG_MKEN3 = 1;
defparam u_pll_pll_u0.CFG_P3SEL = 0;
defparam u_pll_pll_u0.CFG_MKEN4 = 1;
defparam u_pll_pll_u0.CFG_MKEN5 = 0;
defparam u_pll_pll_u0.CFG_CALIB_MANUAL = 8;
defparam u_pll_pll_u0.CFG_CALIB_WIN = 0;
defparam u_pll_pll_u0.CFG_LKD_HOLD = 0;
defparam u_pll_pll_u0.CFG_CALIB_16_32U = 0;
defparam u_pll_pll_u0.CFG_RSTPLL_SEL = 1;
defparam u_pll_pll_u0.CFG_CALIB_DIV = 10;
defparam u_pll_pll_u0.CFG_CO2DLY = 0;
defparam u_pll_pll_u0.CFG_SSRG = 1;
defparam u_pll_pll_u0.CFG_FORCE_LOCK = 0;
defparam u_pll_pll_u0.CFG_LOCK_GATE = 1;
defparam u_pll_pll_u0.CFG_CPSEL_FN = 112;
defparam u_pll_pll_u0.CFG_FLDD = 3;
defparam u_pll_pll_u0.CFG_DIVFB = 0;
defparam u_pll_pll_u0.CFG_VRSEL = 2;
defparam u_pll_pll_u0.CFG_P1SEL = 0;
defparam u_pll_pll_u0.CFG_CALIB_EN = 1;
defparam u_pll_pll_u0.CFG_CO5DLY = 0;
defparam u_pll_pll_u0.CFG_DIVM = 112;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[30]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53]  (
	. di ( \ii2204|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_2__ADD_11.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_11.ainv  )
);
defparam \carry_12_2__ADD_11.notinv0 .SEL = 1;
EMBMUX5S4 C12R21emb5k_misc_1_u12_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_12 )
);
defparam C12R21emb5k_misc_1_u12_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[31]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54]  (
	. di ( \ii2205|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_2_u5_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[5]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_5 )
);
defparam C12R29emb5k_misc_2_u5_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55]  (
	. di ( \ii2206|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R5emb5k_misc_1_u13_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_13 )
);
defparam C12R5emb5k_misc_1_u13_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56]  (
	. di ( \ii2207|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57]  (
	. di ( \ii2208|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0]  (
	. di ( \carry_9_12__ADD_0|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58]  (
	. di ( \ii2209|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1]  (
	. di ( \carry_9_12__ADD_1|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59]  (
	. di ( \ii2210|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60]  (
	. di ( \ii2212|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2]  (
	. di ( \carry_9_12__ADD_2|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61]  (
	. di ( \PCKRTINSERT_ii2205|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3]  (
	. di ( \carry_9_12__ADD_3|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_3.ainv  )
);
defparam \carry_12_ADD_3.notinv0 .SEL = 1;
CARRY_SKIP_OUT C8R4_cso_logic (
	. p0b ( \carry_12_0__ADD_4|pb_net  ),
	. p1b ( \carry_12_0__ADD_5|pb_net  ),
	. p2b ( \carry_12_0__ADD_6|pb_net  ),
	. p3b ( \carry_12_0__ADD_7|pb_net  ),
	. p4outb ( \C8R4_cso_logic|p4outb_net  ),
	. p8outb ( \C8R4_cso_logic|p8outb_net  ),
	. plower4 ( \C8R4_and4_logic|o_net  ),
	. r4outb ( \C8R4_cso_logic|r4outb_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62]  (
	. di ( \ii2214|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0]  (
	. di ( \PCKRTINSERT_C10R17_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4]  (
	. di ( \carry_9_12__ADD_4|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R29emb5k_misc_2_u1_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[5]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_1 )
);
defparam C12R29emb5k_misc_2_u1_b_mux.SEL = 12;
EMBMUX5S4 C12R1emb5k_misc_1_u7_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_7 )
);
defparam C12R1emb5k_misc_1_u7_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63]  (
	. di ( \PCKRTINSERT_ii2199|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1]  (
	. di ( \PCKRTINSERT_C10R17_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5]  (
	. di ( \carry_9_12__ADD_5|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6]  (
	. di ( \carry_9_12__ADD_6|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C18R17_cso_logic (
	. p0b ( \carry_11_ADD_4|pb_net  ),
	. p1b ( \carry_11_ADD_5|pb_net  ),
	. p2b ( \carry_11_ADD_6|pb_net  ),
	. p3b ( \carry_11_ADD_7|pb_net  ),
	. p4outb ( \C18R17_cso_logic|p4outb_net  ),
	. p8outb ( \C18R17_cso_logic|p8outb_net  ),
	. plower4 ( \C18R17_and4_logic|o_net  ),
	. r4outb ( \C18R17_cso_logic|r4outb_net  )
);
ADD_1BIT carry_11_ADD_0 (
	. a ( \carry_11_ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C18R17_csi_logic|cin_net  ),
	. co ( \carry_11_ADD_0|co_net  ),
	. p ( \carry_11_ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_11_ADD_1 (
	. a ( \carry_11_ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1]|qx_net  ),
	. ci ( \carry_11_ADD_0|co_net  ),
	. co ( \carry_11_ADD_1|co_net  ),
	. p ( \carry_11_ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_11_ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3] .CLKSRSEL = 1'b0;
ADD_1BIT carry_11_ADD_2 (
	. a ( \carry_11_ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2]|qx_net  ),
	. ci ( \carry_11_ADD_1|co_net  ),
	. co ( \carry_11_ADD_2|co_net  ),
	. p ( \carry_11_ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_11_ADD_2|s_net  )
);
ADD_1BIT carry_11_ADD_3 (
	. a ( \carry_11_ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3]|qx_net  ),
	. ci ( \carry_11_ADD_2|co_net  ),
	. co ( \carry_11_ADD_3|co_net  ),
	. p ( \carry_11_ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_11_ADD_3|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7]  (
	. di ( \carry_9_12__ADD_7|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7] .CLKSRSEL = 1'b0;
ADD_1BIT carry_11_ADD_4 (
	. a ( \carry_11_ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4]|qx_net  ),
	. ci ( \carry_11_ADD_3|co_net  ),
	. co ( \carry_11_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_4|pb_net  ),
	. s ( \carry_11_ADD_4|s_net  )
);
REG2CKSR glue_rx_packet_tx_packet_fifo_empty_reg (
	. di ( \ii2139|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_fifo_empty_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_fifo_empty_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_fifo_empty_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_fifo_empty_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_fifo_empty_reg.PRESET = 1;
defparam glue_rx_packet_tx_packet_fifo_empty_reg.CLKSRSEL = 1'b1;
ADD_1BIT carry_11_ADD_5 (
	. a ( \carry_11_ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5]|qx_net  ),
	. ci ( \carry_11_ADD_4|co_net  ),
	. co ( \carry_11_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_5|pb_net  ),
	. s ( \carry_11_ADD_5|s_net  )
);
ADD_1BIT carry_11_ADD_6 (
	. a ( \carry_11_ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6]|qx_net  ),
	. ci ( \carry_11_ADD_5|co_net  ),
	. co ( \carry_11_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_6|pb_net  ),
	. s ( \carry_11_ADD_6|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]  (
	. di ( \PCKRTINSERT_C8R11_lut_7|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2] .CLKSRSEL = 1'b0;
ADD_1BIT carry_11_ADD_7 (
	. a ( \carry_11_ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7]|qx_net  ),
	. ci ( \carry_11_ADD_6|co_net  ),
	. co ( \carry_11_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_7|pb_net  ),
	. s ( \carry_11_ADD_7|s_net  )
);
ADD_1BIT carry_11_ADD_8 (
	. a ( \carry_11_ADD_8.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8]|qx_net  ),
	. ci ( \C18R18_csi_logic|cin_net  ),
	. co ( \carry_11_ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_ADD_8|s_net  )
);
ADD_1BIT carry_11_ADD_9 (
	. a ( \carry_11_ADD_9.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9]|qx_net  ),
	. ci ( \carry_11_ADD_8|co_net  ),
	. co ( \carry_11_ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_ADD_9|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4] .CLKSRSEL = 1'b0;
AND4 C16R14_and4_logic (
	. a ( \carry_9_12__ADD_3|p_net  ),
	. b ( \carry_9_12__ADD_2|p_net  ),
	. c ( \carry_9_12__ADD_1|p_net  ),
	. d ( \carry_9_12__ADD_0|p_net  ),
	. o ( \C16R14_and4_logic|o_net  )
);
ADD_1BIT carry_9_6__ADD_0 (
	. a ( \carry_9_6__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0]|qx_net  ),
	. ci ( \C20R16_csi_logic|cin_net  ),
	. co ( \carry_9_6__ADD_0|co_net  ),
	. p ( \carry_9_6__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_6__ADD_0|s_net  )
);
ADD_1BIT carry_9_6__ADD_1 (
	. a ( \carry_9_6__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1]|qx_net  ),
	. ci ( \carry_9_6__ADD_0|co_net  ),
	. co ( \carry_9_6__ADD_1|co_net  ),
	. p ( \carry_9_6__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_6__ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]  (
	. di ( \ii2992|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_6__ADD_2 (
	. a ( \carry_9_6__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2]|qx_net  ),
	. ci ( \carry_9_6__ADD_1|co_net  ),
	. co ( \carry_9_6__ADD_2|co_net  ),
	. p ( \carry_9_6__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_6__ADD_2|s_net  )
);
ADD_1BIT carry_9_6__ADD_3 (
	. a ( \carry_9_6__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3]|qx_net  ),
	. ci ( \carry_9_6__ADD_2|co_net  ),
	. co ( \carry_9_6__ADD_3|co_net  ),
	. p ( \carry_9_6__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_6__ADD_3|s_net  )
);
ADD_1BIT carry_9_6__ADD_4 (
	. a ( \carry_9_6__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4]|qx_net  ),
	. ci ( \carry_9_6__ADD_3|co_net  ),
	. co ( \carry_9_6__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_6__ADD_4|pb_net  ),
	. s ( \carry_9_6__ADD_4|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]  (
	. di ( \PCKRTINSERT_C10R10_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_6__ADD_5 (
	. a ( \carry_9_6__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5]|qx_net  ),
	. ci ( \carry_9_6__ADD_4|co_net  ),
	. co ( \carry_9_6__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_6__ADD_5|pb_net  ),
	. s ( \carry_9_6__ADD_5|s_net  )
);
ADD_1BIT carry_9_6__ADD_6 (
	. a ( \carry_9_6__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6]|qx_net  ),
	. ci ( \carry_9_6__ADD_5|co_net  ),
	. co ( \carry_9_6__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_6__ADD_6|pb_net  ),
	. s ( \carry_9_6__ADD_6|s_net  )
);
ADD_1BIT carry_9_6__ADD_7 (
	. a ( \carry_9_6__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7]|qx_net  ),
	. ci ( \carry_9_6__ADD_6|co_net  ),
	. co ( \carry_9_6__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_6__ADD_7|pb_net  ),
	. s ( \carry_9_6__ADD_7|s_net  )
);
ADD_1BIT carry_9_6__ADD_8 (
	. a ( \carry_9_6__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C20R17_csi_logic|cin_net  ),
	. co ( \carry_9_6__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_2__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_2.ainv  )
);
defparam \carry_12_2__ADD_2.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_1__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_1.ainv  )
);
defparam \carry_12_1__ADD_1.notinv0 .SEL = 1;
CFG_NOTINV \carry_12_0__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2298|x_net  ),
	. o ( \carry_12_0__ADD_0.ainv  )
);
defparam \carry_12_0__ADD_0.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R1emb5k_misc_1_u3_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_3 )
);
defparam C12R1emb5k_misc_1_u3_b_mux.SEL = 12;
LBUF \mcu_arbiter_reg_din_reg[4].lbuf0  (
	. asr ( \mcu_arbiter_reg_din_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3324|xy_net  ),
	. mclkb ( \mcu_arbiter_reg_din_reg[4].mclk1b  ),
	. sclk ( \mcu_arbiter_reg_din_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_SYNC = 0;
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_EN = 1'b1;
defparam \mcu_arbiter_reg_din_reg[4].lbuf0 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_IN C16R8_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_ADD_7|co_net  ),
	. cin ( \C16R8_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_ADD_3|co_net  ),
	. cskip8 ( \C16R7_csi_logic|cin_net  ),
	. p03 ( \C16R7_and4_logic|o_net  ),
	. p07 ( \C16R7_cso_logic|p8outb_net  ),
	. p47 ( \C16R7_cso_logic|p4outb_net  ),
	. ripple ( \C16R7_cso_logic|r4outb_net  )
);
defparam C16R8_csi_logic.ALLOW_SKIP = 1;
defparam C16R8_csi_logic.CIN_BELOW = 1;
EMBMUX5S4 C12R17emb5k_misc_1_u14_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_14 )
);
defparam C12R17emb5k_misc_1_u14_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_11__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_11__ADD_8.ainv  )
);
defparam \carry_9_11__ADD_8.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0]  (
	. di ( \carry_9_7__ADD_0|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_10__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R11_lut_7|x_net  ),
	. o ( \carry_9_10__ADD_7.ainv  )
);
defparam \carry_9_10__ADD_7.notinv0 .SEL = 0;
CFG_NOTINV \carry_8_ADD_0.notinv0  (
	. i ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0]|qx_net  ),
	. o ( \carry_8_ADD_0.ainv  )
);
defparam \carry_8_ADD_0.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1]  (
	. di ( \carry_9_7__ADD_1|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]  (
	. di ( \PCKRTINSERT_C20R20_lut_1|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_9__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R13_lut_6|x_net  ),
	. o ( \carry_9_9__ADD_6.ainv  )
);
defparam \carry_9_9__ADD_6.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2]  (
	. di ( \carry_9_7__ADD_2|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR mcu_arbiter_u_psram_memack_reg (
	. di ( \ii3369|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memrd_s_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_psram_memack_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_u_psram_memack_reg.PRESET = 0;
defparam mcu_arbiter_u_psram_memack_reg.CLKSRSEL = 1'b0;
EMBMUX5S4 C12R17emb5k_misc_1_u10_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_10 )
);
defparam C12R17emb5k_misc_1_u10_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_9_8__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R9_lut_5|x_net  ),
	. o ( \carry_9_8__ADD_5.ainv  )
);
defparam \carry_9_8__ADD_5.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10]  (
	. di ( \ii2867|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3]  (
	. di ( \carry_9_7__ADD_3|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_7__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf|x_net  ),
	. o ( \carry_9_7__ADD_4.ainv  )
);
defparam \carry_9_7__ADD_4.notinv0 .SEL = 0;
REG2CKSR \mcu_arbiter_u_psram_dsel_reg[0]  (
	. di ( \u_8051_u_h6_8051|memaddr_comb[0]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_psram_dsel_reg[0].mclk1b  ),
	. qx ( \mcu_arbiter_u_psram_dsel_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_psram_dsel_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_psram_dsel_reg[0].sr1  )
);
defparam \mcu_arbiter_u_psram_dsel_reg[0] .PRESET = 0;
defparam \mcu_arbiter_u_psram_dsel_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11]  (
	. di ( \ii2869|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_6__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R16_lut_3|x_net  ),
	. o ( \carry_9_6__ADD_3.ainv  )
);
defparam \carry_9_6__ADD_3.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4]  (
	. di ( \carry_9_7__ADD_4|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \mcu_arbiter_u_psram_dsel_reg[1]  (
	. di ( \u_8051_u_h6_8051|memaddr_comb[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_psram_dsel_reg[0].mclk1b  ),
	. qx ( \mcu_arbiter_u_psram_dsel_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_psram_dsel_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_psram_dsel_reg[0].sr1  )
);
defparam \mcu_arbiter_u_psram_dsel_reg[1] .PRESET = 0;
defparam \mcu_arbiter_u_psram_dsel_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_5__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C14R7_lut_2|x_net  ),
	. o ( \carry_9_5__ADD_2.ainv  )
);
defparam \carry_9_5__ADD_2.notinv0 .SEL = 0;
EMBMUX5S4 C12R5emb5k_misc_1_u8_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_8 )
);
defparam C12R5emb5k_misc_1_u8_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12]  (
	. di ( \ii2871|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[12] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5]  (
	. di ( \carry_9_7__ADD_5|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_4__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_1|x_net  ),
	. o ( \carry_9_4__ADD_1.ainv  )
);
defparam \carry_9_4__ADD_1.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13]  (
	. di ( \ii2873|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_3__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2784|x_net  ),
	. o ( \carry_9_3__ADD_0.ainv  )
);
defparam \carry_9_3__ADD_0.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_data_process_frame_start_reg (
	. di ( \ii2429|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_u_data_process_frame_start_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_data_process_frame_start_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6]  (
	. di ( \carry_9_7__ADD_6|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_13_ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_1.ainv  )
);
defparam \carry_13_ADD_1.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14]  (
	. di ( \ii2875|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7]  (
	. di ( \carry_9_7__ADD_7|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C10R6_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc542 ,
		/* f [4] (nc) */ nc543 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[23]|qx_net ,
		/* f [2] (nc) */ nc544 ,
		/* f [1] (nc) */ nc545 ,
		/* f [0] (nc) */ nc546 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R6_lut_2|xy_net  )
);
defparam PCKRTINSERT_C10R6_lut_2.mode = 1;
defparam PCKRTINSERT_C10R6_lut_2.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C10R6_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc547 ,
		/* f [4] (nc) */ nc548 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[22]|qx_net ,
		/* f [2] (nc) */ nc549 ,
		/* f [1] (nc) */ nc550 ,
		/* f [0] (nc) */ nc551 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R6_lut_3|xy_net  )
);
defparam PCKRTINSERT_C10R6_lut_3.mode = 1;
defparam PCKRTINSERT_C10R6_lut_3.config_data = 64'h00ff00ff00ff00ff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C10R6_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc552 ,
		/* f [4] (nc) */ nc553 ,
		/* f [3] (nc) */ nc554 ,
		/* f [2] (nc) */ nc555 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21]|qx_net ,
		/* f [0] (nc) */ nc556 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R6_lut_4|xy_net  )
);
defparam PCKRTINSERT_C10R6_lut_4.mode = 1;
defparam PCKRTINSERT_C10R6_lut_4.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C10R6_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc557 ,
		/* f [4] (nc) */ nc558 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[20]|qx_net ,
		/* f [2] (nc) */ nc559 ,
		/* f [1] (nc) */ nc560 ,
		/* f [0] (nc) */ nc561 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R6_lut_5|xy_net  )
);
defparam PCKRTINSERT_C10R6_lut_5.mode = 1;
defparam PCKRTINSERT_C10R6_lut_5.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C10R6_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc562 ,
		/* f [4] (nc) */ nc563 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[19]|qx_net ,
		/* f [2] (nc) */ nc564 ,
		/* f [1] (nc) */ nc565 ,
		/* f [0] (nc) */ nc566 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R6_lut_6|xy_net  )
);
defparam PCKRTINSERT_C10R6_lut_6.mode = 1;
defparam PCKRTINSERT_C10R6_lut_6.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15]  (
	. di ( \ii2877|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R6_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc567 ,
		/* f [4] (nc) */ nc568 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2]|qx_net ,
		/* f [2] (nc) */ nc569 ,
		/* f [1] (nc) */ nc570 ,
		/* f [0] (nc) */ nc571 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R6_lut_7|xy_net  )
);
defparam PCKRTINSERT_C10R6_lut_7.mode = 1;
defparam PCKRTINSERT_C10R6_lut_7.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4]  (
	. di ( \PCKRTINSERT_ii2681|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]  (
	. di ( \ii3166|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8] .CLKSRSEL = 1'b0;
CVLVDS \io_rx_decode_hsync_inst.cvlvds_inst0  (
	. FP_TD ( )
,
	. FP_TERM_DIFF_EN_B ( ),
	. IN_DEL_0 ( )
,
	. IN_DEL_1 ( )
,
	. OUT_DEL_0 ( )
,
	. OUT_DEL_1 ( )
,
	. PAD0 ( rx_decode_hsync ),
	. PAD1 ( rx_decode_vsync ),
	. RXD0 ( \io_rx_decode_hsync_inst.id  ),
	. RXD1 ( \io_rx_decode_vsync_inst.id  ),
	. TED0 ( \io_rx_decode_hsync_inst.f_oen  ),
	. TED1 ( \io_rx_decode_vsync_inst.f_oen  ),
	. TXD0 ( \io_rx_decode_hsync_inst.f_od  ),
	. TXD1 ( \io_rx_decode_vsync_inst.f_od  )
);
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_DYN_IDEL_EN_0 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_DYN_IDEL_EN_1 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .NS_LV_1 = 3;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_IDEL_0 = 6'h0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_IDEL_1 = 6'h0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .RX_DIG_EN_0 = 0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_DYN_ODEL_EN_0 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_IDEL_EN_0 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .RX_DIG_EN_1 = 0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_DYN_ODEL_EN_1 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_IDEL_EN_1 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .TD = 4'h0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_ODEL_0 = 6'h0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .NDR_0 = 15;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_ODEL_1 = 6'h0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .VPCI_EN_1 = 0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .NDR_1 = 15;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_ODEL_EN_0 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .PDR_0 = 15;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .KEEP_1 = 0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .CFG_ODEL_EN_1 = 1'b0;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .PDR_1 = 15;
defparam \io_rx_decode_hsync_inst.cvlvds_inst0 .TD_FP_EN = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16]  (
	. di ( \ii2879|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5]  (
	. di ( \PCKRTINSERT_C20R12_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C18R17_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc572 ,
		/* f [4] (nc) */ nc573 ,
		/* f [3] (nc) */ nc574 ,
		/* f [2] (nc) */ nc575 ,
		/* f [1] */ \ii3021|xy_net ,
		/* f [0] (nc) */ nc576 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R17_lut_0|xy_net  )
);
defparam PCKRTINSERT_C18R17_lut_0.mode = 1;
defparam PCKRTINSERT_C18R17_lut_0.config_data = 64'h3333333333333333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17]  (
	. di ( \ii2881|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_3.ainv  )
);
defparam \carry_11_ADD_3.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6]  (
	. di ( \PCKRTINSERT_C20R12_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18]  (
	. di ( \ii2883|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7]  (
	. di ( \PCKRTINSERT_C20R12_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R5emb5k_misc_1_u4_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_4 )
);
defparam C12R5emb5k_misc_1_u4_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19]  (
	. di ( \ii2885|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20]  (
	. di ( \ii2889|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[3]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21]  (
	. di ( \ii2891|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[4]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22]  (
	. di ( \ii2893|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10]  (
	. di ( \ii2585|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13]  (
	. di ( \PCKRTINSERT_C16R6_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23]  (
	. di ( \PCKRTINSERT_ii2895|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11]  (
	. di ( \ii2586|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[6]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24]  (
	. di ( \ii2897|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12]  (
	. di ( \PCKRTINSERT_ii2555|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[7]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0]  (
	. di ( \PCKRTINSERT_C18R6_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25]  (
	. di ( \ii2899|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R13emb5k_misc_1_u6_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_6 )
);
defparam C12R13emb5k_misc_1_u6_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13]  (
	. di ( \PCKRTINSERT_C20R20_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[8]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26]  (
	. di ( \ii2901|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R5emb5k_misc_1_u0_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_0 )
);
defparam C12R5emb5k_misc_1_u0_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14]  (
	. di ( \ii2589|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[9]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27]  (
	. di ( \ii2903|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15]  (
	. di ( \ii2590|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[10]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18] .CLKSRSEL = 1'b1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc577 ,
		/* a_mac_out [23] (nc) */ nc578 ,
		/* a_mac_out [22] (nc) */ nc579 ,
		/* a_mac_out [21] (nc) */ nc580 ,
		/* a_mac_out [20] (nc) */ nc581 ,
		/* a_mac_out [19] (nc) */ nc582 ,
		/* a_mac_out [18] (nc) */ nc583 ,
		/* a_mac_out [17] (nc) */ nc584 ,
		/* a_mac_out [16] (nc) */ nc585 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc586 ,
		/* a_mac_out [2] (nc) */ nc587 ,
		/* a_mac_out [1] (nc) */ nc588 ,
		/* a_mac_out [0] (nc) */ nc589 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0.amac_output_mode = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28]  (
	. di ( \ii2905|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16]  (
	. di ( \ii2591|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R21emb5k_misc_1_u6_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_6 )
);
defparam C12R21emb5k_misc_1_u6_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19]  (
	. di ( \PCKRTINSERT_C8R9_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[12]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4]  (
	. di ( \PCKRTINSERT_C18R6_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29]  (
	. di ( \ii2907|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30]  (
	. di ( \ii2911|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17]  (
	. di ( \ii2592|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u9_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_9 )
);
defparam C12R9emb5k_misc_1_u9_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[13]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5]  (
	. di ( \PCKRTINSERT_C20R7_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31]  (
	. di ( \ii2913|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18]  (
	. di ( \ii2593|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18] .CLKSRSEL = 1'b1;
LBUF \mcu_arbiter_fifo_clr_s_reg.lbuf1  (
	. asr ( \mcu_arbiter_fifo_clr_s_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_fifo_clr_s_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_fifo_clr_s_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_fifo_clr_s_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_12_1__ADD_11.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_11.ainv  )
);
defparam \carry_12_1__ADD_11.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[14]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6]  (
	. di ( \PCKRTINSERT_C20R7_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20]  (
	. di ( \ii2596|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C20R16_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc590 ,
		/* f [4] (nc) */ nc591 ,
		/* f [3] (nc) */ nc592 ,
		/* f [2] (nc) */ nc593 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1]|qx_net ,
		/* f [0] (nc) */ nc594 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R16_lut_1|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R16_lut_1.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R16_lut_1.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R16_lut_1.mode = 1;
defparam TEST_PCKRTINSERT_C20R16_lut_1.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C20R16_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc595 ,
		/* f [4] (nc) */ nc596 ,
		/* f [3] (nc) */ nc597 ,
		/* f [2] (nc) */ nc598 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc599 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R16_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R16_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R16_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R16_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C20R16_lut_2.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[15]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C20R16_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc600 ,
		/* f [4] (nc) */ nc601 ,
		/* f [3] (nc) */ nc602 ,
		/* f [2] (nc) */ nc603 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3]|qx_net ,
		/* f [0] (nc) */ nc604 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R16_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R16_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R16_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R16_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C20R16_lut_3.config_data = 64'h3333333355555555;
EMBMUX5S4 C12R13emb5k_misc_1_u2_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_2 )
);
defparam C12R13emb5k_misc_1_u2_b_mux.SEL = 4'b0000;
FG6X2 TEST_PCKRTINSERT_C20R16_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc605 ,
		/* f [4] (nc) */ nc606 ,
		/* f [3] (nc) */ nc607 ,
		/* f [2] (nc) */ nc608 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4]|qx_net ,
		/* f [0] (nc) */ nc609 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R16_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R16_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R16_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R16_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C20R16_lut_4.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C20R16_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc610 ,
		/* f [4] (nc) */ nc611 ,
		/* f [3] (nc) */ nc612 ,
		/* f [2] (nc) */ nc613 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5]|qx_net ,
		/* f [0] (nc) */ nc614 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R16_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R16_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R16_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R16_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C20R16_lut_5.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C20R16_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc615 ,
		/* f [4] (nc) */ nc616 ,
		/* f [3] (nc) */ nc617 ,
		/* f [2] (nc) */ nc618 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc619 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R16_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R16_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R16_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R16_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C20R16_lut_6.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C20R16_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc620 ,
		/* f [4] (nc) */ nc621 ,
		/* f [3] (nc) */ nc622 ,
		/* f [2] (nc) */ nc623 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7]|qx_net ,
		/* f [0] (nc) */ nc624 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R16_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R16_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R16_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R16_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C20R16_lut_7.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21]  (
	. di ( \PCKRTINSERT_C10R17_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[0]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24] .CLKSRSEL = 1'b1;
ADD_1BIT carry_13_ADD_10 (
	. a ( \carry_13_ADD_10.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10]|qx_net  ),
	. ci ( \carry_13_ADD_9|co_net  ),
	. co ( \carry_13_ADD_10|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_13_ADD_10|s_net  )
);
ADD_1BIT carry_13_ADD_11 (
	. a ( \carry_13_ADD_11.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11]|qx_net  ),
	. ci ( \carry_13_ADD_10|co_net  ),
	. co ( \carry_13_ADD_11|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_13_ADD_11|s_net  )
);
ADD_1BIT carry_13_ADD_12 (
	. a ( \carry_13_ADD_12.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_13_ADD_11|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_13_ADD_12|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C18R15_csi_logic (
	. c0alt ( \C18R15_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C18R15_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C18R15_csi_logic.ALLOW_SKIP = 0;
defparam C18R15_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22]  (
	. di ( \PCKRTINSERT_C10R17_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_sc1_fifo_readen_reg (
	. di ( \PCKRTINSERT_C18R7_lut_0|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_fifo_readen_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_sc1_fifo_readen_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_sc1_fifo_readen_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc625 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[22]|qx_net ,
		/* f [3] (nc) */ nc626 ,
		/* f [2] (nc) */ nc627 ,
		/* f [1] (nc) */ nc628 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[31]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0]  (
	. di ( \ii2471|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23]  (
	. di ( \PCKRTINSERT_C10R17_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1]  (
	. di ( \ii2472|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u14_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_14 )
);
defparam C12R25emb5k_misc_1_u14_b_mux.SEL = 0;
EMBMUX5S4 C12R21emb5k_misc_1_u2_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[26]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_2 )
);
defparam C12R21emb5k_misc_1_u2_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27]  (
	. di ( \PCKRTINSERT_ii2132|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2]  (
	. di ( \ii2473|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u5_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_5 )
);
defparam C12R9emb5k_misc_1_u5_b_mux.SEL = 0;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc629 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[8]|qx_net ,
		/* f [3] (nc) */ nc630 ,
		/* f [2] (nc) */ nc631 ,
		/* f [1] (nc) */ nc632 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[21]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3]  (
	. di ( \ii2474|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R9emb5k_misc_1_u15_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_15 )
);
defparam C12R9emb5k_misc_1_u15_b_mux.SEL = 0;
CFG_NOTINV \carry_12_ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_1.ainv  )
);
defparam \carry_12_ADD_1.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[5]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[6]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4]  (
	. di ( \ii2475|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C16R15_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_12__ADD_7|co_net  ),
	. cin ( \C16R15_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_12__ADD_3|co_net  ),
	. cskip8 ( \C16R14_csi_logic|cin_net  ),
	. p03 ( \C16R14_and4_logic|o_net  ),
	. p07 ( \C16R14_cso_logic|p8outb_net  ),
	. p47 ( \C16R14_cso_logic|p4outb_net  ),
	. ripple ( \C16R14_cso_logic|r4outb_net  )
);
defparam C16R15_csi_logic.ALLOW_SKIP = 1;
defparam C16R15_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[7]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc633 ,
		/* f [4] */ \u_8051_u_h6_8051|memdatao_comb[0]_net ,
		/* f [3] (nc) */ nc634 ,
		/* f [2] (nc) */ nc635 ,
		/* f [1] (nc) */ nc636 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[11]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5]  (
	. di ( \ii2476|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_0__ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_9.ainv  )
);
defparam \carry_12_0__ADD_9.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0]  (
	. di ( \ii2447|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6]  (
	. di ( \ii2477|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1]  (
	. di ( \ii2448|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc637 ,
		/* a_mac_out [23] (nc) */ nc638 ,
		/* a_mac_out [22] (nc) */ nc639 ,
		/* a_mac_out [21] (nc) */ nc640 ,
		/* a_mac_out [20] (nc) */ nc641 ,
		/* a_mac_out [19] (nc) */ nc642 ,
		/* a_mac_out [18] (nc) */ nc643 ,
		/* a_mac_out [17] (nc) */ nc644 ,
		/* a_mac_out [16] (nc) */ nc645 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc646 ,
		/* a_mac_out [2] (nc) */ nc647 ,
		/* a_mac_out [1] (nc) */ nc648 ,
		/* a_mac_out [0] (nc) */ nc649 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0.amac_output_mode = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7]  (
	. di ( \ii2478|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2]  (
	. di ( \ii2449|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R17emb5k_misc_1_u7_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_7 )
);
defparam C12R17emb5k_misc_1_u7_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14]  (
	. di ( \PCKRTINSERT_ii2665|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1]  (
	. di ( \PCKRTINSERT_C18R8_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u10_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_10 )
);
defparam C12R25emb5k_misc_1_u10_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3]  (
	. di ( \ii2450|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15]  (
	. di ( \PCKRTINSERT_ii2661|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[10]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u1_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_1 )
);
defparam C12R9emb5k_misc_1_u1_b_mux.SEL = 0;
ADD_1BIT carry_9_13__ADD_0 (
	. a ( \carry_9_13__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0]|qx_net  ),
	. ci ( \C10R15_csi_logic|cin_net  ),
	. co ( \carry_9_13__ADD_0|co_net  ),
	. p ( \carry_9_13__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_13__ADD_0|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_13__ADD_1 (
	. a ( \carry_9_13__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1]|qx_net  ),
	. ci ( \carry_9_13__ADD_0|co_net  ),
	. co ( \carry_9_13__ADD_1|co_net  ),
	. p ( \carry_9_13__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_13__ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4]  (
	. di ( \ii2451|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_13__ADD_2 (
	. a ( \carry_9_13__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2]|qx_net  ),
	. ci ( \carry_9_13__ADD_1|co_net  ),
	. co ( \carry_9_13__ADD_2|co_net  ),
	. p ( \carry_9_13__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_13__ADD_2|s_net  )
);
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t71_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t71_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t71_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t71_out1_reg.CLKSRSEL = 1'b1;
ADD_1BIT carry_9_13__ADD_3 (
	. a ( \carry_9_13__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3]|qx_net  ),
	. ci ( \carry_9_13__ADD_2|co_net  ),
	. co ( \carry_9_13__ADD_3|co_net  ),
	. p ( \carry_9_13__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_13__ADD_3|s_net  )
);
CFG_NOTINV \carry_12_2__ADD_0.notinv0  (
	. i ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0]|qx_net  ),
	. o ( \carry_12_2__ADD_0.ainv  )
);
defparam \carry_12_2__ADD_0.notinv0 .SEL = 1;
ADD_1BIT carry_9_13__ADD_4 (
	. a ( \carry_9_13__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4]|qx_net  ),
	. ci ( \carry_9_13__ADD_3|co_net  ),
	. co ( \carry_9_13__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_13__ADD_4|pb_net  ),
	. s ( \carry_9_13__ADD_4|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3]  (
	. di ( \PCKRTINSERT_C18R8_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_13__ADD_5 (
	. a ( \carry_9_13__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5]|qx_net  ),
	. ci ( \carry_9_13__ADD_4|co_net  ),
	. co ( \carry_9_13__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_13__ADD_5|pb_net  ),
	. s ( \carry_9_13__ADD_5|s_net  )
);
EMBMUX5S4 C12R9emb5k_misc_1_u11_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_11 )
);
defparam C12R9emb5k_misc_1_u11_b_mux.SEL = 0;
ADD_1BIT carry_9_13__ADD_6 (
	. a ( \carry_9_13__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6]|qx_net  ),
	. ci ( \carry_9_13__ADD_5|co_net  ),
	. co ( \carry_9_13__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_13__ADD_6|pb_net  ),
	. s ( \carry_9_13__ADD_6|s_net  )
);
ADD_1BIT carry_9_13__ADD_7 (
	. a ( \carry_9_13__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7]|qx_net  ),
	. ci ( \carry_9_13__ADD_6|co_net  ),
	. co ( \carry_9_13__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_13__ADD_7|pb_net  ),
	. s ( \carry_9_13__ADD_7|s_net  )
);
ADD_1BIT carry_9_13__ADD_8 (
	. a ( \carry_9_13__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C10R16_csi_logic|cin_net  ),
	. co ( \carry_9_13__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5]  (
	. di ( \ii2452|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[5] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc650 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4]|qx_net ,
		/* f [3] (nc) */ nc651 ,
		/* f [2] (nc) */ nc652 ,
		/* f [1] (nc) */ nc653 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[5]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4]  (
	. di ( \PCKRTINSERT_C18R8_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u7_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[15]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_7 )
);
defparam C12R25emb5k_misc_1_u7_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6]  (
	. di ( \ii2453|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5]  (
	. di ( \PCKRTINSERT_C18R8_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7]  (
	. di ( \ii2454|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7] .CLKSRSEL = 1'b0;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc654 ,
		/* a_mac_out [23] (nc) */ nc655 ,
		/* a_mac_out [22] (nc) */ nc656 ,
		/* a_mac_out [21] (nc) */ nc657 ,
		/* a_mac_out [20] (nc) */ nc658 ,
		/* a_mac_out [19] (nc) */ nc659 ,
		/* a_mac_out [18] (nc) */ nc660 ,
		/* a_mac_out [17] (nc) */ nc661 ,
		/* a_mac_out [16] (nc) */ nc662 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc663 ,
		/* a_mac_out [2] (nc) */ nc664 ,
		/* a_mac_out [1] (nc) */ nc665 ,
		/* a_mac_out [0] (nc) */ nc666 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0.amac_output_mode = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20]  (
	. di ( \PCKRTINSERT_ii2827|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6]  (
	. di ( \PCKRTINSERT_C18R8_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C16R25_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc667 ,
		/* f [4] (nc) */ nc668 ,
		/* f [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[1]_net ,
		/* f [2] (nc) */ nc669 ,
		/* f [1] (nc) */ nc670 ,
		/* f [0] (nc) */ nc671 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R25_lut_6|xy_net  )
);
defparam PCKRTINSERT_C16R25_lut_6.mode = 1;
defparam PCKRTINSERT_C16R25_lut_6.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C16R25_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc672 ,
		/* f [4] (nc) */ nc673 ,
		/* f [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[0]_net ,
		/* f [2] (nc) */ nc674 ,
		/* f [1] (nc) */ nc675 ,
		/* f [0] (nc) */ nc676 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R25_lut_7|xy_net  )
);
defparam PCKRTINSERT_C16R25_lut_7.mode = 1;
defparam PCKRTINSERT_C16R25_lut_7.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[17] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21]  (
	. di ( \PCKRTINSERT_ii2048|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7]  (
	. di ( \PCKRTINSERT_C18R8_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C18R13_cso_logic (
	. p0b ( \carry_9_9__ADD_4|pb_net  ),
	. p1b ( \carry_9_9__ADD_5|pb_net  ),
	. p2b ( \carry_9_9__ADD_6|pb_net  ),
	. p3b ( \carry_9_9__ADD_7|pb_net  ),
	. p4outb ( \C18R13_cso_logic|p4outb_net  ),
	. p8outb ( \C18R13_cso_logic|p8outb_net  ),
	. plower4 ( \C18R13_and4_logic|o_net  ),
	. r4outb ( \C18R13_cso_logic|r4outb_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[18] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R17emb5k_misc_1_u3_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[19]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_3 )
);
defparam C12R17emb5k_misc_1_u3_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_13__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_13__ADD_8.ainv  )
);
defparam \carry_9_13__ADD_8.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[19] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_12__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R14_lut_7|x_net  ),
	. o ( \carry_9_12__ADD_7.ainv  )
);
defparam \carry_9_12__ADD_7.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[23] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_11__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R8_lut_6|x_net  ),
	. o ( \carry_9_11__ADD_6.ainv  )
);
defparam \carry_9_11__ADD_6.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii1983|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_INV_EN = 1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[24] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_10__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R11_lut_5|x_net  ),
	. o ( \carry_9_10__ADD_5.ainv  )
);
defparam \carry_9_10__ADD_5.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10]  (
	. di ( \ii2281|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u3_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[11]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_3 )
);
defparam C12R25emb5k_misc_1_u3_b_mux.SEL = 0;
FG6X2 PCKRTINSERT_C20R6_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc677 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6]|qx_net ,
		/* f [3] (nc) */ nc678 ,
		/* f [2] (nc) */ nc679 ,
		/* f [1] (nc) */ nc680 ,
		/* f [0] (nc) */ nc681 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R6_lut_0|xy_net  )
);
defparam PCKRTINSERT_C20R6_lut_0.mode = 1;
defparam PCKRTINSERT_C20R6_lut_0.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C20R6_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc682 ,
		/* f [4] (nc) */ nc683 ,
		/* f [3] (nc) */ nc684 ,
		/* f [2] (nc) */ nc685 ,
		/* f [1] (nc) */ nc686 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R6_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R6_lut_1.mode = 1;
defparam PCKRTINSERT_C20R6_lut_1.config_data = 64'h5555555555555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1] .CLKSRSEL = 1'b1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc687 ,
		/* a_mac_out [23] (nc) */ nc688 ,
		/* a_mac_out [22] (nc) */ nc689 ,
		/* a_mac_out [21] (nc) */ nc690 ,
		/* a_mac_out [20] (nc) */ nc691 ,
		/* a_mac_out [19] (nc) */ nc692 ,
		/* a_mac_out [18] (nc) */ nc693 ,
		/* a_mac_out [17] (nc) */ nc694 ,
		/* a_mac_out [16] (nc) */ nc695 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc696 ,
		/* a_mac_out [2] (nc) */ nc697 ,
		/* a_mac_out [1] (nc) */ nc698 ,
		/* a_mac_out [0] (nc) */ nc699 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0.amac_output_mode = 0;
FG6X2 PCKRTINSERT_C20R6_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc700 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4]|qx_net ,
		/* f [3] (nc) */ nc701 ,
		/* f [2] (nc) */ nc702 ,
		/* f [1] (nc) */ nc703 ,
		/* f [0] (nc) */ nc704 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R6_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R6_lut_2.mode = 1;
defparam PCKRTINSERT_C20R6_lut_2.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C20R6_lut_3 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2]|qx_net ,
		/* f [4] (nc) */ nc705 ,
		/* f [3] (nc) */ nc706 ,
		/* f [2] (nc) */ nc707 ,
		/* f [1] (nc) */ nc708 ,
		/* f [0] (nc) */ nc709 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R6_lut_3|xy_net  )
);
defparam PCKRTINSERT_C20R6_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C20R6_lut_3.config_data = 64'h00000000ffffffff;
EMBMUX5S4 C12R1emb5k_misc_1_u14_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_14 )
);
defparam C12R1emb5k_misc_1_u14_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C20R6_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc710 ,
		/* f [4] (nc) */ nc711 ,
		/* f [3] (nc) */ nc712 ,
		/* f [2] (nc) */ nc713 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1]|qx_net ,
		/* f [0] (nc) */ nc714 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R6_lut_4|xy_net  )
);
defparam PCKRTINSERT_C20R6_lut_4.mode = 1;
defparam PCKRTINSERT_C20R6_lut_4.config_data = 64'h3333333333333333;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11]  (
	. di ( \ii2282|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_9__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R13_lut_4|x_net  ),
	. o ( \carry_9_9__ADD_4.ainv  )
);
defparam \carry_9_9__ADD_4.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C16R4_csi_logic (
	. c0alt ( \C16R4_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C16R4_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C16R4_csi_logic.ALLOW_SKIP = 0;
defparam C16R4_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[24] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_8__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2857|x_net  ),
	. o ( \carry_9_8__ADD_3.ainv  )
);
defparam \carry_9_8__ADD_3.notinv0 .SEL = 0;
CARRY_SKIP_IN C10R15_csi_logic (
	. c0alt ( \C10R15_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C10R15_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C10R15_csi_logic.ALLOW_SKIP = 0;
defparam C10R15_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_1__ADD_0 (
	. a ( \carry_12_1__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C18R4_csi_logic|cin_net  ),
	. co ( \carry_12_1__ADD_0|co_net  ),
	. p ( \carry_12_1__ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_12_1__ADD_1 (
	. a ( \carry_12_1__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1]|qx_net  ),
	. ci ( \carry_12_1__ADD_0|co_net  ),
	. co ( \carry_12_1__ADD_1|co_net  ),
	. p ( \carry_12_1__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_12_1__ADD_1|s_net  )
);
ADD_1BIT carry_12_1__ADD_2 (
	. a ( \carry_12_1__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2]|qx_net  ),
	. ci ( \carry_12_1__ADD_1|co_net  ),
	. co ( \carry_12_1__ADD_2|co_net  ),
	. p ( \carry_12_1__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_12_1__ADD_2|s_net  )
);
FG6X2 PCKRTINSERT_C20R17_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc715 ,
		/* f [4] (nc) */ nc716 ,
		/* f [3] (nc) */ nc717 ,
		/* f [2] (nc) */ nc718 ,
		/* f [1] */ \u_pll_pll_u0|PLOCK_net ,
		/* f [0] (nc) */ nc719 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R17_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R17_lut_1.mode = 1;
defparam PCKRTINSERT_C20R17_lut_1.config_data = 64'h3333333333333333;
CFG_NOTINV \carry_9_7__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf|x_net  ),
	. o ( \carry_9_7__ADD_2.ainv  )
);
defparam \carry_9_7__ADD_2.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3]  (
	. di ( \PCKRTINSERT_ii1999|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_1__ADD_3 (
	. a ( \carry_12_1__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3]|qx_net  ),
	. ci ( \carry_12_1__ADD_2|co_net  ),
	. co ( \carry_12_1__ADD_3|co_net  ),
	. p ( \carry_12_1__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_12_1__ADD_3|s_net  )
);
FG6X2 PCKRTINSERT_C20R17_lut_2 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11]|qx_net ,
		/* f [4] (nc) */ nc720 ,
		/* f [3] (nc) */ nc721 ,
		/* f [2] (nc) */ nc722 ,
		/* f [1] (nc) */ nc723 ,
		/* f [0] (nc) */ nc724 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R17_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R17_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C20R17_lut_2.config_data = 64'h00000000ffffffff;
ADD_1BIT carry_12_1__ADD_4 (
	. a ( \carry_12_1__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4]|qx_net  ),
	. ci ( \carry_12_1__ADD_3|co_net  ),
	. co ( \carry_12_1__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_12_1__ADD_4|pb_net  ),
	. s ( \carry_12_1__ADD_4|s_net  )
);
FG6X2 PCKRTINSERT_C20R17_lut_3 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10]|qx_net ,
		/* f [4] (nc) */ nc725 ,
		/* f [3] (nc) */ nc726 ,
		/* f [2] (nc) */ nc727 ,
		/* f [1] (nc) */ nc728 ,
		/* f [0] (nc) */ nc729 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R17_lut_3|xy_net  )
);
defparam PCKRTINSERT_C20R17_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C20R17_lut_3.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[25] .CLKSRSEL = 1'b0;
ADD_1BIT carry_12_1__ADD_5 (
	. a ( \carry_12_1__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5]|qx_net  ),
	. ci ( \carry_12_1__ADD_4|co_net  ),
	. co ( \carry_12_1__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_12_1__ADD_5|pb_net  ),
	. s ( \carry_12_1__ADD_5|s_net  )
);
FG6X2 PCKRTINSERT_C20R17_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc730 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9]|qx_net ,
		/* f [3] (nc) */ nc731 ,
		/* f [2] (nc) */ nc732 ,
		/* f [1] (nc) */ nc733 ,
		/* f [0] (nc) */ nc734 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R17_lut_4|xy_net  )
);
defparam PCKRTINSERT_C20R17_lut_4.mode = 1;
defparam PCKRTINSERT_C20R17_lut_4.config_data = 64'h0000ffff0000ffff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR mcu_arbiter_apb_sel_reg (
	. di ( \ii3317|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_apb_sel_reg.mclk1b  ),
	. qx ( \mcu_arbiter_apb_sel_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_apb_sel_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_apb_sel_reg.sr1  )
);
defparam mcu_arbiter_apb_sel_reg.PRESET = 0;
defparam mcu_arbiter_apb_sel_reg.CLKSRSEL = 1'b1;
ADD_1BIT carry_12_1__ADD_6 (
	. a ( \carry_12_1__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6]|qx_net  ),
	. ci ( \carry_12_1__ADD_5|co_net  ),
	. co ( \carry_12_1__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_12_1__ADD_6|pb_net  ),
	. s ( \carry_12_1__ADD_6|s_net  )
);
ADD_1BIT carry_12_1__ADD_7 (
	. a ( \carry_12_1__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7]|qx_net  ),
	. ci ( \carry_12_1__ADD_6|co_net  ),
	. co ( \carry_12_1__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_12_1__ADD_7|pb_net  ),
	. s ( \carry_12_1__ADD_7|s_net  )
);
ADD_1BIT carry_12_1__ADD_8 (
	. a ( \carry_12_1__ADD_8.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8]|qx_net  ),
	. ci ( \C18R5_csi_logic|cin_net  ),
	. co ( \carry_12_1__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_1__ADD_8|s_net  )
);
CFG_NOTINV \carry_9_6__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R16_lut_1|x_net  ),
	. o ( \carry_9_6__ADD_1.ainv  )
);
defparam \carry_9_6__ADD_1.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[9]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_1__ADD_9 (
	. a ( \carry_12_1__ADD_9.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9]|qx_net  ),
	. ci ( \carry_12_1__ADD_8|co_net  ),
	. co ( \carry_12_1__ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_1__ADD_9|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[26] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_5__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii1990|x_net  ),
	. o ( \carry_9_5__ADD_0.ainv  )
);
defparam \carry_9_5__ADD_0.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[10]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[0]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[0] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[0] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[54].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[27] .CLKSRSEL = 1'b0;
REG2CKSR glue_rd_start_f_reg (
	. di ( \ii2138|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].mclk1b  ),
	. qx ( \glue_rd_start_f_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sr1  )
);
defparam glue_rd_start_f_reg.PRESET = 0;
defparam glue_rd_start_f_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31]  (
	. di ( \PCKRTINSERT_ii2838|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[11]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[1]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[1] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[1] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[28] .CLKSRSEL = 1'b0;
CARRY_SKIP_IN C8R9_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_4__ADD_7|co_net  ),
	. cin ( \C8R9_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_4__ADD_3|co_net  ),
	. cskip8 ( \C8R8_csi_logic|cin_net  ),
	. p03 ( \C8R8_and4_logic|o_net  ),
	. p07 ( \C8R8_cso_logic|p8outb_net  ),
	. p47 ( \C8R8_cso_logic|p4outb_net  ),
	. ripple ( \C8R8_cso_logic|r4outb_net  )
);
defparam C8R9_csi_logic.ALLOW_SKIP = 1;
defparam C8R9_csi_logic.CIN_BELOW = 1;
BRAM18KV1 \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* a_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* b_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. c1r1_aa ( )
,
	. c1r1_ab ( )
,
	. c1r1_cea ( ),
	. c1r1_ceb ( ),
	. c1r1_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] */ net_C12R9_c1r1_db_17,
		/* c1r1_db [16] */ net_C12R9_c1r1_db_16,
		/* c1r1_db [15] */ net_C12R9_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R9_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R9_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R9_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R9_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R9_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R9_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R9_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R9_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R9_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R9_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R9_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R9_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R9_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R9_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R9_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc735 ,
		/* c1r1_q [16] (nc) */ nc736 ,
		/* c1r1_q [15] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[15]_net ,
		/* c1r1_q [14] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[14]_net ,
		/* c1r1_q [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[13]_net ,
		/* c1r1_q [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[12]_net ,
		/* c1r1_q [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[11]_net ,
		/* c1r1_q [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[10]_net ,
		/* c1r1_q [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[9]_net ,
		/* c1r1_q [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[8]_net ,
		/* c1r1_q [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[7]_net ,
		/* c1r1_q [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[6]_net ,
		/* c1r1_q [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[5]_net ,
		/* c1r1_q [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[4]_net ,
		/* c1r1_q [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[3]_net ,
		/* c1r1_q [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[2]_net ,
		/* c1r1_q [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[1]_net ,
		/* c1r1_q [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[0]_net 
	} ),
	. c1r1_rstna ( \ii1987|xy_net  ),
	. c1r1_rstnb ( \ii1987|xy_net  ),
	. c1r1_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r1_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( ),
	. c1r1_web ( ),
	. c1r2_aa ( )
,
	. c1r2_ab ( )
,
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r2_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r2_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( ),
	. c1r2_web ( ),
	. c1r3_aa ( )
,
	. c1r3_ab ( )
,
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r3_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r3_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( ),
	. c1r3_web ( ),
	. c1r4_aa ( )
,
	. c1r4_ab ( )
,
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r4_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r4_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( ),
	. c1r4_web ( ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.peek_rd_en  ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rd_mem_n  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [0]
	} ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wr_mem_n  )
);
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE23 = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .PORTB_PROG = 8'hf;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE01 = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EXT_18K = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE01 = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .PORTA_PROG = 8'hf0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE23 = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc737 ,
		/* a_mac_out [23] (nc) */ nc738 ,
		/* a_mac_out [22] (nc) */ nc739 ,
		/* a_mac_out [21] (nc) */ nc740 ,
		/* a_mac_out [20] (nc) */ nc741 ,
		/* a_mac_out [19] (nc) */ nc742 ,
		/* a_mac_out [18] (nc) */ nc743 ,
		/* a_mac_out [17] (nc) */ nc744 ,
		/* a_mac_out [16] (nc) */ nc745 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc746 ,
		/* a_mac_out [2] (nc) */ nc747 ,
		/* a_mac_out [1] (nc) */ nc748 ,
		/* a_mac_out [0] (nc) */ nc749 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0.amac_output_mode = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[2]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[2] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0]  (
	. di ( \carry_9_9__ADD_0|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[3]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[3] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[3] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R1emb5k_misc_1_u10_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_10 )
);
defparam C12R1emb5k_misc_1_u10_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1]  (
	. di ( \carry_9_9__ADD_1|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0]  (
	. di ( \ii2929|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]  (
	. di ( \PCKRTINSERT_C20R15_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In1p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[4]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[4] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2]  (
	. di ( \carry_9_9__ADD_2|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_1.ainv  )
);
defparam \carry_11_ADD_1.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1]  (
	. di ( \ii2930|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[5]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[5]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[5] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[5] .CLKSRSEL = 1'b1;
LBUF \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0  (
	. asr ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3336|xy_net  ),
	. mclkb ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_EN = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]  (
	. di ( \PCKRTINSERT_C6R7_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3]  (
	. di ( \carry_9_9__ADD_3|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R29emb5k_misc_1_u8_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[0]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_8 )
);
defparam C12R29emb5k_misc_1_u8_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2]  (
	. di ( \ii2931|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[6]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[6] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[11]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4]  (
	. di ( \carry_9_9__ADD_4|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii2341|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3]  (
	. di ( \ii2932|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[7]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[7] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[7] .CLKSRSEL = 1'b1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc750 ,
		/* a_mac_out [23] (nc) */ nc751 ,
		/* a_mac_out [22] (nc) */ nc752 ,
		/* a_mac_out [21] (nc) */ nc753 ,
		/* a_mac_out [20] (nc) */ nc754 ,
		/* a_mac_out [19] (nc) */ nc755 ,
		/* a_mac_out [18] (nc) */ nc756 ,
		/* a_mac_out [17] (nc) */ nc757 ,
		/* a_mac_out [16] (nc) */ nc758 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc759 ,
		/* a_mac_out [2] (nc) */ nc760 ,
		/* a_mac_out [1] (nc) */ nc761 ,
		/* a_mac_out [0] (nc) */ nc762 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0.amac_output_mode = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_cmd_s_reg[0]  (
	. di ( \PCKRTINSERT_ii2094|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[0] .PRESET = 0;
defparam \glue_cmd_s_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10]  (
	. di ( \ii2409|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[12]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[12] .CLKSRSEL = 1'b1;
LBUF \mcu_arbiter_reg_din_reg[0].lbuf0  (
	. asr ( \mcu_arbiter_reg_din_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3324|xy_net  ),
	. mclkb ( \mcu_arbiter_reg_din_reg[0].mclk1b  ),
	. sclk ( \mcu_arbiter_reg_din_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_EN = 1'b1;
defparam \mcu_arbiter_reg_din_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5]  (
	. di ( \carry_9_9__ADD_5|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t85_out1_reg (
	. di ( \ii2928|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4]  (
	. di ( \ii2933|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[8]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[8] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_cmd_s_reg[1]  (
	. di ( \PCKRTINSERT_ii2078|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[1] .PRESET = 0;
defparam \glue_cmd_s_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11]  (
	. di ( \ii2410|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[13]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6]  (
	. di ( \carry_9_9__ADD_6|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R7_lut_7|x_net  ),
	. o ( \carry_9_ADD_7.ainv  )
);
defparam \carry_9_ADD_7.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5]  (
	. di ( \ii2934|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[9]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[9] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_cmd_s_reg[2]  (
	. di ( \PCKRTINSERT_ii2076|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[2] .PRESET = 0;
defparam \glue_cmd_s_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[14]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7]  (
	. di ( \carry_9_9__ADD_7|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R13emb5k_misc_1_u15_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[15]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_15 )
);
defparam C12R13emb5k_misc_1_u15_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_cmd_s_reg[3]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[3] .PRESET = 0;
defparam \glue_cmd_s_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[15]_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[15] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C16R12_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc763 ,
		/* f [4] (nc) */ nc764 ,
		/* f [3] */ \ii2456|xy_net ,
		/* f [2] (nc) */ nc765 ,
		/* f [1] (nc) */ nc766 ,
		/* f [0] (nc) */ nc767 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R12_lut_1|xy_net  )
);
defparam PCKRTINSERT_C16R12_lut_1.mode = 1;
defparam PCKRTINSERT_C16R12_lut_1.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]  (
	. di ( \ii3224|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C16R12_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc768 ,
		/* f [4] (nc) */ nc769 ,
		/* f [3] (nc) */ nc770 ,
		/* f [2] (nc) */ nc771 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1]|qx_net ,
		/* f [0] (nc) */ nc772 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R12_lut_3|xy_net  )
);
defparam PCKRTINSERT_C16R12_lut_3.mode = 1;
defparam PCKRTINSERT_C16R12_lut_3.config_data = 64'h3333333333333333;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0]  (
	. di ( \ii3387|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0]  (
	. di ( \ii2340|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_cmd_s_reg[4]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[4] .PRESET = 0;
defparam \glue_cmd_s_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1]  (
	. di ( \ii2370|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[6] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_1_u4_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[0]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_4 )
);
defparam C12R29emb5k_misc_1_u4_b_mux.SEL = 12;
REG2CKSR \glue_cmd_s_reg[5]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[5]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[5] .PRESET = 0;
defparam \glue_cmd_s_reg[5] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_9__ADD_0 (
	. a ( \carry_9_9__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0]|qx_net  ),
	. ci ( \C18R13_csi_logic|cin_net  ),
	. co ( \carry_9_9__ADD_0|co_net  ),
	. p ( \carry_9_9__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_9__ADD_0|s_net  )
);
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2]  (
	. di ( \ii3386|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C20R8_cso_logic (
	. p0b ( \carry_9_11__ADD_4|pb_net  ),
	. p1b ( \carry_9_11__ADD_5|pb_net  ),
	. p2b ( \carry_9_11__ADD_6|pb_net  ),
	. p3b ( \carry_9_11__ADD_7|pb_net  ),
	. p4outb ( \C20R8_cso_logic|p4outb_net  ),
	. p8outb ( \C20R8_cso_logic|p8outb_net  ),
	. plower4 ( \C20R8_and4_logic|o_net  ),
	. r4outb ( \C20R8_cso_logic|r4outb_net  )
);
ADD_1BIT carry_9_9__ADD_1 (
	. a ( \carry_9_9__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1]|qx_net  ),
	. ci ( \carry_9_9__ADD_0|co_net  ),
	. co ( \carry_9_9__ADD_1|co_net  ),
	. p ( \carry_9_9__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_9__ADD_1|s_net  )
);
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc773 ,
		/* f [4] */ \u_8051_u_h6_8051|memdatao_comb[7]_net ,
		/* f [3] (nc) */ nc774 ,
		/* f [2] (nc) */ nc775 ,
		/* f [1] (nc) */ nc776 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[7]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf.config_data = 64'h0000ffff55555555;
ADD_1BIT carry_9_9__ADD_2 (
	. a ( \carry_9_9__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2]|qx_net  ),
	. ci ( \carry_9_9__ADD_1|co_net  ),
	. co ( \carry_9_9__ADD_2|co_net  ),
	. p ( \carry_9_9__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_9__ADD_2|s_net  )
);
ADD_1BIT carry_9_9__ADD_3 (
	. a ( \carry_9_9__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3]|qx_net  ),
	. ci ( \carry_9_9__ADD_2|co_net  ),
	. co ( \carry_9_9__ADD_3|co_net  ),
	. p ( \carry_9_9__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_9__ADD_3|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_9__ADD_4 (
	. a ( \carry_9_9__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4]|qx_net  ),
	. ci ( \carry_9_9__ADD_3|co_net  ),
	. co ( \carry_9_9__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_9__ADD_4|pb_net  ),
	. s ( \carry_9_9__ADD_4|s_net  )
);
ADD_1BIT carry_9_9__ADD_5 (
	. a ( \carry_9_9__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5]|qx_net  ),
	. ci ( \carry_9_9__ADD_4|co_net  ),
	. co ( \carry_9_9__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_9__ADD_5|pb_net  ),
	. s ( \carry_9_9__ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2]  (
	. di ( \ii2371|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[7] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_9__ADD_6 (
	. a ( \carry_9_9__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6]|qx_net  ),
	. ci ( \carry_9_9__ADD_5|co_net  ),
	. co ( \carry_9_9__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_9__ADD_6|pb_net  ),
	. s ( \carry_9_9__ADD_6|s_net  )
);
REG2CKSR \glue_cmd_s_reg[6]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[6]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[6] .PRESET = 0;
defparam \glue_cmd_s_reg[6] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_9__ADD_7 (
	. a ( \carry_9_9__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7]|qx_net  ),
	. ci ( \carry_9_9__ADD_6|co_net  ),
	. co ( \carry_9_9__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_9__ADD_7|pb_net  ),
	. s ( \carry_9_9__ADD_7|s_net  )
);
ADD_1BIT carry_9_9__ADD_8 (
	. a ( \carry_9_9__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C18R14_csi_logic|cin_net  ),
	. co ( \carry_9_9__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3]  (
	. di ( \ii3386|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]  (
	. di ( \PCKRTINSERT_ii2746|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C18R8_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc777 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[15]|qx_net ,
		/* f [3] (nc) */ nc778 ,
		/* f [2] (nc) */ nc779 ,
		/* f [1] (nc) */ nc780 ,
		/* f [0] (nc) */ nc781 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R8_lut_2|xy_net  )
);
defparam PCKRTINSERT_C18R8_lut_2.mode = 1;
defparam PCKRTINSERT_C18R8_lut_2.config_data = 64'h0000ffff0000ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C18R8_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc782 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[14]|qx_net ,
		/* f [3] (nc) */ nc783 ,
		/* f [2] (nc) */ nc784 ,
		/* f [1] (nc) */ nc785 ,
		/* f [0] (nc) */ nc786 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R8_lut_3|xy_net  )
);
defparam PCKRTINSERT_C18R8_lut_3.mode = 1;
defparam PCKRTINSERT_C18R8_lut_3.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C18R8_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc787 ,
		/* f [4] (nc) */ nc788 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13]|qx_net ,
		/* f [2] (nc) */ nc789 ,
		/* f [1] (nc) */ nc790 ,
		/* f [0] (nc) */ nc791 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R8_lut_4|xy_net  )
);
defparam PCKRTINSERT_C18R8_lut_4.mode = 1;
defparam PCKRTINSERT_C18R8_lut_4.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3]  (
	. di ( \ii2372|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C18R8_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc792 ,
		/* f [4] (nc) */ nc793 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[12]|qx_net ,
		/* f [2] (nc) */ nc794 ,
		/* f [1] (nc) */ nc795 ,
		/* f [0] (nc) */ nc796 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R8_lut_5|xy_net  )
);
defparam PCKRTINSERT_C18R8_lut_5.mode = 1;
defparam PCKRTINSERT_C18R8_lut_5.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_cmd_s_reg[7]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[7]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_cmd_s_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_cmd_s_reg[7] .PRESET = 0;
defparam \glue_cmd_s_reg[7] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C18R8_lut_6 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[11]|qx_net ,
		/* f [4] (nc) */ nc797 ,
		/* f [3] (nc) */ nc798 ,
		/* f [2] (nc) */ nc799 ,
		/* f [1] (nc) */ nc800 ,
		/* f [0] (nc) */ nc801 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R8_lut_6|xy_net  )
);
defparam PCKRTINSERT_C18R8_lut_6.mode = 1'b0;
defparam PCKRTINSERT_C18R8_lut_6.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_C18R8_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc802 ,
		/* f [4] (nc) */ nc803 ,
		/* f [3] (nc) */ nc804 ,
		/* f [2] (nc) */ nc805 ,
		/* f [1] (nc) */ nc806 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R8_lut_7|xy_net  )
);
defparam PCKRTINSERT_C18R8_lut_7.mode = 1;
defparam PCKRTINSERT_C18R8_lut_7.config_data = 64'h5555555555555555;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4]  (
	. di ( \ii3386|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C14R23_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_12_ADD_7|co_net  ),
	. cin ( \C14R23_csi_logic|cin_net  ),
	. cskip4 ( \carry_12_ADD_3|co_net  ),
	. cskip8 ( \C14R22_csi_logic|cin_net  ),
	. p03 ( \C14R22_and4_logic|o_net  ),
	. p07 ( \C14R22_cso_logic|p8outb_net  ),
	. p47 ( \C14R22_cso_logic|p4outb_net  ),
	. ripple ( \C14R22_cso_logic|r4outb_net  )
);
defparam C14R23_csi_logic.ALLOW_SKIP = 1;
defparam C14R23_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4]  (
	. di ( \ii2373|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_2_u15_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[7]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_15 )
);
defparam C12R29emb5k_misc_2_u15_b_mux.SEL = 12;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5]  (
	. di ( \PCKRTINSERT_C6R3_lut_7|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5]  (
	. di ( \ii2374|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R13emb5k_misc_1_u11_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[11]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_11 )
);
defparam C12R13emb5k_misc_1_u11_b_mux.SEL = 4'b0000;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t16_out1_reg (
	. di ( \PCKRTINSERT_C20R18_lut_7|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_t16_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t16_out1_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_0__ADD_11.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_11.ainv  )
);
defparam \carry_12_0__ADD_11.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6]  (
	. di ( \ii2375|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7]  (
	. di ( \ii2376|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7] .CLKSRSEL = 1'b0;
CFGINV C16R14_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C16R14_altinv|o_net  )
);
defparam C16R14_altinv.SEL = 1;
EMBMUX5S4 C12R29emb5k_misc_1_u0_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[0]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_0 )
);
defparam C12R29emb5k_misc_1_u0_b_mux.SEL = 12;
CARRY_SKIP_OUT C18R21_cso_logic (
	. p0b ( \carry_13_ADD_4|pb_net  ),
	. p1b ( \carry_13_ADD_5|pb_net  ),
	. p2b ( \carry_13_ADD_6|pb_net  ),
	. p3b ( \carry_13_ADD_7|pb_net  ),
	. p4outb ( \C18R21_cso_logic|p4outb_net  ),
	. p8outb ( \C18R21_cso_logic|p8outb_net  ),
	. plower4 ( \C18R21_and4_logic|o_net  ),
	. r4outb ( \C18R21_cso_logic|r4outb_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8]  (
	. di ( \ii2377|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9]  (
	. di ( \ii2378|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9] .CLKSRSEL = 1'b1;
BRAM18KV1 \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \ii2035|xy_net ,
		/* a_addr_ext [0] */ \ii2034|xy_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9]|qx_net ,
		/* b_addr_ext [0] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8]|qx_net 
	} ),
	. c1r1_aa ( {
		/* c1r1_aa [11] */ \ii2033|xy_net ,
		/* c1r1_aa [10] */ \ii2032|xy_net ,
		/* c1r1_aa [9] */ \ii2031|xy_net ,
		/* c1r1_aa [8] */ \ii2030|xy_net ,
		/* c1r1_aa [7] */ \ii2029|xy_net ,
		/* c1r1_aa [6] */ \ii2028|xy_net ,
		/* c1r1_aa [5] */ \ii2027|xy_net ,
		/* c1r1_aa [4] */ \ii2026|xy_net ,
		/* c1r1_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_ab ( {
		/* c1r1_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r1_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r1_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r1_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r1_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r1_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r1_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r1_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r1_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_cea ( \VCC_0_inst|Y_net  ),
	. c1r1_ceb ( \VCC_0_inst|Y_net  ),
	. c1r1_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] (nc) */ nc807 ,
		/* c1r1_db [16] (nc) */ nc808 ,
		/* c1r1_db [15] */ net_C12R13_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R13_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R13_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R13_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R13_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R13_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R13_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R13_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R13_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R13_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R13_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R13_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R13_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R13_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R13_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R13_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc809 ,
		/* c1r1_q [16] (nc) */ nc810 ,
		/* c1r1_q [15] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[15]_net ,
		/* c1r1_q [14] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[14]_net ,
		/* c1r1_q [13] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[13]_net ,
		/* c1r1_q [12] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[12]_net ,
		/* c1r1_q [11] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[11]_net ,
		/* c1r1_q [10] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[10]_net ,
		/* c1r1_q [9] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[9]_net ,
		/* c1r1_q [8] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[8]_net ,
		/* c1r1_q [7] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[7]_net ,
		/* c1r1_q [6] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[6]_net ,
		/* c1r1_q [5] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[5]_net ,
		/* c1r1_q [4] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[4]_net ,
		/* c1r1_q [3] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[3]_net ,
		/* c1r1_q [2] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[2]_net ,
		/* c1r1_q [1] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[1]_net ,
		/* c1r1_q [0] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[0]_net 
	} ),
	. c1r1_rstna ( \VCC_0_inst|Y_net  ),
	. c1r1_rstnb ( ),
	. c1r1_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r1_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( \GND_0_inst|Y_net  ),
	. c1r1_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. c1r2_aa ( {
		/* c1r2_aa [11] */ \ii2033|xy_net ,
		/* c1r2_aa [10] */ \ii2032|xy_net ,
		/* c1r2_aa [9] */ \ii2031|xy_net ,
		/* c1r2_aa [8] */ \ii2030|xy_net ,
		/* c1r2_aa [7] */ \ii2029|xy_net ,
		/* c1r2_aa [6] */ \ii2028|xy_net ,
		/* c1r2_aa [5] */ \ii2027|xy_net ,
		/* c1r2_aa [4] */ \ii2026|xy_net ,
		/* c1r2_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_ab ( {
		/* c1r2_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r2_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r2_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r2_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r2_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r2_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r2_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r2_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r2_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_cea ( \VCC_0_inst|Y_net  ),
	. c1r2_ceb ( \VCC_0_inst|Y_net  ),
	. c1r2_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( ),
	. c1r2_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r2_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( \GND_0_inst|Y_net  ),
	. c1r2_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. c1r3_aa ( {
		/* c1r3_aa [11] */ \ii2033|xy_net ,
		/* c1r3_aa [10] */ \ii2032|xy_net ,
		/* c1r3_aa [9] */ \ii2031|xy_net ,
		/* c1r3_aa [8] */ \ii2030|xy_net ,
		/* c1r3_aa [7] */ \ii2029|xy_net ,
		/* c1r3_aa [6] */ \ii2028|xy_net ,
		/* c1r3_aa [5] */ \ii2027|xy_net ,
		/* c1r3_aa [4] */ \ii2026|xy_net ,
		/* c1r3_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_ab ( {
		/* c1r3_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r3_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r3_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r3_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r3_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r3_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r3_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r3_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r3_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_cea ( \VCC_0_inst|Y_net  ),
	. c1r3_ceb ( \VCC_0_inst|Y_net  ),
	. c1r3_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( ),
	. c1r3_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r3_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( \GND_0_inst|Y_net  ),
	. c1r3_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. c1r4_aa ( {
		/* c1r4_aa [11] */ \ii2033|xy_net ,
		/* c1r4_aa [10] */ \ii2032|xy_net ,
		/* c1r4_aa [9] */ \ii2031|xy_net ,
		/* c1r4_aa [8] */ \ii2030|xy_net ,
		/* c1r4_aa [7] */ \ii2029|xy_net ,
		/* c1r4_aa [6] */ \ii2028|xy_net ,
		/* c1r4_aa [5] */ \ii2027|xy_net ,
		/* c1r4_aa [4] */ \ii2026|xy_net ,
		/* c1r4_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_ab ( {
		/* c1r4_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r4_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r4_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r4_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r4_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r4_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r4_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r4_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r4_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_cea ( \VCC_0_inst|Y_net  ),
	. c1r4_ceb ( \VCC_0_inst|Y_net  ),
	. c1r4_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( ),
	. c1r4_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r4_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( \GND_0_inst|Y_net  ),
	. c1r4_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( ),
	. peek_rd_en ( ),
	. rd_mem_n ( ),
	. rptr ( )
,
	. wptr ( )
,
	. wr_mem_n ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .WIDTH_EXT_MODE23 = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .PEEK_MODE = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .PORTB_PROG = 8'b00001111;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .DEPTH_EXT_MODE01 = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .FIFO_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EXT_18K = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .WIDTH_EXT_MODE01 = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .PORTA_PROG = 8'b11110000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .DEPTH_EXT_MODE23 = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
FG6X2 PCKRTINSERT_C10R10_lut_0 (
	. f ( {
		/* f [5] */ \ii2485|xy_net ,
		/* f [4] (nc) */ nc811 ,
		/* f [3] (nc) */ nc812 ,
		/* f [2] (nc) */ nc813 ,
		/* f [1] (nc) */ nc814 ,
		/* f [0] (nc) */ nc815 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R10_lut_0|xy_net  )
);
defparam PCKRTINSERT_C10R10_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C10R10_lut_0.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_C10R10_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc816 ,
		/* f [4] (nc) */ nc817 ,
		/* f [3] (nc) */ nc818 ,
		/* f [2] (nc) */ nc819 ,
		/* f [1] */ \ii2433|xy_net ,
		/* f [0] (nc) */ nc820 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R10_lut_1|xy_net  )
);
defparam PCKRTINSERT_C10R10_lut_1.mode = 1;
defparam PCKRTINSERT_C10R10_lut_1.config_data = 64'h3333333333333333;
EMBMUX5S4 C12R29emb5k_misc_2_u11_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[7]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_11 )
);
defparam C12R29emb5k_misc_2_u11_b_mux.SEL = 12;
FG6X2 PCKRTINSERT_C10R10_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc821 ,
		/* f [4] (nc) */ nc822 ,
		/* f [3] (nc) */ nc823 ,
		/* f [2] (nc) */ nc824 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3]|qx_net ,
		/* f [0] (nc) */ nc825 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R10_lut_2|xy_net  )
);
defparam PCKRTINSERT_C10R10_lut_2.mode = 1;
defparam PCKRTINSERT_C10R10_lut_2.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C10R10_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc826 ,
		/* f [4] (nc) */ nc827 ,
		/* f [3] (nc) */ nc828 ,
		/* f [2] (nc) */ nc829 ,
		/* f [1] */ \ii2621|xy_net ,
		/* f [0] (nc) */ nc830 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R10_lut_4|xy_net  )
);
defparam PCKRTINSERT_C10R10_lut_4.mode = 1;
defparam PCKRTINSERT_C10R10_lut_4.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C10R10_lut_5 (
	. f ( {
		/* f [5] */ \ii2849|xy_net ,
		/* f [4] (nc) */ nc831 ,
		/* f [3] (nc) */ nc832 ,
		/* f [2] (nc) */ nc833 ,
		/* f [1] (nc) */ nc834 ,
		/* f [0] (nc) */ nc835 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R10_lut_5|xy_net  )
);
defparam PCKRTINSERT_C10R10_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C10R10_lut_5.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10]  (
	. di ( \ii2557|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11]  (
	. di ( \ii2558|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C14R7_csi_logic (
	. c0alt ( \C14R7_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C14R7_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C14R7_csi_logic.ALLOW_SKIP = 0;
defparam C14R7_csi_logic.CIN_BELOW = 0;
CFG_NOTINV \carry_12_2__ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_9.ainv  )
);
defparam \carry_12_2__ADD_9.notinv0 .SEL = 1;
CFG_NOTINV \carry_12_1__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_8.ainv  )
);
defparam \carry_12_1__ADD_8.notinv0 .SEL = 1;
LBUF \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1  (
	. asr ( \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_0__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_7.ainv  )
);
defparam \carry_12_0__ADD_7.notinv0 .SEL = 1;
ADD_1BIT carry_12_2__ADD_10 (
	. a ( \carry_12_2__ADD_10.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10]|qx_net  ),
	. ci ( \carry_12_2__ADD_9|co_net  ),
	. co ( \carry_12_2__ADD_10|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_2__ADD_10|s_net  )
);
CARRY_SKIP_IN C18R11_csi_logic (
	. c0alt ( \C18R11_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C18R11_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C18R11_csi_logic.ALLOW_SKIP = 0;
defparam C18R11_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[1] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_2__ADD_11 (
	. a ( \carry_12_2__ADD_11.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11]|qx_net  ),
	. ci ( \carry_12_2__ADD_10|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_2__ADD_11|s_net  )
);
CFGINV C14R7_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C14R7_altinv|o_net  )
);
defparam C14R7_altinv.SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg (
	. di ( \ii2380|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sr1  )
);
defparam glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg (
	. di ( \ii2144|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg.CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg (
	. di ( \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[4] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2048 (
	. f ( {
		/* f [5] (nc) */ nc836 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[21]|qx_net ,
		/* f [3] (nc) */ nc837 ,
		/* f [2] */ \mcu_arbiter_func_reg[0]|qx_net ,
		/* f [1] */ \u_8051_u_h6_8051|port0o[2]_net ,
		/* f [0] */ \ii1982_dup|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2048|x_net  ),
	. xy ( \ii2048|xy_net  )
);
defparam PCKRTINSERT_ii2048.x_mode = "4";
defparam PCKRTINSERT_ii2048.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2048.mode = 1;
defparam PCKRTINSERT_ii2048.config_data = 64'h0000ffff7f7f7f7f;
FG6X2 PCKRTINSERT_ii2050 (
	. f ( {
		/* f [5] (nc) */ nc838 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[9]|qx_net ,
		/* f [3] (nc) */ nc839 ,
		/* f [2] */ \mcu_arbiter_u_emif2apb_fpga_HRD_reg|qx_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[17]_net ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2050|x_net  ),
	. xy ( \ii2050|xy_net  )
);
defparam PCKRTINSERT_ii2050.x_mode = "4";
defparam PCKRTINSERT_ii2050.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2050.mode = 1;
defparam PCKRTINSERT_ii2050.config_data = 64'h0000ffff37373737;
FG6X2 PCKRTINSERT_ii2049 (
	. f ( {
		/* f [5] (nc) */ nc840 ,
		/* f [4] */ \u_8051_u_h6_8051|memdatao_comb[3]_net ,
		/* f [3] (nc) */ nc841 ,
		/* f [2] (nc) */ nc842 ,
		/* f [1] (nc) */ nc843 ,
		/* f [0] */ \ii2048|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2049|x_net  ),
	. xy ( \ii2049|xy_net  )
);
defparam PCKRTINSERT_ii2049.x_mode = "4";
defparam PCKRTINSERT_ii2049.xy_mode = "0";
defparam PCKRTINSERT_ii2049.mode = 1;
defparam PCKRTINSERT_ii2049.config_data = 64'h0000ffffaaaaaaaa;
FG6X2 PCKRTINSERT_ii2051 (
	. f ( {
		/* f [5] (nc) */ nc844 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[27]|qx_net ,
		/* f [3] (nc) */ nc845 ,
		/* f [2] (nc) */ nc846 ,
		/* f [1] */ \mcu_arbiter_mipi_sel_reg|qx_net ,
		/* f [0] */ \ii2050|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2051|x_net  ),
	. xy ( \ii2051|xy_net  )
);
defparam PCKRTINSERT_ii2051.x_mode = "4";
defparam PCKRTINSERT_ii2051.xy_mode = "0_1";
defparam PCKRTINSERT_ii2051.mode = 1;
defparam PCKRTINSERT_ii2051.config_data = 64'h0000ffffdddddddd;
FG6X2 PCKRTINSERT_ii2052 (
	. f ( {
		/* f [5] (nc) */ nc847 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3]|qx_net ,
		/* f [3] (nc) */ nc848 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48]|qx_net ,
		/* f [1] */ \glue_dnum_s_reg[0]|qx_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2052|x_net  ),
	. xy ( \ii2052|xy_net  )
);
defparam PCKRTINSERT_ii2052.x_mode = "4";
defparam PCKRTINSERT_ii2052.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2052.mode = 1;
defparam PCKRTINSERT_ii2052.config_data = 64'h0000ffff1b1b1b1b;
FG6X2 PCKRTINSERT_ii2054 (
	. f ( {
		/* f [5] (nc) */ nc849 ,
		/* f [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[15]_net ,
		/* f [3] (nc) */ nc850 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59]|qx_net ,
		/* f [1] */ \glue_dnum_s_reg[11]|qx_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2054|x_net  ),
	. xy ( \ii2054|xy_net  )
);
defparam PCKRTINSERT_ii2054.x_mode = "4";
defparam PCKRTINSERT_ii2054.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2054.mode = 1;
defparam PCKRTINSERT_ii2054.config_data = 64'h0000ffff1b1b1b1b;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc851 ,
		/* f [4] */ \ii2445|xy_net ,
		/* f [3] (nc) */ nc852 ,
		/* f [2] (nc) */ nc853 ,
		/* f [1] (nc) */ nc854 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[23]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[5] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2058 (
	. f ( {
		/* f [5] (nc) */ nc855 ,
		/* f [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[14]_net ,
		/* f [3] (nc) */ nc856 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63]|qx_net ,
		/* f [1] */ \glue_dnum_s_reg[15]|qx_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2058|x_net  ),
	. xy ( \ii2058|xy_net  )
);
defparam PCKRTINSERT_ii2058.x_mode = "4";
defparam PCKRTINSERT_ii2058.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2058.mode = 1;
defparam PCKRTINSERT_ii2058.config_data = 64'h0000ffff1b1b1b1b;
FG6X2 PCKRTINSERT_ii2059 (
	. f ( {
		/* f [5] (nc) */ nc857 ,
		/* f [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[13]_net ,
		/* f [3] (nc) */ nc858 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49]|qx_net ,
		/* f [1] */ \glue_dnum_s_reg[1]|qx_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2059|x_net  ),
	. xy ( \ii2059|xy_net  )
);
defparam PCKRTINSERT_ii2059.x_mode = "4";
defparam PCKRTINSERT_ii2059.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2059.mode = 1;
defparam PCKRTINSERT_ii2059.config_data = 64'h0000ffff1b1b1b1b;
CFGINV C16R4_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C16R4_altinv|o_net  )
);
defparam C16R4_altinv.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[6] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_ADD_7.ainv  )
);
defparam \carry_8_ADD_7.notinv0 .SEL = 1;
FG6X2 PCKRTINSERT_ii2074 (
	. f ( {
		/* f [5] (nc) */ nc859 ,
		/* f [4] */ \ii2233|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2074|x_net  ),
	. xy ( \ii2074|xy_net  )
);
defparam PCKRTINSERT_ii2074.x_mode = "4";
defparam PCKRTINSERT_ii2074.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2074.mode = 1;
defparam PCKRTINSERT_ii2074.config_data = 64'h0000fffffffefffe;
FG6X2 PCKRTINSERT_ii2076 (
	. f ( {
		/* f [5] (nc) */ nc860 ,
		/* f [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[2]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg|qx_net ,
		/* f [2] */ \glue_pasm_cmd_rq_o_reg|qx_net ,
		/* f [1] */ \ii2075|xy_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2076|x_net  ),
	. xy ( \ii2076|xy_net  )
);
defparam PCKRTINSERT_ii2076.x_mode = "4";
defparam PCKRTINSERT_ii2076.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2076.mode = 1;
defparam PCKRTINSERT_ii2076.config_data = 64'h0000ffff27af27af;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2078 (
	. f ( {
		/* f [5] (nc) */ nc861 ,
		/* f [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[1]_net ,
		/* f [3] (nc) */ nc862 ,
		/* f [2] (nc) */ nc863 ,
		/* f [1] */ \glue_cmd_s_reg[7]|qx_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2078|x_net  ),
	. xy ( \ii2078|xy_net  )
);
defparam PCKRTINSERT_ii2078.x_mode = "4";
defparam PCKRTINSERT_ii2078.xy_mode = "0_1";
defparam PCKRTINSERT_ii2078.mode = 1;
defparam PCKRTINSERT_ii2078.config_data = 64'h0000ffffbbbbbbbb;
EMBMUX5S4 C12R29emb5k_misc_1_u12_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[0]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_12 )
);
defparam C12R29emb5k_misc_1_u12_b_mux.SEL = 12;
FG6X2 PCKRTINSERT_ii2081 (
	. f ( {
		/* f [5] (nc) */ nc864 ,
		/* f [4] */ \ii2075|xy_net ,
		/* f [3] (nc) */ nc865 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10]|qx_net ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[10]_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2081|x_net  ),
	. xy ( \ii2081|xy_net  )
);
defparam PCKRTINSERT_ii2081.x_mode = "4";
defparam PCKRTINSERT_ii2081.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2081.mode = 1;
defparam PCKRTINSERT_ii2081.config_data = 64'h0000ffff1b1b1b1b;
FG6X2 PCKRTINSERT_ii1982 (
	. f ( {
		/* f [5] (nc) */ nc866 ,
		/* f [4] */ \ii2443|xy_net ,
		/* f [3] (nc) */ nc867 ,
		/* f [2] (nc) */ nc868 ,
		/* f [1] */ \rstn_r_reg|qx_net ,
		/* f [0] */ \io_phone_rst_inst|f_id[0]_net 
	} ),
	. x ( \PCKRTINSERT_ii1982|x_net  ),
	. xy ( \ii1982|xy_net  )
);
defparam PCKRTINSERT_ii1982.x_mode = "4";
defparam PCKRTINSERT_ii1982.xy_mode = "0_1";
defparam PCKRTINSERT_ii1982.mode = 1;
defparam PCKRTINSERT_ii1982.config_data = 64'h0000ffff77777777;
FG6X2 PCKRTINSERT_ii1984 (
	. f ( {
		/* f [5] (nc) */ nc869 ,
		/* f [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[12]_net ,
		/* f [3] (nc) */ nc870 ,
		/* f [2] */ \mcu_arbiter_func_reg[0]|qx_net ,
		/* f [1] */ \u_8051_u_h6_8051|port0o[0]_net ,
		/* f [0] */ \ii1982_dup|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii1984|x_net  ),
	. xy ( \ii1984|xy_net  )
);
defparam PCKRTINSERT_ii1984.x_mode = "4";
defparam PCKRTINSERT_ii1984.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii1984.mode = 1;
defparam PCKRTINSERT_ii1984.config_data = 64'h0000ffff7f7f7f7f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2094 (
	. f ( {
		/* f [5] (nc) */ nc871 ,
		/* f [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[0]_net ,
		/* f [3] (nc) */ nc872 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22]|qx_net ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[22]_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2094|x_net  ),
	. xy ( \ii2094|xy_net  )
);
defparam PCKRTINSERT_ii2094.x_mode = "4";
defparam PCKRTINSERT_ii2094.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2094.mode = 1;
defparam PCKRTINSERT_ii2094.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii1999 (
	. f ( {
		/* f [5] (nc) */ nc873 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[4]|qx_net ,
		/* f [3] (nc) */ nc874 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii1999|x_net  ),
	. xy ( \ii1999|xy_net  )
);
defparam PCKRTINSERT_ii1999.x_mode = "4";
defparam PCKRTINSERT_ii1999.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii1999.mode = 1;
defparam PCKRTINSERT_ii1999.config_data = 64'h0000ffff53535353;
CFG_NOTINV \carry_9_13__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf|x_net  ),
	. o ( \carry_9_13__ADD_6.ainv  )
);
defparam \carry_9_13__ADD_6.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_12__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R14_lut_5|x_net  ),
	. o ( \carry_9_12__ADD_5.ainv  )
);
defparam \carry_9_12__ADD_5.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_4__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_4__ADD_8.ainv  )
);
defparam \carry_9_4__ADD_8.notinv0 .SEL = 1;
CFG_NOTINV \carry_9_11__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R8_lut_4|x_net  ),
	. o ( \carry_9_11__ADD_4.ainv  )
);
defparam \carry_9_11__ADD_4.notinv0 .SEL = 0;
FG6X2 PCKRTINSERT_ii2132 (
	. f ( {
		/* f [5] (nc) */ nc875 ,
		/* f [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[3]_net ,
		/* f [3] (nc) */ nc876 ,
		/* f [2] */ \mipi_inst_u_mipi_pll|LOCK_net ,
		/* f [1] */ \mipi_inst_u_mipi2|tx_dphy_rdy_net ,
		/* f [0] */ \mipi_inst_u_mipi1|tx_dphy_rdy_net 
	} ),
	. x ( \PCKRTINSERT_ii2132|x_net  ),
	. xy ( \ii2132|xy_net  )
);
defparam PCKRTINSERT_ii2132.x_mode = "4";
defparam PCKRTINSERT_ii2132.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2132.mode = 1;
defparam PCKRTINSERT_ii2132.config_data = 64'h0000ffff7f7f7f7f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_3__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C10R12_lut_7|x_net  ),
	. o ( \carry_9_3__ADD_7.ainv  )
);
defparam \carry_9_3__ADD_7.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_10__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R11_lut_3|x_net  ),
	. o ( \carry_9_10__ADD_3.ainv  )
);
defparam \carry_9_10__ADD_3.notinv0 .SEL = 0;
CFG_NOTINV \carry_13_ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_8.ainv  )
);
defparam \carry_13_ADD_8.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_9__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R13_lut_2|x_net  ),
	. o ( \carry_9_9__ADD_2.ainv  )
);
defparam \carry_9_9__ADD_2.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[0]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[12] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2160 (
	. f ( {
		/* f [5] (nc) */ nc877 ,
		/* f [4] */ \ii2218|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [0] */ \ii2150|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2160|x_net  ),
	. xy ( \ii2160|xy_net  )
);
defparam PCKRTINSERT_ii2160.x_mode = "4";
defparam PCKRTINSERT_ii2160.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2160.mode = 1;
defparam PCKRTINSERT_ii2160.config_data = 64'h0000ffffa0a3a0a3;
FG6X2 PCKRTINSERT_ii2159 (
	. f ( {
		/* f [5] (nc) */ nc878 ,
		/* f [4] */ \ii3316|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[63]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \ii2150|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2159|x_net  ),
	. xy ( \ii2159|xy_net  )
);
defparam PCKRTINSERT_ii2159.x_mode = "4";
defparam PCKRTINSERT_ii2159.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2159.mode = 1;
defparam PCKRTINSERT_ii2159.config_data = 64'h0000ffffff7fff7f;
CFG_NOTINV \carry_9_8__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2648|x_net  ),
	. o ( \carry_9_8__ADD_1.ainv  )
);
defparam \carry_9_8__ADD_1.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13]  (
	. di ( \PCKRTINSERT_C18R6_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[13] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2166 (
	. f ( {
		/* f [5] (nc) */ nc879 ,
		/* f [4] */ \ii2287|xy_net ,
		/* f [3] (nc) */ nc880 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [0] */ \ii2152|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2166|x_net  ),
	. xy ( \ii2166|xy_net  )
);
defparam PCKRTINSERT_ii2166.x_mode = "4";
defparam PCKRTINSERT_ii2166.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2166.mode = 1;
defparam PCKRTINSERT_ii2166.config_data = 64'h0000ffff5d5d5d5d;
CFG_NOTINV \carry_9_7__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii3021|x_net  ),
	. o ( \carry_9_7__ADD_0.ainv  )
);
defparam \carry_9_7__ADD_0.notinv0 .SEL = 0;
FG6X2 PCKRTINSERT_ii2167 (
	. f ( {
		/* f [5] (nc) */ nc881 ,
		/* f [4] */ \ii2203|xy_net ,
		/* f [3] (nc) */ nc882 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_fifo_empty_reg|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2167|x_net  ),
	. xy ( \ii2167|xy_net  )
);
defparam PCKRTINSERT_ii2167.x_mode = "4";
defparam PCKRTINSERT_ii2167.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2167.mode = 1;
defparam PCKRTINSERT_ii2167.config_data = 64'h0000ffffbfbfbfbf;
EMBMUX5S4 C12R21emb5k_misc_1_u15_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_15 )
);
defparam C12R21emb5k_misc_1_u15_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg (
	. di ( \ii3283|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_first_line_flag_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[15]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[15] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_2_u8_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[4]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_8 )
);
defparam C12R29emb5k_misc_2_u8_b_mux.SEL = 12;
LBUF \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1  (
	. asr ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3339|xy_net  ),
	. mclkb ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_ii2203 (
	. f ( {
		/* f [5] (nc) */ nc883 ,
		/* f [4] */ \ii2217|xy_net ,
		/* f [3] (nc) */ nc884 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[36]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2203|x_net  ),
	. xy ( \ii2203|xy_net  )
);
defparam PCKRTINSERT_ii2203.x_mode = "4";
defparam PCKRTINSERT_ii2203.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2203.mode = 1;
defparam PCKRTINSERT_ii2203.config_data = 64'h0000fffffbfbfbfb;
EMBMUX5S4 C12R5emb5k_misc_1_u16_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_16 )
);
defparam C12R5emb5k_misc_1_u16_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[16]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii2205 (
	. f ( {
		/* f [5] (nc) */ nc885 ,
		/* f [4] */ \ii2213|xy_net ,
		/* f [3] (nc) */ nc886 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[38]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2205|x_net  ),
	. xy ( \ii2205|xy_net  )
);
defparam PCKRTINSERT_ii2205.x_mode = "4";
defparam PCKRTINSERT_ii2205.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2205.mode = 1;
defparam PCKRTINSERT_ii2205.config_data = 64'h0000fffffbfbfbfb;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_ii2208 (
	. f ( {
		/* f [5] (nc) */ nc887 ,
		/* f [4] */ \ii2234|xy_net ,
		/* f [3] (nc) */ nc888 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[41]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2208|x_net  ),
	. xy ( \ii2208|xy_net  )
);
defparam PCKRTINSERT_ii2208.x_mode = "4";
defparam PCKRTINSERT_ii2208.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2208.mode = 1;
defparam PCKRTINSERT_ii2208.config_data = 64'h0000fffffbfbfbfb;
FG6X2 PCKRTINSERT_ii2199 (
	. f ( {
		/* f [5] (nc) */ nc889 ,
		/* f [4] */ \ii2215|xy_net ,
		/* f [3] (nc) */ nc890 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[33]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2199|x_net  ),
	. xy ( \ii2199|xy_net  )
);
defparam PCKRTINSERT_ii2199.x_mode = "4";
defparam PCKRTINSERT_ii2199.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2199.mode = 1;
defparam PCKRTINSERT_ii2199.config_data = 64'h0000fffffbfbfbfb;
REG2CKSR \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd[5]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17]  (
	. di ( \PCKRTINSERT_ii2736|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[17] .CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t86_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t86_out1_reg.CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2217 (
	. f ( {
		/* f [5] (nc) */ nc891 ,
		/* f [4] */ \ii2288|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \ii2150|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2217|x_net  ),
	. xy ( \ii2217|xy_net  )
);
defparam PCKRTINSERT_ii2217.x_mode = "4";
defparam PCKRTINSERT_ii2217.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2217.mode = 1;
defparam PCKRTINSERT_ii2217.config_data = 64'h0000ffffff7fff7f;
FG6X2 PCKRTINSERT_ii2218 (
	. f ( {
		/* f [5] (nc) */ nc892 ,
		/* f [4] */ \ii2289|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \ii2150|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2218|x_net  ),
	. xy ( \ii2218|xy_net  )
);
defparam PCKRTINSERT_ii2218.x_mode = "4";
defparam PCKRTINSERT_ii2218.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2218.mode = 1;
defparam PCKRTINSERT_ii2218.config_data = 64'h0000ffffff7fff7f;
FG6X2 PCKRTINSERT_ii2219 (
	. f ( {
		/* f [5] (nc) */ nc893 ,
		/* f [4] */ \ii2137|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \ii2150|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2219|x_net  ),
	. xy ( \ii2219|xy_net  )
);
defparam PCKRTINSERT_ii2219.x_mode = "4";
defparam PCKRTINSERT_ii2219.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2219.mode = 1;
defparam PCKRTINSERT_ii2219.config_data = 64'h0000ffffff7fff7f;
LBUF \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[18]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[18] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \mcu_arbiter_fifo_clr_d_reg.lbuf1  (
	. asr ( \mcu_arbiter_fifo_clr_d_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_fifo_clr_d_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_fifo_clr_d_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_fifo_clr_d_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19]  (
	. di ( \PCKRTINSERT_ii2757|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20]  (
	. di ( \PCKRTINSERT_ii2714|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[20] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2234 (
	. f ( {
		/* f [5] (nc) */ nc894 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7]|qx_net ,
		/* f [3] (nc) */ nc895 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2234|x_net  ),
	. xy ( \ii2234|xy_net  )
);
defparam PCKRTINSERT_ii2234.x_mode = "4";
defparam PCKRTINSERT_ii2234.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2234.mode = 1;
defparam PCKRTINSERT_ii2234.config_data = 64'h0000fffffbfbfbfb;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0]  (
	. di ( \ii2495|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_IN C18R4_csi_logic (
	. c0alt ( \C18R4_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C18R4_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C18R4_csi_logic.ALLOW_SKIP = 0;
defparam C18R4_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21]  (
	. di ( \PCKRTINSERT_C8R9_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[0]  (
	. di ( \PCKRTINSERT_C6R4_lut_3|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[0]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[0] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[0] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R21emb5k_misc_1_u11_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[19]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_11 )
);
defparam C12R21emb5k_misc_1_u11_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1]  (
	. di ( \ii2496|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22]  (
	. di ( \PCKRTINSERT_C8R9_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[1]  (
	. di ( \PCKRTINSERT_C6R4_lut_1|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2]  (
	. di ( \ii2497|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R29emb5k_misc_2_u4_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[4]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_4 )
);
defparam C12R29emb5k_misc_2_u4_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23]  (
	. di ( \PCKRTINSERT_C8R9_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[23] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[2]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[2]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[2] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[1] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R5emb5k_misc_1_u12_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_12 )
);
defparam C12R5emb5k_misc_1_u12_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3]  (
	. di ( \ii2498|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[24]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii1990 (
	. f ( {
		/* f [5] (nc) */ nc896 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0]|qx_net ,
		/* f [3] (nc) */ nc897 ,
		/* f [2] (nc) */ nc898 ,
		/* f [1] (nc) */ nc899 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii1990|x_net  ),
	. xy ( \ii1990|xy_net  )
);
defparam TEST_PCKRTINSERT_ii1990.x_mode = "4";
defparam TEST_PCKRTINSERT_ii1990.xy_mode = "0";
defparam TEST_PCKRTINSERT_ii1990.mode = 1;
defparam TEST_PCKRTINSERT_ii1990.config_data = 64'h0000ffffaaaaaaaa;
FG6X2 TEST_PCKRTINSERT_ii1989 (
	. f ( {
		/* f [5] (nc) */ nc900 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0]|qx_net ,
		/* f [3] (nc) */ nc901 ,
		/* f [2] (nc) */ nc902 ,
		/* f [1] (nc) */ nc903 ,
		/* f [0] */ \glue_rx_packet_tx_packet_sc1_fifo_readen_reg|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii1989|x_net  ),
	. xy ( \ii1989|xy_net  )
);
defparam TEST_PCKRTINSERT_ii1989.x_mode = "4";
defparam TEST_PCKRTINSERT_ii1989.xy_mode = "0";
defparam TEST_PCKRTINSERT_ii1989.mode = 1;
defparam TEST_PCKRTINSERT_ii1989.config_data = 64'h0000ffffaaaaaaaa;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[3]  (
	. di ( \PCKRTINSERT_C6R4_lut_2|xy_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[3]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[3] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[3] .CLKSRSEL = 1'b0;
CARRY_SKIP_IN C8R5_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_12_0__ADD_7|co_net  ),
	. cin ( \C8R5_csi_logic|cin_net  ),
	. cskip4 ( \carry_12_0__ADD_3|co_net  ),
	. cskip8 ( \C8R4_csi_logic|cin_net  ),
	. p03 ( \C8R4_and4_logic|o_net  ),
	. p07 ( \C8R4_cso_logic|p8outb_net  ),
	. p47 ( \C8R4_cso_logic|p4outb_net  ),
	. ripple ( \C8R4_cso_logic|r4outb_net  )
);
defparam C8R5_csi_logic.ALLOW_SKIP = 1;
defparam C8R5_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4]  (
	. di ( \ii2499|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R7_lut_5|x_net  ),
	. o ( \carry_9_ADD_5.ainv  )
);
defparam \carry_9_ADD_5.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[25] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0]  (
	. di ( \ii2430|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[4]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2112 (
	. f ( {
		/* f [5] (nc) */ nc904 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0]|qx_net ,
		/* f [3] (nc) */ nc905 ,
		/* f [2] (nc) */ nc906 ,
		/* f [1] */ \mcu_arbiter_mipi_sel_reg|qx_net ,
		/* f [0] */ \ii2050|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2112|x_net  ),
	. xy ( \ii2112|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2112.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2112.xy_mode = "0_1";
defparam TEST_PCKRTINSERT_ii2112.mode = 1;
defparam TEST_PCKRTINSERT_ii2112.config_data = 64'h0000ffff77777777;
FG6X2 PCKRTINSERT_ii2300 (
	. f ( {
		/* f [5] (nc) */ nc907 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_payload[17]_net ,
		/* f [3] (nc) */ nc908 ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8]|qx_net ,
		/* f [0] */ \ii2299|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2300|x_net  ),
	. xy ( \ii2300|xy_net  )
);
defparam PCKRTINSERT_ii2300.x_mode = "4";
defparam PCKRTINSERT_ii2300.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2300.mode = 1;
defparam PCKRTINSERT_ii2300.config_data = 64'h0000ffffbfbfbfbf;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5]  (
	. di ( \ii2500|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2113 (
	. f ( {
		/* f [5] (nc) */ nc909 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0]|qx_net ,
		/* f [3] (nc) */ nc910 ,
		/* f [2] (nc) */ nc911 ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_fifo_readen_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2113|x_net  ),
	. xy ( \ii2113|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2113.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2113.xy_mode = "0_1";
defparam TEST_PCKRTINSERT_ii2113.mode = 1;
defparam TEST_PCKRTINSERT_ii2113.config_data = 64'h0000ffff11111111;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[26]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2295 (
	. f ( {
		/* f [5] (nc) */ nc912 ,
		/* f [4] */ \ii2963|xy_net ,
		/* f [3] (nc) */ nc913 ,
		/* f [2] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[4]|qx_net ,
		/* f [0] */ \ii2293|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2295|x_net  ),
	. xy ( \ii2295|xy_net  )
);
defparam PCKRTINSERT_ii2295.x_mode = "4";
defparam PCKRTINSERT_ii2295.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2295.mode = 1;
defparam PCKRTINSERT_ii2295.config_data = 64'h0000fffffdfdfdfd;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0]  (
	. di ( \carry_9_11__ADD_0|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[5]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[5] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4]  (
	. di ( \PCKRTINSERT_C20R11_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[4] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_ADD_0 (
	. a ( \carry_9_ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0]|qx_net  ),
	. ci ( \C16R7_csi_logic|cin_net  ),
	. co ( \carry_9_ADD_0|co_net  ),
	. p ( \carry_9_ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_ADD_0|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10]  (
	. di ( \ii2328|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6]  (
	. di ( \ii2501|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_ADD_1 (
	. a ( \carry_9_ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1]|qx_net  ),
	. ci ( \carry_9_ADD_0|co_net  ),
	. co ( \carry_9_ADD_1|co_net  ),
	. p ( \carry_9_ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_ADD_1|s_net  )
);
ADD_1BIT carry_9_ADD_2 (
	. a ( \carry_9_ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2]|qx_net  ),
	. ci ( \carry_9_ADD_1|co_net  ),
	. co ( \carry_9_ADD_2|co_net  ),
	. p ( \carry_9_ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_ADD_2|s_net  )
);
ADD_1BIT carry_9_ADD_3 (
	. a ( \carry_9_ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3]|qx_net  ),
	. ci ( \carry_9_ADD_2|co_net  ),
	. co ( \carry_9_ADD_3|co_net  ),
	. p ( \carry_9_ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_ADD_3|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27]  (
	. di ( \PCKRTINSERT_ii2051|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[27] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_ADD_4 (
	. a ( \carry_9_ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4]|qx_net  ),
	. ci ( \carry_9_ADD_3|co_net  ),
	. co ( \carry_9_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_ADD_4|pb_net  ),
	. s ( \carry_9_ADD_4|s_net  )
);
FG6X2 PCKRTINSERT_C8R9_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc914 ,
		/* f [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst|dout[11]_net ,
		/* f [3] (nc) */ nc915 ,
		/* f [2] (nc) */ nc916 ,
		/* f [1] (nc) */ nc917 ,
		/* f [0] (nc) */ nc918 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R9_lut_4|xy_net  )
);
defparam PCKRTINSERT_C8R9_lut_4.mode = 1;
defparam PCKRTINSERT_C8R9_lut_4.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_9_ADD_5 (
	. a ( \carry_9_ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5]|qx_net  ),
	. ci ( \carry_9_ADD_4|co_net  ),
	. co ( \carry_9_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_ADD_5|pb_net  ),
	. s ( \carry_9_ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C8R9_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc919 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[23]|qx_net ,
		/* f [3] (nc) */ nc920 ,
		/* f [2] (nc) */ nc921 ,
		/* f [1] (nc) */ nc922 ,
		/* f [0] (nc) */ nc923 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R9_lut_5|xy_net  )
);
defparam PCKRTINSERT_C8R9_lut_5.mode = 1;
defparam PCKRTINSERT_C8R9_lut_5.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_9_ADD_6 (
	. a ( \carry_9_ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6]|qx_net  ),
	. ci ( \carry_9_ADD_5|co_net  ),
	. co ( \carry_9_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_ADD_6|pb_net  ),
	. s ( \carry_9_ADD_6|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1]  (
	. di ( \carry_9_11__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C8R9_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc924 ,
		/* f [4] (nc) */ nc925 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[22]|qx_net ,
		/* f [2] (nc) */ nc926 ,
		/* f [1] (nc) */ nc927 ,
		/* f [0] (nc) */ nc928 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R9_lut_6|xy_net  )
);
defparam PCKRTINSERT_C8R9_lut_6.mode = 1;
defparam PCKRTINSERT_C8R9_lut_6.config_data = 64'h00ff00ff00ff00ff;
ADD_1BIT carry_9_ADD_7 (
	. a ( \carry_9_ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7]|qx_net  ),
	. ci ( \carry_9_ADD_6|co_net  ),
	. co ( \carry_9_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_ADD_7|pb_net  ),
	. s ( \carry_9_ADD_7|s_net  )
);
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[6]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[6] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[6] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C8R9_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc929 ,
		/* f [4] (nc) */ nc930 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[21]|qx_net ,
		/* f [2] (nc) */ nc931 ,
		/* f [1] (nc) */ nc932 ,
		/* f [0] (nc) */ nc933 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R9_lut_7|xy_net  )
);
defparam PCKRTINSERT_C8R9_lut_7.mode = 1;
defparam PCKRTINSERT_C8R9_lut_7.config_data = 64'h00ff00ff00ff00ff;
ADD_1BIT carry_9_ADD_8 (
	. a ( \carry_9_ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C16R8_csi_logic|cin_net  ),
	. co ( \carry_9_ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]  (
	. di ( \PCKRTINSERT_C20R11_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11]  (
	. di ( \ii2329|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7]  (
	. di ( \ii2502|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C18R18_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_11_ADD_7|co_net  ),
	. cin ( \C18R18_csi_logic|cin_net  ),
	. cskip4 ( \carry_11_ADD_3|co_net  ),
	. cskip8 ( \C18R17_csi_logic|cin_net  ),
	. p03 ( \C18R17_and4_logic|o_net  ),
	. p07 ( \C18R17_cso_logic|p8outb_net  ),
	. p47 ( \C18R17_cso_logic|p4outb_net  ),
	. ripple ( \C18R17_cso_logic|r4outb_net  )
);
defparam C18R18_csi_logic.ALLOW_SKIP = 1;
defparam C18R18_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28]  (
	. di ( \PCKRTINSERT_C18R7_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2]  (
	. di ( \carry_9_11__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[7]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[7] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[7] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2141 (
	. f ( {
		/* f [5] (nc) */ nc934 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1]|qx_net ,
		/* f [3] (nc) */ nc935 ,
		/* f [2] (nc) */ nc936 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rstsf_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_rstsf_reg[0]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2141|x_net  ),
	. xy ( \ii2141|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2141.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2141.xy_mode = "0_1";
defparam TEST_PCKRTINSERT_ii2141.mode = 1;
defparam TEST_PCKRTINSERT_ii2141.config_data = 64'h0000ffffdddddddd;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0]  (
	. di ( \carry_9_ADD_0|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[29]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[30]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3]  (
	. di ( \carry_9_11__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_2_u0_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[4]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_0 )
);
defparam C12R29emb5k_misc_2_u0_b_mux.SEL = 12;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[8]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[8] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[8] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R1emb5k_misc_1_u6_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_6 )
);
defparam C12R1emb5k_misc_1_u6_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1]  (
	. di ( \carry_9_ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[31]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4]  (
	. di ( \carry_9_11__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[9]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[9] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[9] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C16R8_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc937 ,
		/* f [4] (nc) */ nc938 ,
		/* f [3] (nc) */ nc939 ,
		/* f [2] (nc) */ nc940 ,
		/* f [1] (nc) */ nc941 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[24]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R8_lut_5|xy_net  )
);
defparam PCKRTINSERT_C16R8_lut_5.mode = 1;
defparam PCKRTINSERT_C16R8_lut_5.config_data = 64'h5555555555555555;
FG6X2 PCKRTINSERT_C16R8_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc942 ,
		/* f [4] (nc) */ nc943 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7]|qx_net ,
		/* f [2] (nc) */ nc944 ,
		/* f [1] (nc) */ nc945 ,
		/* f [0] (nc) */ nc946 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R8_lut_6|xy_net  )
);
defparam PCKRTINSERT_C16R8_lut_6.mode = 1;
defparam PCKRTINSERT_C16R8_lut_6.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C16R8_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc947 ,
		/* f [4] (nc) */ nc948 ,
		/* f [3] (nc) */ nc949 ,
		/* f [2] (nc) */ nc950 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc951 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R8_lut_7|xy_net  )
);
defparam PCKRTINSERT_C16R8_lut_7.mode = 1;
defparam PCKRTINSERT_C16R8_lut_7.config_data = 64'h3333333333333333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2]  (
	. di ( \carry_9_ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5]  (
	. di ( \carry_9_11__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3]  (
	. di ( \carry_9_ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6]  (
	. di ( \carry_9_11__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6] .CLKSRSEL = 1'b1;
FG6X2 u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly (
	. f ( {
		/* f [5] (nc) */ nc952 ,
		/* f [4] (nc) */ nc953 ,
		/* f [3] */ \u0_mipi1_clkdly_genblk1_2__u_mipi_clkdly|xy_net ,
		/* f [2] (nc) */ nc954 ,
		/* f [1] (nc) */ nc955 ,
		/* f [0] (nc) */ nc956 
	} ),
	. x ( ),
	. xy ( \u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly|xy_net  )
);
defparam u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly.x_mode = "";
defparam u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly.xy_mode = "";
defparam u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly.mode = 1;
defparam u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc957 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7]|qx_net ,
		/* f [3] (nc) */ nc958 ,
		/* f [2] (nc) */ nc959 ,
		/* f [1] (nc) */ nc960 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[24]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4]  (
	. di ( \carry_9_ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7]  (
	. di ( \carry_9_11__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2380 (
	. f ( {
		/* f [5] (nc) */ nc961 ,
		/* f [4] */ \ii2435|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_data_process_frame_start_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[11]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[10]|qx_net ,
		/* f [0] */ \ii2379|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2380|x_net  ),
	. xy ( \ii2380|xy_net  )
);
defparam PCKRTINSERT_ii2380.x_mode = "4";
defparam PCKRTINSERT_ii2380.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2380.mode = 1;
defparam PCKRTINSERT_ii2380.config_data = 64'h0000ffffd0ffd0ff;
REG2CKSR glue_rx_packet_tx_packet_rx_vsync_reg (
	. di ( \ii2295|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_vsync_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_vsync_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_vsync_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_rx_vsync_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rx_vsync_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5]  (
	. di ( \carry_9_ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C8R5_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc962 ,
		/* f [4] (nc) */ nc963 ,
		/* f [3] (nc) */ nc964 ,
		/* f [2] (nc) */ nc965 ,
		/* f [1] */ \mipi_inst_u_mipi1|periph_rx_payload[30]_net ,
		/* f [0] (nc) */ nc966 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R5_lut_5|xy_net  )
);
defparam PCKRTINSERT_C8R5_lut_5.mode = 1;
defparam PCKRTINSERT_C8R5_lut_5.config_data = 64'h3333333333333333;
FG6X2 TEST_PCKRTINSERT_ii2206 (
	. f ( {
		/* f [5] (nc) */ nc967 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0]|qx_net ,
		/* f [3] (nc) */ nc968 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[39]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2206|x_net  ),
	. xy ( \ii2206|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2206.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2206.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2206.mode = 1;
defparam TEST_PCKRTINSERT_ii2206.config_data = 64'h0000fffffbfbfbfb;
FG6X2 PCKRTINSERT_C8R5_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc969 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_payload[28]_net ,
		/* f [3] (nc) */ nc970 ,
		/* f [2] (nc) */ nc971 ,
		/* f [1] (nc) */ nc972 ,
		/* f [0] (nc) */ nc973 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R5_lut_6|xy_net  )
);
defparam PCKRTINSERT_C8R5_lut_6.mode = 1;
defparam PCKRTINSERT_C8R5_lut_6.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C8R5_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc974 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_payload[29]_net ,
		/* f [3] (nc) */ nc975 ,
		/* f [2] (nc) */ nc976 ,
		/* f [1] (nc) */ nc977 ,
		/* f [0] (nc) */ nc978 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R5_lut_7|xy_net  )
);
defparam PCKRTINSERT_C8R5_lut_7.mode = 1;
defparam PCKRTINSERT_C8R5_lut_7.config_data = 64'h0000ffff0000ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]  (
	. di ( \ii3282|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_8.ainv  )
);
defparam \carry_12_ADD_8.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2]  (
	. di ( \PCKRTINSERT_ii2671|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6]  (
	. di ( \carry_9_ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[6] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C18R11_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc979 ,
		/* f [4] (nc) */ nc980 ,
		/* f [3] (nc) */ nc981 ,
		/* f [2] (nc) */ nc982 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2]|qx_net ,
		/* f [0] (nc) */ nc983 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R11_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R11_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R11_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R11_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C18R11_lut_2.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C18R11_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc984 ,
		/* f [4] (nc) */ nc985 ,
		/* f [3] (nc) */ nc986 ,
		/* f [2] (nc) */ nc987 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3]|qx_net ,
		/* f [0] (nc) */ nc988 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R11_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R11_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R11_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R11_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C18R11_lut_3.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc989 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1]|qx_net ,
		/* f [3] (nc) */ nc990 ,
		/* f [2] (nc) */ nc991 ,
		/* f [1] (nc) */ nc992 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[14]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf.config_data = 64'h0000ffff55555555;
FG6X2 TEST_PCKRTINSERT_C18R11_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc993 ,
		/* f [4] (nc) */ nc994 ,
		/* f [3] (nc) */ nc995 ,
		/* f [2] (nc) */ nc996 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5]|qx_net ,
		/* f [0] (nc) */ nc997 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R11_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R11_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R11_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R11_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C18R11_lut_5.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C18R11_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc998 ,
		/* f [4] (nc) */ nc999 ,
		/* f [3] (nc) */ nc1000 ,
		/* f [2] (nc) */ nc1001 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1002 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R11_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R11_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R11_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R11_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C18R11_lut_6.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C18R11_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1003 ,
		/* f [4] (nc) */ nc1004 ,
		/* f [3] (nc) */ nc1005 ,
		/* f [2] (nc) */ nc1006 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1007 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R11_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R11_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R11_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R11_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C18R11_lut_7.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3]  (
	. di ( \PCKRTINSERT_ii2635|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7]  (
	. di ( \carry_9_ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1]  (
	. di ( \PCKRTINSERT_C20R6_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[1] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R1emb5k_misc_1_u2_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \GND_0_inst|Y_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_2 )
);
defparam C12R1emb5k_misc_1_u2_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4]  (
	. di ( \PCKRTINSERT_ii2627|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[10]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]  (
	. di ( \PCKRTINSERT_ii2295|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2]  (
	. di ( \PCKRTINSERT_C20R6_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[2] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2427 (
	. f ( {
		/* f [5] (nc) */ nc1008 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_payload[7]_net ,
		/* f [3] (nc) */ nc1009 ,
		/* f [2] (nc) */ nc1010 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_payload_valid_d_reg|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2427|x_net  ),
	. xy ( \ii2427|xy_net  )
);
defparam PCKRTINSERT_ii2427.x_mode = "4";
defparam PCKRTINSERT_ii2427.xy_mode = "0_1";
defparam PCKRTINSERT_ii2427.mode = 1;
defparam PCKRTINSERT_ii2427.config_data = 64'h0000ffff77777777;
EMBMUX5S4 C12R17emb5k_misc_1_u13_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[29]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_13 )
);
defparam C12R17emb5k_misc_1_u13_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5]  (
	. di ( \PCKRTINSERT_ii2623|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[11]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6]  (
	. di ( \PCKRTINSERT_C16R8_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[12]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4]  (
	. di ( \PCKRTINSERT_C20R6_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7]  (
	. di ( \PCKRTINSERT_C16R8_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_rx_vsync_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rx_vsync_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rx_vsync_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_vsync_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_OUT C20R16_cso_logic (
	. p0b ( \carry_9_6__ADD_4|pb_net  ),
	. p1b ( \carry_9_6__ADD_5|pb_net  ),
	. p2b ( \carry_9_6__ADD_6|pb_net  ),
	. p3b ( \carry_9_6__ADD_7|pb_net  ),
	. p4outb ( \C20R16_cso_logic|p4outb_net  ),
	. p8outb ( \C20R16_cso_logic|p8outb_net  ),
	. plower4 ( \C20R16_and4_logic|o_net  ),
	. r4outb ( \C20R16_cso_logic|r4outb_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13]  (
	. di ( \PCKRTINSERT_ii2059|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13] .CLKSRSEL = 1'b1;
LBUF \glue_pasm_packet_finish_reg.lbuf0  (
	. asr ( \glue_pasm_packet_finish_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_pasm_packet_finish_reg.mclk1b  ),
	. sclk ( \glue_pasm_packet_finish_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_INV = 0;
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_pasm_packet_finish_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5]  (
	. di ( \PCKRTINSERT_C20R6_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[5] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_2__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_7.ainv  )
);
defparam \carry_12_2__ADD_7.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii2341|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0]  (
	. di ( \ii2865|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14]  (
	. di ( \PCKRTINSERT_ii2058|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_1__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_6.ainv  )
);
defparam \carry_12_1__ADD_6.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6]  (
	. di ( \PCKRTINSERT_C20R6_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1]  (
	. di ( \ii2887|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_0__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_5.ainv  )
);
defparam \carry_12_0__ADD_5.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15]  (
	. di ( \PCKRTINSERT_ii2054|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R9_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1011 ,
		/* f [4] (nc) */ nc1012 ,
		/* f [3] (nc) */ nc1013 ,
		/* f [2] (nc) */ nc1014 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_payload_d_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1015 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R9_lut_3|xy_net  )
);
defparam PCKRTINSERT_C10R9_lut_3.mode = 1;
defparam PCKRTINSERT_C10R9_lut_3.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C10R9_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1016 ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_payload_d_reg[5]|qx_net ,
		/* f [3] (nc) */ nc1017 ,
		/* f [2] (nc) */ nc1018 ,
		/* f [1] (nc) */ nc1019 ,
		/* f [0] (nc) */ nc1020 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R9_lut_4|xy_net  )
);
defparam PCKRTINSERT_C10R9_lut_4.mode = 1;
defparam PCKRTINSERT_C10R9_lut_4.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C10R9_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1021 ,
		/* f [4] (nc) */ nc1022 ,
		/* f [3] (nc) */ nc1023 ,
		/* f [2] (nc) */ nc1024 ,
		/* f [1] (nc) */ nc1025 ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_payload_d_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R9_lut_5|xy_net  )
);
defparam PCKRTINSERT_C10R9_lut_5.mode = 1;
defparam PCKRTINSERT_C10R9_lut_5.config_data = 64'h5555555555555555;
ADD_1BIT carry_12_0__ADD_10 (
	. a ( \carry_12_0__ADD_10.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10]|qx_net  ),
	. ci ( \carry_12_0__ADD_9|co_net  ),
	. co ( \carry_12_0__ADD_10|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_0__ADD_10|s_net  )
);
FG6X2 PCKRTINSERT_C10R9_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1026 ,
		/* f [4] (nc) */ nc1027 ,
		/* f [3] */ \ii2434|xy_net ,
		/* f [2] (nc) */ nc1028 ,
		/* f [1] (nc) */ nc1029 ,
		/* f [0] (nc) */ nc1030 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R9_lut_7|xy_net  )
);
defparam PCKRTINSERT_C10R9_lut_7.mode = 1;
defparam PCKRTINSERT_C10R9_lut_7.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2]  (
	. di ( \ii2909|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[2] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_0__ADD_11 (
	. a ( \carry_12_0__ADD_11.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11]|qx_net  ),
	. ci ( \carry_12_0__ADD_10|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_0__ADD_11|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16]  (
	. di ( \PCKRTINSERT_C16R25_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[8] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2298 (
	. f ( {
		/* f [5] (nc) */ nc1031 ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc1032 ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6]|qx_net ,
		/* f [0] */ \ii2297|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2298|x_net  ),
	. xy ( \ii2298|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2298.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2298.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2298.mode = 1;
defparam TEST_PCKRTINSERT_ii2298.config_data = 64'h0000fffffefefefe;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3]  (
	. di ( \ii2915|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17]  (
	. di ( \PCKRTINSERT_C16R25_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[9]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4]  (
	. di ( \ii2917|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5]  (
	. di ( \ii2919|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rd_cmd_flag_d_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rd_cmd_flag_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rd_cmd_flag_d_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R5emb5k_misc_1_u7_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_7 )
);
defparam C12R5emb5k_misc_1_u7_b_mux.SEL = 0;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg (
	. di ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg.CLKSRSEL = 1'b1;
ADD_1BIT carry_9_5__ADD_0 (
	. a ( \carry_9_5__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[0]|qx_net  ),
	. ci ( \C14R7_csi_logic|cin_net  ),
	. co ( \carry_9_5__ADD_0|co_net  ),
	. p ( \carry_9_5__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_5__ADD_0|s_net  )
);
ADD_1BIT carry_9_5__ADD_1 (
	. a ( \carry_9_5__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1]|qx_net  ),
	. ci ( \carry_9_5__ADD_0|co_net  ),
	. co ( \carry_9_5__ADD_1|co_net  ),
	. p ( \carry_9_5__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_5__ADD_1|s_net  )
);
ADD_1BIT carry_9_5__ADD_2 (
	. a ( \carry_9_5__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[2]|qx_net  ),
	. ci ( \carry_9_5__ADD_1|co_net  ),
	. co ( \carry_9_5__ADD_2|co_net  ),
	. p ( \carry_9_5__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_5__ADD_2|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6]  (
	. di ( \ii2921|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[6] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_5__ADD_3 (
	. a ( \carry_9_5__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3]|qx_net  ),
	. ci ( \carry_9_5__ADD_2|co_net  ),
	. co ( \carry_9_5__ADD_3|co_net  ),
	. p ( \carry_9_5__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_5__ADD_3|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[5]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_5__ADD_4 (
	. a ( \carry_9_5__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4]|qx_net  ),
	. ci ( \carry_9_5__ADD_3|co_net  ),
	. co ( \carry_9_5__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_5__ADD_4|pb_net  ),
	. s ( \carry_9_5__ADD_4|s_net  )
);
ADD_1BIT carry_9_5__ADD_5 (
	. a ( \carry_9_5__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5]|qx_net  ),
	. ci ( \carry_9_5__ADD_4|co_net  ),
	. co ( \carry_9_5__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_5__ADD_5|pb_net  ),
	. s ( \carry_9_5__ADD_5|s_net  )
);
ADD_1BIT carry_9_5__ADD_6 (
	. a ( \carry_9_5__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6]|qx_net  ),
	. ci ( \carry_9_5__ADD_5|co_net  ),
	. co ( \carry_9_5__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_5__ADD_6|pb_net  ),
	. s ( \carry_9_5__ADD_6|s_net  )
);
ADD_1BIT carry_9_5__ADD_7 (
	. a ( \carry_9_5__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7]|qx_net  ),
	. ci ( \carry_9_5__ADD_6|co_net  ),
	. co ( \carry_9_5__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_5__ADD_7|pb_net  ),
	. s ( \carry_9_5__ADD_7|s_net  )
);
ADD_1BIT carry_9_5__ADD_8 (
	. a ( \carry_9_5__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C14R8_csi_logic|cin_net  ),
	. co ( \carry_9_5__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
CARRY_SKIP_IN C16R7_csi_logic (
	. c0alt ( \C16R7_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C16R7_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C16R7_csi_logic.ALLOW_SKIP = 0;
defparam C16R7_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7]  (
	. di ( \ii2923|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[6]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[22] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_8_ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_ADD_5.ainv  )
);
defparam \carry_8_ADD_5.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[0]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8]  (
	. di ( \ii2925|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[7]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2254|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_ii2555 (
	. f ( {
		/* f [5] (nc) */ nc1033 ,
		/* f [4] */ \ii2587|xy_net ,
		/* f [3] (nc) */ nc1034 ,
		/* f [2] (nc) */ nc1035 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2555|x_net  ),
	. xy ( \ii2555|xy_net  )
);
defparam PCKRTINSERT_ii2555.x_mode = "4";
defparam PCKRTINSERT_ii2555.xy_mode = "0_1";
defparam PCKRTINSERT_ii2555.mode = 1;
defparam PCKRTINSERT_ii2555.config_data = 64'h0000ffffdddddddd;
FG6X2 PCKRTINSERT_C10R5_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1036 ,
		/* f [4] (nc) */ nc1037 ,
		/* f [3] (nc) */ nc1038 ,
		/* f [2] (nc) */ nc1039 ,
		/* f [1] (nc) */ nc1040 ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_payload_d_reg[31]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R5_lut_6|xy_net  )
);
defparam PCKRTINSERT_C10R5_lut_6.mode = 1;
defparam PCKRTINSERT_C10R5_lut_6.config_data = 64'h5555555555555555;
FG6X2 PCKRTINSERT_C10R5_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1041 ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_payload_d_reg[30]|qx_net ,
		/* f [3] (nc) */ nc1042 ,
		/* f [2] (nc) */ nc1043 ,
		/* f [1] (nc) */ nc1044 ,
		/* f [0] (nc) */ nc1045 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R5_lut_7|xy_net  )
);
defparam PCKRTINSERT_C10R5_lut_7.mode = 1;
defparam PCKRTINSERT_C10R5_lut_7.config_data = 64'h0000ffff0000ffff;
LBUF \mcu_arbiter_apb_sel_reg.lbuf1  (
	. asr ( \mcu_arbiter_apb_sel_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_apb_sel_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_apb_sel_reg.sclk1  ),
	. sr ( )
);
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_SYNC = 1;
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_INV_SR = 1'b1;
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_apb_sel_reg.lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1]  (
	. di ( \PCKRTINSERT_C20R15_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9]  (
	. di ( \ii2927|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[8]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24] .CLKSRSEL = 1'b0;
AND4 C10R12_and4_logic (
	. a ( \carry_9_3__ADD_3|p_net  ),
	. b ( \carry_9_3__ADD_2|p_net  ),
	. c ( \carry_9_3__ADD_1|p_net  ),
	. d ( \carry_9_3__ADD_0|p_net  ),
	. o ( \C10R12_and4_logic|o_net  )
);
FG6X2 PCKRTINSERT_C18R16_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1046 ,
		/* f [4] (nc) */ nc1047 ,
		/* f [3] (nc) */ nc1048 ,
		/* f [2] (nc) */ nc1049 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3]|qx_net ,
		/* f [0] (nc) */ nc1050 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R16_lut_1|xy_net  )
);
defparam PCKRTINSERT_C18R16_lut_1.mode = 1;
defparam PCKRTINSERT_C18R16_lut_1.config_data = 64'h3333333333333333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[2]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C18R16_lut_2 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2]|qx_net ,
		/* f [4] (nc) */ nc1051 ,
		/* f [3] (nc) */ nc1052 ,
		/* f [2] (nc) */ nc1053 ,
		/* f [1] (nc) */ nc1054 ,
		/* f [0] (nc) */ nc1055 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R16_lut_2|xy_net  )
);
defparam PCKRTINSERT_C18R16_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C18R16_lut_2.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[9]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rd_cmd_flag_d_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rd_cmd_flag_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rd_cmd_flag_d_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[10]  (
	. di ( \PCKRTINSERT_C6R8_lut_4|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[10] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii2573 (
	. f ( {
		/* f [5] (nc) */ nc1056 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [1] */ \carry_11_ADD_5|s_net ,
		/* f [0] */ \carry_11_ADD_10|s_net 
	} ),
	. x ( \PCKRTINSERT_ii2573|x_net  ),
	. xy ( \ii2573|xy_net  )
);
defparam PCKRTINSERT_ii2573.x_mode = "4";
defparam PCKRTINSERT_ii2573.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2573.mode = 1;
defparam PCKRTINSERT_ii2573.config_data = 64'h0000ffff1f111f11;
FG6X2 PCKRTINSERT_C18R16_lut_3 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1]|qx_net ,
		/* f [4] (nc) */ nc1057 ,
		/* f [3] (nc) */ nc1058 ,
		/* f [2] (nc) */ nc1059 ,
		/* f [1] (nc) */ nc1060 ,
		/* f [0] (nc) */ nc1061 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R16_lut_3|xy_net  )
);
defparam PCKRTINSERT_C18R16_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C18R16_lut_3.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_C18R16_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1062 ,
		/* f [4] (nc) */ nc1063 ,
		/* f [3] (nc) */ nc1064 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0]|qx_net ,
		/* f [1] (nc) */ nc1065 ,
		/* f [0] (nc) */ nc1066 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R16_lut_4|xy_net  )
);
defparam PCKRTINSERT_C18R16_lut_4.mode = 1;
defparam PCKRTINSERT_C18R16_lut_4.config_data = 64'h0f0f0f0f0f0f0f0f;
FG6X2 PCKRTINSERT_ii2575 (
	. f ( {
		/* f [5] (nc) */ nc1067 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [1] */ \carry_11_ADD_7|s_net ,
		/* f [0] */ \carry_11_ADD_10|s_net 
	} ),
	. x ( \PCKRTINSERT_ii2575|x_net  ),
	. xy ( \ii2575|xy_net  )
);
defparam PCKRTINSERT_ii2575.x_mode = "4";
defparam PCKRTINSERT_ii2575.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2575.mode = 1;
defparam PCKRTINSERT_ii2575.config_data = 64'h0000ffff1f111f11;
CFG_NOTINV \carry_9_6__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_6__ADD_8.ainv  )
);
defparam \carry_9_6__ADD_8.notinv0 .SEL = 1;
EMBMUX5S4 C12R13emb5k_misc_1_u9_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_9 )
);
defparam C12R13emb5k_misc_1_u9_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_9_13__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf|x_net  ),
	. o ( \carry_9_13__ADD_4.ainv  )
);
defparam \carry_9_13__ADD_4.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[10]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[11]  (
	. di ( \PCKRTINSERT_C6R8_lut_7|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_5__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C14R7_lut_7|x_net  ),
	. o ( \carry_9_5__ADD_7.ainv  )
);
defparam \carry_9_5__ADD_7.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_12__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R14_lut_3|x_net  ),
	. o ( \carry_9_12__ADD_3.ainv  )
);
defparam \carry_9_12__ADD_3.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[0]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_4__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_6|x_net  ),
	. o ( \carry_9_4__ADD_6.ainv  )
);
defparam \carry_9_4__ADD_6.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[11]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[12]  (
	. di ( \PCKRTINSERT_C6R8_lut_6|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[12]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[12] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R5emb5k_misc_1_u3_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_3 )
);
defparam C12R5emb5k_misc_1_u3_b_mux.SEL = 0;
CFG_NOTINV \carry_9_11__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R8_lut_2|x_net  ),
	. o ( \carry_9_11__ADD_2.ainv  )
);
defparam \carry_9_11__ADD_2.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_3__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C10R12_lut_5|x_net  ),
	. o ( \carry_9_3__ADD_5.ainv  )
);
defparam \carry_9_3__ADD_5.notinv0 .SEL = 0;
FG6X2 PCKRTINSERT_ii2609 (
	. f ( {
		/* f [5] (nc) */ nc1068 ,
		/* f [4] */ \ii2684|xy_net ,
		/* f [3] (nc) */ nc1069 ,
		/* f [2] (nc) */ nc1070 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2609|x_net  ),
	. xy ( \ii2609|xy_net  )
);
defparam PCKRTINSERT_ii2609.x_mode = "4";
defparam PCKRTINSERT_ii2609.xy_mode = "0_1";
defparam PCKRTINSERT_ii2609.mode = 1;
defparam PCKRTINSERT_ii2609.config_data = 64'h0000ffffeeeeeeee;
FG6X2 PCKRTINSERT_ii2599 (
	. f ( {
		/* f [5] (nc) */ nc1071 ,
		/* f [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[13]_net ,
		/* f [3] (nc) */ nc1072 ,
		/* f [2] (nc) */ nc1073 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[23]_net 
	} ),
	. x ( \PCKRTINSERT_ii2599|x_net  ),
	. xy ( \ii2599|xy_net  )
);
defparam PCKRTINSERT_ii2599.x_mode = "4";
defparam PCKRTINSERT_ii2599.xy_mode = "0_1";
defparam PCKRTINSERT_ii2599.mode = 1;
defparam PCKRTINSERT_ii2599.config_data = 64'h0000ffffdddddddd;
CFG_NOTINV \carry_9_10__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2660|x_net  ),
	. o ( \carry_9_10__ADD_1.ainv  )
);
defparam \carry_9_10__ADD_1.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[1]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[5]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_13_ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_6.ainv  )
);
defparam \carry_13_ADD_6.notinv0 .SEL = 1;
FG6X2 TEST_PCKRTINSERT_ii2424 (
	. f ( {
		/* f [5] (nc) */ nc1074 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0]|qx_net ,
		/* f [3] (nc) */ nc1075 ,
		/* f [2] (nc) */ nc1076 ,
		/* f [1] */ \glue_rx_packet_tx_packet_fifo_sync_readen_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|dout[1]_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2424|x_net  ),
	. xy ( \ii2424|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2424.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2424.xy_mode = "0_1";
defparam TEST_PCKRTINSERT_ii2424.mode = 1;
defparam TEST_PCKRTINSERT_ii2424.config_data = 64'h0000ffff77777777;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28]  (
	. di ( \PCKRTINSERT_ii1984|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[13]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[13]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[13]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[13] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii2614 (
	. f ( {
		/* f [5] (nc) */ nc1077 ,
		/* f [4] */ \ii2669|xy_net ,
		/* f [3] (nc) */ nc1078 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2614|x_net  ),
	. xy ( \ii2614|xy_net  )
);
defparam PCKRTINSERT_ii2614.x_mode = "4";
defparam PCKRTINSERT_ii2614.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2614.mode = 1;
defparam PCKRTINSERT_ii2614.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[0]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[0]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[0] .CLKSRSEL = 1'b1;
CFGINV C20R8_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C20R8_altinv|o_net  )
);
defparam C20R8_altinv.SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[2]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[6]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29]  (
	. di ( \PCKRTINSERT_ii2599|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[14]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[14]  (
	. di ( \PCKRTINSERT_C6R8_lut_5|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[14]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[14] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii2623 (
	. f ( {
		/* f [5] (nc) */ nc1079 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5]|qx_net ,
		/* f [3] (nc) */ nc1080 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2623|x_net  ),
	. xy ( \ii2623|xy_net  )
);
defparam PCKRTINSERT_ii2623.x_mode = "4";
defparam PCKRTINSERT_ii2623.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2623.mode = 1;
defparam PCKRTINSERT_ii2623.config_data = 64'h0000ffff1b1b1b1b;
EMBMUX5S4 C12R21emb5k_misc_1_u9_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_9 )
);
defparam C12R21emb5k_misc_1_u9_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[1]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[1] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2627 (
	. f ( {
		/* f [5] (nc) */ nc1081 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4]|qx_net ,
		/* f [3] (nc) */ nc1082 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2627|x_net  ),
	. xy ( \ii2627|xy_net  )
);
defparam PCKRTINSERT_ii2627.x_mode = "4";
defparam PCKRTINSERT_ii2627.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2627.mode = 1;
defparam PCKRTINSERT_ii2627.config_data = 64'h0000ffff1b1b1b1b;
CFG_NOTINV \carry_9_9__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2806|x_net  ),
	. o ( \carry_9_9__ADD_0.ainv  )
);
defparam \carry_9_9__ADD_0.notinv0 .SEL = 0;
FG6X2 PCKRTINSERT_ii2631 (
	. f ( {
		/* f [5] (nc) */ nc1083 ,
		/* f [4] */ \ii2479|xy_net ,
		/* f [3] (nc) */ nc1084 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2631|x_net  ),
	. xy ( \ii2631|xy_net  )
);
defparam PCKRTINSERT_ii2631.x_mode = "4";
defparam PCKRTINSERT_ii2631.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2631.mode = 1;
defparam PCKRTINSERT_ii2631.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[7]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|dout[15]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[15]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[15]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[15]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[15] .CLKSRSEL = 1'b0;
LBUF \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0  (
	. asr ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_u_emif2apb_memrd_s_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_EN = 1'b0;
defparam \mcu_arbiter_u_emif2apb_memrd_s_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_ii2635 (
	. f ( {
		/* f [5] (nc) */ nc1085 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1086 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2635|x_net  ),
	. xy ( \ii2635|xy_net  )
);
defparam PCKRTINSERT_ii2635.x_mode = "4";
defparam PCKRTINSERT_ii2635.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2635.mode = 1;
defparam PCKRTINSERT_ii2635.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[2]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1087 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[22]|qx_net ,
		/* f [3] (nc) */ nc1088 ,
		/* f [2] (nc) */ nc1089 ,
		/* f [1] (nc) */ nc1090 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[15]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[16]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[16]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[16] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2645 (
	. f ( {
		/* f [5] (nc) */ nc1091 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[8]_net ,
		/* f [3] (nc) */ nc1092 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2645|x_net  ),
	. xy ( \ii2645|xy_net  )
);
defparam PCKRTINSERT_ii2645.x_mode = "4";
defparam PCKRTINSERT_ii2645.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2645.mode = 1;
defparam PCKRTINSERT_ii2645.config_data = 64'h0000ffff27272727;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[3]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_8.ainv  )
);
defparam \carry_11_ADD_8.notinv0 .SEL = 1;
FG6X2 PCKRTINSERT_ii2647 (
	. f ( {
		/* f [5] (nc) */ nc1093 ,
		/* f [4] */ \ii2488|xy_net ,
		/* f [3] (nc) */ nc1094 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2647|x_net  ),
	. xy ( \ii2647|xy_net  )
);
defparam PCKRTINSERT_ii2647.x_mode = "4";
defparam PCKRTINSERT_ii2647.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2647.mode = 1;
defparam PCKRTINSERT_ii2647.config_data = 64'h0000ffff27272727;
FG6X2 PCKRTINSERT_C18R12_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1095 ,
		/* f [4] (nc) */ nc1096 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[13]_net ,
		/* f [2] (nc) */ nc1097 ,
		/* f [1] (nc) */ nc1098 ,
		/* f [0] (nc) */ nc1099 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R12_lut_3|xy_net  )
);
defparam PCKRTINSERT_C18R12_lut_3.mode = 1;
defparam PCKRTINSERT_C18R12_lut_3.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR mcu_arbiter_fifo_clr_d_reg (
	. di ( \mcu_arbiter_fifo_clr_s_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_fifo_clr_d_reg.mclk1b  ),
	. qx ( \mcu_arbiter_fifo_clr_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_fifo_clr_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_fifo_clr_d_reg.sr1  )
);
defparam mcu_arbiter_fifo_clr_d_reg.PRESET = 0;
defparam mcu_arbiter_fifo_clr_d_reg.CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C18R12_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1100 ,
		/* f [4] (nc) */ nc1101 ,
		/* f [3] (nc) */ nc1102 ,
		/* f [2] (nc) */ nc1103 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[12]_net ,
		/* f [0] (nc) */ nc1104 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R12_lut_4|xy_net  )
);
defparam PCKRTINSERT_C18R12_lut_4.mode = 1;
defparam PCKRTINSERT_C18R12_lut_4.config_data = 64'h3333333333333333;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5]  (
	. di ( \PCKRTINSERT_C16R24_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[17]  (
	. di ( \PCKRTINSERT_ii2300|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[17] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2653 (
	. f ( {
		/* f [5] (nc) */ nc1105 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[1]|qx_net ,
		/* f [3] (nc) */ nc1106 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2653|x_net  ),
	. xy ( \ii2653|xy_net  )
);
defparam PCKRTINSERT_ii2653.x_mode = "4";
defparam PCKRTINSERT_ii2653.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2653.mode = 1;
defparam PCKRTINSERT_ii2653.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[4]  (
	. di ( \PCKRTINSERT_C10R11_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[4] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R13emb5k_misc_1_u5_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_5 )
);
defparam C12R13emb5k_misc_1_u5_b_mux.SEL = 4'b0000;
REG2CKSR glue_rd_cmd_flag_d_reg (
	. di ( \glue_rd_cmd_flag_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rd_cmd_flag_d_reg.mclk1b  ),
	. qx ( \glue_rd_cmd_flag_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rd_cmd_flag_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rd_cmd_flag_d_reg.sr1  )
);
defparam glue_rd_cmd_flag_d_reg.PRESET = 0;
defparam glue_rd_cmd_flag_d_reg.CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2661 (
	. f ( {
		/* f [5] (nc) */ nc1107 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[15]|qx_net ,
		/* f [3] (nc) */ nc1108 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2661|x_net  ),
	. xy ( \ii2661|xy_net  )
);
defparam PCKRTINSERT_ii2661.x_mode = "4";
defparam PCKRTINSERT_ii2661.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2661.mode = 1;
defparam PCKRTINSERT_ii2661.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6]  (
	. di ( \PCKRTINSERT_C16R24_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[18]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[18]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18] .CLKSRSEL = 1'b1;
LBUF \mcu_arbiter_data_sel_reg.lbuf0  (
	. asr ( \mcu_arbiter_data_sel_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_data_sel_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_data_sel_reg.sclk1  ),
	. sr ( )
);
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_SYNC = 1;
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_EN = 1'b0;
defparam \mcu_arbiter_data_sel_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 PCKRTINSERT_ii2665 (
	. f ( {
		/* f [5] (nc) */ nc1109 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[14]|qx_net ,
		/* f [3] (nc) */ nc1110 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2665|x_net  ),
	. xy ( \ii2665|xy_net  )
);
defparam PCKRTINSERT_ii2665.x_mode = "4";
defparam PCKRTINSERT_ii2665.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2665.mode = 1;
defparam PCKRTINSERT_ii2665.config_data = 64'h0000ffff27272727;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[5]  (
	. di ( \PCKRTINSERT_C10R11_lut_1|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg (
	. di ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  )
);
defparam glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg.CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2671 (
	. f ( {
		/* f [5] (nc) */ nc1111 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2]|qx_net ,
		/* f [3] (nc) */ nc1112 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2671|x_net  ),
	. xy ( \ii2671|xy_net  )
);
defparam PCKRTINSERT_ii2671.x_mode = "4";
defparam PCKRTINSERT_ii2671.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2671.mode = 1;
defparam PCKRTINSERT_ii2671.config_data = 64'h0000ffffe4e4e4e4;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7]  (
	. di ( \PCKRTINSERT_C16R24_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR mcu_arbiter_mipi_sel_reg (
	. di ( \ii3322|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_mipi_sel_reg.mclk1b  ),
	. qx ( \mcu_arbiter_mipi_sel_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_mipi_sel_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_mipi_sel_reg.sr1  )
);
defparam mcu_arbiter_mipi_sel_reg.PRESET = 0;
defparam mcu_arbiter_mipi_sel_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[19]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[19]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[20]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[20]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[6]  (
	. di ( \PCKRTINSERT_C10R11_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[6] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii2680 (
	. f ( {
		/* f [5] (nc) */ nc1113 ,
		/* f [4] */ \ii2516|xy_net ,
		/* f [3] (nc) */ nc1114 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2680|x_net  ),
	. xy ( \ii2680|xy_net  )
);
defparam PCKRTINSERT_ii2680.x_mode = "4";
defparam PCKRTINSERT_ii2680.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2680.mode = 1;
defparam PCKRTINSERT_ii2680.config_data = 64'h0000ffff27272727;
FG6X2 PCKRTINSERT_ii2681 (
	. f ( {
		/* f [5] (nc) */ nc1115 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4]|qx_net ,
		/* f [3] (nc) */ nc1116 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2681|x_net  ),
	. xy ( \ii2681|xy_net  )
);
defparam PCKRTINSERT_ii2681.x_mode = "4";
defparam PCKRTINSERT_ii2681.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2681.mode = 1;
defparam PCKRTINSERT_ii2681.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[8]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[21]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[21]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[7]  (
	. di ( \PCKRTINSERT_ii2427|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0]  (
	. di ( \PCKRTINSERT_C18R16_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u17_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_17 )
);
defparam C12R25emb5k_misc_1_u17_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9]  (
	. di ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[9]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R21emb5k_misc_1_u5_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_5 )
);
defparam C12R21emb5k_misc_1_u5_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[22]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[22]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[22] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2694 (
	. f ( {
		/* f [5] (nc) */ nc1117 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_payload[9]_net ,
		/* f [3] (nc) */ nc1118 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2694|x_net  ),
	. xy ( \ii2694|xy_net  )
);
defparam PCKRTINSERT_ii2694.x_mode = "4";
defparam PCKRTINSERT_ii2694.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2694.mode = 1;
defparam PCKRTINSERT_ii2694.config_data = 64'h0000ffff27272727;
REG2CKSR glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg (
	. di ( \ii2427|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.CLKSRSEL = 1'b0;
VCC VCC_0_inst (
	. Y ( \VCC_0_inst|Y_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[16].lbuf0 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_13_ADD_11.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_11.ainv  )
);
defparam \carry_13_ADD_11.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[8]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[8]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[8] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1119 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1120 ,
		/* f [2] (nc) */ nc1121 ,
		/* f [1] (nc) */ nc1122 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[9]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1]  (
	. di ( \PCKRTINSERT_C18R16_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u8_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_8 )
);
defparam C12R9emb5k_misc_1_u8_b_mux.SEL = 0;
AND4 C16R7_and4_logic (
	. a ( \carry_9_ADD_3|p_net  ),
	. b ( \carry_9_ADD_2|p_net  ),
	. c ( \carry_9_ADD_1|p_net  ),
	. d ( \carry_9_ADD_0|p_net  ),
	. o ( \C16R7_and4_logic|o_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[23]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[23]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[23] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_10.ainv  )
);
defparam \carry_12_ADD_10.notinv0 .SEL = 1;
FG6X2 PCKRTINSERT_ii2714 (
	. f ( {
		/* f [5] (nc) */ nc1123 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[20]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2714|x_net  ),
	. xy ( \ii2714|xy_net  )
);
defparam PCKRTINSERT_ii2714.x_mode = "4";
defparam PCKRTINSERT_ii2714.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2714.mode = 1;
defparam PCKRTINSERT_ii2714.config_data = 64'h0000ffffcedfcedf;
CARRY_SKIP_OUT C18R9_cso_logic (
	. p0b ( \carry_9_8__ADD_4|pb_net  ),
	. p1b ( \carry_9_8__ADD_5|pb_net  ),
	. p2b ( \carry_9_8__ADD_6|pb_net  ),
	. p3b ( \carry_9_8__ADD_7|pb_net  ),
	. p4outb ( \C18R9_cso_logic|p4outb_net  ),
	. p8outb ( \C18R9_cso_logic|p8outb_net  ),
	. plower4 ( \C18R9_and4_logic|o_net  ),
	. r4outb ( \C18R9_cso_logic|r4outb_net  )
);
AND4 C18R9_and4_logic (
	. a ( \carry_9_8__ADD_3|p_net  ),
	. b ( \carry_9_8__ADD_2|p_net  ),
	. c ( \carry_9_8__ADD_1|p_net  ),
	. d ( \carry_9_8__ADD_0|p_net  ),
	. o ( \C18R9_and4_logic|o_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[9]  (
	. di ( \PCKRTINSERT_ii2694|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[9]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2]  (
	. di ( \PCKRTINSERT_C18R16_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[2] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg (
	. di ( \PCKRTINSERT_C20R15_lut_0|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg.CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii2719 (
	. f ( {
		/* f [5] (nc) */ nc1124 ,
		/* f [4] */ \ii2863|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2719|x_net  ),
	. xy ( \ii2719|xy_net  )
);
defparam PCKRTINSERT_ii2719.x_mode = "4";
defparam PCKRTINSERT_ii2719.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2719.mode = 1;
defparam PCKRTINSERT_ii2719.config_data = 64'h0000ffffcedfcedf;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[24]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[24]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[24] .CLKSRSEL = 1'b1;
FIFOCTRL18KV1 \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl  (
	. clka ( \u_pll_pll_u0|CO0_net  ),
	. clkb ( \u_pll_pll_u0|CO0_net  ),
	. empty ( ),
	. full ( ),
	. overflow ( ),
	. peek_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.peek_rd_en  ),
	. prog_empty ( ),
	. prog_full ( ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rd_mem_n  ),
	. rd_req_n ( \ii1989|xy_net  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.rptr [0]
	} ),
	. rst_n ( \ii1987|xy_net  ),
	. underflow ( ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.wr_mem_n  ),
	. wr_req_n ( \ii1990|xy_net  ),
	. wrdp_rd_flag ( ),
	. write_drop ( \GND_0_inst|Y_net  ),
	. write_save ( \GND_0_inst|Y_net  )
);
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .R_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .DEPTH_EXT_MODE = 3;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .W_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .USR_PE = 8160;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .USR_PF = 15840;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3]  (
	. di ( \PCKRTINSERT_C18R16_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[25]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[25]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[25] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1125 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1126 ,
		/* f [2] (nc) */ nc1127 ,
		/* f [1] (nc) */ nc1128 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[0]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf.config_data = 64'h0000ffff55555555;
CFGINV C8R8_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C8R8_altinv|o_net  )
);
defparam C8R8_altinv.SEL = 1;
EMBMUX5S4 C12R13emb5k_misc_1_u1_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_1 )
);
defparam C12R13emb5k_misc_1_u1_b_mux.SEL = 4'b0000;
FG6X2 PCKRTINSERT_ii2736 (
	. f ( {
		/* f [5] (nc) */ nc1129 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[35]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2736|x_net  ),
	. xy ( \ii2736|xy_net  )
);
defparam PCKRTINSERT_ii2736.x_mode = "4";
defparam PCKRTINSERT_ii2736.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2736.mode = 1;
defparam PCKRTINSERT_ii2736.config_data = 64'h0000ffffcedfcedf;
FG6X2 PCKRTINSERT_ii2737 (
	. f ( {
		/* f [5] (nc) */ nc1130 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_cmd_valid_net ,
		/* f [3] (nc) */ nc1131 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[27]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2737|x_net  ),
	. xy ( \ii2737|xy_net  )
);
defparam PCKRTINSERT_ii2737.x_mode = "4";
defparam PCKRTINSERT_ii2737.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2737.mode = 1;
defparam PCKRTINSERT_ii2737.config_data = 64'h0000ffffd8d8d8d8;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4] .CLKSRSEL = 1'b1;
FG6X2 mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[25]|qx_net ,
		/* f [4] (nc) */ nc1132 ,
		/* f [3] (nc) */ nc1133 ,
		/* f [2] (nc) */ nc1134 ,
		/* f [1] (nc) */ nc1135 ,
		/* f [0] (nc) */ nc1136 
	} ),
	. x ( ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf|xy_net  )
);
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf.x_mode = "";
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf.xy_mode = "";
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf.mode = 1'b0;
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_ii2742 (
	. f ( {
		/* f [5] (nc) */ nc1137 ,
		/* f [4] */ \mipi_inst_u_mipi1|periph_rx_payload_valid_last_net ,
		/* f [3] (nc) */ nc1138 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2742|x_net  ),
	. xy ( \ii2742|xy_net  )
);
defparam PCKRTINSERT_ii2742.x_mode = "4";
defparam PCKRTINSERT_ii2742.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2742.mode = 1;
defparam PCKRTINSERT_ii2742.config_data = 64'h0000ffffd8d8d8d8;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[26]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[26]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2746 (
	. f ( {
		/* f [5] (nc) */ nc1139 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[29]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2746|x_net  ),
	. xy ( \ii2746|xy_net  )
);
defparam PCKRTINSERT_ii2746.x_mode = "4";
defparam PCKRTINSERT_ii2746.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2746.mode = 1;
defparam PCKRTINSERT_ii2746.config_data = 64'h0000ffffcedfcedf;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5] .CLKSRSEL = 1'b1;
CFGINV C18R15_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C18R15_altinv|o_net  )
);
defparam C18R15_altinv.SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[27]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[27]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[27] .CLKSRSEL = 1'b1;
BRAM18KV1 \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* a_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* b_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. c1r1_aa ( )
,
	. c1r1_ab ( )
,
	. c1r1_cea ( ),
	. c1r1_ceb ( ),
	. c1r1_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] */ net_C12R5_c1r1_db_17,
		/* c1r1_db [16] */ net_C12R5_c1r1_db_16,
		/* c1r1_db [15] */ net_C12R5_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R5_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R5_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R5_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R5_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R5_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R5_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R5_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R5_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R5_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R5_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R5_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R5_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R5_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R5_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R5_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc1140 ,
		/* c1r1_q [16] (nc) */ nc1141 ,
		/* c1r1_q [15] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[15]_net ,
		/* c1r1_q [14] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[14]_net ,
		/* c1r1_q [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[13]_net ,
		/* c1r1_q [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[12]_net ,
		/* c1r1_q [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[11]_net ,
		/* c1r1_q [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[10]_net ,
		/* c1r1_q [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[9]_net ,
		/* c1r1_q [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[8]_net ,
		/* c1r1_q [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[7]_net ,
		/* c1r1_q [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[6]_net ,
		/* c1r1_q [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[5]_net ,
		/* c1r1_q [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[4]_net ,
		/* c1r1_q [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[3]_net ,
		/* c1r1_q [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[2]_net ,
		/* c1r1_q [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[1]_net ,
		/* c1r1_q [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[0]_net 
	} ),
	. c1r1_rstna ( \ii1987|xy_net  ),
	. c1r1_rstnb ( \ii1987|xy_net  ),
	. c1r1_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r1_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( ),
	. c1r1_web ( ),
	. c1r2_aa ( )
,
	. c1r2_ab ( )
,
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r2_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r2_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( ),
	. c1r2_web ( ),
	. c1r3_aa ( )
,
	. c1r3_ab ( )
,
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r3_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r3_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( ),
	. c1r3_web ( ),
	. c1r4_aa ( )
,
	. c1r4_ab ( )
,
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r4_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r4_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( ),
	. c1r4_web ( ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.peek_rd_en  ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rd_mem_n  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [0]
	} ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wr_mem_n  )
);
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE23 = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .PORTB_PROG = 8'hf;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE01 = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EXT_18K = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE01 = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .PORTA_PROG = 8'hf0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE23 = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
FG6X2 PCKRTINSERT_ii2757 (
	. f ( {
		/* f [5] (nc) */ nc1142 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[19]|qx_net ,
		/* f [3] (nc) */ nc1143 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2757|x_net  ),
	. xy ( \ii2757|xy_net  )
);
defparam PCKRTINSERT_ii2757.x_mode = "4";
defparam PCKRTINSERT_ii2757.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2757.mode = 1;
defparam PCKRTINSERT_ii2757.config_data = 64'h0000ffffd8d8d8d8;
CFG_NOTINV \carry_9_ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R7_lut_3|x_net  ),
	. o ( \carry_9_ADD_3.ainv  )
);
defparam \carry_9_ADD_3.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[28]  (
	. di ( \PCKRTINSERT_C8R5_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[28] .CLKSRSEL = 1'b1;
AND4 C14R7_and4_logic (
	. a ( \carry_9_5__ADD_3|p_net  ),
	. b ( \carry_9_5__ADD_2|p_net  ),
	. c ( \carry_9_5__ADD_1|p_net  ),
	. d ( \carry_9_5__ADD_0|p_net  ),
	. o ( \C14R7_and4_logic|o_net  )
);
LBUF \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_ii2766 (
	. f ( {
		/* f [5] (nc) */ nc1144 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2766|x_net  ),
	. xy ( \ii2766|xy_net  )
);
defparam PCKRTINSERT_ii2766.x_mode = "4";
defparam PCKRTINSERT_ii2766.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2766.mode = 1;
defparam PCKRTINSERT_ii2766.config_data = 64'h0000ffffcedfcedf;
EMBMUX5S4 C12R25emb5k_misc_1_u13_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[5]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_13 )
);
defparam C12R25emb5k_misc_1_u13_b_mux.SEL = 0;
EMBMUX5S4 C12R21emb5k_misc_1_u1_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_1 )
);
defparam C12R21emb5k_misc_1_u1_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[29]  (
	. di ( \PCKRTINSERT_C8R5_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[30]  (
	. di ( \PCKRTINSERT_C8R5_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[30] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2774 (
	. f ( {
		/* f [5] (nc) */ nc1145 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23]|qx_net ,
		/* f [3] (nc) */ nc1146 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[34]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2774|x_net  ),
	. xy ( \ii2774|xy_net  )
);
defparam PCKRTINSERT_ii2774.x_mode = "4";
defparam PCKRTINSERT_ii2774.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2774.mode = 1;
defparam PCKRTINSERT_ii2774.config_data = 64'h0000ffffd8d8d8d8;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg (
	. di ( \ii2146|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg.CLKSRSEL = 1'b0;
EMBMUX5S4 C12R9emb5k_misc_1_u4_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_4 )
);
defparam C12R9emb5k_misc_1_u4_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_rx_payload_d_reg[31]  (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload[31]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_d_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR mcu_arbiter_fifo_clr_s_reg (
	. di ( \mcu_arbiter_fifo_clr_f_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_fifo_clr_s_reg.mclk1b  ),
	. qx ( \mcu_arbiter_fifo_clr_s_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_fifo_clr_s_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_fifo_clr_s_reg.sr1  )
);
defparam mcu_arbiter_fifo_clr_s_reg.PRESET = 0;
defparam mcu_arbiter_fifo_clr_s_reg.CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii2785 (
	. f ( {
		/* f [5] (nc) */ nc1147 ,
		/* f [4] */ \ii2745|xy_net ,
		/* f [3] (nc) */ nc1148 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2785|x_net  ),
	. xy ( \ii2785|xy_net  )
);
defparam PCKRTINSERT_ii2785.x_mode = "4";
defparam PCKRTINSERT_ii2785.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2785.mode = 1;
defparam PCKRTINSERT_ii2785.config_data = 64'h0000ffff27272727;
EMBMUX5S4 C12R9emb5k_misc_1_u14_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_14 )
);
defparam C12R9emb5k_misc_1_u14_b_mux.SEL = 0;
FG6X2 PCKRTINSERT_ii2789 (
	. f ( {
		/* f [5] (nc) */ nc1149 ,
		/* f [4] */ \ii2721|xy_net ,
		/* f [3] (nc) */ nc1150 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2789|x_net  ),
	. xy ( \ii2789|xy_net  )
);
defparam PCKRTINSERT_ii2789.x_mode = "4";
defparam PCKRTINSERT_ii2789.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2789.mode = 1;
defparam PCKRTINSERT_ii2789.config_data = 64'h0000ffff27272727;
FG6X2 TEST_PCKRTINSERT_C16R14_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1151 ,
		/* f [4] (nc) */ nc1152 ,
		/* f [3] (nc) */ nc1153 ,
		/* f [2] (nc) */ nc1154 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc1155 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R14_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R14_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R14_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R14_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C16R14_lut_2.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C16R14_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1156 ,
		/* f [4] (nc) */ nc1157 ,
		/* f [3] (nc) */ nc1158 ,
		/* f [2] (nc) */ nc1159 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3]|qx_net ,
		/* f [0] (nc) */ nc1160 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R14_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R14_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R14_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R14_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C16R14_lut_3.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C16R14_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1161 ,
		/* f [4] (nc) */ nc1162 ,
		/* f [3] (nc) */ nc1163 ,
		/* f [2] (nc) */ nc1164 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4]|qx_net ,
		/* f [0] (nc) */ nc1165 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R14_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R14_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R14_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R14_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C16R14_lut_4.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C16R14_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1166 ,
		/* f [4] (nc) */ nc1167 ,
		/* f [3] (nc) */ nc1168 ,
		/* f [2] (nc) */ nc1169 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5]|qx_net ,
		/* f [0] (nc) */ nc1170 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R14_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R14_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R14_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R14_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C16R14_lut_5.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_ii2794 (
	. f ( {
		/* f [5] (nc) */ nc1171 ,
		/* f [4] */ \ii2831|xy_net ,
		/* f [3] (nc) */ nc1172 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2794|x_net  ),
	. xy ( \ii2794|xy_net  )
);
defparam PCKRTINSERT_ii2794.x_mode = "4";
defparam PCKRTINSERT_ii2794.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2794.mode = 1;
defparam PCKRTINSERT_ii2794.config_data = 64'h0000ffff27272727;
FG6X2 TEST_PCKRTINSERT_C16R14_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1173 ,
		/* f [4] (nc) */ nc1174 ,
		/* f [3] (nc) */ nc1175 ,
		/* f [2] (nc) */ nc1176 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1177 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R14_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R14_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R14_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R14_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C16R14_lut_6.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C16R14_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1178 ,
		/* f [4] (nc) */ nc1179 ,
		/* f [3] (nc) */ nc1180 ,
		/* f [2] (nc) */ nc1181 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1182 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R14_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R14_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R14_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R14_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C16R14_lut_7.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_ii2809 (
	. f ( {
		/* f [5] (nc) */ nc1183 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21]|qx_net ,
		/* f [3] (nc) */ nc1184 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[49]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2809|x_net  ),
	. xy ( \ii2809|xy_net  )
);
defparam PCKRTINSERT_ii2809.x_mode = "4";
defparam PCKRTINSERT_ii2809.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2809.mode = 1;
defparam PCKRTINSERT_ii2809.config_data = 64'h0000ffff27272727;
FG6X2 PCKRTINSERT_ii2799 (
	. f ( {
		/* f [5] (nc) */ nc1185 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[16]|qx_net ,
		/* f [3] (nc) */ nc1186 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2799|x_net  ),
	. xy ( \ii2799|xy_net  )
);
defparam PCKRTINSERT_ii2799.x_mode = "4";
defparam PCKRTINSERT_ii2799.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2799.mode = 1;
defparam PCKRTINSERT_ii2799.config_data = 64'h0000ffff27272727;
FG6X2 PCKRTINSERT_ii2822 (
	. f ( {
		/* f [5] (nc) */ nc1187 ,
		/* f [4] */ \ii2808|xy_net ,
		/* f [3] (nc) */ nc1188 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[51]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[43]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2822|x_net  ),
	. xy ( \ii2822|xy_net  )
);
defparam PCKRTINSERT_ii2822.x_mode = "4";
defparam PCKRTINSERT_ii2822.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2822.mode = 1;
defparam PCKRTINSERT_ii2822.config_data = 64'h0000ffff27272727;
FG6X2 PCKRTINSERT_ii2827 (
	. f ( {
		/* f [5] (nc) */ nc1189 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[20]|qx_net ,
		/* f [3] (nc) */ nc1190 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2827|x_net  ),
	. xy ( \ii2827|xy_net  )
);
defparam PCKRTINSERT_ii2827.x_mode = "4";
defparam PCKRTINSERT_ii2827.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2827.mode = 1;
defparam PCKRTINSERT_ii2827.config_data = 64'h0000ffff27272727;
FG6X2 u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|clk_net ,
		/* f [4] (nc) */ nc1191 ,
		/* f [3] (nc) */ nc1192 ,
		/* f [2] (nc) */ nc1193 ,
		/* f [1] (nc) */ nc1194 ,
		/* f [0] (nc) */ nc1195 
	} ),
	. x ( ),
	. xy ( \u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly|xy_net  )
);
defparam u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly.x_mode = "";
defparam u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly.xy_mode = "";
defparam u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly.mode = 1'b0;
defparam u0_mipi1_clkdly_genblk1_3__u_mipi_clkdly.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_ii2828 (
	. f ( {
		/* f [5] (nc) */ nc1196 ,
		/* f [4] */ \ii2798|xy_net ,
		/* f [3] (nc) */ nc1197 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2828|x_net  ),
	. xy ( \ii2828|xy_net  )
);
defparam PCKRTINSERT_ii2828.x_mode = "4";
defparam PCKRTINSERT_ii2828.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2828.mode = 1;
defparam PCKRTINSERT_ii2828.config_data = 64'h0000ffffd8d8d8d8;
LBUF \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii2301|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
CFGINV C16R7_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C16R7_altinv|o_net  )
);
defparam C16R7_altinv.SEL = 1;
FG6X2 PCKRTINSERT_ii2832 (
	. f ( {
		/* f [5] (nc) */ nc1198 ,
		/* f [4] */ \ii2760|xy_net ,
		/* f [3] (nc) */ nc1199 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[53]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[45]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2832|x_net  ),
	. xy ( \ii2832|xy_net  )
);
defparam PCKRTINSERT_ii2832.x_mode = "4";
defparam PCKRTINSERT_ii2832.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2832.mode = 1;
defparam PCKRTINSERT_ii2832.config_data = 64'h0000ffff27272727;
FG6X2 TEST_PCKRTINSERT_ii2648 (
	. f ( {
		/* f [5] (nc) */ nc1200 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1]|qx_net ,
		/* f [3] (nc) */ nc1201 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2648|x_net  ),
	. xy ( \ii2648|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2648.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2648.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2648.mode = 1;
defparam TEST_PCKRTINSERT_ii2648.config_data = 64'h0000ffffe4e4e4e4;
FG6X2 PCKRTINSERT_ii2838 (
	. f ( {
		/* f [5] (nc) */ nc1202 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[31]|qx_net ,
		/* f [3] (nc) */ nc1203 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[46]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \PCKRTINSERT_ii2838|x_net  ),
	. xy ( \ii2838|xy_net  )
);
defparam PCKRTINSERT_ii2838.x_mode = "4";
defparam PCKRTINSERT_ii2838.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2838.mode = 1;
defparam PCKRTINSERT_ii2838.config_data = 64'h0000ffffd8d8d8d8;
FG6X2 TEST_PCKRTINSERT_ii2652 (
	. f ( {
		/* f [5] (nc) */ nc1204 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0]|qx_net ,
		/* f [3] (nc) */ nc1205 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2652|x_net  ),
	. xy ( \ii2652|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2652.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2652.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2652.mode = 1;
defparam TEST_PCKRTINSERT_ii2652.config_data = 64'h0000ffff27272727;
EMBMUX5S4 C12R17emb5k_misc_1_u6_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[22]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_6 )
);
defparam C12R17emb5k_misc_1_u6_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2660 (
	. f ( {
		/* f [5] (nc) */ nc1206 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1]|qx_net ,
		/* f [3] (nc) */ nc1207 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2660|x_net  ),
	. xy ( \ii2660|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2660.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2660.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2660.mode = 1;
defparam TEST_PCKRTINSERT_ii2660.config_data = 64'h0000ffffd8d8d8d8;
FG6X2 TEST_PCKRTINSERT_ii2666 (
	. f ( {
		/* f [5] (nc) */ nc1208 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[2]|qx_net ,
		/* f [3] (nc) */ nc1209 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2666|x_net  ),
	. xy ( \ii2666|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2666.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2666.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2666.mode = 1;
defparam TEST_PCKRTINSERT_ii2666.config_data = 64'h0000ffff1b1b1b1b;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u0_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_0 )
);
defparam C12R9emb5k_misc_1_u0_b_mux.SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_ii2860 (
	. f ( {
		/* f [5] (nc) */ nc1210 ,
		/* f [4] */ \ii2674|xy_net ,
		/* f [3] (nc) */ nc1211 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2860|x_net  ),
	. xy ( \ii2860|xy_net  )
);
defparam PCKRTINSERT_ii2860.x_mode = "4";
defparam PCKRTINSERT_ii2860.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii2860.mode = 1;
defparam PCKRTINSERT_ii2860.config_data = 64'h0000ffff27272727;
CFG_NOTINV \carry_12_ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_6.ainv  )
);
defparam \carry_12_ADD_6.notinv0 .SEL = 1;
FG6X2 TEST_PCKRTINSERT_ii2675 (
	. f ( {
		/* f [5] (nc) */ nc1212 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[0]|qx_net ,
		/* f [3] (nc) */ nc1213 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2675|x_net  ),
	. xy ( \ii2675|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2675.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2675.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2675.mode = 1;
defparam TEST_PCKRTINSERT_ii2675.config_data = 64'h0000ffff27272727;
CARRY_SKIP_IN C18R14_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_9__ADD_7|co_net  ),
	. cin ( \C18R14_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_9__ADD_3|co_net  ),
	. cskip8 ( \C18R13_csi_logic|cin_net  ),
	. p03 ( \C18R13_and4_logic|o_net  ),
	. p07 ( \C18R13_cso_logic|p8outb_net  ),
	. p47 ( \C18R13_cso_logic|p4outb_net  ),
	. ripple ( \C18R13_cso_logic|r4outb_net  )
);
defparam C18R14_csi_logic.ALLOW_SKIP = 1;
defparam C18R14_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[21]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u10_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_10 )
);
defparam C12R9emb5k_misc_1_u10_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[0] .CLKSRSEL = 1'b1;
CFGINV C18R4_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C18R4_altinv|o_net  )
);
defparam C18R4_altinv.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[22]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u6_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[14]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_6 )
);
defparam C12R25emb5k_misc_1_u6_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1] .CLKSRSEL = 1'b1;
AND4 C8R4_and4_logic (
	. a ( \carry_12_0__ADD_3|p_net  ),
	. b ( \carry_12_0__ADD_2|p_net  ),
	. c ( \carry_12_0__ADD_1|p_net  ),
	. d ( \carry_12_0__ADD_0|p_net  ),
	. o ( \C8R4_and4_logic|o_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0]  (
	. di ( \carry_9_4__ADD_0|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[23]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_ADD_10 (
	. a ( \carry_12_ADD_10.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10]|qx_net  ),
	. ci ( \carry_12_ADD_9|co_net  ),
	. co ( \carry_12_ADD_10|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_ADD_10|s_net  )
);
ADD_1BIT carry_12_ADD_11 (
	. a ( \carry_12_ADD_11.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11]|qx_net  ),
	. ci ( \carry_12_ADD_10|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_ADD_11|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[2] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C16R7_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1214 ,
		/* f [4] (nc) */ nc1215 ,
		/* f [3] (nc) */ nc1216 ,
		/* f [2] (nc) */ nc1217 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1]|qx_net ,
		/* f [0] (nc) */ nc1218 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R7_lut_1|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R7_lut_1.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R7_lut_1.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R7_lut_1.mode = 1;
defparam TEST_PCKRTINSERT_C16R7_lut_1.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C16R7_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1219 ,
		/* f [4] (nc) */ nc1220 ,
		/* f [3] (nc) */ nc1221 ,
		/* f [2] (nc) */ nc1222 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc1223 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R7_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R7_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R7_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R7_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C16R7_lut_2.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_C16R24_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1224 ,
		/* f [4] (nc) */ nc1225 ,
		/* f [3] (nc) */ nc1226 ,
		/* f [2] (nc) */ nc1227 ,
		/* f [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[7]_net ,
		/* f [0] (nc) */ nc1228 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R24_lut_2|xy_net  )
);
defparam PCKRTINSERT_C16R24_lut_2.mode = 1;
defparam PCKRTINSERT_C16R24_lut_2.config_data = 64'h3333333333333333;
LBUF \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rstf_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rstf_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rstf_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rstf_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1]  (
	. di ( \carry_9_4__ADD_1|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_C16R7_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1229 ,
		/* f [4] (nc) */ nc1230 ,
		/* f [3] (nc) */ nc1231 ,
		/* f [2] (nc) */ nc1232 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3]|qx_net ,
		/* f [0] (nc) */ nc1233 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R7_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R7_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R7_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R7_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C16R7_lut_3.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_C16R24_lut_3 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[6]_net ,
		/* f [4] (nc) */ nc1234 ,
		/* f [3] (nc) */ nc1235 ,
		/* f [2] (nc) */ nc1236 ,
		/* f [1] (nc) */ nc1237 ,
		/* f [0] (nc) */ nc1238 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R24_lut_3|xy_net  )
);
defparam PCKRTINSERT_C16R24_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C16R24_lut_3.config_data = 64'h00000000ffffffff;
FG6X2 TEST_PCKRTINSERT_C16R7_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1239 ,
		/* f [4] (nc) */ nc1240 ,
		/* f [3] (nc) */ nc1241 ,
		/* f [2] (nc) */ nc1242 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4]|qx_net ,
		/* f [0] (nc) */ nc1243 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R7_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R7_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R7_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R7_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C16R7_lut_4.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_C16R24_lut_4 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[5]_net ,
		/* f [4] (nc) */ nc1244 ,
		/* f [3] (nc) */ nc1245 ,
		/* f [2] (nc) */ nc1246 ,
		/* f [1] (nc) */ nc1247 ,
		/* f [0] (nc) */ nc1248 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R24_lut_4|xy_net  )
);
defparam PCKRTINSERT_C16R24_lut_4.mode = 1'b0;
defparam PCKRTINSERT_C16R24_lut_4.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C16R7_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1249 ,
		/* f [4] (nc) */ nc1250 ,
		/* f [3] (nc) */ nc1251 ,
		/* f [2] (nc) */ nc1252 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5]|qx_net ,
		/* f [0] (nc) */ nc1253 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R7_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R7_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R7_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R7_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C16R7_lut_5.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_ii2895 (
	. f ( {
		/* f [5] (nc) */ nc1254 ,
		/* f [4] */ \ii2895|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[23]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] */ \ii2894|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii2895|x_net  ),
	. xy ( \ii2895|xy_net  )
);
defparam PCKRTINSERT_ii2895.x_mode = "4";
defparam PCKRTINSERT_ii2895.xy_mode = "0_1_2_3";
defparam PCKRTINSERT_ii2895.mode = 1;
defparam PCKRTINSERT_ii2895.config_data = 64'h0000ffff14d714d7;
FG6X2 TEST_PCKRTINSERT_C16R7_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1255 ,
		/* f [4] (nc) */ nc1256 ,
		/* f [3] (nc) */ nc1257 ,
		/* f [2] (nc) */ nc1258 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1259 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R7_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R7_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R7_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R7_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C16R7_lut_6.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C16R7_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1260 ,
		/* f [4] (nc) */ nc1261 ,
		/* f [3] (nc) */ nc1262 ,
		/* f [2] (nc) */ nc1263 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1264 
	} ),
	. x ( \TEST_PCKRTINSERT_C16R7_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C16R7_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C16R7_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C16R7_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C16R7_lut_7.config_data = 64'h3333333355555555;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3]  (
	. di ( \PCKRTINSERT_ii2052|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0]  (
	. di ( \ii2463|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2]  (
	. di ( \carry_9_4__ADD_2|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[2] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R17emb5k_misc_1_u2_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[18]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_2 )
);
defparam C12R17emb5k_misc_1_u2_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1]  (
	. di ( \ii2464|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3]  (
	. di ( \carry_9_4__ADD_3|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[3] .CLKSRSEL = 1'b0;
CARRY_SKIP_IN C16R14_csi_logic (
	. c0alt ( \C16R14_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C16R14_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C16R14_csi_logic.ALLOW_SKIP = 0;
defparam C16R14_csi_logic.CIN_BELOW = 0;
FG6X2 TEST_PCKRTINSERT_C10R12_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1265 ,
		/* f [4] (nc) */ nc1266 ,
		/* f [3] (nc) */ nc1267 ,
		/* f [2] (nc) */ nc1268 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5]|qx_net ,
		/* f [0] (nc) */ nc1269 
	} ),
	. x ( \TEST_PCKRTINSERT_C10R12_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C10R12_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C10R12_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C10R12_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C10R12_lut_5.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2]  (
	. di ( \ii2465|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1270 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4]|qx_net ,
		/* f [3] (nc) */ nc1271 ,
		/* f [2] (nc) */ nc1272 ,
		/* f [1] (nc) */ nc1273 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[26]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf.config_data = 64'h0000ffff55555555;
FG6X2 TEST_PCKRTINSERT_C10R12_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1274 ,
		/* f [4] (nc) */ nc1275 ,
		/* f [3] (nc) */ nc1276 ,
		/* f [2] (nc) */ nc1277 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1278 
	} ),
	. x ( \TEST_PCKRTINSERT_C10R12_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C10R12_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C10R12_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C10R12_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C10R12_lut_6.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C10R12_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1279 ,
		/* f [4] (nc) */ nc1280 ,
		/* f [3] (nc) */ nc1281 ,
		/* f [2] (nc) */ nc1282 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1283 
	} ),
	. x ( \TEST_PCKRTINSERT_C10R12_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C10R12_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C10R12_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C10R12_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C10R12_lut_7.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4]  (
	. di ( \carry_9_4__ADD_4|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[4] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_2__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_5.ainv  )
);
defparam \carry_12_2__ADD_5.notinv0 .SEL = 1;
REG2CKSR glue_rx_packet_tx_packet_fifo_vs_reg (
	. di ( \ii2142|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_fifo_vs_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_fifo_vs_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_fifo_vs_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_fifo_vs_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_fifo_vs_reg.PRESET = 1;
defparam glue_rx_packet_tx_packet_fifo_vs_reg.CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_ii2751 (
	. f ( {
		/* f [5] (nc) */ nc1284 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[38]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[30]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2751|x_net  ),
	. xy ( \ii2751|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2751.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2751.xy_mode = "0_1_2_3";
defparam TEST_PCKRTINSERT_ii2751.mode = 1;
defparam TEST_PCKRTINSERT_ii2751.config_data = 64'h0000ffffcedfcedf;
CFG_NOTINV \carry_12_1__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_4.ainv  )
);
defparam \carry_12_1__ADD_4.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3]  (
	. di ( \ii2466|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5]  (
	. di ( \carry_9_4__ADD_5|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[5] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_ii2756 (
	. f ( {
		/* f [5] (nc) */ nc1285 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2756|x_net  ),
	. xy ( \ii2756|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2756.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2756.xy_mode = "0_1_2_3";
defparam TEST_PCKRTINSERT_ii2756.mode = 1;
defparam TEST_PCKRTINSERT_ii2756.config_data = 64'h0000ffffcedfcedf;
CFG_NOTINV \carry_12_0__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_3.ainv  )
);
defparam \carry_12_0__ADD_3.notinv0 .SEL = 1;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc1286 ,
		/* f [4] (nc) */ nc1287 ,
		/* f [3] (nc) */ nc1288 ,
		/* f [2] (nc) */ nc1289 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0]|qx_net ,
		/* f [0] (nc) */ nc1290 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_0|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_0.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_0.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_0.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_0.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1291 ,
		/* f [4] (nc) */ nc1292 ,
		/* f [3] (nc) */ nc1293 ,
		/* f [2] (nc) */ nc1294 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1]|qx_net ,
		/* f [0] (nc) */ nc1295 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_1|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_1.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_1.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_1.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_1.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1296 ,
		/* f [4] (nc) */ nc1297 ,
		/* f [3] (nc) */ nc1298 ,
		/* f [2] (nc) */ nc1299 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[2]|qx_net ,
		/* f [0] (nc) */ nc1300 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_2.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1301 ,
		/* f [4] (nc) */ nc1302 ,
		/* f [3] (nc) */ nc1303 ,
		/* f [2] (nc) */ nc1304 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3]|qx_net ,
		/* f [0] (nc) */ nc1305 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_3.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_ii3050 (
	. f ( {
		/* f [5] (nc) */ nc1306 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1307 ,
		/* f [2] (nc) */ nc1308 ,
		/* f [1] (nc) */ nc1309 ,
		/* f [0] */ \carry_9_3__ADD_8|co_net 
	} ),
	. x ( \PCKRTINSERT_ii3050|x_net  ),
	. xy ( \ii3050|xy_net  )
);
defparam PCKRTINSERT_ii3050.x_mode = "4";
defparam PCKRTINSERT_ii3050.xy_mode = "0";
defparam PCKRTINSERT_ii3050.mode = 1;
defparam PCKRTINSERT_ii3050.config_data = 64'h0000ffffaaaaaaaa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4]  (
	. di ( \ii2467|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1310 ,
		/* f [4] (nc) */ nc1311 ,
		/* f [3] (nc) */ nc1312 ,
		/* f [2] (nc) */ nc1313 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4]|qx_net ,
		/* f [0] (nc) */ nc1314 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_4.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1315 ,
		/* f [4] (nc) */ nc1316 ,
		/* f [3] (nc) */ nc1317 ,
		/* f [2] (nc) */ nc1318 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5]|qx_net ,
		/* f [0] (nc) */ nc1319 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_5.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6]  (
	. di ( \carry_9_4__ADD_6|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[6] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1320 ,
		/* f [4] (nc) */ nc1321 ,
		/* f [3] (nc) */ nc1322 ,
		/* f [2] (nc) */ nc1323 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1324 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_6.config_data = 64'h3333333355555555;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0  (
	. asr ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3339|xy_net  ),
	. mclkb ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_EN = 1'b1;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 TEST_PCKRTINSERT_C8R8_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1325 ,
		/* f [4] (nc) */ nc1326 ,
		/* f [3] (nc) */ nc1327 ,
		/* f [2] (nc) */ nc1328 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1329 
	} ),
	. x ( \TEST_PCKRTINSERT_C8R8_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C8R8_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C8R8_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C8R8_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C8R8_lut_7.config_data = 64'h3333333355555555;
EMBMUX5S4 C12R25emb5k_misc_1_u2_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[10]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_2 )
);
defparam C12R25emb5k_misc_1_u2_b_mux.SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg (
	. di ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1330 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[6]|qx_net ,
		/* f [3] (nc) */ nc1331 ,
		/* f [2] (nc) */ nc1332 ,
		/* f [1] (nc) */ nc1333 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[16]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf.config_data = 64'h0000ffff55555555;
EMBMUX5S4 C12R1emb5k_misc_1_u13_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_13 )
);
defparam C12R1emb5k_misc_1_u13_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5]  (
	. di ( \ii2468|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7]  (
	. di ( \carry_9_4__ADD_7|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[7] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii2963 (
	. f ( {
		/* f [5] (nc) */ nc1334 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1]|qx_net ,
		/* f [3] (nc) */ nc1335 ,
		/* f [2] (nc) */ nc1336 ,
		/* f [1] (nc) */ nc1337 ,
		/* f [0] */ \carry_9_ADD_8|co_net 
	} ),
	. x ( \PCKRTINSERT_ii2963|x_net  ),
	. xy ( \ii2963|xy_net  )
);
defparam PCKRTINSERT_ii2963.x_mode = "4";
defparam PCKRTINSERT_ii2963.xy_mode = "0";
defparam PCKRTINSERT_ii2963.mode = 1;
defparam PCKRTINSERT_ii2963.config_data = 64'h0000ffffaaaaaaaa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0]  (
	. di ( \ii2439|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11] .CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_fifo_sync_readen_reg (
	. di ( \ii2140|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_fifo_sync_readen_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_fifo_sync_readen_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_fifo_sync_readen_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6]  (
	. di ( \ii2469|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2784 (
	. f ( {
		/* f [5] (nc) */ nc1338 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[44]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2784|x_net  ),
	. xy ( \ii2784|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2784.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2784.xy_mode = "0_1_2_3";
defparam TEST_PCKRTINSERT_ii2784.mode = 1;
defparam TEST_PCKRTINSERT_ii2784.config_data = 64'h0000ffffcedfcedf;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]  (
	. di ( \ii3079|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1]  (
	. di ( \ii2440|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_ii2800 (
	. f ( {
		/* f [5] (nc) */ nc1339 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2]|qx_net ,
		/* f [3] (nc) */ nc1340 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[39]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[31]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2800|x_net  ),
	. xy ( \ii2800|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2800.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2800.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2800.mode = 1;
defparam TEST_PCKRTINSERT_ii2800.config_data = 64'h0000ffff27272727;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t61_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7]  (
	. di ( \ii2470|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_ii2804 (
	. f ( {
		/* f [5] (nc) */ nc1341 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1342 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[48]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[40]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2804|x_net  ),
	. xy ( \ii2804|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2804.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2804.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2804.mode = 1;
defparam TEST_PCKRTINSERT_ii2804.config_data = 64'h0000ffffd8d8d8d8;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2]  (
	. di ( \ii2441|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[2] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2806 (
	. f ( {
		/* f [5] (nc) */ nc1343 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [2] */ \ii2805|xy_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] */ \ii2582|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2806|x_net  ),
	. xy ( \ii2806|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2806.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2806.xy_mode = "0_1_2_3";
defparam TEST_PCKRTINSERT_ii2806.mode = 1;
defparam TEST_PCKRTINSERT_ii2806.config_data = 64'h0000ffff2f0f2f0f;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3]  (
	. di ( \PCKRTINSERT_ii1982_dup|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1344 ,
		/* f [4] */ \ii2594|xy_net ,
		/* f [3] (nc) */ nc1345 ,
		/* f [2] (nc) */ nc1346 ,
		/* f [1] (nc) */ nc1347 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[2]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0]  (
	. di ( \ii2519|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7] .CLKSRSEL = 1'b0;
AND4 C8R8_and4_logic (
	. a ( \carry_9_4__ADD_3|p_net  ),
	. b ( \carry_9_4__ADD_2|p_net  ),
	. c ( \carry_9_4__ADD_1|p_net  ),
	. d ( \carry_9_4__ADD_0|p_net  ),
	. o ( \C8R8_and4_logic|o_net  )
);
ADD_1BIT carry_9_12__ADD_0 (
	. a ( \carry_9_12__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0]|qx_net  ),
	. ci ( \C16R14_csi_logic|cin_net  ),
	. co ( \carry_9_12__ADD_0|co_net  ),
	. p ( \carry_9_12__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_12__ADD_0|s_net  )
);
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t5_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t5_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t5_out1_reg.CLKSRSEL = 1'b1;
ADD_1BIT carry_9_12__ADD_1 (
	. a ( \carry_9_12__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1]|qx_net  ),
	. ci ( \carry_9_12__ADD_0|co_net  ),
	. co ( \carry_9_12__ADD_1|co_net  ),
	. p ( \carry_9_12__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_12__ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4]  (
	. di ( \PCKRTINSERT_ii1982|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[29].lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_9_12__ADD_2 (
	. a ( \carry_9_12__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2]|qx_net  ),
	. ci ( \carry_9_12__ADD_1|co_net  ),
	. co ( \carry_9_12__ADD_2|co_net  ),
	. p ( \carry_9_12__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_12__ADD_2|s_net  )
);
ADD_1BIT carry_9_12__ADD_3 (
	. a ( \carry_9_12__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3]|qx_net  ),
	. ci ( \carry_9_12__ADD_2|co_net  ),
	. co ( \carry_9_12__ADD_3|co_net  ),
	. p ( \carry_9_12__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_12__ADD_3|s_net  )
);
REG2CKSR \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_12__ADD_4 (
	. a ( \carry_9_12__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4]|qx_net  ),
	. ci ( \carry_9_12__ADD_3|co_net  ),
	. co ( \carry_9_12__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_12__ADD_4|pb_net  ),
	. s ( \carry_9_12__ADD_4|s_net  )
);
CFG_NOTINV \carry_8_ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_ADD_3.ainv  )
);
defparam \carry_8_ADD_3.notinv0 .SEL = 1;
ADD_1BIT carry_9_12__ADD_5 (
	. a ( \carry_9_12__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5]|qx_net  ),
	. ci ( \carry_9_12__ADD_4|co_net  ),
	. co ( \carry_9_12__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_12__ADD_5|pb_net  ),
	. s ( \carry_9_12__ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1]  (
	. di ( \ii2520|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[1] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_12__ADD_6 (
	. a ( \carry_9_12__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6]|qx_net  ),
	. ci ( \carry_9_12__ADD_5|co_net  ),
	. co ( \carry_9_12__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_12__ADD_6|pb_net  ),
	. s ( \carry_9_12__ADD_6|s_net  )
);
ADD_1BIT carry_9_12__ADD_7 (
	. a ( \carry_9_12__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7]|qx_net  ),
	. ci ( \carry_9_12__ADD_6|co_net  ),
	. co ( \carry_9_12__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_12__ADD_7|pb_net  ),
	. s ( \carry_9_12__ADD_7|s_net  )
);
ADD_1BIT carry_9_12__ADD_8 (
	. a ( \carry_9_12__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C16R15_csi_logic|cin_net  ),
	. co ( \carry_9_12__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
AND4 C18R11_and4_logic (
	. a ( \carry_9_10__ADD_3|p_net  ),
	. b ( \carry_9_10__ADD_2|p_net  ),
	. c ( \carry_9_10__ADD_1|p_net  ),
	. d ( \carry_9_10__ADD_0|p_net  ),
	. o ( \C18R11_and4_logic|o_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2]  (
	. di ( \ii2521|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[2] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2842 (
	. f ( {
		/* f [5] (nc) */ nc1348 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1]|qx_net ,
		/* f [3] (nc) */ nc1349 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[55]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[47]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2842|x_net  ),
	. xy ( \ii2842|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2842.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2842.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2842.mode = 1;
defparam TEST_PCKRTINSERT_ii2842.config_data = 64'h0000ffff27272727;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3]  (
	. di ( \ii2522|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_8__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_8__ADD_8.ainv  )
);
defparam \carry_9_8__ADD_8.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7]  (
	. di ( \PCKRTINSERT_C18R14_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[7] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii2857 (
	. f ( {
		/* f [5] (nc) */ nc1350 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1351 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii2857|x_net  ),
	. xy ( \ii2857|xy_net  )
);
defparam TEST_PCKRTINSERT_ii2857.x_mode = "4";
defparam TEST_PCKRTINSERT_ii2857.xy_mode = "0_1_2";
defparam TEST_PCKRTINSERT_ii2857.mode = 1;
defparam TEST_PCKRTINSERT_ii2857.config_data = 64'h0000ffff27272727;
CFG_NOTINV \carry_9_7__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf|x_net  ),
	. o ( \carry_9_7__ADD_7.ainv  )
);
defparam \carry_9_7__ADD_7.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4]  (
	. di ( \ii2523|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C20R12_lut_1 (
	. f ( {
		/* f [5] */ \ii2503|xy_net ,
		/* f [4] (nc) */ nc1352 ,
		/* f [3] (nc) */ nc1353 ,
		/* f [2] (nc) */ nc1354 ,
		/* f [1] (nc) */ nc1355 ,
		/* f [0] (nc) */ nc1356 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R12_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R12_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C20R12_lut_1.config_data = 64'h00000000ffffffff;
CFG_NOTINV \carry_9_6__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R16_lut_6|x_net  ),
	. o ( \carry_9_6__ADD_6.ainv  )
);
defparam \carry_9_6__ADD_6.notinv0 .SEL = 0;
FG6X2 PCKRTINSERT_C20R12_lut_2 (
	. f ( {
		/* f [5] */ \ii2509|xy_net ,
		/* f [4] (nc) */ nc1357 ,
		/* f [3] (nc) */ nc1358 ,
		/* f [2] (nc) */ nc1359 ,
		/* f [1] (nc) */ nc1360 ,
		/* f [0] (nc) */ nc1361 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R12_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R12_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C20R12_lut_2.config_data = 64'h00000000ffffffff;
CFG_NOTINV \carry_9_13__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf|x_net  ),
	. o ( \carry_9_13__ADD_2.ainv  )
);
defparam \carry_9_13__ADD_2.notinv0 .SEL = 0;
FG6X2 PCKRTINSERT_C20R12_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1362 ,
		/* f [4] (nc) */ nc1363 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7]|qx_net ,
		/* f [2] (nc) */ nc1364 ,
		/* f [1] (nc) */ nc1365 ,
		/* f [0] (nc) */ nc1366 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R12_lut_5|xy_net  )
);
defparam PCKRTINSERT_C20R12_lut_5.mode = 1;
defparam PCKRTINSERT_C20R12_lut_5.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5]  (
	. di ( \ii2524|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C20R12_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1367 ,
		/* f [4] (nc) */ nc1368 ,
		/* f [3] (nc) */ nc1369 ,
		/* f [2] (nc) */ nc1370 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1371 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R12_lut_6|xy_net  )
);
defparam PCKRTINSERT_C20R12_lut_6.mode = 1;
defparam PCKRTINSERT_C20R12_lut_6.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C20R12_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1372 ,
		/* f [4] (nc) */ nc1373 ,
		/* f [3] (nc) */ nc1374 ,
		/* f [2] (nc) */ nc1375 ,
		/* f [1] (nc) */ nc1376 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R12_lut_7|xy_net  )
);
defparam PCKRTINSERT_C20R12_lut_7.mode = 1;
defparam PCKRTINSERT_C20R12_lut_7.config_data = 64'h5555555555555555;
CFG_NOTINV \carry_9_5__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C14R7_lut_5|x_net  ),
	. o ( \carry_9_5__ADD_5.ainv  )
);
defparam \carry_9_5__ADD_5.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_12__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2842|x_net  ),
	. o ( \carry_9_12__ADD_1.ainv  )
);
defparam \carry_9_12__ADD_1.notinv0 .SEL = 0;
EMBMUX5S4 C12R29emb5k_misc_1_u7_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[3]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_7 )
);
defparam C12R29emb5k_misc_1_u7_b_mux.SEL = 12;
CFG_NOTINV \carry_9_4__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_4|x_net  ),
	. o ( \carry_9_4__ADD_4.ainv  )
);
defparam \carry_9_4__ADD_4.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6]  (
	. di ( \ii2525|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_11__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2113|x_net  ),
	. o ( \carry_9_11__ADD_0.ainv  )
);
defparam \carry_9_11__ADD_0.notinv0 .SEL = 0;
CFG_NOTINV \carry_9_3__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2804|x_net  ),
	. o ( \carry_9_3__ADD_3.ainv  )
);
defparam \carry_9_3__ADD_3.notinv0 .SEL = 0;
CFG_NOTINV \carry_13_ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_4.ainv  )
);
defparam \carry_13_ADD_4.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7]  (
	. di ( \ii2526|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[7] .CLKSRSEL = 1'b0;
AND4 C18R13_and4_logic (
	. a ( \carry_9_9__ADD_3|p_net  ),
	. b ( \carry_9_9__ADD_2|p_net  ),
	. c ( \carry_9_9__ADD_1|p_net  ),
	. d ( \carry_9_9__ADD_0|p_net  ),
	. o ( \C18R13_and4_logic|o_net  )
);
CFGINV C10R12_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C10R12_altinv|o_net  )
);
defparam C10R12_altinv.SEL = 1;
LBUF \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii1983|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_INV_EN = 1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]  (
	. di ( \ii2568|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R17_lut_2 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0]|qx_net ,
		/* f [4] (nc) */ nc1377 ,
		/* f [3] (nc) */ nc1378 ,
		/* f [2] (nc) */ nc1379 ,
		/* f [1] (nc) */ nc1380 ,
		/* f [0] (nc) */ nc1381 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R17_lut_2|xy_net  )
);
defparam PCKRTINSERT_C10R17_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C10R17_lut_2.config_data = 64'h00000000ffffffff;
CARRY_SKIP_IN C20R9_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_11__ADD_7|co_net  ),
	. cin ( \C20R9_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_11__ADD_3|co_net  ),
	. cskip8 ( \C20R8_csi_logic|cin_net  ),
	. p03 ( \C20R8_and4_logic|o_net  ),
	. p07 ( \C20R8_cso_logic|p8outb_net  ),
	. p47 ( \C20R8_cso_logic|p4outb_net  ),
	. ripple ( \C20R8_cso_logic|r4outb_net  )
);
defparam C20R9_csi_logic.ALLOW_SKIP = 1;
defparam C20R9_csi_logic.CIN_BELOW = 1;
FG6X2 PCKRTINSERT_C10R17_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1382 ,
		/* f [4] (nc) */ nc1383 ,
		/* f [3] (nc) */ nc1384 ,
		/* f [2] (nc) */ nc1385 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[1]|qx_net ,
		/* f [0] (nc) */ nc1386 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R17_lut_3|xy_net  )
);
defparam PCKRTINSERT_C10R17_lut_3.mode = 1;
defparam PCKRTINSERT_C10R17_lut_3.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C10R17_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1387 ,
		/* f [4] */ \ii2599|xy_net ,
		/* f [3] (nc) */ nc1388 ,
		/* f [2] (nc) */ nc1389 ,
		/* f [1] (nc) */ nc1390 ,
		/* f [0] (nc) */ nc1391 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R17_lut_4|xy_net  )
);
defparam PCKRTINSERT_C10R17_lut_4.mode = 1;
defparam PCKRTINSERT_C10R17_lut_4.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C10R17_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1392 ,
		/* f [4] (nc) */ nc1393 ,
		/* f [3] */ \ii2598|xy_net ,
		/* f [2] (nc) */ nc1394 ,
		/* f [1] (nc) */ nc1395 ,
		/* f [0] (nc) */ nc1396 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R17_lut_5|xy_net  )
);
defparam PCKRTINSERT_C10R17_lut_5.mode = 1;
defparam PCKRTINSERT_C10R17_lut_5.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_ii3021 (
	. f ( {
		/* f [5] (nc) */ nc1397 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0]|qx_net ,
		/* f [3] (nc) */ nc1398 ,
		/* f [2] (nc) */ nc1399 ,
		/* f [1] (nc) */ nc1400 ,
		/* f [0] */ \carry_9_13__ADD_8|co_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii3021|x_net  ),
	. xy ( \ii3021|xy_net  )
);
defparam TEST_PCKRTINSERT_ii3021.x_mode = "4";
defparam TEST_PCKRTINSERT_ii3021.xy_mode = "0";
defparam TEST_PCKRTINSERT_ii3021.mode = 1;
defparam TEST_PCKRTINSERT_ii3021.config_data = 64'h0000ffffaaaaaaaa;
FG6X2 PCKRTINSERT_C10R17_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1401 ,
		/* f [4] (nc) */ nc1402 ,
		/* f [3] (nc) */ nc1403 ,
		/* f [2] (nc) */ nc1404 ,
		/* f [1] */ \ii2597|xy_net ,
		/* f [0] (nc) */ nc1405 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R17_lut_6|xy_net  )
);
defparam PCKRTINSERT_C10R17_lut_6.mode = 1;
defparam PCKRTINSERT_C10R17_lut_6.config_data = 64'h3333333333333333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[0]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0] .CLKSRSEL = 1'b1;
CVLVDS \io_swire_inst.cvlvds_inst0  (
	. FP_TD ( )
,
	. FP_TERM_DIFF_EN_B ( ),
	. IN_DEL_0 ( )
,
	. IN_DEL_1 ( )
,
	. OUT_DEL_0 ( )
,
	. OUT_DEL_1 ( )
,
	. PAD0 ( swire ),
	. PAD1 ( ),
	. RXD0 ( \io_swire_inst.id  ),
	. RXD1 ( ),
	. TED0 ( \io_swire_inst.f_oen  ),
	. TED1 ( ),
	. TXD0 ( \io_swire_inst.f_od  ),
	. TXD1 ( )
);
defparam \io_swire_inst.cvlvds_inst0 .CFG_DYN_IDEL_EN_0 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_swire_inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_DYN_IDEL_EN_1 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .NS_LV_1 = 2'h0;
defparam \io_swire_inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_IDEL_0 = 6'h0;
defparam \io_swire_inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_IDEL_1 = 6'h0;
defparam \io_swire_inst.cvlvds_inst0 .RX_DIG_EN_0 = 0;
defparam \io_swire_inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_DYN_ODEL_EN_0 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_IDEL_EN_0 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .RX_DIG_EN_1 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_DYN_ODEL_EN_1 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_IDEL_EN_1 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .TD = 4'h0;
defparam \io_swire_inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_ODEL_0 = 6'h0;
defparam \io_swire_inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_swire_inst.cvlvds_inst0 .NDR_0 = 15;
defparam \io_swire_inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_ODEL_1 = 6'h0;
defparam \io_swire_inst.cvlvds_inst0 .VPCI_EN_1 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .NDR_1 = 4'h0;
defparam \io_swire_inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_ODEL_EN_0 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .PDR_0 = 15;
defparam \io_swire_inst.cvlvds_inst0 .KEEP_1 = 2'h0;
defparam \io_swire_inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .CFG_ODEL_EN_1 = 1'b0;
defparam \io_swire_inst.cvlvds_inst0 .PDR_1 = 4'h0;
defparam \io_swire_inst.cvlvds_inst0 .TD_FP_EN = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1]  (
	. di ( \ii2569|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR mcu_arbiter_u_emif2apb_fpga_HRD_reg (
	. di ( \ii3335|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_u_emif2apb_fpga_HRD_reg.PRESET = 0;
defparam mcu_arbiter_u_emif2apb_fpga_HRD_reg.CLKSRSEL = 1'b0;
EMBMUX5S4 C12R13emb5k_misc_1_u14_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[14]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_14 )
);
defparam C12R13emb5k_misc_1_u14_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_6.ainv  )
);
defparam \carry_11_ADD_6.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2]  (
	. di ( \ii2570|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_0__ADD_0 (
	. a ( \carry_12_0__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C8R4_csi_logic|cin_net  ),
	. co ( \carry_12_0__ADD_0|co_net  ),
	. p ( \carry_12_0__ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_12_0__ADD_1 (
	. a ( \carry_12_0__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1]|qx_net  ),
	. ci ( \carry_12_0__ADD_0|co_net  ),
	. co ( \carry_12_0__ADD_1|co_net  ),
	. p ( \carry_12_0__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_12_0__ADD_1|s_net  )
);
ADD_1BIT carry_12_0__ADD_2 (
	. a ( \carry_12_0__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2]|qx_net  ),
	. ci ( \carry_12_0__ADD_1|co_net  ),
	. co ( \carry_12_0__ADD_2|co_net  ),
	. p ( \carry_12_0__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_12_0__ADD_2|s_net  )
);
ADD_1BIT carry_12_0__ADD_3 (
	. a ( \carry_12_0__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3]|qx_net  ),
	. ci ( \carry_12_0__ADD_2|co_net  ),
	. co ( \carry_12_0__ADD_3|co_net  ),
	. p ( \carry_12_0__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_12_0__ADD_3|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_0__ADD_4 (
	. a ( \carry_12_0__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4]|qx_net  ),
	. ci ( \carry_12_0__ADD_3|co_net  ),
	. co ( \carry_12_0__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_12_0__ADD_4|pb_net  ),
	. s ( \carry_12_0__ADD_4|s_net  )
);
ADD_1BIT carry_12_0__ADD_5 (
	. a ( \carry_12_0__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5]|qx_net  ),
	. ci ( \carry_12_0__ADD_4|co_net  ),
	. co ( \carry_12_0__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_12_0__ADD_5|pb_net  ),
	. s ( \carry_12_0__ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3]  (
	. di ( \ii2571|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_0__ADD_6 (
	. a ( \carry_12_0__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6]|qx_net  ),
	. ci ( \carry_12_0__ADD_5|co_net  ),
	. co ( \carry_12_0__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_12_0__ADD_6|pb_net  ),
	. s ( \carry_12_0__ADD_6|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[11].lbuf0 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_12_0__ADD_7 (
	. a ( \carry_12_0__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7]|qx_net  ),
	. ci ( \carry_12_0__ADD_6|co_net  ),
	. co ( \carry_12_0__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_12_0__ADD_7|pb_net  ),
	. s ( \carry_12_0__ADD_7|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_12_0__ADD_8 (
	. a ( \carry_12_0__ADD_8.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8]|qx_net  ),
	. ci ( \C8R5_csi_logic|cin_net  ),
	. co ( \carry_12_0__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_0__ADD_8|s_net  )
);
CARRY_SKIP_IN C8R8_csi_logic (
	. c0alt ( \C8R8_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C8R8_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C8R8_csi_logic.ALLOW_SKIP = 0;
defparam C8R8_csi_logic.CIN_BELOW = 0;
ADD_1BIT carry_12_0__ADD_9 (
	. a ( \carry_12_0__ADD_9.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9]|qx_net  ),
	. ci ( \carry_12_0__ADD_8|co_net  ),
	. co ( \carry_12_0__ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_0__ADD_9|s_net  )
);
LBUF \mcu_arbiter_mipi_sel_reg.lbuf1  (
	. asr ( \mcu_arbiter_mipi_sel_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_mipi_sel_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_mipi_sel_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_mipi_sel_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_1_u3_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[3]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_3 )
);
defparam C12R29emb5k_misc_1_u3_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[3]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4]  (
	. di ( \ii2572|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4] .CLKSRSEL = 1'b1;
AND4 C18R15_and4_logic (
	. a ( \carry_9_7__ADD_3|p_net  ),
	. b ( \carry_9_7__ADD_2|p_net  ),
	. c ( \carry_9_7__ADD_1|p_net  ),
	. d ( \carry_9_7__ADD_0|p_net  ),
	. o ( \C18R15_and4_logic|o_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[4]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5]  (
	. di ( \ii2573|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C18R7_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc1406 ,
		/* f [4] (nc) */ nc1407 ,
		/* f [3] */ \ii2339|xy_net ,
		/* f [2] (nc) */ nc1408 ,
		/* f [1] (nc) */ nc1409 ,
		/* f [0] (nc) */ nc1410 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R7_lut_0|xy_net  )
);
defparam PCKRTINSERT_C18R7_lut_0.mode = 1;
defparam PCKRTINSERT_C18R7_lut_0.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C18R7_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1411 ,
		/* f [4] (nc) */ nc1412 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[28]|qx_net ,
		/* f [2] (nc) */ nc1413 ,
		/* f [1] (nc) */ nc1414 ,
		/* f [0] (nc) */ nc1415 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R7_lut_1|xy_net  )
);
defparam PCKRTINSERT_C18R7_lut_1.mode = 1;
defparam PCKRTINSERT_C18R7_lut_1.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[5]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t47_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t47_out1_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6]  (
	. di ( \ii2574|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C18R22_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_13_ADD_7|co_net  ),
	. cin ( \C18R22_csi_logic|cin_net  ),
	. cskip4 ( \carry_13_ADD_3|co_net  ),
	. cskip8 ( \C18R21_csi_logic|cin_net  ),
	. p03 ( \C18R21_and4_logic|o_net  ),
	. p07 ( \C18R21_cso_logic|p8outb_net  ),
	. p47 ( \C18R21_cso_logic|p4outb_net  ),
	. ripple ( \C18R21_cso_logic|r4outb_net  )
);
defparam C18R22_csi_logic.ALLOW_SKIP = 1;
defparam C18R22_csi_logic.CIN_BELOW = 1;
EMBMUX5S4 C12R29emb5k_misc_2_u14_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[6]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_14 )
);
defparam C12R29emb5k_misc_2_u14_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[6]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R13_lut_4 (
	. f ( {
		/* f [5] */ \ii2460|xy_net ,
		/* f [4] (nc) */ nc1416 ,
		/* f [3] (nc) */ nc1417 ,
		/* f [2] (nc) */ nc1418 ,
		/* f [1] (nc) */ nc1419 ,
		/* f [0] (nc) */ nc1420 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R13_lut_4|xy_net  )
);
defparam PCKRTINSERT_C10R13_lut_4.mode = 1'b0;
defparam PCKRTINSERT_C10R13_lut_4.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7]  (
	. di ( \ii2575|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R13_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1421 ,
		/* f [4] (nc) */ nc1422 ,
		/* f [3] */ \ii2461|xy_net ,
		/* f [2] (nc) */ nc1423 ,
		/* f [1] (nc) */ nc1424 ,
		/* f [0] (nc) */ nc1425 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R13_lut_5|xy_net  )
);
defparam PCKRTINSERT_C10R13_lut_5.mode = 1;
defparam PCKRTINSERT_C10R13_lut_5.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C10R13_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1426 ,
		/* f [4] (nc) */ nc1427 ,
		/* f [3] */ \ii2646|xy_net ,
		/* f [2] (nc) */ nc1428 ,
		/* f [1] (nc) */ nc1429 ,
		/* f [0] (nc) */ nc1430 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R13_lut_6|xy_net  )
);
defparam PCKRTINSERT_C10R13_lut_6.mode = 1;
defparam PCKRTINSERT_C10R13_lut_6.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C10R13_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1431 ,
		/* f [4] (nc) */ nc1432 ,
		/* f [3] */ \ii2826|xy_net ,
		/* f [2] (nc) */ nc1433 ,
		/* f [1] (nc) */ nc1434 ,
		/* f [0] (nc) */ nc1435 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R13_lut_7|xy_net  )
);
defparam PCKRTINSERT_C10R13_lut_7.mode = 1;
defparam PCKRTINSERT_C10R13_lut_7.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d0|doa[7]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R13emb5k_misc_1_u10_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_10 )
);
defparam C12R13emb5k_misc_1_u10_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8]  (
	. di ( \ii2576|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9]  (
	. di ( \ii2577|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t75_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t75_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t75_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t75_out1_reg.CLKSRSEL = 1'b1;
AND4 C18R17_and4_logic (
	. a ( \carry_11_ADD_3|p_net  ),
	. b ( \carry_11_ADD_2|p_net  ),
	. c ( \carry_11_ADD_1|p_net  ),
	. d ( \carry_11_ADD_0|p_net  ),
	. o ( \C18R17_and4_logic|o_net  )
);
FG6X2 PCKRTINSERT_ii3317 (
	. f ( {
		/* f [5] (nc) */ nc1436 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[6]|qx_net ,
		/* f [3] (nc) */ nc1437 ,
		/* f [2] (nc) */ nc1438 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[17]_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[11]_net 
	} ),
	. x ( \PCKRTINSERT_ii3317|x_net  ),
	. xy ( \ii3317|xy_net  )
);
defparam PCKRTINSERT_ii3317.x_mode = "4";
defparam PCKRTINSERT_ii3317.xy_mode = "0_1";
defparam PCKRTINSERT_ii3317.mode = 1;
defparam PCKRTINSERT_ii3317.config_data = 64'h0000ffffbbbbbbbb;
CFG_NOTINV \carry_9_ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R7_lut_1|x_net  ),
	. o ( \carry_9_ADD_1.ainv  )
);
defparam \carry_9_ADD_1.notinv0 .SEL = 0;
FG6X2 PCKRTINSERT_ii3333 (
	. f ( {
		/* f [5] (nc) */ nc1439 ,
		/* f [4] */ \u_8051_u_h6_8051|memdatao_comb[4]_net ,
		/* f [3] (nc) */ nc1440 ,
		/* f [2] (nc) */ nc1441 ,
		/* f [1] */ \u_8051_u_h6_8051|memrd_comb_net ,
		/* f [0] */ \ii3317|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3333|x_net  ),
	. xy ( \ii3333|xy_net  )
);
defparam PCKRTINSERT_ii3333.x_mode = "4";
defparam PCKRTINSERT_ii3333.xy_mode = "0_1";
defparam PCKRTINSERT_ii3333.mode = 1;
defparam PCKRTINSERT_ii3333.config_data = 64'h0000ffff77777777;
FG6X2 PCKRTINSERT_ii3341 (
	. f ( {
		/* f [5] (nc) */ nc1442 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[2]|qx_net ,
		/* f [3] (nc) */ nc1443 ,
		/* f [2] (nc) */ nc1444 ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[0]_net 
	} ),
	. x ( \PCKRTINSERT_ii3341|x_net  ),
	. xy ( \ii3341|xy_net  )
);
defparam PCKRTINSERT_ii3341.x_mode = "4";
defparam PCKRTINSERT_ii3341.xy_mode = "0_1";
defparam PCKRTINSERT_ii3341.mode = 1;
defparam PCKRTINSERT_ii3341.config_data = 64'h0000ffffbbbbbbbb;
FG6X2 PCKRTINSERT_ii3344 (
	. f ( {
		/* f [5] (nc) */ nc1445 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[7]|qx_net ,
		/* f [3] (nc) */ nc1446 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] */ \ii3343|xy_net ,
		/* f [0] */ \ii3342|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3344|x_net  ),
	. xy ( \ii3344|xy_net  )
);
defparam PCKRTINSERT_ii3344.x_mode = "4";
defparam PCKRTINSERT_ii3344.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii3344.mode = 1;
defparam PCKRTINSERT_ii3344.config_data = 64'h0000ffff53535353;
EMBMUX5S4 C12R29emb5k_misc_2_u10_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[6]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_10 )
);
defparam C12R29emb5k_misc_2_u10_b_mux.SEL = 12;
FG6X2 PCKRTINSERT_ii3347 (
	. f ( {
		/* f [5] (nc) */ nc1447 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1448 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] */ \ii3346|xy_net ,
		/* f [0] */ \ii3345|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3347|x_net  ),
	. xy ( \ii3347|xy_net  )
);
defparam PCKRTINSERT_ii3347.x_mode = "4";
defparam PCKRTINSERT_ii3347.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii3347.mode = 1;
defparam PCKRTINSERT_ii3347.config_data = 64'h0000ffff53535353;
FG6X2 PCKRTINSERT_ii3350 (
	. f ( {
		/* f [5] (nc) */ nc1449 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[5]|qx_net ,
		/* f [3] (nc) */ nc1450 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] */ \ii3349|xy_net ,
		/* f [0] */ \ii3348|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3350|x_net  ),
	. xy ( \ii3350|xy_net  )
);
defparam PCKRTINSERT_ii3350.x_mode = "4";
defparam PCKRTINSERT_ii3350.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii3350.mode = 1;
defparam PCKRTINSERT_ii3350.config_data = 64'h0000ffff53535353;
FG6X2 TEST_PCKRTINSERT_ii3166 (
	. f ( {
		/* f [5] (nc) */ nc1451 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0]|qx_net ,
		/* f [3] (nc) */ nc1452 ,
		/* f [2] (nc) */ nc1453 ,
		/* f [1] (nc) */ nc1454 ,
		/* f [0] */ \carry_9_7__ADD_8|co_net 
	} ),
	. x ( \TEST_PCKRTINSERT_ii3166|x_net  ),
	. xy ( \ii3166|xy_net  )
);
defparam TEST_PCKRTINSERT_ii3166.x_mode = "4";
defparam TEST_PCKRTINSERT_ii3166.xy_mode = "0";
defparam TEST_PCKRTINSERT_ii3166.mode = 1;
defparam TEST_PCKRTINSERT_ii3166.config_data = 64'h0000ffffaaaaaaaa;
CARRY_SKIP_OUT C10R12_cso_logic (
	. p0b ( \carry_9_3__ADD_4|pb_net  ),
	. p1b ( \carry_9_3__ADD_5|pb_net  ),
	. p2b ( \carry_9_3__ADD_6|pb_net  ),
	. p3b ( \carry_9_3__ADD_7|pb_net  ),
	. p4outb ( \C10R12_cso_logic|p4outb_net  ),
	. p8outb ( \C10R12_cso_logic|p8outb_net  ),
	. plower4 ( \C10R12_and4_logic|o_net  ),
	. r4outb ( \C10R12_cso_logic|r4outb_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[0] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii3362 (
	. f ( {
		/* f [5] (nc) */ nc1455 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[4]|qx_net ,
		/* f [3] (nc) */ nc1456 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] */ \ii3361|xy_net ,
		/* f [0] */ \ii3360|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3362|x_net  ),
	. xy ( \ii3362|xy_net  )
);
defparam PCKRTINSERT_ii3362.x_mode = "4";
defparam PCKRTINSERT_ii3362.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii3362.mode = 1;
defparam PCKRTINSERT_ii3362.config_data = 64'h0000ffff53535353;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0]  (
	. di ( \ii2608|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_ii3377 (
	. f ( {
		/* f [5] (nc) */ nc1457 ,
		/* f [4] */ \ii3371|xy_net ,
		/* f [3] (nc) */ nc1458 ,
		/* f [2] (nc) */ nc1459 ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_valid_d_reg|qx_net ,
		/* f [0] */ \ii3376|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3377|x_net  ),
	. xy ( \ii3377|xy_net  )
);
defparam PCKRTINSERT_ii3377.x_mode = "4";
defparam PCKRTINSERT_ii3377.xy_mode = "0_1";
defparam PCKRTINSERT_ii3377.mode = 1;
defparam PCKRTINSERT_ii3377.config_data = 64'h0000ffff77777777;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[2] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii3379 (
	. f ( {
		/* f [5] (nc) */ nc1460 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[16]|qx_net ,
		/* f [3] (nc) */ nc1461 ,
		/* f [2] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[9]|qx_net ,
		/* f [1] */ \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8]|qx_net ,
		/* f [0] */ \ii3378|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3379|x_net  ),
	. xy ( \ii3379|xy_net  )
);
defparam PCKRTINSERT_ii3379.x_mode = "4";
defparam PCKRTINSERT_ii3379.xy_mode = "0_1_2";
defparam PCKRTINSERT_ii3379.mode = 1;
defparam PCKRTINSERT_ii3379.config_data = 64'h0000ffffabababab;
CARRY_SKIP_IN C14R22_csi_logic (
	. c0alt ( \C14R22_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C14R22_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C14R22_csi_logic.ALLOW_SKIP = 0;
defparam C14R22_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t46_reg_reg[1] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_1_u15_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[3]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_15 )
);
defparam C12R29emb5k_misc_1_u15_b_mux.SEL = 12;
ADD_1BIT carry_9_8__ADD_0 (
	. a ( \carry_9_8__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0]|qx_net  ),
	. ci ( \C18R9_csi_logic|cin_net  ),
	. co ( \carry_9_8__ADD_0|co_net  ),
	. p ( \carry_9_8__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_8__ADD_0|s_net  )
);
FG6X2 PCKRTINSERT_ii3387 (
	. f ( {
		/* f [5] (nc) */ nc1462 ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_payload_d_reg[16]|qx_net ,
		/* f [3] (nc) */ nc1463 ,
		/* f [2] (nc) */ nc1464 ,
		/* f [1] (nc) */ nc1465 ,
		/* f [0] */ \ii3386|xy_net 
	} ),
	. x ( \PCKRTINSERT_ii3387|x_net  ),
	. xy ( \ii3387|xy_net  )
);
defparam PCKRTINSERT_ii3387.x_mode = "4";
defparam PCKRTINSERT_ii3387.xy_mode = "0";
defparam PCKRTINSERT_ii3387.mode = 1;
defparam PCKRTINSERT_ii3387.config_data = 64'h0000ffffaaaaaaaa;
ADD_1BIT carry_9_8__ADD_1 (
	. a ( \carry_9_8__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1]|qx_net  ),
	. ci ( \carry_9_8__ADD_0|co_net  ),
	. co ( \carry_9_8__ADD_1|co_net  ),
	. p ( \carry_9_8__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_8__ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3] .CLKSRSEL = 1'b0;
ADD_1BIT carry_9_8__ADD_2 (
	. a ( \carry_9_8__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2]|qx_net  ),
	. ci ( \carry_9_8__ADD_1|co_net  ),
	. co ( \carry_9_8__ADD_2|co_net  ),
	. p ( \carry_9_8__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_8__ADD_2|s_net  )
);
ADD_1BIT carry_9_8__ADD_3 (
	. a ( \carry_9_8__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3]|qx_net  ),
	. ci ( \carry_9_8__ADD_2|co_net  ),
	. co ( \carry_9_8__ADD_3|co_net  ),
	. p ( \carry_9_8__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_8__ADD_3|s_net  )
);
ADD_1BIT carry_9_8__ADD_4 (
	. a ( \carry_9_8__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4]|qx_net  ),
	. ci ( \carry_9_8__ADD_3|co_net  ),
	. co ( \carry_9_8__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_8__ADD_4|pb_net  ),
	. s ( \carry_9_8__ADD_4|s_net  )
);
ADD_1BIT carry_9_8__ADD_5 (
	. a ( \carry_9_8__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5]|qx_net  ),
	. ci ( \carry_9_8__ADD_4|co_net  ),
	. co ( \carry_9_8__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_8__ADD_5|pb_net  ),
	. s ( \carry_9_8__ADD_5|s_net  )
);
ADD_1BIT carry_9_8__ADD_6 (
	. a ( \carry_9_8__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6]|qx_net  ),
	. ci ( \carry_9_8__ADD_5|co_net  ),
	. co ( \carry_9_8__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_8__ADD_6|pb_net  ),
	. s ( \carry_9_8__ADD_6|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_9_8__ADD_7 (
	. a ( \carry_9_8__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7]|qx_net  ),
	. ci ( \carry_9_8__ADD_6|co_net  ),
	. co ( \carry_9_8__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_8__ADD_7|pb_net  ),
	. s ( \carry_9_8__ADD_7|s_net  )
);
ADD_1BIT carry_9_8__ADD_8 (
	. a ( \carry_9_8__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C18R10_csi_logic|cin_net  ),
	. co ( \carry_9_8__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4]  (
	. di ( \PCKRTINSERT_C10R9_lut_5|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5]  (
	. di ( \PCKRTINSERT_C10R9_lut_4|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR mcu_arbiter_u_emif2apb_memack_reg (
	. di ( \ii3340|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memrd_s_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_memack_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_u_emif2apb_memack_reg.PRESET = 0;
defparam mcu_arbiter_u_emif2apb_memack_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6]  (
	. di ( \PCKRTINSERT_C10R9_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[0]  (
	. di ( \ii3344|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[0] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[10]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[3] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_4.ainv  )
);
defparam \carry_12_ADD_4.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10]  (
	. di ( \ii2221|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg (
	. di ( \ii3312|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_reg.CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[1]  (
	. di ( \ii3347|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[0].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[1] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[8]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3]  (
	. di ( \PCKRTINSERT_C18R14_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11]  (
	. di ( \ii2222|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[2]  (
	. di ( \ii3350|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[12]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[12] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[9]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4]  (
	. di ( \PCKRTINSERT_C18R14_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12]  (
	. di ( \ii2223|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[3]  (
	. di ( \ii3353|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[3]|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[13]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R29emb5k_misc_1_u11_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[3]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_11 )
);
defparam C12R29emb5k_misc_1_u11_b_mux.SEL = 12;
FG6X2 TEST_PCKRTINSERT_C14R7_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1466 ,
		/* f [4] (nc) */ nc1467 ,
		/* f [3] (nc) */ nc1468 ,
		/* f [2] (nc) */ nc1469 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[1]|qx_net ,
		/* f [0] (nc) */ nc1470 
	} ),
	. x ( \TEST_PCKRTINSERT_C14R7_lut_1|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C14R7_lut_1.x_mode = "1";
defparam TEST_PCKRTINSERT_C14R7_lut_1.xy_mode = "";
defparam TEST_PCKRTINSERT_C14R7_lut_1.mode = 1;
defparam TEST_PCKRTINSERT_C14R7_lut_1.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[6] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_C14R7_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1471 ,
		/* f [4] (nc) */ nc1472 ,
		/* f [3] (nc) */ nc1473 ,
		/* f [2] (nc) */ nc1474 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[2]|qx_net ,
		/* f [0] (nc) */ nc1475 
	} ),
	. x ( \TEST_PCKRTINSERT_C14R7_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C14R7_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C14R7_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C14R7_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C14R7_lut_2.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C14R7_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1476 ,
		/* f [4] (nc) */ nc1477 ,
		/* f [3] (nc) */ nc1478 ,
		/* f [2] (nc) */ nc1479 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3]|qx_net ,
		/* f [0] (nc) */ nc1480 
	} ),
	. x ( \TEST_PCKRTINSERT_C14R7_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C14R7_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C14R7_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C14R7_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C14R7_lut_3.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C14R7_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1481 ,
		/* f [4] (nc) */ nc1482 ,
		/* f [3] (nc) */ nc1483 ,
		/* f [2] (nc) */ nc1484 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[4]|qx_net ,
		/* f [0] (nc) */ nc1485 
	} ),
	. x ( \TEST_PCKRTINSERT_C14R7_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C14R7_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C14R7_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C14R7_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C14R7_lut_4.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13]  (
	. di ( \ii2224|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[4]  (
	. di ( \ii3356|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[4]|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[4] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[4] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_C14R7_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1486 ,
		/* f [4] (nc) */ nc1487 ,
		/* f [3] (nc) */ nc1488 ,
		/* f [2] (nc) */ nc1489 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[5]|qx_net ,
		/* f [0] (nc) */ nc1490 
	} ),
	. x ( \TEST_PCKRTINSERT_C14R7_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C14R7_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C14R7_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C14R7_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C14R7_lut_5.config_data = 64'h3333333355555555;
LBUF \mcu_arbiter_reg_sel_reg.lbuf0  (
	. asr ( \mcu_arbiter_reg_sel_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_reg_sel_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_reg_sel_reg.sclk1  ),
	. sr ( )
);
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_SYNC = 1;
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_EN = 1'b0;
defparam \mcu_arbiter_reg_sel_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 TEST_PCKRTINSERT_C14R7_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1491 ,
		/* f [4] (nc) */ nc1492 ,
		/* f [3] (nc) */ nc1493 ,
		/* f [2] (nc) */ nc1494 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1495 
	} ),
	. x ( \TEST_PCKRTINSERT_C14R7_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C14R7_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C14R7_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C14R7_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C14R7_lut_6.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[14]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[14] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_C14R7_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1496 ,
		/* f [4] (nc) */ nc1497 ,
		/* f [3] (nc) */ nc1498 ,
		/* f [2] (nc) */ nc1499 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1500 
	} ),
	. x ( \TEST_PCKRTINSERT_C14R7_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C14R7_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C14R7_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C14R7_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C14R7_lut_7.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6] .CLKSRSEL = 1'b1;
h6_r8051xc2 u_8051_u_h6_8051 (
	. clkcpu ( \u_pll_pll_u0|CO3_net  ),
	. clkcpuen ( ),
	. clkper ( \u_pll_pll_u0|CO3_net  ),
	. clkperen ( ),
	. hold ( \GND_0_inst|Y_net  ),
	. holda ( ),
	. intoccur ( ),
	. memack ( \ii2114|xy_net  ),
	. memaddr_comb ( {
		/* memaddr_comb [22] */ \u_8051_u_h6_8051|memaddr_comb[22]_net ,
		/* memaddr_comb [21] */ \u_8051_u_h6_8051|memaddr_comb[21]_net ,
		/* memaddr_comb [20] */ \u_8051_u_h6_8051|memaddr_comb[20]_net ,
		/* memaddr_comb [19] */ \u_8051_u_h6_8051|memaddr_comb[19]_net ,
		/* memaddr_comb [18] */ \u_8051_u_h6_8051|memaddr_comb[18]_net ,
		/* memaddr_comb [17] */ \u_8051_u_h6_8051|memaddr_comb[17]_net ,
		/* memaddr_comb [16] */ \u_8051_u_h6_8051|memaddr_comb[16]_net ,
		/* memaddr_comb [15] */ \u_8051_u_h6_8051|memaddr_comb[15]_net ,
		/* memaddr_comb [14] */ \u_8051_u_h6_8051|memaddr_comb[14]_net ,
		/* memaddr_comb [13] */ \u_8051_u_h6_8051|memaddr_comb[13]_net ,
		/* memaddr_comb [12] */ \u_8051_u_h6_8051|memaddr_comb[12]_net ,
		/* memaddr_comb [11] */ \u_8051_u_h6_8051|memaddr_comb[11]_net ,
		/* memaddr_comb [10] */ \u_8051_u_h6_8051|memaddr_comb[10]_net ,
		/* memaddr_comb [9] */ \u_8051_u_h6_8051|memaddr_comb[9]_net ,
		/* memaddr_comb [8] */ \u_8051_u_h6_8051|memaddr_comb[8]_net ,
		/* memaddr_comb [7] */ \u_8051_u_h6_8051|memaddr_comb[7]_net ,
		/* memaddr_comb [6] */ \u_8051_u_h6_8051|memaddr_comb[6]_net ,
		/* memaddr_comb [5] */ \u_8051_u_h6_8051|memaddr_comb[5]_net ,
		/* memaddr_comb [4] */ \u_8051_u_h6_8051|memaddr_comb[4]_net ,
		/* memaddr_comb [3] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* memaddr_comb [2] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* memaddr_comb [1] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* memaddr_comb [0] */ \u_8051_u_h6_8051|memaddr_comb[0]_net 
	} ),
	. memdatai ( {
		/* memdatai [7] */ \ii2130|xy_net ,
		/* memdatai [6] */ \ii2128|xy_net ,
		/* memdatai [5] */ \ii2126|xy_net ,
		/* memdatai [4] */ \ii2124|xy_net ,
		/* memdatai [3] */ \ii2122|xy_net ,
		/* memdatai [2] */ \ii2120|xy_net ,
		/* memdatai [1] */ \ii2118|xy_net ,
		/* memdatai [0] */ \ii2116|xy_net 
	} ),
	. memdatao_comb ( {
		/* memdatao_comb [7] */ \u_8051_u_h6_8051|memdatao_comb[7]_net ,
		/* memdatao_comb [6] */ \u_8051_u_h6_8051|memdatao_comb[6]_net ,
		/* memdatao_comb [5] */ \u_8051_u_h6_8051|memdatao_comb[5]_net ,
		/* memdatao_comb [4] */ \u_8051_u_h6_8051|memdatao_comb[4]_net ,
		/* memdatao_comb [3] */ \u_8051_u_h6_8051|memdatao_comb[3]_net ,
		/* memdatao_comb [2] */ \u_8051_u_h6_8051|memdatao_comb[2]_net ,
		/* memdatao_comb [1] */ \u_8051_u_h6_8051|memdatao_comb[1]_net ,
		/* memdatao_comb [0] */ \u_8051_u_h6_8051|memdatao_comb[0]_net 
	} ),
	. mempsack ( \ii2131|xy_net  ),
	. mempsrd_comb ( \u_8051_u_h6_8051|mempsrd_comb_net  ),
	. mempswr_comb ( \u_8051_u_h6_8051|mempswr_comb_net  ),
	. memrd_comb ( \u_8051_u_h6_8051|memrd_comb_net  ),
	. memwr_comb ( \u_8051_u_h6_8051|memwr_comb_net  ),
	. misoi ( ),
	. misoo ( ),
	. misotri ( ),
	. mosii ( ),
	. mosio ( ),
	. mositri ( ),
	. port0i ( {
		/* port0i [7] (nc) */ nc1501 ,
		/* port0i [6] (nc) */ nc1502 ,
		/* port0i [5] */ \io_phone_rst_inst|f_id[0]_net ,
		/* port0i [4] */ \ii2132|xy_net ,
		/* port0i [3] */ \glue_pasm_packet_finish_reg|qx_net ,
		/* port0i [2] (nc) */ nc1503 ,
		/* port0i [1] (nc) */ nc1504 ,
		/* port0i [0] (nc) */ nc1505 
	} ),
	. port0o ( {
		/* port0o [7] (nc) */ nc1506 ,
		/* port0o [6] (nc) */ nc1507 ,
		/* port0o [5] (nc) */ nc1508 ,
		/* port0o [4] (nc) */ nc1509 ,
		/* port0o [3] (nc) */ nc1510 ,
		/* port0o [2] */ \u_8051_u_h6_8051|port0o[2]_net ,
		/* port0o [1] */ \u_8051_u_h6_8051|port0o[1]_net ,
		/* port0o [0] */ \u_8051_u_h6_8051|port0o[0]_net 
	} ),
	. port1i ( )
,
	. port1o ( )
,
	. port2i ( )
,
	. port2o ( )
,
	. port3i ( )
,
	. port3o ( )
,
	. resetn ( \ii1982_dup|xy_net  ),
	. ro ( ),
	. scki ( ),
	. scko ( ),
	. scktri ( ),
	. scli ( ),
	. sclo ( ),
	. sdai ( ),
	. sdao ( ),
	. sfrack ( ),
	. sfraddr ( )
,
	. sfrdatai ( )
,
	. sfrdatao ( )
,
	. sfroe ( ),
	. sfrwe ( ),
	. spssn ( )
,
	. ssn ( ),
	. swd ( ),
	. waitstaten ( )
);
defparam u_8051_u_h6_8051.program_file = "../51_rx_pinf_tx_pinf_1080_reverse/Objects/mipi_rx_pinf_tx_pinf_1080.hex";
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14]  (
	. di ( \ii2225|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[5]  (
	. di ( \ii3359|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[5]|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[5] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[15]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[15] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15]  (
	. di ( \ii2226|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[6]  (
	. di ( \ii3362|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[6] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16]  (
	. di ( \PCKRTINSERT_ii3387|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[16] .CLKSRSEL = 1'b1;
CFGINV C8R4_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C8R4_altinv|o_net  )
);
defparam C8R4_altinv.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[14]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_2__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_3.ainv  )
);
defparam \carry_12_2__ADD_3.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16]  (
	. di ( \ii2227|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16] .CLKSRSEL = 1'b0;
REG2CKSR \mcu_arbiter_u_emif2apb_memdatai_reg[7]  (
	. di ( \ii3365|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_memdatai_reg[7]|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memdatai_reg[3].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[7] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[17]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[17] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_1__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_2.ainv  )
);
defparam \carry_12_1__ADD_2.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[15]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1] .CLKSRSEL = 1'b0;
CARRY_SKIP_IN C18R10_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_8__ADD_7|co_net  ),
	. cin ( \C18R10_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_8__ADD_3|co_net  ),
	. cskip8 ( \C18R9_csi_logic|cin_net  ),
	. p03 ( \C18R9_and4_logic|o_net  ),
	. p07 ( \C18R9_cso_logic|p8outb_net  ),
	. p47 ( \C18R9_cso_logic|p4outb_net  ),
	. ripple ( \C18R9_cso_logic|r4outb_net  )
);
defparam C18R10_csi_logic.ALLOW_SKIP = 1;
defparam C18R10_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17]  (
	. di ( \ii2228|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_0__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_1.ainv  )
);
defparam \carry_12_0__ADD_1.notinv0 .SEL = 1;
CFGINV C18R11_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C18R11_altinv|o_net  )
);
defparam C18R11_altinv.SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0]  (
	. di ( \ii3285|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2]  (
	. di ( \PCKRTINSERT_ii2799|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18]  (
	. di ( \ii2229|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[19]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[20]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1]  (
	. di ( \ii3304|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_C20R8_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1511 ,
		/* f [4] (nc) */ nc1512 ,
		/* f [3] (nc) */ nc1513 ,
		/* f [2] (nc) */ nc1514 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1]|qx_net ,
		/* f [0] (nc) */ nc1515 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R8_lut_1|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R8_lut_1.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R8_lut_1.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R8_lut_1.mode = 1;
defparam TEST_PCKRTINSERT_C20R8_lut_1.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C20R8_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1516 ,
		/* f [4] (nc) */ nc1517 ,
		/* f [3] (nc) */ nc1518 ,
		/* f [2] (nc) */ nc1519 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc1520 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R8_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R8_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R8_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R8_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C20R8_lut_2.config_data = 64'h3333333355555555;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 TEST_PCKRTINSERT_C20R8_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1521 ,
		/* f [4] (nc) */ nc1522 ,
		/* f [3] (nc) */ nc1523 ,
		/* f [2] (nc) */ nc1524 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3]|qx_net ,
		/* f [0] (nc) */ nc1525 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R8_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R8_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R8_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R8_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C20R8_lut_3.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C20R8_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1526 ,
		/* f [4] (nc) */ nc1527 ,
		/* f [3] (nc) */ nc1528 ,
		/* f [2] (nc) */ nc1529 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[4]|qx_net ,
		/* f [0] (nc) */ nc1530 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R8_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R8_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R8_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R8_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C20R8_lut_4.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19]  (
	. di ( \ii2230|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20]  (
	. di ( \ii2232|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C20R8_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1531 ,
		/* f [4] (nc) */ nc1532 ,
		/* f [3] (nc) */ nc1533 ,
		/* f [2] (nc) */ nc1534 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5]|qx_net ,
		/* f [0] (nc) */ nc1535 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R8_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R8_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R8_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R8_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C20R8_lut_5.config_data = 64'h3333333355555555;
FG6X2 TEST_PCKRTINSERT_C20R8_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1536 ,
		/* f [4] (nc) */ nc1537 ,
		/* f [3] (nc) */ nc1538 ,
		/* f [2] (nc) */ nc1539 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1540 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R8_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R8_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R8_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R8_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C20R8_lut_6.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[21]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21] .CLKSRSEL = 1'b1;
LBUF \mcu_arbiter_fifo_wr_d_reg.lbuf1  (
	. asr ( \mcu_arbiter_fifo_wr_d_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_fifo_wr_d_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_fifo_wr_d_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_fifo_wr_d_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 TEST_PCKRTINSERT_C20R8_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1541 ,
		/* f [4] (nc) */ nc1542 ,
		/* f [3] (nc) */ nc1543 ,
		/* f [2] (nc) */ nc1544 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1545 
	} ),
	. x ( \TEST_PCKRTINSERT_C20R8_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C20R8_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C20R8_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C20R8_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C20R8_lut_7.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0]  (
	. di ( \carry_9_6__ADD_0|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2]  (
	. di ( \ii3305|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[18]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21]  (
	. di ( \PCKRTINSERT_ii2074|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[22]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1]  (
	. di ( \carry_9_6__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3]  (
	. di ( \ii3306|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R21emb5k_misc_1_u14_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[22]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_14 )
);
defparam C12R21emb5k_misc_1_u14_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22]  (
	. di ( \PCKRTINSERT_ii2208|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[23]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[23] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2]  (
	. di ( \carry_9_6__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4]  (
	. di ( \ii3307|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_2_u7_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[7]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_7 )
);
defparam C12R29emb5k_misc_2_u7_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23]  (
	. di ( \ii2235|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[24]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[24] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3]  (
	. di ( \carry_9_6__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5]  (
	. di ( \ii3308|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R5emb5k_misc_1_u15_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_15 )
);
defparam C12R5emb5k_misc_1_u15_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24]  (
	. di ( \ii2236|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_10__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_10__ADD_8.ainv  )
);
defparam \carry_9_10__ADD_8.notinv0 .SEL = 1;
FIFOCTRL18KV1 \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl  (
	. clka ( \u_pll_pll_u0|CO0_net  ),
	. clkb ( \u_pll_pll_u0|CO0_net  ),
	. empty ( ),
	. full ( ),
	. overflow ( ),
	. peek_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.peek_rd_en  ),
	. prog_empty ( ),
	. prog_full ( ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rd_mem_n  ),
	. rd_req_n ( \ii1989|xy_net  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.rptr [0]
	} ),
	. rst_n ( \ii1987|xy_net  ),
	. underflow ( ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.wr_mem_n  ),
	. wr_req_n ( \ii1990|xy_net  ),
	. wrdp_rd_flag ( ),
	. write_drop ( \GND_0_inst|Y_net  ),
	. write_save ( \GND_0_inst|Y_net  )
);
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .R_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .DEPTH_EXT_MODE = 3;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .W_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .USR_PE = 8160;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .USR_PF = 15840;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[25]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_ADD_1.ainv  )
);
defparam \carry_8_ADD_1.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4]  (
	. di ( \carry_9_6__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6]  (
	. di ( \ii3309|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25]  (
	. di ( \ii2237|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5]  (
	. di ( \carry_9_6__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7]  (
	. di ( \ii3310|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_9__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R13_lut_7|x_net  ),
	. o ( \carry_9_9__ADD_7.ainv  )
);
defparam \carry_9_9__ADD_7.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26]  (
	. di ( \ii2238|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[27]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6]  (
	. di ( \carry_9_6__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[6] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_8__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R9_lut_6|x_net  ),
	. o ( \carry_9_8__ADD_6.ainv  )
);
defparam \carry_9_8__ADD_6.notinv0 .SEL = 0;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1546 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[2]|qx_net ,
		/* f [3] (nc) */ nc1547 ,
		/* f [2] (nc) */ nc1548 ,
		/* f [1] (nc) */ nc1549 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[18]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27]  (
	. di ( \ii2239|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_7__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf|x_net  ),
	. o ( \carry_9_7__ADD_5.ainv  )
);
defparam \carry_9_7__ADD_5.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[28]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7]  (
	. di ( \carry_9_6__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_6__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R16_lut_4|x_net  ),
	. o ( \carry_9_6__ADD_4.ainv  )
);
defparam \carry_9_6__ADD_4.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28]  (
	. di ( \ii2240|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_13__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2112|x_net  ),
	. o ( \carry_9_13__ADD_0.ainv  )
);
defparam \carry_9_13__ADD_0.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4]  (
	. di ( \PCKRTINSERT_C20R20_lut_5|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29]  (
	. di ( \glue_rx_packet_tx_packet_rx_payload_d_reg[29]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30]  (
	. di ( \PCKRTINSERT_C10R5_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]  (
	. di ( \ii3137|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R21emb5k_misc_1_u10_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[18]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_10 )
);
defparam C12R21emb5k_misc_1_u10_b_mux.SEL = 0;
CFG_NOTINV \carry_9_5__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C14R7_lut_3|x_net  ),
	. o ( \carry_9_5__ADD_3.ainv  )
);
defparam \carry_9_5__ADD_3.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29]  (
	. di ( \ii2242|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30]  (
	. di ( \ii2244|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5]  (
	. di ( \PCKRTINSERT_C20R20_lut_4|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_4__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_2|x_net  ),
	. o ( \carry_9_4__ADD_2.ainv  )
);
defparam \carry_9_4__ADD_2.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31]  (
	. di ( \PCKRTINSERT_C10R5_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[31] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_2_u3_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[7]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_3 )
);
defparam C12R29emb5k_misc_2_u3_b_mux.SEL = 12;
CFG_NOTINV \carry_9_3__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2756|x_net  ),
	. o ( \carry_9_3__ADD_1.ainv  )
);
defparam \carry_9_3__ADD_1.notinv0 .SEL = 0;
EMBMUX5S4 C12R1emb5k_misc_1_u9_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_9 )
);
defparam C12R1emb5k_misc_1_u9_b_mux.SEL = 12;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31]  (
	. di ( \ii2245|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6]  (
	. di ( \PCKRTINSERT_C20R20_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR mcu_arbiter_u_emif2apb_memrd_s_reg (
	. di ( \ii3333|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memrd_s_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_memrd_s_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_u_emif2apb_memrd_s_reg.PRESET = 0;
defparam mcu_arbiter_u_emif2apb_memrd_s_reg.CLKSRSEL = 1'b0;
CFG_NOTINV \carry_13_ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_2.ainv  )
);
defparam \carry_13_ADD_2.notinv0 .SEL = 1;
EMBMUX5S4 C12R5emb5k_misc_1_u11_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[27]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_11 )
);
defparam C12R5emb5k_misc_1_u11_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7]  (
	. di ( \PCKRTINSERT_C20R20_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[0] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16].lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_13_ADD_0 (
	. a ( \carry_13_ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C18R21_csi_logic|cin_net  ),
	. co ( \carry_13_ADD_0|co_net  ),
	. p ( \carry_13_ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg (
	. di ( \ii3314|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.CLKSRSEL = 1'b1;
ADD_1BIT carry_13_ADD_1 (
	. a ( \carry_13_ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1]|qx_net  ),
	. ci ( \carry_13_ADD_0|co_net  ),
	. co ( \carry_13_ADD_1|co_net  ),
	. p ( \carry_13_ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_13_ADD_1|s_net  )
);
ADD_1BIT carry_13_ADD_2 (
	. a ( \carry_13_ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2]|qx_net  ),
	. ci ( \carry_13_ADD_1|co_net  ),
	. co ( \carry_13_ADD_2|co_net  ),
	. p ( \carry_13_ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_13_ADD_2|s_net  )
);
ADD_1BIT carry_13_ADD_3 (
	. a ( \carry_13_ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3]|qx_net  ),
	. ci ( \carry_13_ADD_2|co_net  ),
	. co ( \carry_13_ADD_3|co_net  ),
	. p ( \carry_13_ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_13_ADD_3|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[17].lbuf0 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_13_ADD_4 (
	. a ( \carry_13_ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4]|qx_net  ),
	. ci ( \carry_13_ADD_3|co_net  ),
	. co ( \carry_13_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_13_ADD_4|pb_net  ),
	. s ( \carry_13_ADD_4|s_net  )
);
ADD_1BIT carry_13_ADD_5 (
	. a ( \carry_13_ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5]|qx_net  ),
	. ci ( \carry_13_ADD_4|co_net  ),
	. co ( \carry_13_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_13_ADD_5|pb_net  ),
	. s ( \carry_13_ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_data_process_frame_start_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0] .CLKSRSEL = 1'b1;
ADD_1BIT carry_13_ADD_6 (
	. a ( \carry_13_ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6]|qx_net  ),
	. ci ( \carry_13_ADD_5|co_net  ),
	. co ( \carry_13_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_13_ADD_6|pb_net  ),
	. s ( \carry_13_ADD_6|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[1] .CLKSRSEL = 1'b0;
ADD_1BIT carry_13_ADD_7 (
	. a ( \carry_13_ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7]|qx_net  ),
	. ci ( \carry_13_ADD_6|co_net  ),
	. co ( \carry_13_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_13_ADD_7|pb_net  ),
	. s ( \carry_13_ADD_7|s_net  )
);
ADD_1BIT carry_13_ADD_8 (
	. a ( \carry_13_ADD_8.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8]|qx_net  ),
	. ci ( \C18R22_csi_logic|cin_net  ),
	. co ( \carry_13_ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_13_ADD_8|s_net  )
);
ADD_1BIT carry_13_ADD_9 (
	. a ( \carry_13_ADD_9.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9]|qx_net  ),
	. ci ( \carry_13_ADD_8|co_net  ),
	. co ( \carry_13_ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_13_ADD_9|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_8_ADD_0 (
	. a ( \carry_8_ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C14R17_csi_logic|cin_net  ),
	. co ( \carry_8_ADD_0|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_8_ADD_1 (
	. a ( \carry_8_ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[1]|qx_net  ),
	. ci ( \carry_8_ADD_0|co_net  ),
	. co ( \carry_8_ADD_1|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_ADD_1|s_net  )
);
ADD_1BIT carry_8_ADD_2 (
	. a ( \carry_8_ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[2]|qx_net  ),
	. ci ( \carry_8_ADD_1|co_net  ),
	. co ( \carry_8_ADD_2|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_ADD_2|s_net  )
);
CFG_NOTINV \carry_11_ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_4.ainv  )
);
defparam \carry_11_ADD_4.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_ADD_3 (
	. a ( \carry_8_ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[3]|qx_net  ),
	. ci ( \carry_8_ADD_2|co_net  ),
	. co ( \carry_8_ADD_3|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_ADD_3|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[2] .CLKSRSEL = 1'b0;
ADD_1BIT carry_8_ADD_4 (
	. a ( \carry_8_ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[4]|qx_net  ),
	. ci ( \carry_8_ADD_3|co_net  ),
	. co ( \carry_8_ADD_4|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_ADD_4|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_ADD_5 (
	. a ( \carry_8_ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[5]|qx_net  ),
	. ci ( \carry_8_ADD_4|co_net  ),
	. co ( \carry_8_ADD_5|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_ADD_5|s_net  )
);
ADD_1BIT carry_8_ADD_6 (
	. a ( \carry_8_ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6]|qx_net  ),
	. ci ( \carry_8_ADD_5|co_net  ),
	. co ( \carry_8_ADD_6|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_ADD_6|s_net  )
);
ADD_1BIT carry_8_ADD_7 (
	. a ( \carry_8_ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[7]|qx_net  ),
	. ci ( \carry_8_ADD_6|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_ADD_7|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t61_out1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].lbuf0 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R1emb5k_misc_1_u5_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_5 )
);
defparam C12R1emb5k_misc_1_u5_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg (
	. di ( \ii2426|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5] .CLKSRSEL = 1'b1;
IOC_LVDS_v2 \io_phone_rst_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. idel_update_o ( )
,
	. in_del ( )
,
	. in_del_update ( ),
	. odel_update_o ( )
,
	. oen ( ),
	. out_del ( )
,
	. out_del_update ( ),
	. q ( {
		/* q [7] (nc) */ nc1550 ,
		/* q [6] (nc) */ nc1551 ,
		/* q [5] (nc) */ nc1552 ,
		/* q [4] (nc) */ nc1553 ,
		/* q [3] (nc) */ nc1554 ,
		/* q [2] (nc) */ nc1555 ,
		/* q [1] (nc) */ nc1556 ,
		/* q [0] */ \io_phone_rst_inst|f_id[0]_net 
	} ),
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_phone_rst_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_phone_rst_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_phone_rst_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK_OUT_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b0000;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b000;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_phone_rst_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0]  (
	. di ( \ii2487|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[25].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR mcu_arbiter_fifo_clr_f_reg (
	. di ( \mcu_arbiter_func_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_fifo_clr_f_reg.mclk1b  ),
	. qx ( \mcu_arbiter_fifo_clr_f_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_fifo_clr_f_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_fifo_clr_f_reg.sr1  )
);
defparam mcu_arbiter_fifo_clr_f_reg.PRESET = 0;
defparam mcu_arbiter_fifo_clr_f_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1]  (
	. di ( \PCKRTINSERT_ii2647|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C8R4_csi_logic (
	. c0alt ( \C8R4_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C8R4_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C8R4_csi_logic.ALLOW_SKIP = 0;
defparam C8R4_csi_logic.CIN_BELOW = 0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18].lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In1p_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_IN C20R17_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_6__ADD_7|co_net  ),
	. cin ( \C20R17_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_6__ADD_3|co_net  ),
	. cskip8 ( \C20R16_csi_logic|cin_net  ),
	. p03 ( \C20R16_and4_logic|o_net  ),
	. p07 ( \C20R16_cso_logic|p8outb_net  ),
	. p47 ( \C20R16_cso_logic|p4outb_net  ),
	. ripple ( \C20R16_cso_logic|r4outb_net  )
);
defparam C20R17_csi_logic.ALLOW_SKIP = 1;
defparam C20R17_csi_logic.CIN_BELOW = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2]  (
	. di ( \ii2489|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R1emb5k_misc_1_u1_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_1 )
);
defparam C12R1emb5k_misc_1_u1_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3]  (
	. di ( \ii2490|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0]  (
	. di ( \ii2296|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R17emb5k_misc_1_u12_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_12 )
);
defparam C12R17emb5k_misc_1_u12_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4]  (
	. di ( \ii2491|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[41].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1]  (
	. di ( \ii2330|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C18R17_csi_logic (
	. c0alt ( \C18R17_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C18R17_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C18R17_csi_logic.ALLOW_SKIP = 0;
defparam C18R17_csi_logic.CIN_BELOW = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR mcu_arbiter_u_emif2apb_memwr_s_reg (
	. di ( \ii3366|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_memrd_s_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_memwr_s_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_memrd_s_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_u_emif2apb_memwr_s_reg.PRESET = 0;
defparam mcu_arbiter_u_emif2apb_memwr_s_reg.CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1557 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[23]|qx_net ,
		/* f [3] (nc) */ nc1558 ,
		/* f [2] (nc) */ nc1559 ,
		/* f [1] (nc) */ nc1560 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[30]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf.config_data = 64'h0000ffff55555555;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1561 ,
		/* f [4] */ \GND_0_inst|Y_net ,
		/* f [3] (nc) */ nc1562 ,
		/* f [2] (nc) */ nc1563 ,
		/* f [1] (nc) */ nc1564 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[29]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5]  (
	. di ( \ii2492|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_2__ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_10.ainv  )
);
defparam \carry_12_2__ADD_10.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2]  (
	. di ( \ii2331|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6]  (
	. di ( \ii2493|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3]  (
	. di ( \ii2332|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7]  (
	. di ( \ii2494|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4]  (
	. di ( \ii2333|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1565 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3]|qx_net ,
		/* f [3] (nc) */ nc1566 ,
		/* f [2] (nc) */ nc1567 ,
		/* f [1] (nc) */ nc1568 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[19]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5]  (
	. di ( \ii2334|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5] .CLKSRSEL = 1'b1;
MIPI_TOP mipi_inst_u_mipi1 (
	. AUTO_PD_EN ( \GND_0_inst|Y_net  ),
	. BITCLK ( \mipi_inst_u_mipi_pll|CLKOUT1_net  ),
	. CLKN ( ),
	. CLKP ( ),
	. CLK_LB_ACTIVE ( ),
	. CM ( )
,
	. CN ( )
,
	. CO ( )
,
	. D0_LB_ACTIVE ( )
,
	. D0_LB_BYTE_CNT ( )
,
	. D0_LB_ERR_CNT ( )
,
	. D0_LB_PASS ( )
,
	. D0_LB_VALID ( )
,
	. D1_LB_ACTIVE ( )
,
	. D1_LB_BYTE_CNT ( )
,
	. D1_LB_ERR_CNT ( )
,
	. D1_LB_PASS ( )
,
	. D1_LB_VALID ( )
,
	. D2_LB_ACTIVE ( )
,
	. D2_LB_BYTE_CNT ( )
,
	. D2_LB_ERR_CNT ( )
,
	. D2_LB_PASS ( )
,
	. D2_LB_VALID ( )
,
	. D3_LB_ACTIVE ( )
,
	. D3_LB_BYTE_CNT ( )
,
	. D3_LB_ERR_CNT ( )
,
	. D3_LB_PASS ( )
,
	. D3_LB_VALID ( )
,
	. DATAN0 ( ),
	. DATAN1 ( ),
	. DATAN2 ( ),
	. DATAN3 ( ),
	. DATAP0 ( ),
	. DATAP1 ( ),
	. DATAP2 ( ),
	. DATAP3 ( ),
	. DC_TEST_OUT ( )
,
	. Direction_ln0 ( ),
	. Direction_ln1 ( ),
	. Direction_ln2 ( ),
	. Direction_ln3 ( ),
	. ENP_DESER ( \GND_0_inst|Y_net  ),
	. ErrContentionLp0_ln0 ( ),
	. ErrContentionLp0_ln1 ( ),
	. ErrContentionLp0_ln2 ( ),
	. ErrContentionLp0_ln3 ( ),
	. ErrContentionLp1_ln0 ( ),
	. ErrContentionLp1_ln1 ( ),
	. ErrContentionLp1_ln2 ( ),
	. ErrContentionLp1_ln3 ( ),
	. ErrControl_ln0 ( ),
	. ErrControl_ln1 ( ),
	. ErrControl_ln2 ( ),
	. ErrControl_ln3 ( ),
	. ErrEsc_ln0 ( ),
	. ErrEsc_ln1 ( ),
	. ErrEsc_ln2 ( ),
	. ErrEsc_ln3 ( ),
	. ErrSotHS_ln0 ( ),
	. ErrSotHS_ln1 ( ),
	. ErrSotHS_ln2 ( ),
	. ErrSotHS_ln3 ( ),
	. ErrSotSyncHS_ln0 ( ),
	. ErrSotSyncHS_ln1 ( ),
	. ErrSotSyncHS_ln2 ( ),
	. ErrSotSyncHS_ln3 ( ),
	. ErrSyncEsc_ln0 ( ),
	. ErrSyncEsc_ln1 ( ),
	. ErrSyncEsc_ln2 ( ),
	. ErrSyncEsc_ln3 ( ),
	. LOCK ( ),
	. PD_DPHY ( \ii2049|xy_net  ),
	. RxActiveHS ( \mipi_inst_u_mipi1|RxActiveHS_net  ),
	. RxActiveHS_ln0 ( ),
	. RxActiveHS_ln1 ( ),
	. RxActiveHS_ln2 ( ),
	. RxActiveHS_ln3 ( ),
	. RxByteClkHS ( ),
	. RxClkActiveHS ( ),
	. RxClkEsc_ln0 ( ),
	. RxClkEsc_ln1 ( ),
	. RxClkEsc_ln2 ( ),
	. RxClkEsc_ln3 ( ),
	. RxDataEsc_ln0 ( )
,
	. RxDataEsc_ln1 ( )
,
	. RxDataEsc_ln2 ( )
,
	. RxDataEsc_ln3 ( )
,
	. RxDataHS_ln0 ( )
,
	. RxDataHS_ln1 ( )
,
	. RxDataHS_ln2 ( )
,
	. RxDataHS_ln3 ( )
,
	. RxEscClk ( \u_pll_pll_u0|CO2_net  ),
	. RxLpdtEsc ( ),
	. RxLpdtEsc_ln0 ( ),
	. RxLpdtEsc_ln1 ( ),
	. RxLpdtEsc_ln2 ( ),
	. RxLpdtEsc_ln3 ( ),
	. RxSyncHS ( ),
	. RxSyncHS_ln0 ( ),
	. RxSyncHS_ln1 ( ),
	. RxSyncHS_ln2 ( ),
	. RxSyncHS_ln3 ( ),
	. RxTriggerEsc_ln0 ( )
,
	. RxTriggerEsc_ln1 ( )
,
	. RxTriggerEsc_ln2 ( )
,
	. RxTriggerEsc_ln3 ( )
,
	. RxUlpsClkNot ( ),
	. RxUlpsEsc_ln0 ( ),
	. RxUlpsEsc_ln1 ( ),
	. RxUlpsEsc_ln2 ( ),
	. RxUlpsEsc_ln3 ( ),
	. RxValidEsc_ln0 ( ),
	. RxValidEsc_ln1 ( ),
	. RxValidEsc_ln2 ( ),
	. RxValidEsc_ln3 ( ),
	. RxValidHS_ln0 ( ),
	. RxValidHS_ln1 ( ),
	. RxValidHS_ln2 ( ),
	. RxValidHS_ln3 ( ),
	. Stopstate_ln0 ( ),
	. Stopstate_ln1 ( ),
	. Stopstate_ln2 ( ),
	. Stopstate_ln3 ( ),
	. Stopstate_lnclk ( ),
	. TEST_ENBL ( {
		/* TEST_ENBL [5] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [4] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [3] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [2] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [1] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [0] */ \GND_0_inst|Y_net 
	} ),
	. TEST_PATTERN ( )
,
	. TxEscClk ( \u_pll_pll_u0|CO1_net  ),
	. TxReadyEsc_ln0 ( ),
	. TxReadyEsc_ln1 ( ),
	. TxReadyEsc_ln2 ( ),
	. TxReadyEsc_ln3 ( ),
	. TxReadyHS_ln0 ( ),
	. TxReadyHS_ln1 ( ),
	. TxReadyHS_ln2 ( ),
	. TxReadyHS_ln3 ( ),
	. UlpsActiveNot_ln0 ( ),
	. UlpsActiveNot_ln1 ( ),
	. UlpsActiveNot_ln2 ( ),
	. UlpsActiveNot_ln3 ( ),
	. UlpsActiveNot_lnclk ( ),
	. clk ( ),
	. clk_periph ( \u_pll_pll_u0|CO0_net  ),
	. dpi_host_underrun_err ( ),
	. dpi_pclk ( ),
	. enable_dpi_port ( \GND_0_inst|Y_net  ),
	. enable_raw_dsi_port ( \VCC_0_inst|Y_net  ),
	. ext_Enable_ln0 ( ),
	. ext_Enable_ln1 ( ),
	. ext_Enable_ln2 ( ),
	. ext_Enable_ln3 ( ),
	. ext_Enable_lnclk ( ),
	. ext_ForceRxmode_ln0 ( ),
	. ext_ForceRxmode_ln1 ( ),
	. ext_ForceRxmode_ln2 ( ),
	. ext_ForceRxmode_ln3 ( ),
	. ext_ForceTxStopmode_ln0 ( ),
	. ext_ForceTxStopmode_ln1 ( ),
	. ext_ForceTxStopmode_ln2 ( ),
	. ext_ForceTxStopmode_ln3 ( ),
	. ext_TurnDisable_ln0 ( ),
	. ext_TurnDisable_ln1 ( ),
	. ext_TurnDisable_ln2 ( ),
	. ext_TurnDisable_ln3 ( ),
	. ext_TurnRequest_ln0 ( ),
	. ext_TurnRequest_ln1 ( ),
	. ext_TurnRequest_ln2 ( ),
	. ext_TurnRequest_ln3 ( ),
	. ext_TxDataEsc_ln0 ( )
,
	. ext_TxDataEsc_ln1 ( )
,
	. ext_TxDataEsc_ln2 ( )
,
	. ext_TxDataEsc_ln3 ( )
,
	. ext_TxDataHS_ln0 ( )
,
	. ext_TxDataHS_ln1 ( )
,
	. ext_TxDataHS_ln2 ( )
,
	. ext_TxDataHS_ln3 ( )
,
	. ext_TxLpdtEsc_ln0 ( ),
	. ext_TxLpdtEsc_ln1 ( ),
	. ext_TxLpdtEsc_ln2 ( ),
	. ext_TxLpdtEsc_ln3 ( ),
	. ext_TxRequestEsc_ln0 ( ),
	. ext_TxRequestEsc_ln1 ( ),
	. ext_TxRequestEsc_ln2 ( ),
	. ext_TxRequestEsc_ln3 ( ),
	. ext_TxRequestHS_ln0 ( ),
	. ext_TxRequestHS_ln1 ( ),
	. ext_TxRequestHS_ln2 ( ),
	. ext_TxRequestHS_ln3 ( ),
	. ext_TxRequestHS_lnclk ( ),
	. ext_TxTriggerEsc_ln0 ( )
,
	. ext_TxTriggerEsc_ln1 ( )
,
	. ext_TxTriggerEsc_ln2 ( )
,
	. ext_TxTriggerEsc_ln3 ( )
,
	. ext_TxUlpsClk_lnclk ( ),
	. ext_TxUlpsEsc_ln0 ( ),
	. ext_TxUlpsEsc_ln1 ( ),
	. ext_TxUlpsEsc_ln2 ( ),
	. ext_TxUlpsEsc_ln3 ( ),
	. ext_TxUlpsExit_ln0 ( ),
	. ext_TxUlpsExit_ln1 ( ),
	. ext_TxUlpsExit_ln2 ( ),
	. ext_TxUlpsExit_ln3 ( ),
	. ext_TxUlpsExit_lnclk ( ),
	. ext_TxValidEsc_ln0 ( ),
	. ext_TxValidEsc_ln1 ( ),
	. ext_TxValidEsc_ln2 ( ),
	. ext_TxValidEsc_ln3 ( ),
	. host_bta_timeout ( ),
	. host_crc_err ( ),
	. host_dphy_direction ( ),
	. host_dphy_turnaround ( ),
	. host_dpi_cm ( ),
	. host_dpi_d ( )
,
	. host_dpi_de ( ),
	. host_dpi_hsync ( ),
	. host_dpi_sd ( ),
	. host_dpi_vsync ( ),
	. host_ecc_err ( ),
	. host_ecc_err_pos ( )
,
	. host_ecc_one_bit_err ( ),
	. host_ecc_one_bit_err_pos ( )
,
	. host_ecc_two_bit_err ( ),
	. host_hs_tx_timeout ( ),
	. host_lp_rx_timeout ( ),
	. host_rx_cmd_byte_count ( )
,
	. host_rx_cmd_data_type ( )
,
	. host_rx_cmd_valid ( ),
	. host_rx_cmd_vc ( )
,
	. host_rx_payload ( )
,
	. host_rx_payload_valid ( ),
	. host_rx_payload_valid_last ( ),
	. host_trigger_ack ( ),
	. host_trigger_req ( ),
	. host_trigger_send ( )
,
	. host_tx_active ( ),
	. host_tx_cmd_ack ( ),
	. host_tx_cmd_byte_count ( )
,
	. host_tx_cmd_data_type ( )
,
	. host_tx_cmd_req ( ),
	. host_tx_cmd_vc ( )
,
	. host_tx_hs_mode ( ),
	. host_tx_payload ( )
,
	. host_tx_payload_en ( ),
	. host_tx_payload_en_last ( ),
	. host_tx_ulps_active ( )
,
	. host_tx_ulps_enable ( )
,
	. hs_rx_timeout ( ),
	. lp_tx_timeout ( ),
	. paddr ( {
		/* paddr [17] */ \GND_0_inst|Y_net ,
		/* paddr [16] */ \GND_0_inst|Y_net ,
		/* paddr [15] */ \GND_0_inst|Y_net ,
		/* paddr [14] */ \GND_0_inst|Y_net ,
		/* paddr [13] */ \GND_0_inst|Y_net ,
		/* paddr [12] */ \GND_0_inst|Y_net ,
		/* paddr [11] */ \GND_0_inst|Y_net ,
		/* paddr [10] */ \GND_0_inst|Y_net ,
		/* paddr [9] */ \u_8051_u_h6_8051|memaddr_comb[9]_net ,
		/* paddr [8] */ \u_8051_u_h6_8051|memaddr_comb[8]_net ,
		/* paddr [7] */ \u_8051_u_h6_8051|memaddr_comb[7]_net ,
		/* paddr [6] */ \u_8051_u_h6_8051|memaddr_comb[6]_net ,
		/* paddr [5] */ \u_8051_u_h6_8051|memaddr_comb[5]_net ,
		/* paddr [4] */ \u_8051_u_h6_8051|memaddr_comb[4]_net ,
		/* paddr [3] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* paddr [2] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* paddr [1] */ \GND_0_inst|Y_net ,
		/* paddr [0] */ \GND_0_inst|Y_net 
	} ),
	. pclk ( \u_pll_pll_u0|CO3_net  ),
	. pclk_reset_n ( \ii1982|xy_net  ),
	. penable ( \ii2050|xy_net  ),
	. periph_bta_timeout ( ),
	. periph_crc_err ( ),
	. periph_dphy_direction ( \mipi_inst_u_mipi1|periph_dphy_direction_net  ),
	. periph_dpi_cm ( ),
	. periph_dpi_d ( )
,
	. periph_dpi_de ( ),
	. periph_dpi_hsync ( ),
	. periph_dpi_peripheral_output_dropped ( ),
	. periph_dpi_sd ( ),
	. periph_dpi_vsync ( ),
	. periph_ecc_err ( ),
	. periph_ecc_err_pos ( )
,
	. periph_ecc_one_bit_err ( ),
	. periph_ecc_one_bit_err_pos ( )
,
	. periph_ecc_two_bit_err ( ),
	. periph_rx_cmd ( {
		/* periph_rx_cmd [23] (nc) */ nc1569 ,
		/* periph_rx_cmd [22] (nc) */ nc1570 ,
		/* periph_rx_cmd [21] (nc) */ nc1571 ,
		/* periph_rx_cmd [20] (nc) */ nc1572 ,
		/* periph_rx_cmd [19] (nc) */ nc1573 ,
		/* periph_rx_cmd [18] (nc) */ nc1574 ,
		/* periph_rx_cmd [17] (nc) */ nc1575 ,
		/* periph_rx_cmd [16] (nc) */ nc1576 ,
		/* periph_rx_cmd [15] */ \mipi_inst_u_mipi1|periph_rx_cmd[15]_net ,
		/* periph_rx_cmd [14] */ \mipi_inst_u_mipi1|periph_rx_cmd[14]_net ,
		/* periph_rx_cmd [13] */ \mipi_inst_u_mipi1|periph_rx_cmd[13]_net ,
		/* periph_rx_cmd [12] */ \mipi_inst_u_mipi1|periph_rx_cmd[12]_net ,
		/* periph_rx_cmd [11] */ \mipi_inst_u_mipi1|periph_rx_cmd[11]_net ,
		/* periph_rx_cmd [10] */ \mipi_inst_u_mipi1|periph_rx_cmd[10]_net ,
		/* periph_rx_cmd [9] */ \mipi_inst_u_mipi1|periph_rx_cmd[9]_net ,
		/* periph_rx_cmd [8] */ \mipi_inst_u_mipi1|periph_rx_cmd[8]_net ,
		/* periph_rx_cmd [7] (nc) */ nc1577 ,
		/* periph_rx_cmd [6] (nc) */ nc1578 ,
		/* periph_rx_cmd [5] */ \mipi_inst_u_mipi1|periph_rx_cmd[5]_net ,
		/* periph_rx_cmd [4] */ \mipi_inst_u_mipi1|periph_rx_cmd[4]_net ,
		/* periph_rx_cmd [3] */ \mipi_inst_u_mipi1|periph_rx_cmd[3]_net ,
		/* periph_rx_cmd [2] */ \mipi_inst_u_mipi1|periph_rx_cmd[2]_net ,
		/* periph_rx_cmd [1] */ \mipi_inst_u_mipi1|periph_rx_cmd[1]_net ,
		/* periph_rx_cmd [0] */ \mipi_inst_u_mipi1|periph_rx_cmd[0]_net 
	} ),
	. periph_rx_cmd_valid ( \mipi_inst_u_mipi1|periph_rx_cmd_valid_net  ),
	. periph_rx_payload ( {
		/* periph_rx_payload [31] */ \mipi_inst_u_mipi1|periph_rx_payload[31]_net ,
		/* periph_rx_payload [30] */ \mipi_inst_u_mipi1|periph_rx_payload[30]_net ,
		/* periph_rx_payload [29] */ \mipi_inst_u_mipi1|periph_rx_payload[29]_net ,
		/* periph_rx_payload [28] */ \mipi_inst_u_mipi1|periph_rx_payload[28]_net ,
		/* periph_rx_payload [27] */ \mipi_inst_u_mipi1|periph_rx_payload[27]_net ,
		/* periph_rx_payload [26] */ \mipi_inst_u_mipi1|periph_rx_payload[26]_net ,
		/* periph_rx_payload [25] */ \mipi_inst_u_mipi1|periph_rx_payload[25]_net ,
		/* periph_rx_payload [24] */ \mipi_inst_u_mipi1|periph_rx_payload[24]_net ,
		/* periph_rx_payload [23] */ \mipi_inst_u_mipi1|periph_rx_payload[23]_net ,
		/* periph_rx_payload [22] */ \mipi_inst_u_mipi1|periph_rx_payload[22]_net ,
		/* periph_rx_payload [21] */ \mipi_inst_u_mipi1|periph_rx_payload[21]_net ,
		/* periph_rx_payload [20] */ \mipi_inst_u_mipi1|periph_rx_payload[20]_net ,
		/* periph_rx_payload [19] */ \mipi_inst_u_mipi1|periph_rx_payload[19]_net ,
		/* periph_rx_payload [18] */ \mipi_inst_u_mipi1|periph_rx_payload[18]_net ,
		/* periph_rx_payload [17] */ \mipi_inst_u_mipi1|periph_rx_payload[17]_net ,
		/* periph_rx_payload [16] */ \mipi_inst_u_mipi1|periph_rx_payload[16]_net ,
		/* periph_rx_payload [15] */ \mipi_inst_u_mipi1|periph_rx_payload[15]_net ,
		/* periph_rx_payload [14] */ \mipi_inst_u_mipi1|periph_rx_payload[14]_net ,
		/* periph_rx_payload [13] */ \mipi_inst_u_mipi1|periph_rx_payload[13]_net ,
		/* periph_rx_payload [12] */ \mipi_inst_u_mipi1|periph_rx_payload[12]_net ,
		/* periph_rx_payload [11] */ \mipi_inst_u_mipi1|periph_rx_payload[11]_net ,
		/* periph_rx_payload [10] */ \mipi_inst_u_mipi1|periph_rx_payload[10]_net ,
		/* periph_rx_payload [9] */ \mipi_inst_u_mipi1|periph_rx_payload[9]_net ,
		/* periph_rx_payload [8] */ \mipi_inst_u_mipi1|periph_rx_payload[8]_net ,
		/* periph_rx_payload [7] */ \mipi_inst_u_mipi1|periph_rx_payload[7]_net ,
		/* periph_rx_payload [6] */ \mipi_inst_u_mipi1|periph_rx_payload[6]_net ,
		/* periph_rx_payload [5] */ \mipi_inst_u_mipi1|periph_rx_payload[5]_net ,
		/* periph_rx_payload [4] */ \mipi_inst_u_mipi1|periph_rx_payload[4]_net ,
		/* periph_rx_payload [3] */ \mipi_inst_u_mipi1|periph_rx_payload[3]_net ,
		/* periph_rx_payload [2] */ \mipi_inst_u_mipi1|periph_rx_payload[2]_net ,
		/* periph_rx_payload [1] */ \mipi_inst_u_mipi1|periph_rx_payload[1]_net ,
		/* periph_rx_payload [0] */ \mipi_inst_u_mipi1|periph_rx_payload[0]_net 
	} ),
	. periph_rx_payload_valid ( \mipi_inst_u_mipi1|periph_rx_payload_valid_net  ),
	. periph_rx_payload_valid_last ( \mipi_inst_u_mipi1|periph_rx_payload_valid_last_net  ),
	. periph_rx_trigger ( )
,
	. periph_rx_trigger_valid ( ),
	. periph_rx_ulps_active ( )
,
	. periph_rx_ulps_mark_active ( )
,
	. periph_te_ack ( ),
	. periph_te_enable ( \GND_0_inst|Y_net  ),
	. periph_te_event_in ( \GND_0_inst|Y_net  ),
	. periph_te_fail ( \GND_0_inst|Y_net  ),
	. periph_te_rdy ( ),
	. periph_trigger_ack ( ),
	. periph_trigger_req ( \GND_0_inst|Y_net  ),
	. periph_trigger_send ( {
		/* periph_trigger_send [1] */ \GND_0_inst|Y_net ,
		/* periph_trigger_send [0] */ \GND_0_inst|Y_net 
	} ),
	. periph_tx_cmd_ack ( \mipi_inst_u_mipi1|periph_tx_cmd_ack_net  ),
	. periph_tx_cmd_byte_count ( {
		/* periph_tx_cmd_byte_count [15] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[15]|qx_net ,
		/* periph_tx_cmd_byte_count [14] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[14]|qx_net ,
		/* periph_tx_cmd_byte_count [13] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[13]|qx_net ,
		/* periph_tx_cmd_byte_count [12] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12]|qx_net ,
		/* periph_tx_cmd_byte_count [11] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[11]|qx_net ,
		/* periph_tx_cmd_byte_count [10] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[10]|qx_net ,
		/* periph_tx_cmd_byte_count [9] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[9]|qx_net ,
		/* periph_tx_cmd_byte_count [8] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[8]|qx_net ,
		/* periph_tx_cmd_byte_count [7] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[7]|qx_net ,
		/* periph_tx_cmd_byte_count [6] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[6]|qx_net ,
		/* periph_tx_cmd_byte_count [5] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5]|qx_net ,
		/* periph_tx_cmd_byte_count [4] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[4]|qx_net ,
		/* periph_tx_cmd_byte_count [3] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[3]|qx_net ,
		/* periph_tx_cmd_byte_count [2] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[2]|qx_net ,
		/* periph_tx_cmd_byte_count [1] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[1]|qx_net ,
		/* periph_tx_cmd_byte_count [0] */ \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[0]|qx_net 
	} ),
	. periph_tx_cmd_data_type ( {
		/* periph_tx_cmd_data_type [5] */ \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[5]|qx_net ,
		/* periph_tx_cmd_data_type [4] */ \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[4]|qx_net ,
		/* periph_tx_cmd_data_type [3] */ \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[3]|qx_net ,
		/* periph_tx_cmd_data_type [2] */ \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[2]|qx_net ,
		/* periph_tx_cmd_data_type [1] */ \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[1]|qx_net ,
		/* periph_tx_cmd_data_type [0] */ \uut_dataReadBack_mipi_periph_tx_cmd_data_type_reg[0]|qx_net 
	} ),
	. periph_tx_cmd_req ( \uut_dataReadBack_mipi_periph_tx_cmd_req_reg|qx_net  ),
	. periph_tx_cmd_vc ( {
		/* periph_tx_cmd_vc [1] */ \GND_0_inst|Y_net ,
		/* periph_tx_cmd_vc [0] */ \GND_0_inst|Y_net 
	} ),
	. periph_tx_payload ( {
		/* periph_tx_payload [31] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[31]|qx_net ,
		/* periph_tx_payload [30] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[30]|qx_net ,
		/* periph_tx_payload [29] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[29]|qx_net ,
		/* periph_tx_payload [28] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[28]|qx_net ,
		/* periph_tx_payload [27] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[27]|qx_net ,
		/* periph_tx_payload [26] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[26]|qx_net ,
		/* periph_tx_payload [25] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[25]|qx_net ,
		/* periph_tx_payload [24] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[24]|qx_net ,
		/* periph_tx_payload [23] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[23]|qx_net ,
		/* periph_tx_payload [22] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[22]|qx_net ,
		/* periph_tx_payload [21] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[21]|qx_net ,
		/* periph_tx_payload [20] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[20]|qx_net ,
		/* periph_tx_payload [19] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[19]|qx_net ,
		/* periph_tx_payload [18] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[18]|qx_net ,
		/* periph_tx_payload [17] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[17]|qx_net ,
		/* periph_tx_payload [16] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[16]|qx_net ,
		/* periph_tx_payload [15] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[15]|qx_net ,
		/* periph_tx_payload [14] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[14]|qx_net ,
		/* periph_tx_payload [13] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[13]|qx_net ,
		/* periph_tx_payload [12] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[12]|qx_net ,
		/* periph_tx_payload [11] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[11]|qx_net ,
		/* periph_tx_payload [10] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[10]|qx_net ,
		/* periph_tx_payload [9] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[9]|qx_net ,
		/* periph_tx_payload [8] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[8]|qx_net ,
		/* periph_tx_payload [7] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[7]|qx_net ,
		/* periph_tx_payload [6] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[6]|qx_net ,
		/* periph_tx_payload [5] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[5]|qx_net ,
		/* periph_tx_payload [4] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[4]|qx_net ,
		/* periph_tx_payload [3] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[3]|qx_net ,
		/* periph_tx_payload [2] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[2]|qx_net ,
		/* periph_tx_payload [1] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[1]|qx_net ,
		/* periph_tx_payload [0] */ \uut_dataReadBack_mipi_periph_tx_payload_reg[0]|qx_net 
	} ),
	. periph_tx_payload_en ( ),
	. periph_tx_payload_en_last ( ),
	. periph_tx_timeout_error ( ),
	. port_sel ( {
		/* port_sel [1] */ \VCC_0_inst|Y_net ,
		/* port_sel [0] */ \GND_0_inst|Y_net 
	} ),
	. prdata ( {
		/* prdata [31] */ \mipi_inst_u_mipi1|prdata[31]_net ,
		/* prdata [30] */ \mipi_inst_u_mipi1|prdata[30]_net ,
		/* prdata [29] */ \mipi_inst_u_mipi1|prdata[29]_net ,
		/* prdata [28] */ \mipi_inst_u_mipi1|prdata[28]_net ,
		/* prdata [27] */ \mipi_inst_u_mipi1|prdata[27]_net ,
		/* prdata [26] */ \mipi_inst_u_mipi1|prdata[26]_net ,
		/* prdata [25] */ \mipi_inst_u_mipi1|prdata[25]_net ,
		/* prdata [24] */ \mipi_inst_u_mipi1|prdata[24]_net ,
		/* prdata [23] */ \mipi_inst_u_mipi1|prdata[23]_net ,
		/* prdata [22] */ \mipi_inst_u_mipi1|prdata[22]_net ,
		/* prdata [21] */ \mipi_inst_u_mipi1|prdata[21]_net ,
		/* prdata [20] */ \mipi_inst_u_mipi1|prdata[20]_net ,
		/* prdata [19] */ \mipi_inst_u_mipi1|prdata[19]_net ,
		/* prdata [18] */ \mipi_inst_u_mipi1|prdata[18]_net ,
		/* prdata [17] */ \mipi_inst_u_mipi1|prdata[17]_net ,
		/* prdata [16] */ \mipi_inst_u_mipi1|prdata[16]_net ,
		/* prdata [15] */ \mipi_inst_u_mipi1|prdata[15]_net ,
		/* prdata [14] */ \mipi_inst_u_mipi1|prdata[14]_net ,
		/* prdata [13] */ \mipi_inst_u_mipi1|prdata[13]_net ,
		/* prdata [12] */ \mipi_inst_u_mipi1|prdata[12]_net ,
		/* prdata [11] */ \mipi_inst_u_mipi1|prdata[11]_net ,
		/* prdata [10] */ \mipi_inst_u_mipi1|prdata[10]_net ,
		/* prdata [9] */ \mipi_inst_u_mipi1|prdata[9]_net ,
		/* prdata [8] */ \mipi_inst_u_mipi1|prdata[8]_net ,
		/* prdata [7] */ \mipi_inst_u_mipi1|prdata[7]_net ,
		/* prdata [6] */ \mipi_inst_u_mipi1|prdata[6]_net ,
		/* prdata [5] */ \mipi_inst_u_mipi1|prdata[5]_net ,
		/* prdata [4] */ \mipi_inst_u_mipi1|prdata[4]_net ,
		/* prdata [3] */ \mipi_inst_u_mipi1|prdata[3]_net ,
		/* prdata [2] */ \mipi_inst_u_mipi1|prdata[2]_net ,
		/* prdata [1] */ \mipi_inst_u_mipi1|prdata[1]_net ,
		/* prdata [0] */ \mipi_inst_u_mipi1|prdata[0]_net 
	} ),
	. pready ( \mipi_inst_u_mipi1|pready_net  ),
	. psel ( \ii2051|xy_net  ),
	. pwdata ( {
		/* pwdata [31] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf|xy_net ,
		/* pwdata [30] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf|xy_net ,
		/* pwdata [29] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf|xy_net ,
		/* pwdata [28] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf|xy_net ,
		/* pwdata [27] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf|xy_net ,
		/* pwdata [26] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf|xy_net ,
		/* pwdata [25] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf|xy_net ,
		/* pwdata [24] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf|xy_net ,
		/* pwdata [23] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf|xy_net ,
		/* pwdata [22] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf|xy_net ,
		/* pwdata [21] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf|xy_net ,
		/* pwdata [20] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf|xy_net ,
		/* pwdata [19] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf|xy_net ,
		/* pwdata [18] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf|xy_net ,
		/* pwdata [17] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf|xy_net ,
		/* pwdata [16] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf|xy_net ,
		/* pwdata [15] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf|xy_net ,
		/* pwdata [14] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf|xy_net ,
		/* pwdata [13] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf|xy_net ,
		/* pwdata [12] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf|xy_net ,
		/* pwdata [11] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf|xy_net ,
		/* pwdata [10] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf|xy_net ,
		/* pwdata [9] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf|xy_net ,
		/* pwdata [8] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf|xy_net ,
		/* pwdata [7] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf|xy_net ,
		/* pwdata [6] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf|xy_net ,
		/* pwdata [5] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf|xy_net ,
		/* pwdata [4] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf|xy_net ,
		/* pwdata [3] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf|xy_net ,
		/* pwdata [2] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf|xy_net ,
		/* pwdata [1] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf|xy_net ,
		/* pwdata [0] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf|xy_net 
	} ),
	. pwrite ( \mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|xy_net  ),
	. reset_dpi_n ( ),
	. reset_esc_n ( \ii2048|xy_net  ),
	. reset_n ( \ii2048|xy_net  ),
	. tx_dphy_rdy ( \mipi_inst_u_mipi1|tx_dphy_rdy_net  )
);
defparam mipi_inst_u_mipi1.HSEL = 0;
defparam mipi_inst_u_mipi1.RX_RCAL_OVRD = 0;
defparam mipi_inst_u_mipi1.RCAL_SEL = 0;
defparam mipi_inst_u_mipi1.mipi_sel = "0";
defparam mipi_inst_u_mipi1.DSI_CSI = 1;
defparam mipi_inst_u_mipi1.DELAY_BUF_NUM = 0;
defparam mipi_inst_u_mipi1.CLK_DLY = 0;
defparam mipi_inst_u_mipi1.TX_RCAL_OVRD = 0;
defparam mipi_inst_u_mipi1.EXT_PPI_EN = 0;
MIPI_TOP mipi_inst_u_mipi2 (
	. AUTO_PD_EN ( \GND_0_inst|Y_net  ),
	. BITCLK ( \mipi_inst_u_mipi_pll|CLKOUT2_net  ),
	. CLKN ( ),
	. CLKP ( ),
	. CLK_LB_ACTIVE ( ),
	. CM ( {
		/* CM [7] */ \mipi_inst_u_mipi2|CM[7]_net ,
		/* CM [6] */ \mipi_inst_u_mipi2|CM[6]_net ,
		/* CM [5] */ \mipi_inst_u_mipi2|CM[5]_net ,
		/* CM [4] */ \mipi_inst_u_mipi2|CM[4]_net ,
		/* CM [3] */ \mipi_inst_u_mipi2|CM[3]_net ,
		/* CM [2] */ \mipi_inst_u_mipi2|CM[2]_net ,
		/* CM [1] */ \mipi_inst_u_mipi2|CM[1]_net ,
		/* CM [0] */ \mipi_inst_u_mipi2|CM[0]_net 
	} ),
	. CN ( {
		/* CN [4] */ \mipi_inst_u_mipi2|CN[4]_net ,
		/* CN [3] */ \mipi_inst_u_mipi2|CN[3]_net ,
		/* CN [2] */ \mipi_inst_u_mipi2|CN[2]_net ,
		/* CN [1] */ \mipi_inst_u_mipi2|CN[1]_net ,
		/* CN [0] */ \mipi_inst_u_mipi2|CN[0]_net 
	} ),
	. CO ( {
		/* CO [1] */ \mipi_inst_u_mipi2|CO[1]_net ,
		/* CO [0] */ \mipi_inst_u_mipi2|CO[0]_net 
	} ),
	. D0_LB_ACTIVE ( )
,
	. D0_LB_BYTE_CNT ( )
,
	. D0_LB_ERR_CNT ( )
,
	. D0_LB_PASS ( )
,
	. D0_LB_VALID ( )
,
	. D1_LB_ACTIVE ( )
,
	. D1_LB_BYTE_CNT ( )
,
	. D1_LB_ERR_CNT ( )
,
	. D1_LB_PASS ( )
,
	. D1_LB_VALID ( )
,
	. D2_LB_ACTIVE ( )
,
	. D2_LB_BYTE_CNT ( )
,
	. D2_LB_ERR_CNT ( )
,
	. D2_LB_PASS ( )
,
	. D2_LB_VALID ( )
,
	. D3_LB_ACTIVE ( )
,
	. D3_LB_BYTE_CNT ( )
,
	. D3_LB_ERR_CNT ( )
,
	. D3_LB_PASS ( )
,
	. D3_LB_VALID ( )
,
	. DATAN0 ( ),
	. DATAN1 ( ),
	. DATAN2 ( ),
	. DATAN3 ( ),
	. DATAP0 ( ),
	. DATAP1 ( ),
	. DATAP2 ( ),
	. DATAP3 ( ),
	. DC_TEST_OUT ( )
,
	. Direction_ln0 ( ),
	. Direction_ln1 ( ),
	. Direction_ln2 ( ),
	. Direction_ln3 ( ),
	. ENP_DESER ( \GND_0_inst|Y_net  ),
	. ErrContentionLp0_ln0 ( ),
	. ErrContentionLp0_ln1 ( ),
	. ErrContentionLp0_ln2 ( ),
	. ErrContentionLp0_ln3 ( ),
	. ErrContentionLp1_ln0 ( ),
	. ErrContentionLp1_ln1 ( ),
	. ErrContentionLp1_ln2 ( ),
	. ErrContentionLp1_ln3 ( ),
	. ErrControl_ln0 ( ),
	. ErrControl_ln1 ( ),
	. ErrControl_ln2 ( ),
	. ErrControl_ln3 ( ),
	. ErrEsc_ln0 ( ),
	. ErrEsc_ln1 ( ),
	. ErrEsc_ln2 ( ),
	. ErrEsc_ln3 ( ),
	. ErrSotHS_ln0 ( ),
	. ErrSotHS_ln1 ( ),
	. ErrSotHS_ln2 ( ),
	. ErrSotHS_ln3 ( ),
	. ErrSotSyncHS_ln0 ( ),
	. ErrSotSyncHS_ln1 ( ),
	. ErrSotSyncHS_ln2 ( ),
	. ErrSotSyncHS_ln3 ( ),
	. ErrSyncEsc_ln0 ( ),
	. ErrSyncEsc_ln1 ( ),
	. ErrSyncEsc_ln2 ( ),
	. ErrSyncEsc_ln3 ( ),
	. LOCK ( \mipi_inst_u_mipi_pll|LOCK_net  ),
	. PD_DPHY ( \ii2049|xy_net  ),
	. RxActiveHS ( ),
	. RxActiveHS_ln0 ( ),
	. RxActiveHS_ln1 ( ),
	. RxActiveHS_ln2 ( ),
	. RxActiveHS_ln3 ( ),
	. RxByteClkHS ( ),
	. RxClkActiveHS ( ),
	. RxClkEsc_ln0 ( ),
	. RxClkEsc_ln1 ( ),
	. RxClkEsc_ln2 ( ),
	. RxClkEsc_ln3 ( ),
	. RxDataEsc_ln0 ( )
,
	. RxDataEsc_ln1 ( )
,
	. RxDataEsc_ln2 ( )
,
	. RxDataEsc_ln3 ( )
,
	. RxDataHS_ln0 ( )
,
	. RxDataHS_ln1 ( )
,
	. RxDataHS_ln2 ( )
,
	. RxDataHS_ln3 ( )
,
	. RxEscClk ( \u_pll_pll_u0|CO1_net  ),
	. RxLpdtEsc ( ),
	. RxLpdtEsc_ln0 ( ),
	. RxLpdtEsc_ln1 ( ),
	. RxLpdtEsc_ln2 ( ),
	. RxLpdtEsc_ln3 ( ),
	. RxSyncHS ( ),
	. RxSyncHS_ln0 ( ),
	. RxSyncHS_ln1 ( ),
	. RxSyncHS_ln2 ( ),
	. RxSyncHS_ln3 ( ),
	. RxTriggerEsc_ln0 ( )
,
	. RxTriggerEsc_ln1 ( )
,
	. RxTriggerEsc_ln2 ( )
,
	. RxTriggerEsc_ln3 ( )
,
	. RxUlpsClkNot ( ),
	. RxUlpsEsc_ln0 ( ),
	. RxUlpsEsc_ln1 ( ),
	. RxUlpsEsc_ln2 ( ),
	. RxUlpsEsc_ln3 ( ),
	. RxValidEsc_ln0 ( ),
	. RxValidEsc_ln1 ( ),
	. RxValidEsc_ln2 ( ),
	. RxValidEsc_ln3 ( ),
	. RxValidHS_ln0 ( ),
	. RxValidHS_ln1 ( ),
	. RxValidHS_ln2 ( ),
	. RxValidHS_ln3 ( ),
	. Stopstate_ln0 ( ),
	. Stopstate_ln1 ( ),
	. Stopstate_ln2 ( ),
	. Stopstate_ln3 ( ),
	. Stopstate_lnclk ( ),
	. TEST_ENBL ( {
		/* TEST_ENBL [5] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [4] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [3] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [2] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [1] */ \GND_0_inst|Y_net ,
		/* TEST_ENBL [0] */ \GND_0_inst|Y_net 
	} ),
	. TEST_PATTERN ( )
,
	. TxEscClk ( \u_pll_pll_u0|CO1_net  ),
	. TxReadyEsc_ln0 ( ),
	. TxReadyEsc_ln1 ( ),
	. TxReadyEsc_ln2 ( ),
	. TxReadyEsc_ln3 ( ),
	. TxReadyHS_ln0 ( ),
	. TxReadyHS_ln1 ( ),
	. TxReadyHS_ln2 ( ),
	. TxReadyHS_ln3 ( ),
	. UlpsActiveNot_ln0 ( ),
	. UlpsActiveNot_ln1 ( ),
	. UlpsActiveNot_ln2 ( ),
	. UlpsActiveNot_ln3 ( ),
	. UlpsActiveNot_lnclk ( ),
	. clk ( \mipi_inst_u_mipi2|clk_net  ),
	. clk_periph ( ),
	. dpi_host_underrun_err ( ),
	. dpi_pclk ( ),
	. enable_dpi_port ( \GND_0_inst|Y_net  ),
	. enable_raw_dsi_port ( \VCC_0_inst|Y_net  ),
	. ext_Enable_ln0 ( ),
	. ext_Enable_ln1 ( ),
	. ext_Enable_ln2 ( ),
	. ext_Enable_ln3 ( ),
	. ext_Enable_lnclk ( ),
	. ext_ForceRxmode_ln0 ( ),
	. ext_ForceRxmode_ln1 ( ),
	. ext_ForceRxmode_ln2 ( ),
	. ext_ForceRxmode_ln3 ( ),
	. ext_ForceTxStopmode_ln0 ( ),
	. ext_ForceTxStopmode_ln1 ( ),
	. ext_ForceTxStopmode_ln2 ( ),
	. ext_ForceTxStopmode_ln3 ( ),
	. ext_TurnDisable_ln0 ( ),
	. ext_TurnDisable_ln1 ( ),
	. ext_TurnDisable_ln2 ( ),
	. ext_TurnDisable_ln3 ( ),
	. ext_TurnRequest_ln0 ( ),
	. ext_TurnRequest_ln1 ( ),
	. ext_TurnRequest_ln2 ( ),
	. ext_TurnRequest_ln3 ( ),
	. ext_TxDataEsc_ln0 ( )
,
	. ext_TxDataEsc_ln1 ( )
,
	. ext_TxDataEsc_ln2 ( )
,
	. ext_TxDataEsc_ln3 ( )
,
	. ext_TxDataHS_ln0 ( )
,
	. ext_TxDataHS_ln1 ( )
,
	. ext_TxDataHS_ln2 ( )
,
	. ext_TxDataHS_ln3 ( )
,
	. ext_TxLpdtEsc_ln0 ( ),
	. ext_TxLpdtEsc_ln1 ( ),
	. ext_TxLpdtEsc_ln2 ( ),
	. ext_TxLpdtEsc_ln3 ( ),
	. ext_TxRequestEsc_ln0 ( ),
	. ext_TxRequestEsc_ln1 ( ),
	. ext_TxRequestEsc_ln2 ( ),
	. ext_TxRequestEsc_ln3 ( ),
	. ext_TxRequestHS_ln0 ( ),
	. ext_TxRequestHS_ln1 ( ),
	. ext_TxRequestHS_ln2 ( ),
	. ext_TxRequestHS_ln3 ( ),
	. ext_TxRequestHS_lnclk ( ),
	. ext_TxTriggerEsc_ln0 ( )
,
	. ext_TxTriggerEsc_ln1 ( )
,
	. ext_TxTriggerEsc_ln2 ( )
,
	. ext_TxTriggerEsc_ln3 ( )
,
	. ext_TxUlpsClk_lnclk ( ),
	. ext_TxUlpsEsc_ln0 ( ),
	. ext_TxUlpsEsc_ln1 ( ),
	. ext_TxUlpsEsc_ln2 ( ),
	. ext_TxUlpsEsc_ln3 ( ),
	. ext_TxUlpsExit_ln0 ( ),
	. ext_TxUlpsExit_ln1 ( ),
	. ext_TxUlpsExit_ln2 ( ),
	. ext_TxUlpsExit_ln3 ( ),
	. ext_TxUlpsExit_lnclk ( ),
	. ext_TxValidEsc_ln0 ( ),
	. ext_TxValidEsc_ln1 ( ),
	. ext_TxValidEsc_ln2 ( ),
	. ext_TxValidEsc_ln3 ( ),
	. host_bta_timeout ( ),
	. host_crc_err ( ),
	. host_dphy_direction ( ),
	. host_dphy_turnaround ( \GND_0_inst|Y_net  ),
	. host_dpi_cm ( ),
	. host_dpi_d ( )
,
	. host_dpi_de ( ),
	. host_dpi_hsync ( ),
	. host_dpi_sd ( ),
	. host_dpi_vsync ( ),
	. host_ecc_err ( ),
	. host_ecc_err_pos ( )
,
	. host_ecc_one_bit_err ( ),
	. host_ecc_one_bit_err_pos ( )
,
	. host_ecc_two_bit_err ( ),
	. host_hs_tx_timeout ( ),
	. host_lp_rx_timeout ( ),
	. host_rx_cmd_byte_count ( )
,
	. host_rx_cmd_data_type ( )
,
	. host_rx_cmd_valid ( ),
	. host_rx_cmd_vc ( )
,
	. host_rx_payload ( )
,
	. host_rx_payload_valid ( ),
	. host_rx_payload_valid_last ( ),
	. host_trigger_ack ( ),
	. host_trigger_req ( \GND_0_inst|Y_net  ),
	. host_trigger_send ( {
		/* host_trigger_send [1] */ \GND_0_inst|Y_net ,
		/* host_trigger_send [0] */ \GND_0_inst|Y_net 
	} ),
	. host_tx_active ( \mipi_inst_u_mipi2|host_tx_active_net  ),
	. host_tx_cmd_ack ( \mipi_inst_u_mipi2|host_tx_cmd_ack_net  ),
	. host_tx_cmd_byte_count ( {
		/* host_tx_cmd_byte_count [15] */ \ii2058|xy_net ,
		/* host_tx_cmd_byte_count [14] */ \ii2057|xy_net ,
		/* host_tx_cmd_byte_count [13] */ \ii2056|xy_net ,
		/* host_tx_cmd_byte_count [12] */ \ii2055|xy_net ,
		/* host_tx_cmd_byte_count [11] */ \ii2054|xy_net ,
		/* host_tx_cmd_byte_count [10] */ \ii2053|xy_net ,
		/* host_tx_cmd_byte_count [9] */ \ii2067|xy_net ,
		/* host_tx_cmd_byte_count [8] */ \ii2066|xy_net ,
		/* host_tx_cmd_byte_count [7] */ \ii2065|xy_net ,
		/* host_tx_cmd_byte_count [6] */ \ii2064|xy_net ,
		/* host_tx_cmd_byte_count [5] */ \ii2063|xy_net ,
		/* host_tx_cmd_byte_count [4] */ \ii2062|xy_net ,
		/* host_tx_cmd_byte_count [3] */ \ii2061|xy_net ,
		/* host_tx_cmd_byte_count [2] */ \ii2060|xy_net ,
		/* host_tx_cmd_byte_count [1] */ \ii2059|xy_net ,
		/* host_tx_cmd_byte_count [0] */ \ii2052|xy_net 
	} ),
	. host_tx_cmd_data_type ( {
		/* host_tx_cmd_data_type [5] */ \ii2073|xy_net ,
		/* host_tx_cmd_data_type [4] */ \ii2072|xy_net ,
		/* host_tx_cmd_data_type [3] */ \ii2071|xy_net ,
		/* host_tx_cmd_data_type [2] */ \ii2070|xy_net ,
		/* host_tx_cmd_data_type [1] */ \ii2069|xy_net ,
		/* host_tx_cmd_data_type [0] */ \ii2068|xy_net 
	} ),
	. host_tx_cmd_req ( \ii2076|xy_net  ),
	. host_tx_cmd_vc ( {
		/* host_tx_cmd_vc [1] */ \ii2078|xy_net ,
		/* host_tx_cmd_vc [0] */ \ii2077|xy_net 
	} ),
	. host_tx_hs_mode ( \ii2079|xy_net  ),
	. host_tx_payload ( {
		/* host_tx_payload [31] */ \ii2104|xy_net ,
		/* host_tx_payload [30] */ \ii2103|xy_net ,
		/* host_tx_payload [29] */ \ii2101|xy_net ,
		/* host_tx_payload [28] */ \ii2100|xy_net ,
		/* host_tx_payload [27] */ \ii2099|xy_net ,
		/* host_tx_payload [26] */ \ii2098|xy_net ,
		/* host_tx_payload [25] */ \ii2097|xy_net ,
		/* host_tx_payload [24] */ \ii2096|xy_net ,
		/* host_tx_payload [23] */ \ii2095|xy_net ,
		/* host_tx_payload [22] */ \ii2094|xy_net ,
		/* host_tx_payload [21] */ \ii2093|xy_net ,
		/* host_tx_payload [20] */ \ii2092|xy_net ,
		/* host_tx_payload [19] */ \ii2090|xy_net ,
		/* host_tx_payload [18] */ \ii2089|xy_net ,
		/* host_tx_payload [17] */ \ii2088|xy_net ,
		/* host_tx_payload [16] */ \ii2087|xy_net ,
		/* host_tx_payload [15] */ \ii2086|xy_net ,
		/* host_tx_payload [14] */ \ii2085|xy_net ,
		/* host_tx_payload [13] */ \ii2084|xy_net ,
		/* host_tx_payload [12] */ \ii2083|xy_net ,
		/* host_tx_payload [11] */ \ii2082|xy_net ,
		/* host_tx_payload [10] */ \ii2081|xy_net ,
		/* host_tx_payload [9] */ \ii2111|xy_net ,
		/* host_tx_payload [8] */ \ii2110|xy_net ,
		/* host_tx_payload [7] */ \ii2109|xy_net ,
		/* host_tx_payload [6] */ \ii2108|xy_net ,
		/* host_tx_payload [5] */ \ii2107|xy_net ,
		/* host_tx_payload [4] */ \ii2106|xy_net ,
		/* host_tx_payload [3] */ \ii2105|xy_net ,
		/* host_tx_payload [2] */ \ii2102|xy_net ,
		/* host_tx_payload [1] */ \ii2091|xy_net ,
		/* host_tx_payload [0] */ \ii2080|xy_net 
	} ),
	. host_tx_payload_en ( \mipi_inst_u_mipi2|host_tx_payload_en_net  ),
	. host_tx_payload_en_last ( \mipi_inst_u_mipi2|host_tx_payload_en_last_net  ),
	. host_tx_ulps_active ( )
,
	. host_tx_ulps_enable ( {
		/* host_tx_ulps_enable [4] */ \GND_0_inst|Y_net ,
		/* host_tx_ulps_enable [3] */ \GND_0_inst|Y_net ,
		/* host_tx_ulps_enable [2] */ \GND_0_inst|Y_net ,
		/* host_tx_ulps_enable [1] */ \GND_0_inst|Y_net ,
		/* host_tx_ulps_enable [0] */ \GND_0_inst|Y_net 
	} ),
	. hs_rx_timeout ( ),
	. lp_tx_timeout ( ),
	. paddr ( {
		/* paddr [17] */ \GND_0_inst|Y_net ,
		/* paddr [16] */ \GND_0_inst|Y_net ,
		/* paddr [15] */ \GND_0_inst|Y_net ,
		/* paddr [14] */ \GND_0_inst|Y_net ,
		/* paddr [13] */ \GND_0_inst|Y_net ,
		/* paddr [12] */ \GND_0_inst|Y_net ,
		/* paddr [11] */ \GND_0_inst|Y_net ,
		/* paddr [10] */ \GND_0_inst|Y_net ,
		/* paddr [9] */ \u_8051_u_h6_8051|memaddr_comb[9]_net ,
		/* paddr [8] */ \u_8051_u_h6_8051|memaddr_comb[8]_net ,
		/* paddr [7] */ \u_8051_u_h6_8051|memaddr_comb[7]_net ,
		/* paddr [6] */ \u_8051_u_h6_8051|memaddr_comb[6]_net ,
		/* paddr [5] */ \u_8051_u_h6_8051|memaddr_comb[5]_net ,
		/* paddr [4] */ \u_8051_u_h6_8051|memaddr_comb[4]_net ,
		/* paddr [3] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* paddr [2] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* paddr [1] */ \GND_0_inst|Y_net ,
		/* paddr [0] */ \GND_0_inst|Y_net 
	} ),
	. pclk ( \u_pll_pll_u0|CO3_net  ),
	. pclk_reset_n ( \ii1982|xy_net  ),
	. penable ( \ii2050|xy_net  ),
	. periph_bta_timeout ( ),
	. periph_crc_err ( ),
	. periph_dphy_direction ( ),
	. periph_dpi_cm ( ),
	. periph_dpi_d ( )
,
	. periph_dpi_de ( ),
	. periph_dpi_hsync ( ),
	. periph_dpi_peripheral_output_dropped ( ),
	. periph_dpi_sd ( ),
	. periph_dpi_vsync ( ),
	. periph_ecc_err ( ),
	. periph_ecc_err_pos ( )
,
	. periph_ecc_one_bit_err ( ),
	. periph_ecc_one_bit_err_pos ( )
,
	. periph_ecc_two_bit_err ( ),
	. periph_rx_cmd ( )
,
	. periph_rx_cmd_valid ( ),
	. periph_rx_payload ( )
,
	. periph_rx_payload_valid ( ),
	. periph_rx_payload_valid_last ( ),
	. periph_rx_trigger ( )
,
	. periph_rx_trigger_valid ( ),
	. periph_rx_ulps_active ( )
,
	. periph_rx_ulps_mark_active ( )
,
	. periph_te_ack ( ),
	. periph_te_enable ( ),
	. periph_te_event_in ( ),
	. periph_te_fail ( ),
	. periph_te_rdy ( ),
	. periph_trigger_ack ( ),
	. periph_trigger_req ( ),
	. periph_trigger_send ( )
,
	. periph_tx_cmd_ack ( ),
	. periph_tx_cmd_byte_count ( )
,
	. periph_tx_cmd_data_type ( )
,
	. periph_tx_cmd_req ( ),
	. periph_tx_cmd_vc ( )
,
	. periph_tx_payload ( )
,
	. periph_tx_payload_en ( ),
	. periph_tx_payload_en_last ( ),
	. periph_tx_timeout_error ( ),
	. port_sel ( {
		/* port_sel [1] */ \GND_0_inst|Y_net ,
		/* port_sel [0] */ \VCC_0_inst|Y_net 
	} ),
	. prdata ( {
		/* prdata [31] */ \mipi_inst_u_mipi2|prdata[31]_net ,
		/* prdata [30] */ \mipi_inst_u_mipi2|prdata[30]_net ,
		/* prdata [29] */ \mipi_inst_u_mipi2|prdata[29]_net ,
		/* prdata [28] */ \mipi_inst_u_mipi2|prdata[28]_net ,
		/* prdata [27] */ \mipi_inst_u_mipi2|prdata[27]_net ,
		/* prdata [26] */ \mipi_inst_u_mipi2|prdata[26]_net ,
		/* prdata [25] */ \mipi_inst_u_mipi2|prdata[25]_net ,
		/* prdata [24] */ \mipi_inst_u_mipi2|prdata[24]_net ,
		/* prdata [23] */ \mipi_inst_u_mipi2|prdata[23]_net ,
		/* prdata [22] */ \mipi_inst_u_mipi2|prdata[22]_net ,
		/* prdata [21] */ \mipi_inst_u_mipi2|prdata[21]_net ,
		/* prdata [20] */ \mipi_inst_u_mipi2|prdata[20]_net ,
		/* prdata [19] */ \mipi_inst_u_mipi2|prdata[19]_net ,
		/* prdata [18] */ \mipi_inst_u_mipi2|prdata[18]_net ,
		/* prdata [17] */ \mipi_inst_u_mipi2|prdata[17]_net ,
		/* prdata [16] */ \mipi_inst_u_mipi2|prdata[16]_net ,
		/* prdata [15] */ \mipi_inst_u_mipi2|prdata[15]_net ,
		/* prdata [14] */ \mipi_inst_u_mipi2|prdata[14]_net ,
		/* prdata [13] */ \mipi_inst_u_mipi2|prdata[13]_net ,
		/* prdata [12] */ \mipi_inst_u_mipi2|prdata[12]_net ,
		/* prdata [11] */ \mipi_inst_u_mipi2|prdata[11]_net ,
		/* prdata [10] */ \mipi_inst_u_mipi2|prdata[10]_net ,
		/* prdata [9] */ \mipi_inst_u_mipi2|prdata[9]_net ,
		/* prdata [8] */ \mipi_inst_u_mipi2|prdata[8]_net ,
		/* prdata [7] */ \mipi_inst_u_mipi2|prdata[7]_net ,
		/* prdata [6] */ \mipi_inst_u_mipi2|prdata[6]_net ,
		/* prdata [5] */ \mipi_inst_u_mipi2|prdata[5]_net ,
		/* prdata [4] */ \mipi_inst_u_mipi2|prdata[4]_net ,
		/* prdata [3] */ \mipi_inst_u_mipi2|prdata[3]_net ,
		/* prdata [2] */ \mipi_inst_u_mipi2|prdata[2]_net ,
		/* prdata [1] */ \mipi_inst_u_mipi2|prdata[1]_net ,
		/* prdata [0] */ \mipi_inst_u_mipi2|prdata[0]_net 
	} ),
	. pready ( \mipi_inst_u_mipi2|pready_net  ),
	. psel ( \ii2112|xy_net  ),
	. pwdata ( {
		/* pwdata [31] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf|xy_net ,
		/* pwdata [30] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf|xy_net ,
		/* pwdata [29] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_29__u_delaybuf|xy_net ,
		/* pwdata [28] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_28__u_delaybuf|xy_net ,
		/* pwdata [27] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf|xy_net ,
		/* pwdata [26] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_26__u_delaybuf|xy_net ,
		/* pwdata [25] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_25__u_delaybuf|xy_net ,
		/* pwdata [24] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_24__u_delaybuf|xy_net ,
		/* pwdata [23] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_23__u_delaybuf|xy_net ,
		/* pwdata [22] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf|xy_net ,
		/* pwdata [21] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf|xy_net ,
		/* pwdata [20] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf|xy_net ,
		/* pwdata [19] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_19__u_delaybuf|xy_net ,
		/* pwdata [18] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_18__u_delaybuf|xy_net ,
		/* pwdata [17] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_17__u_delaybuf|xy_net ,
		/* pwdata [16] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_16__u_delaybuf|xy_net ,
		/* pwdata [15] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_15__u_delaybuf|xy_net ,
		/* pwdata [14] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_14__u_delaybuf|xy_net ,
		/* pwdata [13] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf|xy_net ,
		/* pwdata [12] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf|xy_net ,
		/* pwdata [11] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_11__u_delaybuf|xy_net ,
		/* pwdata [10] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf|xy_net ,
		/* pwdata [9] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_9__u_delaybuf|xy_net ,
		/* pwdata [8] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf|xy_net ,
		/* pwdata [7] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_7__u_delaybuf|xy_net ,
		/* pwdata [6] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf|xy_net ,
		/* pwdata [5] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_5__u_delaybuf|xy_net ,
		/* pwdata [4] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf|xy_net ,
		/* pwdata [3] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf|xy_net ,
		/* pwdata [2] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_2__u_delaybuf|xy_net ,
		/* pwdata [1] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_1__u_delaybuf|xy_net ,
		/* pwdata [0] */ \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf|xy_net 
	} ),
	. pwrite ( \mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|xy_net  ),
	. reset_dpi_n ( ),
	. reset_esc_n ( \ii2048|xy_net  ),
	. reset_n ( \ii2048|xy_net  ),
	. tx_dphy_rdy ( \mipi_inst_u_mipi2|tx_dphy_rdy_net  )
);
defparam mipi_inst_u_mipi2.HSEL = 0;
defparam mipi_inst_u_mipi2.RX_RCAL_OVRD = 0;
defparam mipi_inst_u_mipi2.RCAL_SEL = 0;
defparam mipi_inst_u_mipi2.mipi_sel = "1";
defparam mipi_inst_u_mipi2.DSI_CSI = 1;
defparam mipi_inst_u_mipi2.DELAY_BUF_NUM = 0;
defparam mipi_inst_u_mipi2.CLK_DLY = 1;
defparam mipi_inst_u_mipi2.TX_RCAL_OVRD = 0;
defparam mipi_inst_u_mipi2.EXT_PPI_EN = 0;
REG2CKSR glue_rd_cmd_flag_reg (
	. di ( \PCKRTINSERT_ii2219|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rd_cmd_flag_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sr1  ),
	. sr1 ( )
);
defparam glue_rd_cmd_flag_reg.PRESET = 0;
defparam glue_rd_cmd_flag_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6]  (
	. di ( \ii2335|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C18R19_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1579 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4]|qx_net ,
		/* f [3] (nc) */ nc1580 ,
		/* f [2] (nc) */ nc1581 ,
		/* f [1] (nc) */ nc1582 ,
		/* f [0] (nc) */ nc1583 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R19_lut_1|xy_net  )
);
defparam PCKRTINSERT_C18R19_lut_1.mode = 1;
defparam PCKRTINSERT_C18R19_lut_1.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C18R19_lut_2 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3]|qx_net ,
		/* f [4] (nc) */ nc1584 ,
		/* f [3] (nc) */ nc1585 ,
		/* f [2] (nc) */ nc1586 ,
		/* f [1] (nc) */ nc1587 ,
		/* f [0] (nc) */ nc1588 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R19_lut_2|xy_net  )
);
defparam PCKRTINSERT_C18R19_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C18R19_lut_2.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[1] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7]  (
	. di ( \ii2336|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sr1  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In3p_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8]  (
	. di ( \ii2337|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3]  (
	. di ( \PCKRTINSERT_ii2234|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_2.ainv  )
);
defparam \carry_12_ADD_2.notinv0 .SEL = 1;
EMBMUX5S4 C12R5emb5k_misc_1_u6_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[22]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_6 )
);
defparam C12R5emb5k_misc_1_u6_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9]  (
	. di ( \ii2338|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR uut_dataReadBack_mipi_periph_tx_cmd_req_reg (
	. di ( \ii3388|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_cmd_req_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. sr1 ( )
);
defparam uut_dataReadBack_mipi_periph_tx_cmd_req_reg.PRESET = 0;
defparam uut_dataReadBack_mipi_periph_tx_cmd_req_reg.CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_ii1982_dup (
	. f ( {
		/* f [5] (nc) */ nc1589 ,
		/* f [4] */ \ii2442|xy_net ,
		/* f [3] (nc) */ nc1590 ,
		/* f [2] (nc) */ nc1591 ,
		/* f [1] */ \rstn_r_reg|qx_net ,
		/* f [0] */ \io_phone_rst_inst|f_id[0]_net 
	} ),
	. x ( \PCKRTINSERT_ii1982_dup|x_net  ),
	. xy ( \ii1982_dup|xy_net  )
);
defparam PCKRTINSERT_ii1982_dup.x_mode = "4";
defparam PCKRTINSERT_ii1982_dup.xy_mode = "0_1";
defparam PCKRTINSERT_ii1982_dup.mode = 1;
defparam PCKRTINSERT_ii1982_dup.config_data = 64'h0000ffff77777777;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0]  (
	. di ( \carry_9_13__ADD_0|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1]  (
	. di ( \carry_9_13__ADD_1|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5] .CLKSRSEL = 1'b0;
CARRY_SKIP_IN C14R17_csi_logic (
	. c0alt ( \C14R17_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C14R17_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C14R17_csi_logic.ALLOW_SKIP = 0;
defparam C14R17_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1]  (
	. di ( \PCKRTINSERT_C16R12_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2]  (
	. di ( \carry_9_13__ADD_2|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2] .CLKSRSEL = 1'b0;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1592 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[2]|qx_net ,
		/* f [3] (nc) */ nc1593 ,
		/* f [2] (nc) */ nc1594 ,
		/* f [1] (nc) */ nc1595 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[4]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_4__u_delaybuf.config_data = 64'h0000ffff55555555;
CFGINV C10R15_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C10R15_altinv|o_net  )
);
defparam C10R15_altinv.SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3]  (
	. di ( \carry_9_13__ADD_3|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii1983|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_INV_EN = 1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4]  (
	. di ( \carry_9_13__ADD_4|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R13emb5k_misc_1_u8_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_8 )
);
defparam C12R13emb5k_misc_1_u8_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5]  (
	. di ( \carry_9_13__ADD_5|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_12_2__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_1.ainv  )
);
defparam \carry_12_2__ADD_1.notinv0 .SEL = 1;
FG6X2 mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1596 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[20]|qx_net ,
		/* f [3] (nc) */ nc1597 ,
		/* f [2] (nc) */ nc1598 ,
		/* f [1] (nc) */ nc1599 ,
		/* f [0] (nc) */ nc1600 
	} ),
	. x ( ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf|xy_net  )
);
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf.x_mode = "";
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf.xy_mode = "";
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf.mode = 1;
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_20__u_delaybuf.config_data = 64'h0000ffff0000ffff;
EMBMUX5S4 C12R5emb5k_misc_1_u2_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_2 )
);
defparam C12R5emb5k_misc_1_u2_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6]  (
	. di ( \carry_9_13__ADD_6|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_12_1__ADD_0.notinv0  (
	. i ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0]|qx_net  ),
	. o ( \carry_12_1__ADD_0.ainv  )
);
defparam \carry_12_1__ADD_0.notinv0 .SEL = 1;
CARRY_SKIP_OUT C18R15_cso_logic (
	. p0b ( \carry_9_7__ADD_4|pb_net  ),
	. p1b ( \carry_9_7__ADD_5|pb_net  ),
	. p2b ( \carry_9_7__ADD_6|pb_net  ),
	. p3b ( \carry_9_7__ADD_7|pb_net  ),
	. p4outb ( \C18R15_cso_logic|p4outb_net  ),
	. p8outb ( \C18R15_cso_logic|p8outb_net  ),
	. plower4 ( \C18R15_and4_logic|o_net  ),
	. r4outb ( \C18R15_cso_logic|r4outb_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[6]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7]  (
	. di ( \carry_9_13__ADD_7|s_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_tx_hsync_fo_reg (
	. di ( \ii2423|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_tx_hsync_fo_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_tx_hsync_fo_reg.CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[1] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[14].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]  (
	. di ( \PCKRTINSERT_C18R17_lut_0|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R21emb5k_misc_1_u8_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_8 )
);
defparam C12R21emb5k_misc_1_u8_b_mux.SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[42].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2] .CLKSRSEL = 1'b1;
FG6X2 mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1601 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[10]|qx_net ,
		/* f [3] (nc) */ nc1602 ,
		/* f [2] (nc) */ nc1603 ,
		/* f [1] (nc) */ nc1604 ,
		/* f [0] (nc) */ nc1605 
	} ),
	. x ( ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf|xy_net  )
);
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf.x_mode = "";
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf.xy_mode = "";
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf.mode = 1;
defparam mcu_arbiter_u_emif2apb_u0_dx32_genblk1_10__u_delaybuf.config_data = 64'h0000ffff0000ffff;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_0_[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R13emb5k_misc_1_u4_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_4 )
);
defparam C12R13emb5k_misc_1_u4_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_9_12__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_12__ADD_8.ainv  )
);
defparam \carry_9_12__ADD_8.notinv0 .SEL = 1;
CFG_NOTINV \carry_9_11__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R8_lut_7|x_net  ),
	. o ( \carry_9_11__ADD_7.ainv  )
);
defparam \carry_9_11__ADD_7.notinv0 .SEL = 0;
REG2CKSR glue_rx_packet_tx_packet_sc1_rstf_reg (
	. di ( \ii2422|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_sc1_rstf_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc1_rstf_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_sc1_rstf_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_sc1_rstf_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_sc1_rstf_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_sc1_rstf_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_10__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R11_lut_6|x_net  ),
	. o ( \carry_9_10__ADD_6.ainv  )
);
defparam \carry_9_10__ADD_6.notinv0 .SEL = 0;
ADD_1BIT carry_9_4__ADD_0 (
	. a ( \carry_9_4__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[0]|qx_net  ),
	. ci ( \C8R8_csi_logic|cin_net  ),
	. co ( \carry_9_4__ADD_0|co_net  ),
	. p ( \carry_9_4__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_4__ADD_0|s_net  )
);
ADD_1BIT carry_9_4__ADD_1 (
	. a ( \carry_9_4__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1]|qx_net  ),
	. ci ( \carry_9_4__ADD_0|co_net  ),
	. co ( \carry_9_4__ADD_1|co_net  ),
	. p ( \carry_9_4__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_4__ADD_1|s_net  )
);
ADD_1BIT carry_9_4__ADD_2 (
	. a ( \carry_9_4__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[2]|qx_net  ),
	. ci ( \carry_9_4__ADD_1|co_net  ),
	. co ( \carry_9_4__ADD_2|co_net  ),
	. p ( \carry_9_4__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_4__ADD_2|s_net  )
);
REG2CKSR \mcu_arbiter_func_reg[0]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[0]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[0] .PRESET = 0;
defparam \mcu_arbiter_func_reg[0] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_4__ADD_3 (
	. a ( \carry_9_4__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[3]|qx_net  ),
	. ci ( \carry_9_4__ADD_2|co_net  ),
	. co ( \carry_9_4__ADD_3|co_net  ),
	. p ( \carry_9_4__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_4__ADD_3|s_net  )
);
ADD_1BIT carry_9_4__ADD_4 (
	. a ( \carry_9_4__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[4]|qx_net  ),
	. ci ( \carry_9_4__ADD_3|co_net  ),
	. co ( \carry_9_4__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_4__ADD_4|pb_net  ),
	. s ( \carry_9_4__ADD_4|s_net  )
);
ADD_1BIT carry_9_4__ADD_5 (
	. a ( \carry_9_4__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[5]|qx_net  ),
	. ci ( \carry_9_4__ADD_4|co_net  ),
	. co ( \carry_9_4__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_4__ADD_5|pb_net  ),
	. s ( \carry_9_4__ADD_5|s_net  )
);
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc1606 ,
		/* a_mac_out [23] (nc) */ nc1607 ,
		/* a_mac_out [22] (nc) */ nc1608 ,
		/* a_mac_out [21] (nc) */ nc1609 ,
		/* a_mac_out [20] (nc) */ nc1610 ,
		/* a_mac_out [19] (nc) */ nc1611 ,
		/* a_mac_out [18] (nc) */ nc1612 ,
		/* a_mac_out [17] (nc) */ nc1613 ,
		/* a_mac_out [16] (nc) */ nc1614 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc1615 ,
		/* a_mac_out [2] (nc) */ nc1616 ,
		/* a_mac_out [1] (nc) */ nc1617 ,
		/* a_mac_out [0] (nc) */ nc1618 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0.amac_output_mode = 0;
ADD_1BIT carry_9_4__ADD_6 (
	. a ( \carry_9_4__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[6]|qx_net  ),
	. ci ( \carry_9_4__ADD_5|co_net  ),
	. co ( \carry_9_4__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_4__ADD_6|pb_net  ),
	. s ( \carry_9_4__ADD_6|s_net  )
);
ADD_1BIT carry_9_4__ADD_7 (
	. a ( \carry_9_4__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[7]|qx_net  ),
	. ci ( \carry_9_4__ADD_6|co_net  ),
	. co ( \carry_9_4__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_4__ADD_7|pb_net  ),
	. s ( \carry_9_4__ADD_7|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1]  (
	. di ( \PCKRTINSERT_C20R18_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_4__ADD_8 (
	. a ( \carry_9_4__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C8R9_csi_logic|cin_net  ),
	. co ( \carry_9_4__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \mcu_arbiter_func_reg[1]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[1]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[1] .PRESET = 0;
defparam \mcu_arbiter_func_reg[1] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_9_9__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R13_lut_5|x_net  ),
	. o ( \carry_9_9__ADD_5.ainv  )
);
defparam \carry_9_9__ADD_5.notinv0 .SEL = 0;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t50_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t11_reg_reg[0].sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t50_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t50_out1_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2]  (
	. di ( \PCKRTINSERT_C20R18_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u16_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_16 )
);
defparam C12R25emb5k_misc_1_u16_b_mux.SEL = 0;
EMBMUX5S4 C12R21emb5k_misc_1_u4_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[28]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_4 )
);
defparam C12R21emb5k_misc_1_u4_b_mux.SEL = 0;
CFG_NOTINV \carry_9_8__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R9_lut_4|x_net  ),
	. o ( \carry_9_8__ADD_4.ainv  )
);
defparam \carry_9_8__ADD_4.notinv0 .SEL = 0;
REG2CKSR \mcu_arbiter_func_reg[2]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[2]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[2] .PRESET = 0;
defparam \mcu_arbiter_func_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3]  (
	. di ( \PCKRTINSERT_C18R19_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_7__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_0__u_delaybuf|x_net  ),
	. o ( \carry_9_7__ADD_3.ainv  )
);
defparam \carry_9_7__ADD_3.notinv0 .SEL = 0;
EMBMUX5S4 C12R9emb5k_misc_1_u7_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[7]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_7 )
);
defparam C12R9emb5k_misc_1_u7_b_mux.SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \mcu_arbiter_func_reg[3]  (
	. di ( \PCKRTINSERT_ii2049|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[3] .PRESET = 0;
defparam \mcu_arbiter_func_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_6__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R16_lut_2|x_net  ),
	. o ( \carry_9_6__ADD_2.ainv  )
);
defparam \carry_9_6__ADD_2.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0]  (
	. di ( \carry_9_8__ADD_0|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[0] .CLKSRSEL = 1'b1;
LBUF \mcu_arbiter_reg_din_reg[2].lbuf1  (
	. asr ( \mcu_arbiter_reg_din_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3324|xy_net  ),
	. mclkb ( \mcu_arbiter_reg_din_reg[2].mclk1b  ),
	. sclk ( \mcu_arbiter_reg_din_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_reg_din_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4]  (
	. di ( \PCKRTINSERT_C18R19_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u17_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_17 )
);
defparam C12R9emb5k_misc_1_u17_b_mux.SEL = 0;
CFG_NOTINV \carry_9_5__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_C14R7_lut_1|x_net  ),
	. o ( \carry_9_5__ADD_1.ainv  )
);
defparam \carry_9_5__ADD_1.notinv0 .SEL = 0;
REG2CKSR \mcu_arbiter_func_reg[4]  (
	. di ( \PCKRTINSERT_ii3333|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[4] .PRESET = 0;
defparam \mcu_arbiter_func_reg[4] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1]  (
	. di ( \carry_9_8__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_9_4__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_0|x_net  ),
	. o ( \carry_9_4__ADD_0.ainv  )
);
defparam \carry_9_4__ADD_0.notinv0 .SEL = 0;
EMBMUX5S4 C12R13emb5k_misc_1_u0_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_0 )
);
defparam C12R13emb5k_misc_1_u0_b_mux.SEL = 4'b0000;
REG2CKSR \mcu_arbiter_func_reg[5]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[5]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[5] .PRESET = 0;
defparam \mcu_arbiter_func_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg (
	. di ( \PCKRTINSERT_ii2081|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.CLKSRSEL = 1'b0;
CVLVDS \io_phone_rst_inst.cvlvds_inst0  (
	. FP_TD ( )
,
	. FP_TERM_DIFF_EN_B ( ),
	. IN_DEL_0 ( )
,
	. IN_DEL_1 ( )
,
	. OUT_DEL_0 ( )
,
	. OUT_DEL_1 ( )
,
	. PAD0 ( ),
	. PAD1 ( phone_rst ),
	. RXD0 ( ),
	. RXD1 ( \io_phone_rst_inst.id  ),
	. TED0 ( ),
	. TED1 ( \io_phone_rst_inst.f_oen  ),
	. TXD0 ( ),
	. TXD1 ( \io_phone_rst_inst.f_od  )
);
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_DYN_IDEL_EN_0 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .NS_LV_0 = 2'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_DYN_IDEL_EN_1 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .NS_LV_1 = 3;
defparam \io_phone_rst_inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_IDEL_0 = 6'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_IDEL_1 = 6'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .RX_DIG_EN_0 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_DYN_ODEL_EN_0 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_IDEL_EN_0 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .RX_DIG_EN_1 = 1;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_DYN_ODEL_EN_1 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_IDEL_EN_1 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .TD = 4'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_ODEL_0 = 6'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .VPCI_EN_0 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .NDR_0 = 4'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_ODEL_1 = 6'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .VPCI_EN_1 = 0;
defparam \io_phone_rst_inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .NDR_1 = 0;
defparam \io_phone_rst_inst.cvlvds_inst0 .KEEP_0 = 2'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_ODEL_EN_0 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .PDR_0 = 4'h0;
defparam \io_phone_rst_inst.cvlvds_inst0 .KEEP_1 = 0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .CFG_ODEL_EN_1 = 1'b0;
defparam \io_phone_rst_inst.cvlvds_inst0 .PDR_1 = 0;
defparam \io_phone_rst_inst.cvlvds_inst0 .TD_FP_EN = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2]  (
	. di ( \carry_9_8__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[2] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_13_ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2206|x_net  ),
	. o ( \carry_13_ADD_0.ainv  )
);
defparam \carry_13_ADD_0.notinv0 .SEL = 1;
REG2CKSR \mcu_arbiter_func_reg[6]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[6]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[6] .PRESET = 0;
defparam \mcu_arbiter_func_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3]  (
	. di ( \carry_9_8__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_func_reg[7]  (
	. di ( \u_8051_u_h6_8051|memdatao_comb[7]_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_func_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_func_reg[5].sr1  )
);
defparam \mcu_arbiter_func_reg[7] .PRESET = 0;
defparam \mcu_arbiter_func_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4]  (
	. di ( \carry_9_8__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[4] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R17emb5k_misc_1_u9_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[25]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_9 )
);
defparam C12R17emb5k_misc_1_u9_b_mux.SEL = 4'b0000;
EMBMUX5S4 C12R25emb5k_misc_1_u12_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[4]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_12 )
);
defparam C12R25emb5k_misc_1_u12_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5]  (
	. di ( \carry_9_8__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[5] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R21emb5k_misc_1_u0_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_0 )
);
defparam C12R21emb5k_misc_1_u0_b_mux.SEL = 0;
OSCV1 u_osc (
	. OSC ( \u_osc|OSC_net  )
);
defparam u_osc.osc_pd = 0;
defparam u_osc.osc_stb = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_2.ainv  )
);
defparam \carry_11_ADD_2.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6]  (
	. di ( \carry_9_8__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[6] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u3_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[3]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_3 )
);
defparam C12R9emb5k_misc_1_u3_b_mux.SEL = 0;
FG6X2 PCKRTINSERT_C6R8_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1619 ,
		/* f [4] (nc) */ nc1620 ,
		/* f [3] */ \mipi_inst_u_mipi1|periph_rx_payload[10]_net ,
		/* f [2] (nc) */ nc1621 ,
		/* f [1] (nc) */ nc1622 ,
		/* f [0] (nc) */ nc1623 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R8_lut_4|xy_net  )
);
defparam PCKRTINSERT_C6R8_lut_4.mode = 1;
defparam PCKRTINSERT_C6R8_lut_4.config_data = 64'h00ff00ff00ff00ff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C6R8_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1624 ,
		/* f [4] (nc) */ nc1625 ,
		/* f [3] (nc) */ nc1626 ,
		/* f [2] (nc) */ nc1627 ,
		/* f [1] */ \mipi_inst_u_mipi1|periph_rx_payload[14]_net ,
		/* f [0] (nc) */ nc1628 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R8_lut_5|xy_net  )
);
defparam PCKRTINSERT_C6R8_lut_5.mode = 1;
defparam PCKRTINSERT_C6R8_lut_5.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C6R8_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1629 ,
		/* f [4] (nc) */ nc1630 ,
		/* f [3] */ \mipi_inst_u_mipi1|periph_rx_payload[12]_net ,
		/* f [2] (nc) */ nc1631 ,
		/* f [1] (nc) */ nc1632 ,
		/* f [0] (nc) */ nc1633 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R8_lut_6|xy_net  )
);
defparam PCKRTINSERT_C6R8_lut_6.mode = 1;
defparam PCKRTINSERT_C6R8_lut_6.config_data = 64'h00ff00ff00ff00ff;
FG6X2 PCKRTINSERT_C6R8_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1634 ,
		/* f [4] (nc) */ nc1635 ,
		/* f [3] */ \mipi_inst_u_mipi1|periph_rx_payload[11]_net ,
		/* f [2] (nc) */ nc1636 ,
		/* f [1] (nc) */ nc1637 ,
		/* f [0] (nc) */ nc1638 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R8_lut_7|xy_net  )
);
defparam PCKRTINSERT_C6R8_lut_7.mode = 1;
defparam PCKRTINSERT_C6R8_lut_7.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0]  (
	. di ( \ii2151|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[0]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[8]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[2].mclk1b  ),
	. qx ( \glue_dnum_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[2].sr1  )
);
defparam \glue_dnum_s_reg[0] .PRESET = 0;
defparam \glue_dnum_s_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7]  (
	. di ( \carry_9_8__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R9emb5k_misc_1_u13_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[13]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R9_c1r1_db_13 )
);
defparam C12R9emb5k_misc_1_u13_b_mux.SEL = 0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1]  (
	. di ( \ii2165|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[1]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[9]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[2].mclk1b  ),
	. qx ( \glue_dnum_s_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[2].sr1  )
);
defparam \glue_dnum_s_reg[1] .PRESET = 0;
defparam \glue_dnum_s_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]  (
	. di ( \ii3195|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[8] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R25emb5k_misc_1_u9_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[1]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_9 )
);
defparam C12R25emb5k_misc_1_u9_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2]  (
	. di ( \ii2178|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_dnum_s_reg[2]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[10]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[2].mclk1b  ),
	. qx ( \glue_dnum_s_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[2].sr1  )
);
defparam \glue_dnum_s_reg[2] .PRESET = 0;
defparam \glue_dnum_s_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5] .CLKSRSEL = 1'b1;
LBUF \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0  (
	. asr ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_EN = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21].lbuf0 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_OUT C16R4_cso_logic (
	. p0b ( \carry_12_2__ADD_4|pb_net  ),
	. p1b ( \carry_12_2__ADD_5|pb_net  ),
	. p2b ( \carry_12_2__ADD_6|pb_net  ),
	. p3b ( \carry_12_2__ADD_7|pb_net  ),
	. p4outb ( \C16R4_cso_logic|p4outb_net  ),
	. p8outb ( \C16R4_cso_logic|p8outb_net  ),
	. plower4 ( \C16R4_and4_logic|o_net  ),
	. r4outb ( \C16R4_cso_logic|r4outb_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3]  (
	. di ( \ii2189|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[3]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[11]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[2].mclk1b  ),
	. qx ( \glue_dnum_s_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[2].sr1  )
);
defparam \glue_dnum_s_reg[3] .PRESET = 0;
defparam \glue_dnum_s_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_ADD_8.ainv  )
);
defparam \carry_9_ADD_8.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_rstrf_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_rstrf_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rstrf_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rstrf_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rstrf_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_OUT C10R15_cso_logic (
	. p0b ( \carry_9_13__ADD_4|pb_net  ),
	. p1b ( \carry_9_13__ADD_5|pb_net  ),
	. p2b ( \carry_9_13__ADD_6|pb_net  ),
	. p3b ( \carry_9_13__ADD_7|pb_net  ),
	. p4outb ( \C10R15_cso_logic|p4outb_net  ),
	. p8outb ( \C10R15_cso_logic|p8outb_net  ),
	. plower4 ( \C10R15_and4_logic|o_net  ),
	. r4outb ( \C10R15_cso_logic|r4outb_net  )
);
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc1639 ,
		/* a_mac_out [23] (nc) */ nc1640 ,
		/* a_mac_out [22] (nc) */ nc1641 ,
		/* a_mac_out [21] (nc) */ nc1642 ,
		/* a_mac_out [20] (nc) */ nc1643 ,
		/* a_mac_out [19] (nc) */ nc1644 ,
		/* a_mac_out [18] (nc) */ nc1645 ,
		/* a_mac_out [17] (nc) */ nc1646 ,
		/* a_mac_out [16] (nc) */ nc1647 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc1648 ,
		/* a_mac_out [2] (nc) */ nc1649 ,
		/* a_mac_out [1] (nc) */ nc1650 ,
		/* a_mac_out [0] (nc) */ nc1651 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0.amac_output_mode = 0;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1652 ,
		/* f [4] */ \u_8051_u_h6_8051|memdatao_comb[6]_net ,
		/* f [3] (nc) */ nc1653 ,
		/* f [2] (nc) */ nc1654 ,
		/* f [1] (nc) */ nc1655 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[6]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_6__u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4]  (
	. di ( \ii2200|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[4]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[12]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[2].mclk1b  ),
	. qx ( \glue_dnum_s_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[2].sr1  )
);
defparam \glue_dnum_s_reg[4] .PRESET = 0;
defparam \glue_dnum_s_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R17emb5k_misc_1_u5_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[21]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_5 )
);
defparam C12R17emb5k_misc_1_u5_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5]  (
	. di ( \ii2211|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[5]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[13]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[2].mclk1b  ),
	. qx ( \glue_dnum_s_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[2].sr1  )
);
defparam \glue_dnum_s_reg[5] .PRESET = 0;
defparam \glue_dnum_s_reg[5] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C6R4_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1656 ,
		/* f [4] (nc) */ nc1657 ,
		/* f [3] (nc) */ nc1658 ,
		/* f [2] (nc) */ nc1659 ,
		/* f [1] (nc) */ nc1660 ,
		/* f [0] */ \GND_0_inst|Y_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R4_lut_1|xy_net  )
);
defparam PCKRTINSERT_C6R4_lut_1.mode = 1;
defparam PCKRTINSERT_C6R4_lut_1.config_data = 64'h5555555555555555;
FIFOCTRL18KV1 \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl  (
	. clka ( \u_gbuf_u_gbuf|out_net  ),
	. clkb ( \u_pll_pll_u0|CO0_net  ),
	. empty ( ),
	. full ( ),
	. overflow ( ),
	. peek_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.peek_rd_en  ),
	. prog_empty ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|almostempty_net  ),
	. prog_full ( ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rd_mem_n  ),
	. rd_req_n ( \ii1985|xy_net  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [0]
	} ),
	. rst_n ( \ii1987|xy_net  ),
	. underflow ( ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wr_mem_n  ),
	. wr_req_n ( \ii1988|xy_net  ),
	. wrdp_rd_flag ( ),
	. write_drop ( \GND_0_inst|Y_net  ),
	. write_save ( \GND_0_inst|Y_net  )
);
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .R_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .DEPTH_EXT_MODE = 3;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .W_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .USR_PE = 8160;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_fifo_ctrl .USR_PF = 15840;
FG6X2 PCKRTINSERT_C6R4_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1661 ,
		/* f [4] (nc) */ nc1662 ,
		/* f [3] (nc) */ nc1663 ,
		/* f [2] (nc) */ nc1664 ,
		/* f [1] (nc) */ nc1665 ,
		/* f [0] */ \GND_0_inst|Y_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R4_lut_2|xy_net  )
);
defparam PCKRTINSERT_C6R4_lut_2.mode = 1;
defparam PCKRTINSERT_C6R4_lut_2.config_data = 64'h5555555555555555;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6]  (
	. di ( \ii2216|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6] .CLKSRSEL = 1'b1;
FG6X2 TEST_PCKRTINSERT_C10R15_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1666 ,
		/* f [4] (nc) */ nc1667 ,
		/* f [3] (nc) */ nc1668 ,
		/* f [2] (nc) */ nc1669 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1670 
	} ),
	. x ( \TEST_PCKRTINSERT_C10R15_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C10R15_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C10R15_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C10R15_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C10R15_lut_7.config_data = 64'h3333333355555555;
FG6X2 PCKRTINSERT_C6R4_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1671 ,
		/* f [4] (nc) */ nc1672 ,
		/* f [3] (nc) */ nc1673 ,
		/* f [2] (nc) */ nc1674 ,
		/* f [1] (nc) */ nc1675 ,
		/* f [0] */ \GND_0_inst|Y_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R4_lut_3|xy_net  )
);
defparam PCKRTINSERT_C6R4_lut_3.mode = 1;
defparam PCKRTINSERT_C6R4_lut_3.config_data = 64'h5555555555555555;
REG2CKSR \glue_dnum_s_reg[6]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[14]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_dnum_s_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_dnum_s_reg[6] .PRESET = 0;
defparam \glue_dnum_s_reg[6] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C6R4_lut_5 (
	. f ( {
		/* f [5] */ \ii3371|xy_net ,
		/* f [4] (nc) */ nc1676 ,
		/* f [3] (nc) */ nc1677 ,
		/* f [2] (nc) */ nc1678 ,
		/* f [1] (nc) */ nc1679 ,
		/* f [0] (nc) */ nc1680 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R4_lut_5|xy_net  )
);
defparam PCKRTINSERT_C6R4_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C6R4_lut_5.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_C6R4_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1681 ,
		/* f [4] (nc) */ nc1682 ,
		/* f [3] (nc) */ nc1683 ,
		/* f [2] (nc) */ nc1684 ,
		/* f [1] (nc) */ nc1685 ,
		/* f [0] */ \ii3371|xy_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C6R4_lut_7|xy_net  )
);
defparam PCKRTINSERT_C6R4_lut_7.mode = 1;
defparam PCKRTINSERT_C6R4_lut_7.config_data = 64'h5555555555555555;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7]  (
	. di ( \PCKRTINSERT_ii2203|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[7]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[15]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_dnum_s_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_dnum_s_reg[7] .PRESET = 0;
defparam \glue_dnum_s_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[8]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t36_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t35_out1_1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t36_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t36_out1_reg.CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8]  (
	. di ( \PCKRTINSERT_ii2160|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[8]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[16]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_dnum_s_reg[2].mclk1b  ),
	. qx ( \glue_dnum_s_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_dnum_s_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_dnum_s_reg[2].sr1  )
);
defparam \glue_dnum_s_reg[8] .PRESET = 0;
defparam \glue_dnum_s_reg[8] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R25emb5k_misc_1_u5_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_5 )
);
defparam C12R25emb5k_misc_1_u5_b_mux.SEL = 0;
LBUF \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0  (
	. asr ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_EN = 1'b0;
defparam \mcu_arbiter_u_emif2apb_fpga_HRD_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[9]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9]  (
	. di ( \ii2219|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_dnum_s_reg[9]  (
	. di ( \mcu_arbiter_u_pfifo_u_inst|dout[17]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_cmd_s_reg[1].mclk1b  ),
	. qx ( \glue_dnum_s_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_cmd_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_cmd_s_reg[1].sr1  )
);
defparam \glue_dnum_s_reg[9] .PRESET = 0;
defparam \glue_dnum_s_reg[9] .CLKSRSEL = 1'b1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc1686 ,
		/* a_mac_out [23] (nc) */ nc1687 ,
		/* a_mac_out [22] (nc) */ nc1688 ,
		/* a_mac_out [21] (nc) */ nc1689 ,
		/* a_mac_out [20] (nc) */ nc1690 ,
		/* a_mac_out [19] (nc) */ nc1691 ,
		/* a_mac_out [18] (nc) */ nc1692 ,
		/* a_mac_out [17] (nc) */ nc1693 ,
		/* a_mac_out [16] (nc) */ nc1694 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc1695 ,
		/* a_mac_out [2] (nc) */ nc1696 ,
		/* a_mac_out [1] (nc) */ nc1697 ,
		/* a_mac_out [0] (nc) */ nc1698 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0.amac_output_mode = 0;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1699 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[30]|qx_net ,
		/* f [3] (nc) */ nc1700 ,
		/* f [2] (nc) */ nc1701 ,
		/* f [1] (nc) */ nc1702 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dbuf_u_delaybuf.config_data = 64'h0000ffff55555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[10]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[0] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C20R20_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1703 ,
		/* f [4] (nc) */ nc1704 ,
		/* f [3] (nc) */ nc1705 ,
		/* f [2] (nc) */ nc1706 ,
		/* f [1] (nc) */ nc1707 ,
		/* f [0] */ \GND_0_inst|Y_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R20_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R20_lut_1.mode = 1;
defparam PCKRTINSERT_C20R20_lut_1.config_data = 64'h5555555555555555;
FG6X2 PCKRTINSERT_C20R20_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1708 ,
		/* f [4] (nc) */ nc1709 ,
		/* f [3] (nc) */ nc1710 ,
		/* f [2] (nc) */ nc1711 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1712 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R20_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R20_lut_2.mode = 1;
defparam PCKRTINSERT_C20R20_lut_2.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C20R20_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1713 ,
		/* f [4] (nc) */ nc1714 ,
		/* f [3] (nc) */ nc1715 ,
		/* f [2] (nc) */ nc1716 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1717 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R20_lut_3|xy_net  )
);
defparam PCKRTINSERT_C20R20_lut_3.mode = 1;
defparam PCKRTINSERT_C20R20_lut_3.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C20R20_lut_4 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[5]|qx_net ,
		/* f [4] (nc) */ nc1718 ,
		/* f [3] (nc) */ nc1719 ,
		/* f [2] (nc) */ nc1720 ,
		/* f [1] (nc) */ nc1721 ,
		/* f [0] (nc) */ nc1722 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R20_lut_4|xy_net  )
);
defparam PCKRTINSERT_C20R20_lut_4.mode = 1'b0;
defparam PCKRTINSERT_C20R20_lut_4.config_data = 64'h00000000ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3]  (
	. di ( \PCKRTINSERT_C18R6_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1]  (
	. di ( \PCKRTINSERT_ii2653|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[1] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C20R20_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1723 ,
		/* f [4] (nc) */ nc1724 ,
		/* f [3] (nc) */ nc1725 ,
		/* f [2] (nc) */ nc1726 ,
		/* f [1] (nc) */ nc1727 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R20_lut_5|xy_net  )
);
defparam PCKRTINSERT_C20R20_lut_5.mode = 1;
defparam PCKRTINSERT_C20R20_lut_5.config_data = 64'h5555555555555555;
FG6X2 PCKRTINSERT_C20R20_lut_6 (
	. f ( {
		/* f [5] */ \ii2607|xy_net ,
		/* f [4] (nc) */ nc1728 ,
		/* f [3] (nc) */ nc1729 ,
		/* f [2] (nc) */ nc1730 ,
		/* f [1] (nc) */ nc1731 ,
		/* f [0] (nc) */ nc1732 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R20_lut_6|xy_net  )
);
defparam PCKRTINSERT_C20R20_lut_6.mode = 1'b0;
defparam PCKRTINSERT_C20R20_lut_6.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_C20R20_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1733 ,
		/* f [4] */ \ii2588|xy_net ,
		/* f [3] (nc) */ nc1734 ,
		/* f [2] (nc) */ nc1735 ,
		/* f [1] (nc) */ nc1736 ,
		/* f [0] (nc) */ nc1737 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R20_lut_7|xy_net  )
);
defparam PCKRTINSERT_C20R20_lut_7.mode = 1;
defparam PCKRTINSERT_C20R20_lut_7.config_data = 64'h0000ffff0000ffff;
LBUF \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_fifo_empty_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_fifo_empty_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_fifo_empty_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_empty_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_12_1__ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_10.ainv  )
);
defparam \carry_12_1__ADD_10.notinv0 .SEL = 1;
EMBMUX5S4 C12R17emb5k_misc_1_u1_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[17]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_1 )
);
defparam C12R17emb5k_misc_1_u1_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[12]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2]  (
	. di ( \PCKRTINSERT_C16R10_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[2] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5]  (
	. di ( \PCKRTINSERT_C18R6_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3]  (
	. di ( \PCKRTINSERT_C20R10_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[3] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[17].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C8R11_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1738 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[2]|qx_net ,
		/* f [3] (nc) */ nc1739 ,
		/* f [2] (nc) */ nc1740 ,
		/* f [1] (nc) */ nc1741 ,
		/* f [0] (nc) */ nc1742 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C8R11_lut_7|xy_net  )
);
defparam PCKRTINSERT_C8R11_lut_7.mode = 1;
defparam PCKRTINSERT_C8R11_lut_7.config_data = 64'h0000ffff0000ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6]  (
	. di ( \PCKRTINSERT_C18R6_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t8_out1_reg (
	. di ( \glue_rx_packet_tx_packet_sc_vs_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.CLKSRSEL = 1'b1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc1743 ,
		/* a_mac_out [23] (nc) */ nc1744 ,
		/* a_mac_out [22] (nc) */ nc1745 ,
		/* a_mac_out [21] (nc) */ nc1746 ,
		/* a_mac_out [20] (nc) */ nc1747 ,
		/* a_mac_out [19] (nc) */ nc1748 ,
		/* a_mac_out [18] (nc) */ nc1749 ,
		/* a_mac_out [17] (nc) */ nc1750 ,
		/* a_mac_out [16] (nc) */ nc1751 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc1752 ,
		/* a_mac_out [2] (nc) */ nc1753 ,
		/* a_mac_out [1] (nc) */ nc1754 ,
		/* a_mac_out [0] (nc) */ nc1755 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0.amac_output_mode = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[15]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5]  (
	. di ( \PCKRTINSERT_C20R10_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R25emb5k_misc_1_u1_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[9]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R25_c1r1_db_1 )
);
defparam C12R25emb5k_misc_1_u1_b_mux.SEL = 0;
EMBMUX5S4 C12R1emb5k_misc_1_u12_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_12 )
);
defparam C12R1emb5k_misc_1_u12_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[13].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[0]_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6]  (
	. di ( \PCKRTINSERT_C20R10_lut_1|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg (
	. di ( \ii2149|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg.CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9]  (
	. di ( \PCKRTINSERT_C18R6_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[7]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[7] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C20R15_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc1756 ,
		/* f [4] (nc) */ nc1757 ,
		/* f [3] (nc) */ nc1758 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [1] (nc) */ nc1759 ,
		/* f [0] (nc) */ nc1760 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R15_lut_0|xy_net  )
);
defparam PCKRTINSERT_C20R15_lut_0.mode = 1;
defparam PCKRTINSERT_C20R15_lut_0.config_data = 64'h0f0f0f0f0f0f0f0f;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C20R15_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1761 ,
		/* f [4] (nc) */ nc1762 ,
		/* f [3] (nc) */ nc1763 ,
		/* f [2] (nc) */ nc1764 ,
		/* f [1] (nc) */ nc1765 ,
		/* f [0] */ \GND_0_inst|Y_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R15_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R15_lut_1.mode = 1;
defparam PCKRTINSERT_C20R15_lut_1.config_data = 64'h5555555555555555;
FG6X2 PCKRTINSERT_C20R15_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1766 ,
		/* f [4] (nc) */ nc1767 ,
		/* f [3] (nc) */ nc1768 ,
		/* f [2] (nc) */ nc1769 ,
		/* f [1] (nc) */ nc1770 ,
		/* f [0] */ \GND_0_inst|Y_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R15_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R15_lut_2.mode = 1;
defparam PCKRTINSERT_C20R15_lut_2.config_data = 64'h5555555555555555;
FG6X2 PCKRTINSERT_C20R15_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1771 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[1]_net ,
		/* f [3] (nc) */ nc1772 ,
		/* f [2] (nc) */ nc1773 ,
		/* f [1] (nc) */ nc1774 ,
		/* f [0] (nc) */ nc1775 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R15_lut_3|xy_net  )
);
defparam PCKRTINSERT_C20R15_lut_3.mode = 1;
defparam PCKRTINSERT_C20R15_lut_3.config_data = 64'h0000ffff0000ffff;
CARRY_SKIP_IN C18R13_csi_logic (
	. c0alt ( \C18R13_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C18R13_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C18R13_csi_logic.ALLOW_SKIP = 0;
defparam C18R13_csi_logic.CIN_BELOW = 0;
LBUF \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_fifo_vs_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_fifo_vs_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_fifo_vs_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_vs_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_ADD_0.notinv0  (
	. i ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0]|qx_net  ),
	. o ( \carry_12_ADD_0.ainv  )
);
defparam \carry_12_ADD_0.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[9]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[9] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_12_1__ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_9.ainv  )
);
defparam \carry_12_1__ADD_9.notinv0 .SEL = 1;
CFG_NOTINV \carry_12_0__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_8.ainv  )
);
defparam \carry_12_0__ADD_8.notinv0 .SEL = 1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc1776 ,
		/* a_mac_out [23] (nc) */ nc1777 ,
		/* a_mac_out [22] (nc) */ nc1778 ,
		/* a_mac_out [21] (nc) */ nc1779 ,
		/* a_mac_out [20] (nc) */ nc1780 ,
		/* a_mac_out [19] (nc) */ nc1781 ,
		/* a_mac_out [18] (nc) */ nc1782 ,
		/* a_mac_out [17] (nc) */ nc1783 ,
		/* a_mac_out [16] (nc) */ nc1784 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc1785 ,
		/* a_mac_out [2] (nc) */ nc1786 ,
		/* a_mac_out [1] (nc) */ nc1787 ,
		/* a_mac_out [0] (nc) */ nc1788 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0.amac_output_mode = 0;
LBUF \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0  (
	. asr ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_tx_payload_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1789 ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[20]|qx_net ,
		/* f [3] (nc) */ nc1790 ,
		/* f [2] (nc) */ nc1791 ,
		/* f [1] (nc) */ nc1792 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[22]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf.config_data = 64'h0000ffff55555555;
ADD_1BIT carry_11_ADD_10 (
	. a ( \carry_11_ADD_10.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_11_ADD_9|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_ADD_10|s_net  )
);
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_tx_vsync_fo_reg (
	. di ( \ii2424|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_tx_vsync_fo_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sr1  )
);
defparam glue_rx_packet_tx_packet_tx_vsync_fo_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_tx_vsync_fo_reg.CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[17].lbuf1 .CFG_ALLOW_SR = 1'b1;
MIPI_PLL mipi_inst_u_mipi_pll (
	. CLKEXT ( ),
	. CLKOUT1 ( \mipi_inst_u_mipi_pll|CLKOUT1_net  ),
	. CLKOUT2 ( \mipi_inst_u_mipi_pll|CLKOUT2_net  ),
	. CLKREF ( \u_osc|OSC_net  ),
	. CM ( {
		/* CM [7] */ \mipi_inst_u_mipi2|CM[7]_net ,
		/* CM [6] */ \mipi_inst_u_mipi2|CM[6]_net ,
		/* CM [5] */ \mipi_inst_u_mipi2|CM[5]_net ,
		/* CM [4] */ \mipi_inst_u_mipi2|CM[4]_net ,
		/* CM [3] */ \mipi_inst_u_mipi2|CM[3]_net ,
		/* CM [2] */ \mipi_inst_u_mipi2|CM[2]_net ,
		/* CM [1] */ \mipi_inst_u_mipi2|CM[1]_net ,
		/* CM [0] */ \mipi_inst_u_mipi2|CM[0]_net 
	} ),
	. CN ( {
		/* CN [4] */ \mipi_inst_u_mipi2|CN[4]_net ,
		/* CN [3] */ \mipi_inst_u_mipi2|CN[3]_net ,
		/* CN [2] */ \mipi_inst_u_mipi2|CN[2]_net ,
		/* CN [1] */ \mipi_inst_u_mipi2|CN[1]_net ,
		/* CN [0] */ \mipi_inst_u_mipi2|CN[0]_net 
	} ),
	. CO ( {
		/* CO [1] */ \mipi_inst_u_mipi2|CO[1]_net ,
		/* CO [0] */ \mipi_inst_u_mipi2|CO[0]_net 
	} ),
	. LOCK ( \mipi_inst_u_mipi_pll|LOCK_net  ),
	. PD_PLL ( \ii2049|xy_net  )
);
defparam mipi_inst_u_mipi_pll.BYPASS_PLL = 0;
defparam mipi_inst_u_mipi_pll.TST = 9;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc1793 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[29]|qx_net ,
		/* f [3] (nc) */ nc1794 ,
		/* f [2] (nc) */ nc1795 ,
		/* f [1] (nc) */ nc1796 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[12]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_12__u_delaybuf.config_data = 64'h0000ffff55555555;
FG6X2 PCKRTINSERT_C20R11_lut_1 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[5]|qx_net ,
		/* f [4] (nc) */ nc1797 ,
		/* f [3] (nc) */ nc1798 ,
		/* f [2] (nc) */ nc1799 ,
		/* f [1] (nc) */ nc1800 ,
		/* f [0] (nc) */ nc1801 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R11_lut_1|xy_net  )
);
defparam PCKRTINSERT_C20R11_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C20R11_lut_1.config_data = 64'h00000000ffffffff;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C20R11_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc1802 ,
		/* f [4] (nc) */ nc1803 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[4]|qx_net ,
		/* f [2] (nc) */ nc1804 ,
		/* f [1] (nc) */ nc1805 ,
		/* f [0] (nc) */ nc1806 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C20R11_lut_2|xy_net  )
);
defparam PCKRTINSERT_C20R11_lut_2.mode = 1;
defparam PCKRTINSERT_C20R11_lut_2.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR glue_rx_packet_tx_packet_rx_payload_valid_d_reg (
	. di ( \mipi_inst_u_mipi1|periph_rx_payload_valid_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_valid_d_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg.sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_rx_payload_valid_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rx_payload_valid_d_reg.CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C12R29emb5k_misc_1_u6_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[2]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_6 )
);
defparam C12R29emb5k_misc_1_u6_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
AND4 C14R22_and4_logic (
	. a ( \carry_12_ADD_3|p_net  ),
	. b ( \carry_12_ADD_2|p_net  ),
	. c ( \carry_12_ADD_1|p_net  ),
	. d ( \carry_12_ADD_0|p_net  ),
	. o ( \C14R22_and4_logic|o_net  )
);
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[10]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[10] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[10] .CLKSRSEL = 1'b1;
LBUF \glue_dnum_s_reg[13].lbuf1  (
	. asr ( \glue_dnum_s_reg[13].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \glue_rd_cmd_flag_d_reg|qx_net  ),
	. mclkb ( \glue_dnum_s_reg[13].mclk1b  ),
	. sclk ( \glue_dnum_s_reg[13].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_SYNC = 0;
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_LAT = 0;
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_INV = 0;
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_INV_EN = 0;
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_EN = 1'b1;
defparam \glue_dnum_s_reg[13].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg (
	. di ( \PCKRTINSERT_ii2159|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg.CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii2301|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
H6_MAC glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0 (
	. a_acc_en ( \GND_0_inst|Y_net  ),
	. a_dinx ( {
		/* a_dinx [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net ,
		/* a_dinx [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net ,
		/* a_dinx [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net ,
		/* a_dinx [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net ,
		/* a_dinx [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net ,
		/* a_dinx [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8]|qx_net ,
		/* a_dinx [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[7]|qx_net ,
		/* a_dinx [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[6]|qx_net ,
		/* a_dinx [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[5]|qx_net ,
		/* a_dinx [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[4]|qx_net ,
		/* a_dinx [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[3]|qx_net ,
		/* a_dinx [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[2]|qx_net ,
		/* a_dinx [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1]|qx_net ,
		/* a_dinx [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[0]|qx_net 
	} ),
	. a_dinxy_cen ( \VCC_0_inst|Y_net  ),
	. a_diny ( {
		/* a_diny [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]|qx_net ,
		/* a_diny [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]|qx_net ,
		/* a_diny [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]|qx_net ,
		/* a_diny [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]|qx_net ,
		/* a_diny [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[5]|qx_net ,
		/* a_diny [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[4]|qx_net ,
		/* a_diny [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3]|qx_net ,
		/* a_diny [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2]|qx_net ,
		/* a_diny [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1]|qx_net ,
		/* a_diny [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0]|qx_net 
	} ),
	. a_dinz ( {
		/* a_dinz [24] */ \GND_0_inst|Y_net ,
		/* a_dinz [23] */ \GND_0_inst|Y_net ,
		/* a_dinz [22] */ \GND_0_inst|Y_net ,
		/* a_dinz [21] */ \GND_0_inst|Y_net ,
		/* a_dinz [20] */ \GND_0_inst|Y_net ,
		/* a_dinz [19] */ \GND_0_inst|Y_net ,
		/* a_dinz [18] */ \GND_0_inst|Y_net ,
		/* a_dinz [17] */ \GND_0_inst|Y_net ,
		/* a_dinz [16] */ \GND_0_inst|Y_net ,
		/* a_dinz [15] */ \GND_0_inst|Y_net ,
		/* a_dinz [14] */ \GND_0_inst|Y_net ,
		/* a_dinz [13] */ \GND_0_inst|Y_net ,
		/* a_dinz [12] */ \GND_0_inst|Y_net ,
		/* a_dinz [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7]|qx_net ,
		/* a_dinz [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6]|qx_net ,
		/* a_dinz [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5]|qx_net ,
		/* a_dinz [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4]|qx_net ,
		/* a_dinz [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3]|qx_net ,
		/* a_dinz [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2]|qx_net ,
		/* a_dinz [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1]|qx_net ,
		/* a_dinz [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0]|qx_net ,
		/* a_dinz [3] */ \GND_0_inst|Y_net ,
		/* a_dinz [2] */ \GND_0_inst|Y_net ,
		/* a_dinz [1] */ \GND_0_inst|Y_net ,
		/* a_dinz [0] */ \GND_0_inst|Y_net 
	} ),
	. a_dinz_cen ( \VCC_0_inst|Y_net  ),
	. a_dinz_en ( \VCC_0_inst|Y_net  ),
	. a_in_sr ( \VCC_0_inst|Y_net  ),
	. a_mac_out ( {
		/* a_mac_out [24] (nc) */ nc1807 ,
		/* a_mac_out [23] (nc) */ nc1808 ,
		/* a_mac_out [22] (nc) */ nc1809 ,
		/* a_mac_out [21] (nc) */ nc1810 ,
		/* a_mac_out [20] (nc) */ nc1811 ,
		/* a_mac_out [19] (nc) */ nc1812 ,
		/* a_mac_out [18] (nc) */ nc1813 ,
		/* a_mac_out [17] (nc) */ nc1814 ,
		/* a_mac_out [16] (nc) */ nc1815 ,
		/* a_mac_out [15] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net ,
		/* a_mac_out [14] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* a_mac_out [13] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* a_mac_out [12] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* a_mac_out [11] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[11]_net ,
		/* a_mac_out [10] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[10]_net ,
		/* a_mac_out [9] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[9]_net ,
		/* a_mac_out [8] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[8]_net ,
		/* a_mac_out [7] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[7]_net ,
		/* a_mac_out [6] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[6]_net ,
		/* a_mac_out [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[5]_net ,
		/* a_mac_out [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[4]_net ,
		/* a_mac_out [3] (nc) */ nc1816 ,
		/* a_mac_out [2] (nc) */ nc1817 ,
		/* a_mac_out [1] (nc) */ nc1818 ,
		/* a_mac_out [0] (nc) */ nc1819 
	} ),
	. a_mac_out_cen ( \VCC_0_inst|Y_net  ),
	. a_out_sr ( \VCC_0_inst|Y_net  ),
	. a_overflow ( ),
	. a_sload ( \GND_0_inst|Y_net  ),
	. b_acc_en ( ),
	. b_dinx ( )
,
	. b_dinxy_cen ( ),
	. b_diny ( )
,
	. b_dinz ( )
,
	. b_dinz_cen ( ),
	. b_dinz_en ( ),
	. b_in_sr ( ),
	. b_mac_out ( )
,
	. b_mac_out_cen ( ),
	. b_out_sr ( ),
	. b_overflow ( ),
	. b_sload ( ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. dsp_en ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.bdinx_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.adiny_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.a_out_rstn_sel = 48'b111111111111111111111111111111111111111111111111;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.a_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.bdinz_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.a_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.b_in_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.a_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.b_out_setn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.bmac_output_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.adinx_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.a_in_rstn_sel = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.modea_sel = 2;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.bdiny_input_mode = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.b_in_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.adinz_input_mode = 1;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.modeb_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.b_sr_syn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.b_out_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.a_out_setn_sel = 48'b000000000000000000000000000000000000000000000000;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.b_ovf_rstn_sel = 0;
defparam glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0.amac_output_mode = 0;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[11]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[11] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[11] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In1p_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[12]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[12] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[12] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t4_out1_1_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0]  (
	. di ( \ii2220|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[36].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[13]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[13]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[13] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[13] .CLKSRSEL = 1'b0;
LBUF \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1  (
	. asr ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3339|xy_net  ),
	. mclkb ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_memdatai_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_u_emif2apb_memdatai_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
BRAM18KV1 \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core  (
	. a_addr_ext ( )
,
	. b_addr_ext ( )
,
	. c1r1_aa ( )
,
	. c1r1_ab ( )
,
	. c1r1_cea ( ),
	. c1r1_ceb ( ),
	. c1r1_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO3_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] (nc) */ nc1820 ,
		/* c1r1_db [16] (nc) */ nc1821 ,
		/* c1r1_db [15] */ net_C12R29_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R29_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R29_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R29_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R29_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R29_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R29_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R29_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R29_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R29_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R29_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R29_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R29_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R29_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R29_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R29_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc1822 ,
		/* c1r1_q [16] (nc) */ nc1823 ,
		/* c1r1_q [15] */ \mcu_arbiter_u_pfifo_u_inst|dout[27]_net ,
		/* c1r1_q [14] */ \mcu_arbiter_u_pfifo_u_inst|dout[26]_net ,
		/* c1r1_q [13] */ \mcu_arbiter_u_pfifo_u_inst|dout[25]_net ,
		/* c1r1_q [12] */ \mcu_arbiter_u_pfifo_u_inst|dout[24]_net ,
		/* c1r1_q [11] */ \mcu_arbiter_u_pfifo_u_inst|dout[19]_net ,
		/* c1r1_q [10] */ \mcu_arbiter_u_pfifo_u_inst|dout[18]_net ,
		/* c1r1_q [9] */ \mcu_arbiter_u_pfifo_u_inst|dout[17]_net ,
		/* c1r1_q [8] */ \mcu_arbiter_u_pfifo_u_inst|dout[16]_net ,
		/* c1r1_q [7] */ \mcu_arbiter_u_pfifo_u_inst|dout[11]_net ,
		/* c1r1_q [6] */ \mcu_arbiter_u_pfifo_u_inst|dout[10]_net ,
		/* c1r1_q [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[9]_net ,
		/* c1r1_q [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[8]_net ,
		/* c1r1_q [3] */ \mcu_arbiter_u_pfifo_u_inst|dout[3]_net ,
		/* c1r1_q [2] */ \mcu_arbiter_u_pfifo_u_inst|dout[2]_net ,
		/* c1r1_q [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[1]_net ,
		/* c1r1_q [0] */ \mcu_arbiter_u_pfifo_u_inst|dout[0]_net 
	} ),
	. c1r1_rstna ( \ii2037|xy_net  ),
	. c1r1_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r1_user_ena ( ),
	. c1r1_user_enb ( ),
	. c1r1_wea ( ),
	. c1r1_web ( ),
	. c1r2_aa ( )
,
	. c1r2_ab ( )
,
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|CO3_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( {
		/* c1r2_db [17] (nc) */ nc1824 ,
		/* c1r2_db [16] (nc) */ nc1825 ,
		/* c1r2_db [15] */ net_C12R29_c1r2_db_15,
		/* c1r2_db [14] */ net_C12R29_c1r2_db_14,
		/* c1r2_db [13] */ net_C12R29_c1r2_db_13,
		/* c1r2_db [12] */ net_C12R29_c1r2_db_12,
		/* c1r2_db [11] */ net_C12R29_c1r2_db_11,
		/* c1r2_db [10] */ net_C12R29_c1r2_db_10,
		/* c1r2_db [9] */ net_C12R29_c1r2_db_9,
		/* c1r2_db [8] */ net_C12R29_c1r2_db_8,
		/* c1r2_db [7] */ net_C12R29_c1r2_db_7,
		/* c1r2_db [6] */ net_C12R29_c1r2_db_6,
		/* c1r2_db [5] */ net_C12R29_c1r2_db_5,
		/* c1r2_db [4] */ net_C12R29_c1r2_db_4,
		/* c1r2_db [3] */ net_C12R29_c1r2_db_3,
		/* c1r2_db [2] */ net_C12R29_c1r2_db_2,
		/* c1r2_db [1] */ net_C12R29_c1r2_db_1,
		/* c1r2_db [0] */ net_C12R29_c1r2_db_0
	} ),
	. c1r2_q ( {
		/* c1r2_q [17] (nc) */ nc1826 ,
		/* c1r2_q [16] (nc) */ nc1827 ,
		/* c1r2_q [15] */ \mcu_arbiter_u_pfifo_u_inst|dout[31]_net ,
		/* c1r2_q [14] */ \mcu_arbiter_u_pfifo_u_inst|dout[30]_net ,
		/* c1r2_q [13] */ \mcu_arbiter_u_pfifo_u_inst|dout[29]_net ,
		/* c1r2_q [12] */ \mcu_arbiter_u_pfifo_u_inst|dout[28]_net ,
		/* c1r2_q [11] */ \mcu_arbiter_u_pfifo_u_inst|dout[23]_net ,
		/* c1r2_q [10] */ \mcu_arbiter_u_pfifo_u_inst|dout[22]_net ,
		/* c1r2_q [9] */ \mcu_arbiter_u_pfifo_u_inst|dout[21]_net ,
		/* c1r2_q [8] */ \mcu_arbiter_u_pfifo_u_inst|dout[20]_net ,
		/* c1r2_q [7] */ \mcu_arbiter_u_pfifo_u_inst|dout[15]_net ,
		/* c1r2_q [6] */ \mcu_arbiter_u_pfifo_u_inst|dout[14]_net ,
		/* c1r2_q [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[13]_net ,
		/* c1r2_q [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[12]_net ,
		/* c1r2_q [3] */ \mcu_arbiter_u_pfifo_u_inst|dout[7]_net ,
		/* c1r2_q [2] */ \mcu_arbiter_u_pfifo_u_inst|dout[6]_net ,
		/* c1r2_q [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[5]_net ,
		/* c1r2_q [0] */ \mcu_arbiter_u_pfifo_u_inst|dout[4]_net 
	} ),
	. c1r2_rstna ( \ii2037|xy_net  ),
	. c1r2_rstnb ( \ii2037|xy_net  ),
	. c1r2_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r2_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( ),
	. c1r2_web ( ),
	. c1r3_aa ( )
,
	. c1r3_ab ( )
,
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( ),
	. c1r3_clkb ( ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( ),
	. c1r3_rstnb ( ),
	. c1r3_user_ena ( ),
	. c1r3_user_enb ( ),
	. c1r3_wea ( ),
	. c1r3_web ( ),
	. c1r4_aa ( )
,
	. c1r4_ab ( )
,
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( ),
	. c1r4_clkb ( ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( ),
	. c1r4_rstnb ( ),
	. c1r4_user_ena ( ),
	. c1r4_user_enb ( ),
	. c1r4_wea ( ),
	. c1r4_web ( ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( \mcu_arbiter_u_pfifo_u_inst.peek_en  ),
	. peek_rd_en ( \mcu_arbiter_u_pfifo_u_inst.peek_rd_en  ),
	. rd_mem_n ( \mcu_arbiter_u_pfifo_u_inst.rd_mem_n  ),
	. rptr ( {
		/* rptr [13] */ \mcu_arbiter_u_pfifo_u_inst.rptr [13],
		/* rptr [12] */ \mcu_arbiter_u_pfifo_u_inst.rptr [12],
		/* rptr [11] */ \mcu_arbiter_u_pfifo_u_inst.rptr [11],
		/* rptr [10] */ \mcu_arbiter_u_pfifo_u_inst.rptr [10],
		/* rptr [9] */ \mcu_arbiter_u_pfifo_u_inst.rptr [9],
		/* rptr [8] */ \mcu_arbiter_u_pfifo_u_inst.rptr [8],
		/* rptr [7] */ \mcu_arbiter_u_pfifo_u_inst.rptr [7],
		/* rptr [6] */ \mcu_arbiter_u_pfifo_u_inst.rptr [6],
		/* rptr [5] */ \mcu_arbiter_u_pfifo_u_inst.rptr [5],
		/* rptr [4] */ \mcu_arbiter_u_pfifo_u_inst.rptr [4],
		/* rptr [3] */ \mcu_arbiter_u_pfifo_u_inst.rptr [3],
		/* rptr [2] */ \mcu_arbiter_u_pfifo_u_inst.rptr [2],
		/* rptr [1] */ \mcu_arbiter_u_pfifo_u_inst.rptr [1],
		/* rptr [0] */ \mcu_arbiter_u_pfifo_u_inst.rptr [0]
	} ),
	. wptr ( {
		/* wptr [13] */ \mcu_arbiter_u_pfifo_u_inst.wptr [13],
		/* wptr [12] */ \mcu_arbiter_u_pfifo_u_inst.wptr [12],
		/* wptr [11] */ \mcu_arbiter_u_pfifo_u_inst.wptr [11],
		/* wptr [10] */ \mcu_arbiter_u_pfifo_u_inst.wptr [10],
		/* wptr [9] */ \mcu_arbiter_u_pfifo_u_inst.wptr [9],
		/* wptr [8] */ \mcu_arbiter_u_pfifo_u_inst.wptr [8],
		/* wptr [7] */ \mcu_arbiter_u_pfifo_u_inst.wptr [7],
		/* wptr [6] */ \mcu_arbiter_u_pfifo_u_inst.wptr [6],
		/* wptr [5] */ \mcu_arbiter_u_pfifo_u_inst.wptr [5],
		/* wptr [4] */ \mcu_arbiter_u_pfifo_u_inst.wptr [4],
		/* wptr [3] */ \mcu_arbiter_u_pfifo_u_inst.wptr [3],
		/* wptr [2] */ \mcu_arbiter_u_pfifo_u_inst.wptr [2],
		/* wptr [1] */ \mcu_arbiter_u_pfifo_u_inst.wptr [1],
		/* wptr [0] */ \mcu_arbiter_u_pfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \mcu_arbiter_u_pfifo_u_inst.wr_mem_n  )
);
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEB_SEL = 4'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE23 = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEB_SEL = 12;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEA_SEL = 4'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .PEEK_MODE = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .PORTB_PROG = 8'hf;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE01 = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .FIFO_EN = 1'b1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEB_SEL = 12;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEA_SEL = 4'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .ECC_DEC_EN = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EXT_18K = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEA_SEL = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb9k_1_inst = "mcu_arbiter_u_pfifo_u_inst";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE01 = 1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .PORTA_PROG = 8'hf0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE23 = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'h1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'h1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEB_SEL = 4'h0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_file = "none";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .ECC_ENC_EN = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'h1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEA_SEL = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'h1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 1'b0;
REG2CKSR \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0]  (
	. di ( \ii3367|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0]|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1]  (
	. di ( \ii2231|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1] .CLKSRSEL = 1'b0;
EMBMUX5S4 C12R13emb5k_misc_1_u13_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R13_c1r1_db_13 )
);
defparam C12R13emb5k_misc_1_u13_b_mux.SEL = 4'b0000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0]  (
	. di ( \ii2431|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[14]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[14] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[14] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_OUT C14R7_cso_logic (
	. p0b ( \carry_9_5__ADD_4|pb_net  ),
	. p1b ( \carry_9_5__ADD_5|pb_net  ),
	. p2b ( \carry_9_5__ADD_6|pb_net  ),
	. p3b ( \carry_9_5__ADD_7|pb_net  ),
	. p4outb ( \C14R7_cso_logic|p4outb_net  ),
	. p8outb ( \C14R7_cso_logic|p8outb_net  ),
	. plower4 ( \C14R7_and4_logic|o_net  ),
	. r4outb ( \C14R7_cso_logic|r4outb_net  )
);
FG6X2 PCKRTINSERT_C16R10_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1828 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[1]|qx_net ,
		/* f [3] (nc) */ nc1829 ,
		/* f [2] (nc) */ nc1830 ,
		/* f [1] (nc) */ nc1831 ,
		/* f [0] (nc) */ nc1832 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R10_lut_3|xy_net  )
);
defparam PCKRTINSERT_C16R10_lut_3.mode = 1;
defparam PCKRTINSERT_C16R10_lut_3.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C16R10_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1833 ,
		/* f [4] (nc) */ nc1834 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[0]|qx_net ,
		/* f [2] (nc) */ nc1835 ,
		/* f [1] (nc) */ nc1836 ,
		/* f [0] (nc) */ nc1837 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R10_lut_4|xy_net  )
);
defparam PCKRTINSERT_C16R10_lut_4.mode = 1;
defparam PCKRTINSERT_C16R10_lut_4.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1]  (
	. di ( \ii3368|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_13__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C10R15_lut_7|x_net  ),
	. o ( \carry_9_13__ADD_7.ainv  )
);
defparam \carry_9_13__ADD_7.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2]  (
	. di ( \ii2243|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1]  (
	. di ( \ii2432|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C16R10_lut_7 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[2]|qx_net ,
		/* f [4] (nc) */ nc1838 ,
		/* f [3] (nc) */ nc1839 ,
		/* f [2] (nc) */ nc1840 ,
		/* f [1] (nc) */ nc1841 ,
		/* f [0] (nc) */ nc1842 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R10_lut_7|xy_net  )
);
defparam PCKRTINSERT_C16R10_lut_7.mode = 1'b0;
defparam PCKRTINSERT_C16R10_lut_7.config_data = 64'h00000000ffffffff;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[15]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[15] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[15] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In1p_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_9_12__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R14_lut_6|x_net  ),
	. o ( \carry_9_12__ADD_6.ainv  )
);
defparam \carry_9_12__ADD_6.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2000 (
	. f ( {
		/* f [5] (nc) */ nc1843 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[8]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8]|qx_net ,
		/* f [1] (nc) */ nc1844 ,
		/* f [0] (nc) */ nc1845 
	} ),
	. x ( ),
	. xy ( \ii2000|xy_net  )
);
defparam ii2000.x_mode = "";
defparam ii2000.xy_mode = "";
defparam ii2000.mode = 1;
defparam ii2000.config_data = 64'h0f0f00ff0f0f00ff;
FG6X2 ii2001 (
	. f ( {
		/* f [5] (nc) */ nc1846 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[9]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9]|qx_net ,
		/* f [2] (nc) */ nc1847 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [0] (nc) */ nc1848 
	} ),
	. x ( ),
	. xy ( \ii2001|xy_net  )
);
defparam ii2001.x_mode = "";
defparam ii2001.xy_mode = "";
defparam ii2001.mode = 1;
defparam ii2001.config_data = 64'h00cc33ff00cc33ff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3]  (
	. di ( \ii2246|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2]  (
	. di ( \PCKRTINSERT_C10R10_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In3p_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[16]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[16] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[16] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_11__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R8_lut_5|x_net  ),
	. o ( \carry_9_11__ADD_5.ainv  )
);
defparam \carry_9_11__ADD_5.notinv0 .SEL = 0;
EMBMUX5S4 C12R29emb5k_misc_1_u2_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[2]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_2 )
);
defparam C12R29emb5k_misc_1_u2_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_9_3__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_3__ADD_8.ainv  )
);
defparam \carry_9_3__ADD_8.notinv0 .SEL = 1;
CFG_NOTINV \carry_9_10__ADD_4.notinv0  (
	. i ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[4]|qx_net  ),
	. o ( \carry_9_10__ADD_4.ainv  )
);
defparam \carry_9_10__ADD_4.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4]  (
	. di ( \ii2247|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_13_ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_9.ainv  )
);
defparam \carry_13_ADD_9.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3]  (
	. di ( \PCKRTINSERT_C10R9_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C18R11_cso_logic (
	. p0b ( \carry_9_10__ADD_4|pb_net  ),
	. p1b ( \carry_9_10__ADD_5|pb_net  ),
	. p2b ( \carry_9_10__ADD_6|pb_net  ),
	. p3b ( \carry_9_10__ADD_7|pb_net  ),
	. p4outb ( \C18R11_cso_logic|p4outb_net  ),
	. p8outb ( \C18R11_cso_logic|p8outb_net  ),
	. plower4 ( \C18R11_and4_logic|o_net  ),
	. r4outb ( \C18R11_cso_logic|r4outb_net  )
);
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[17]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[17] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[17] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0]  (
	. di ( \ii2511|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[0] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C18R6_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc1849 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[4]|qx_net ,
		/* f [3] (nc) */ nc1850 ,
		/* f [2] (nc) */ nc1851 ,
		/* f [1] (nc) */ nc1852 ,
		/* f [0] (nc) */ nc1853 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_0|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_0.mode = 1;
defparam PCKRTINSERT_C18R6_lut_0.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_9_11__ADD_0 (
	. a ( \carry_9_11__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[0]|qx_net  ),
	. ci ( \C20R8_csi_logic|cin_net  ),
	. co ( \carry_9_11__ADD_0|co_net  ),
	. p ( \carry_9_11__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_11__ADD_0|s_net  )
);
FG6X2 PCKRTINSERT_C18R6_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc1854 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[0]|qx_net ,
		/* f [3] (nc) */ nc1855 ,
		/* f [2] (nc) */ nc1856 ,
		/* f [1] (nc) */ nc1857 ,
		/* f [0] (nc) */ nc1858 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_1|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_1.mode = 1;
defparam PCKRTINSERT_C18R6_lut_1.config_data = 64'h0000ffff0000ffff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5]  (
	. di ( \ii2248|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C18R6_lut_2 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[13]|qx_net ,
		/* f [4] (nc) */ nc1859 ,
		/* f [3] (nc) */ nc1860 ,
		/* f [2] (nc) */ nc1861 ,
		/* f [1] (nc) */ nc1862 ,
		/* f [0] (nc) */ nc1863 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_2|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C18R6_lut_2.config_data = 64'h00000000ffffffff;
ADD_1BIT carry_9_11__ADD_1 (
	. a ( \carry_9_11__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[1]|qx_net  ),
	. ci ( \carry_9_11__ADD_0|co_net  ),
	. co ( \carry_9_11__ADD_1|co_net  ),
	. p ( \carry_9_11__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_11__ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4]  (
	. di ( \PCKRTINSERT_ii2380|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4] .CLKSRSEL = 1'b0;
FG6X2 PCKRTINSERT_C18R6_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc1864 ,
		/* f [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[14]_net ,
		/* f [3] (nc) */ nc1865 ,
		/* f [2] (nc) */ nc1866 ,
		/* f [1] (nc) */ nc1867 ,
		/* f [0] (nc) */ nc1868 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_3|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_3.mode = 1;
defparam PCKRTINSERT_C18R6_lut_3.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_9_11__ADD_2 (
	. a ( \carry_9_11__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2]|qx_net  ),
	. ci ( \carry_9_11__ADD_1|co_net  ),
	. co ( \carry_9_11__ADD_2|co_net  ),
	. p ( \carry_9_11__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_11__ADD_2|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[18]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[18] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[18] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C18R6_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc1869 ,
		/* f [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[13]_net ,
		/* f [3] (nc) */ nc1870 ,
		/* f [2] (nc) */ nc1871 ,
		/* f [1] (nc) */ nc1872 ,
		/* f [0] (nc) */ nc1873 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_4|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_4.mode = 1;
defparam PCKRTINSERT_C18R6_lut_4.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_9_11__ADD_3 (
	. a ( \carry_9_11__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[3]|qx_net  ),
	. ci ( \carry_9_11__ADD_2|co_net  ),
	. co ( \carry_9_11__ADD_3|co_net  ),
	. p ( \carry_9_11__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_11__ADD_3|s_net  )
);
FG6X2 PCKRTINSERT_C18R6_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc1874 ,
		/* f [4] (nc) */ nc1875 ,
		/* f [3] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[11]_net ,
		/* f [2] (nc) */ nc1876 ,
		/* f [1] (nc) */ nc1877 ,
		/* f [0] (nc) */ nc1878 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_5|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_5.mode = 1;
defparam PCKRTINSERT_C18R6_lut_5.config_data = 64'h00ff00ff00ff00ff;
ADD_1BIT carry_9_11__ADD_4 (
	. a ( \carry_9_11__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[4]|qx_net  ),
	. ci ( \carry_9_11__ADD_3|co_net  ),
	. co ( \carry_9_11__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_11__ADD_4|pb_net  ),
	. s ( \carry_9_11__ADD_4|s_net  )
);
FG6X2 ii2026 (
	. f ( {
		/* f [5] */ \ii1982_dup|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [2] */ \carry_11_ADD_10|s_net ,
		/* f [1] (nc) */ nc1879 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2026|xy_net  )
);
defparam ii2026.x_mode = "";
defparam ii2026.xy_mode = "";
defparam ii2026.mode = 1'b0;
defparam ii2026.config_data = 64'h0a0aff0affffffff;
FG6X2 PCKRTINSERT_C18R6_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc1880 ,
		/* f [4] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[1]_net ,
		/* f [3] (nc) */ nc1881 ,
		/* f [2] (nc) */ nc1882 ,
		/* f [1] (nc) */ nc1883 ,
		/* f [0] (nc) */ nc1884 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_6|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_6.mode = 1;
defparam PCKRTINSERT_C18R6_lut_6.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_9_11__ADD_5 (
	. a ( \carry_9_11__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[5]|qx_net  ),
	. ci ( \carry_9_11__ADD_4|co_net  ),
	. co ( \carry_9_11__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_11__ADD_5|pb_net  ),
	. s ( \carry_9_11__ADD_5|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1]  (
	. di ( \ii2512|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2027 (
	. f ( {
		/* f [5] */ \carry_11_ADD_10|s_net ,
		/* f [4] */ \ii1982_dup|xy_net ,
		/* f [3] */ \carry_11_ADD_1|s_net ,
		/* f [2] (nc) */ nc1885 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2027|xy_net  )
);
defparam ii2027.x_mode = "";
defparam ii2027.xy_mode = "";
defparam ii2027.mode = 1'b0;
defparam ii2027.config_data = 64'h4444ffff44ffffff;
FG6X2 PCKRTINSERT_C18R6_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc1886 ,
		/* f [4] (nc) */ nc1887 ,
		/* f [3] (nc) */ nc1888 ,
		/* f [2] (nc) */ nc1889 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[10]|qx_net ,
		/* f [0] (nc) */ nc1890 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C18R6_lut_7|xy_net  )
);
defparam PCKRTINSERT_C18R6_lut_7.mode = 1;
defparam PCKRTINSERT_C18R6_lut_7.config_data = 64'h3333333333333333;
ADD_1BIT carry_9_11__ADD_6 (
	. a ( \carry_9_11__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[6]|qx_net  ),
	. ci ( \carry_9_11__ADD_5|co_net  ),
	. co ( \carry_9_11__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_11__ADD_6|pb_net  ),
	. s ( \carry_9_11__ADD_6|s_net  )
);
CFG_NOTINV \carry_9_9__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R13_lut_3|x_net  ),
	. o ( \carry_9_9__ADD_3.ainv  )
);
defparam \carry_9_9__ADD_3.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2028 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [3] (nc) */ nc1891 ,
		/* f [2] */ \ii1982_dup|xy_net ,
		/* f [1] */ \carry_11_ADD_10|s_net ,
		/* f [0] */ \carry_11_ADD_2|s_net 
	} ),
	. x ( ),
	. xy ( \ii2028|xy_net  )
);
defparam ii2028.x_mode = "";
defparam ii2028.xy_mode = "";
defparam ii2028.mode = 1'b0;
defparam ii2028.config_data = 64'h1f1fffff1f1f1f1f;
ADD_1BIT carry_9_11__ADD_7 (
	. a ( \carry_9_11__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[7]|qx_net  ),
	. ci ( \carry_9_11__ADD_6|co_net  ),
	. co ( \carry_9_11__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_11__ADD_7|pb_net  ),
	. s ( \carry_9_11__ADD_7|s_net  )
);
FG6X2 ii2029 (
	. f ( {
		/* f [5] */ \carry_11_ADD_3|s_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_10|s_net ,
		/* f [2] (nc) */ nc1892 ,
		/* f [1] */ \ii1982_dup|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2029|xy_net  )
);
defparam ii2029.x_mode = "";
defparam ii2029.xy_mode = "";
defparam ii2029.mode = 1'b0;
defparam ii2029.config_data = 64'h7777333377ff33ff;
FG6X2 ii2030 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [4] */ \carry_11_ADD_10|s_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [2] (nc) */ nc1893 ,
		/* f [1] */ \ii1982_dup|xy_net ,
		/* f [0] */ \carry_11_ADD_4|s_net 
	} ),
	. x ( ),
	. xy ( \ii2030|xy_net  )
);
defparam ii2030.x_mode = "";
defparam ii2030.xy_mode = "";
defparam ii2030.mode = 1'b0;
defparam ii2030.config_data = 64'h33337777ff33ff77;
ADD_1BIT carry_9_11__ADD_8 (
	. a ( \carry_9_11__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C20R9_csi_logic|cin_net  ),
	. co ( \carry_9_11__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
FG6X2 ii2031 (
	. f ( {
		/* f [5] (nc) */ nc1894 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [2] */ \carry_11_ADD_5|s_net ,
		/* f [1] */ \ii1982_dup|xy_net ,
		/* f [0] */ \carry_11_ADD_10|s_net 
	} ),
	. x ( ),
	. xy ( \ii2031|xy_net  )
);
defparam ii2031.x_mode = "";
defparam ii2031.xy_mode = "";
defparam ii2031.mode = 1;
defparam ii2031.config_data = 64'h37ff373737ff3737;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6]  (
	. di ( \ii2249|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2032 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_6|s_net ,
		/* f [2] */ \ii1982_dup|xy_net ,
		/* f [1] */ \carry_11_ADD_10|s_net ,
		/* f [0] (nc) */ nc1895 
	} ),
	. x ( ),
	. xy ( \ii2032|xy_net  )
);
defparam ii2032.x_mode = "";
defparam ii2032.xy_mode = "";
defparam ii2032.mode = 1'b0;
defparam ii2032.config_data = 64'h0f3fffff0f3f0f3f;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5]  (
	. di ( \ii2436|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2033 (
	. f ( {
		/* f [5] */ \ii1982_dup|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_10|s_net ,
		/* f [2] (nc) */ nc1896 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [0] */ \carry_11_ADD_7|s_net 
	} ),
	. x ( ),
	. xy ( \ii2033|xy_net  )
);
defparam ii2033.x_mode = "";
defparam ii2033.xy_mode = "";
defparam ii2033.mode = 1'b0;
defparam ii2033.config_data = 64'h33770055ffffffff;
IOC_LVDS_v2 \io_rx_decode_hsync_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( {
		/* d [7] (nc) */ nc1897 ,
		/* d [6] (nc) */ nc1898 ,
		/* d [5] (nc) */ nc1899 ,
		/* d [4] (nc) */ nc1900 ,
		/* d [3] (nc) */ nc1901 ,
		/* d [2] (nc) */ nc1902 ,
		/* d [1] (nc) */ nc1903 ,
		/* d [0] */ \ii2113|xy_net 
	} ),
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. idel_update_o ( )
,
	. in_del ( )
,
	. in_del_update ( ),
	. odel_update_o ( )
,
	. oen ( ),
	. out_del ( )
,
	. out_del_update ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_rx_decode_hsync_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_rx_decode_hsync_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_rx_decode_hsync_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK_OUT_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b100;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_rx_decode_hsync_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 ii2034 (
	. f ( {
		/* f [5] (nc) */ nc1904 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_8|s_net ,
		/* f [2] */ \ii1982_dup|xy_net ,
		/* f [1] */ \carry_11_ADD_10|s_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2034|xy_net  )
);
defparam ii2034.x_mode = "";
defparam ii2034.xy_mode = "";
defparam ii2034.mode = 1;
defparam ii2034.config_data = 64'h5f7f0f3f5f7f0f3f;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[20]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[20]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[20] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[20] .CLKSRSEL = 1'b0;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[19]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[19] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[19] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_9_8__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2666|x_net  ),
	. o ( \carry_9_8__ADD_2.ainv  )
);
defparam \carry_9_8__ADD_2.notinv0 .SEL = 0;
FG6X2 ii2035 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [4] */ \carry_11_ADD_10|s_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [2] */ \ii1982_dup|xy_net ,
		/* f [1] */ \carry_11_ADD_9|s_net ,
		/* f [0] (nc) */ nc1905 
	} ),
	. x ( ),
	. xy ( \ii2035|xy_net  )
);
defparam ii2035.x_mode = "";
defparam ii2035.xy_mode = "";
defparam ii2035.mode = 1'b0;
defparam ii2035.config_data = 64'h0f0f3f3fff0fff3f;
EMBMUX5S4 C12R29emb5k_misc_2_u13_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[5]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_13 )
);
defparam C12R29emb5k_misc_2_u13_b_mux.SEL = 12;
FG6X2 ii2036 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|host_tx_payload_en_net ,
		/* f [4] (nc) */ nc1906 ,
		/* f [3] (nc) */ nc1907 ,
		/* f [2] */ \glue_rd_cmd_flag_reg|qx_net ,
		/* f [1] (nc) */ nc1908 ,
		/* f [0] (nc) */ nc1909 
	} ),
	. x ( ),
	. xy ( \ii2036|xy_net  )
);
defparam ii2036.x_mode = "";
defparam ii2036.xy_mode = "";
defparam ii2036.mode = 1'b0;
defparam ii2036.config_data = 64'hfffffffff0f0f0f0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2]  (
	. di ( \ii2513|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2037 (
	. f ( {
		/* f [5] */ \mcu_arbiter_fifo_clr_d_reg|qx_net ,
		/* f [4] */ \ii1982_dup|xy_net ,
		/* f [3] (nc) */ nc1910 ,
		/* f [2] */ \mcu_arbiter_fifo_clr_s_reg|qx_net ,
		/* f [1] (nc) */ nc1911 ,
		/* f [0] (nc) */ nc1912 
	} ),
	. x ( ),
	. xy ( \ii2037|xy_net  )
);
defparam ii2037.x_mode = "";
defparam ii2037.xy_mode = "";
defparam ii2037.mode = 1'b0;
defparam ii2037.config_data = 64'h0000fffff0f0ffff;
FG6X2 ii2038 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[11]_net ,
		/* f [4] (nc) */ nc1913 ,
		/* f [3] (nc) */ nc1914 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[17]_net ,
		/* f [1] (nc) */ nc1915 ,
		/* f [0] (nc) */ nc1916 
	} ),
	. x ( ),
	. xy ( \ii2038|xy_net  )
);
defparam ii2038.x_mode = "";
defparam ii2038.xy_mode = "";
defparam ii2038.mode = 1'b0;
defparam ii2038.config_data = 64'h0f0f0f0fffffffff;
FG6X2 ii2039 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [4] */ \ii2038|xy_net ,
		/* f [3] */ \u_8051_u_h6_8051|memwr_comb_net ,
		/* f [2] (nc) */ nc1917 ,
		/* f [1] (nc) */ nc1918 ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[3]_net 
	} ),
	. x ( ),
	. xy ( \ii2039|xy_net  )
);
defparam ii2039.x_mode = "";
defparam ii2039.xy_mode = "";
defparam ii2039.mode = 1'b0;
defparam ii2039.config_data = 64'hffffffffaaffffff;
FG6X2 ii2040 (
	. f ( {
		/* f [5] */ \ii2039|xy_net ,
		/* f [4] (nc) */ nc1919 ,
		/* f [3] */ \mcu_arbiter_fifo_wr_d_reg|qx_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[2]_net ,
		/* f [1] (nc) */ nc1920 ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[0]_net 
	} ),
	. x ( ),
	. xy ( \ii2040|xy_net  )
);
defparam ii2040.x_mode = "";
defparam ii2040.xy_mode = "";
defparam ii2040.mode = 1'b0;
defparam ii2040.config_data = 64'h0005000500000000;
LBUF \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t8_out1_4_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2041 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [3] (nc) */ nc1921 ,
		/* f [2] (nc) */ nc1922 ,
		/* f [1] (nc) */ nc1923 ,
		/* f [0] (nc) */ nc1924 
	} ),
	. x ( ),
	. xy ( \ii2041|xy_net  )
);
defparam ii2041.x_mode = "";
defparam ii2041.xy_mode = "";
defparam ii2041.mode = 1'b0;
defparam ii2041.config_data = 64'h000000000000ffff;
CFG_NOTINV \carry_9_7__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2141|x_net  ),
	. o ( \carry_9_7__ADD_1.ainv  )
);
defparam \carry_9_7__ADD_1.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7]  (
	. di ( \ii2250|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In3p_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2042 (
	. f ( {
		/* f [5] */ \ii2041|xy_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [3] (nc) */ nc1925 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] (nc) */ nc1926 ,
		/* f [0] (nc) */ nc1927 
	} ),
	. x ( ),
	. xy ( \ii2042|xy_net  )
);
defparam ii2042.x_mode = "";
defparam ii2042.xy_mode = "";
defparam ii2042.mode = 1'b0;
defparam ii2042.config_data = 64'h0f0f000000000000;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6]  (
	. di ( \ii2437|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2043 (
	. f ( {
		/* f [5] (nc) */ nc1928 ,
		/* f [4] (nc) */ nc1929 ,
		/* f [3] */ \ii2041|xy_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [0] (nc) */ nc1930 
	} ),
	. x ( ),
	. xy ( \ii2043|xy_net  )
);
defparam ii2043.x_mode = "";
defparam ii2043.xy_mode = "";
defparam ii2043.mode = 1;
defparam ii2043.config_data = 64'h3000300030003000;
FG6X2 ii2044 (
	. f ( {
		/* f [5] (nc) */ nc1931 ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[1]_net ,
		/* f [3] (nc) */ nc1932 ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[0]_net ,
		/* f [1] */ \ii2041|xy_net ,
		/* f [0] (nc) */ nc1933 
	} ),
	. x ( ),
	. xy ( \ii2044|xy_net  )
);
defparam ii2044.x_mode = "";
defparam ii2044.xy_mode = "";
defparam ii2044.mode = 1;
defparam ii2044.config_data = 64'hc0c00c0cc0c00c0c;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[21]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[21] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2045 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memaddr_comb[15]_net ,
		/* f [4] */ \u_8051_u_h6_8051|memaddr_comb[19]_net ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[21]_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[17]_net ,
		/* f [1] */ \u_8051_u_h6_8051|memaddr_comb[22]_net ,
		/* f [0] */ \u_8051_u_h6_8051|memaddr_comb[20]_net 
	} ),
	. x ( ),
	. xy ( \ii2045|xy_net  )
);
defparam ii2045.x_mode = "";
defparam ii2045.xy_mode = "";
defparam ii2045.mode = 1'b0;
defparam ii2045.config_data = 64'hfffffffffffffffe;
FG6X2 ii2046 (
	. f ( {
		/* f [5] (nc) */ nc1934 ,
		/* f [4] (nc) */ nc1935 ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[18]_net ,
		/* f [2] */ \u_8051_u_h6_8051|memaddr_comb[16]_net ,
		/* f [1] */ \ii2045|xy_net ,
		/* f [0] (nc) */ nc1936 
	} ),
	. x ( ),
	. xy ( \ii2046|xy_net  )
);
defparam ii2046.x_mode = "";
defparam ii2046.xy_mode = "";
defparam ii2046.mode = 1;
defparam ii2046.config_data = 64'h000c000c000c000c;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3]  (
	. di ( \ii2514|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[3] .CLKSRSEL = 1'b0;
FG6X2 ii2047 (
	. f ( {
		/* f [5] */ \u_8051_u_h6_8051|memwr_comb_net ,
		/* f [4] (nc) */ nc1937 ,
		/* f [3] */ \u_8051_u_h6_8051|memaddr_comb[17]_net ,
		/* f [2] (nc) */ nc1938 ,
		/* f [1] (nc) */ nc1939 ,
		/* f [0] */ \u_8051_u_h6_8051|mempswr_comb_net 
	} ),
	. x ( ),
	. xy ( \ii2047|xy_net  )
);
defparam ii2047.x_mode = "";
defparam ii2047.xy_mode = "";
defparam ii2047.mode = 1'b0;
defparam ii2047.config_data = 64'haaffaaffaaaaaaaa;
CFG_NOTINV \carry_9_6__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii3166|x_net  ),
	. o ( \carry_9_6__ADD_0.ainv  )
);
defparam \carry_9_6__ADD_0.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4].lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[11].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8]  (
	. di ( \ii2251|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7]  (
	. di ( \ii2438|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2053 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58]|qx_net ,
		/* f [4] (nc) */ nc1940 ,
		/* f [3] (nc) */ nc1941 ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] */ \glue_dnum_s_reg[10]|qx_net ,
		/* f [0] (nc) */ nc1942 
	} ),
	. x ( ),
	. xy ( \ii2053|xy_net  )
);
defparam ii2053.x_mode = "";
defparam ii2053.xy_mode = "";
defparam ii2053.mode = 1'b0;
defparam ii2053.config_data = 64'h03030303f3f3f3f3;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[22]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[22] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR mcu_arbiter_data_sel_reg (
	. di ( \ii3319|xy_net  ),
	. mclk0b ( \mcu_arbiter_data_sel_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_data_sel_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_data_sel_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_data_sel_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_data_sel_reg.PRESET = 0;
defparam mcu_arbiter_data_sel_reg.CLKSRSEL = 1'b0;
FG6X2 ii2055 (
	. f ( {
		/* f [5] (nc) */ nc1943 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60]|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc1944 ,
		/* f [1] (nc) */ nc1945 ,
		/* f [0] */ \glue_dnum_s_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2055|xy_net  )
);
defparam ii2055.x_mode = "";
defparam ii2055.xy_mode = "";
defparam ii2055.mode = 1;
defparam ii2055.config_data = 64'h0055ff550055ff55;
FG6X2 ii2056 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61]|qx_net ,
		/* f [4] (nc) */ nc1946 ,
		/* f [3] */ \glue_dnum_s_reg[13]|qx_net ,
		/* f [2] (nc) */ nc1947 ,
		/* f [1] (nc) */ nc1948 ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2056|xy_net  )
);
defparam ii2056.x_mode = "";
defparam ii2056.xy_mode = "";
defparam ii2056.mode = 1'b0;
defparam ii2056.config_data = 64'h00550055aaffaaff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4]  (
	. di ( \ii2515|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[4] .CLKSRSEL = 1'b0;
FG6X2 ii2057 (
	. f ( {
		/* f [5] */ \glue_dnum_s_reg[14]|qx_net ,
		/* f [4] (nc) */ nc1949 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62]|qx_net ,
		/* f [2] (nc) */ nc1950 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc1951 
	} ),
	. x ( ),
	. xy ( \ii2057|xy_net  )
);
defparam ii2057.x_mode = "";
defparam ii2057.xy_mode = "";
defparam ii2057.mode = 1'b0;
defparam ii2057.config_data = 64'h00cc00cc33ff33ff;
LBUF \mcu_arbiter_fifo_clr_f_reg.lbuf1  (
	. asr ( \mcu_arbiter_fifo_clr_f_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_fifo_clr_f_reg.mclk1b  ),
	. sclk ( \mcu_arbiter_fifo_clr_f_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_fifo_clr_f_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t105_out1_reg (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t71_out1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t105_out1_reg.CLKSRSEL = 1'b1;
FG6X2 ii2060 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50]|qx_net ,
		/* f [4] */ \glue_dnum_s_reg[2]|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc1952 ,
		/* f [1] (nc) */ nc1953 ,
		/* f [0] (nc) */ nc1954 
	} ),
	. x ( ),
	. xy ( \ii2060|xy_net  )
);
defparam ii2060.x_mode = "";
defparam ii2060.xy_mode = "";
defparam ii2060.mode = 1'b0;
defparam ii2060.config_data = 64'h000000ffff00ffff;
FG6X2 ii2061 (
	. f ( {
		/* f [5] (nc) */ nc1955 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51]|qx_net ,
		/* f [3] */ \glue_dnum_s_reg[3]|qx_net ,
		/* f [2] (nc) */ nc1956 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc1957 
	} ),
	. x ( ),
	. xy ( \ii2061|xy_net  )
);
defparam ii2061.x_mode = "";
defparam ii2061.xy_mode = "";
defparam ii2061.mode = 1;
defparam ii2061.config_data = 64'h0033ccff0033ccff;
REG2CKSR \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9]  (
	. di ( \ii2252|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9] .CLKSRSEL = 1'b1;
FG6X2 ii2062 (
	. f ( {
		/* f [5] (nc) */ nc1958 ,
		/* f [4] (nc) */ nc1959 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52]|qx_net ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] */ \glue_dnum_s_reg[4]|qx_net ,
		/* f [0] (nc) */ nc1960 
	} ),
	. x ( ),
	. xy ( \ii2062|xy_net  )
);
defparam ii2062.x_mode = "";
defparam ii2062.xy_mode = "";
defparam ii2062.mode = 1;
defparam ii2062.config_data = 64'h03f303f303f303f3;
FG6X2 ii2063 (
	. f ( {
		/* f [5] */ \glue_dnum_s_reg[5]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53]|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc1961 ,
		/* f [1] (nc) */ nc1962 ,
		/* f [0] (nc) */ nc1963 
	} ),
	. x ( ),
	. xy ( \ii2063|xy_net  )
);
defparam ii2063.x_mode = "";
defparam ii2063.xy_mode = "";
defparam ii2063.mode = 1'b0;
defparam ii2063.config_data = 64'h0000ff0000ffffff;
FG6X2 ii2064 (
	. f ( {
		/* f [5] (nc) */ nc1964 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54]|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc1965 ,
		/* f [1] */ \glue_dnum_s_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1966 
	} ),
	. x ( ),
	. xy ( \ii2064|xy_net  )
);
defparam ii2064.x_mode = "";
defparam ii2064.xy_mode = "";
defparam ii2064.mode = 1;
defparam ii2064.config_data = 64'h0033ff330033ff33;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[23]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[23]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[23] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[23] .CLKSRSEL = 1'b0;
FG6X2 ii2065 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[55]|qx_net ,
		/* f [3] (nc) */ nc1967 ,
		/* f [2] (nc) */ nc1968 ,
		/* f [1] */ \glue_dnum_s_reg[7]|qx_net ,
		/* f [0] (nc) */ nc1969 
	} ),
	. x ( ),
	. xy ( \ii2065|xy_net  )
);
defparam ii2065.x_mode = "";
defparam ii2065.xy_mode = "";
defparam ii2065.mode = 1'b0;
defparam ii2065.config_data = 64'h0000ffff33333333;
FG6X2 ii2066 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[56]|qx_net ,
		/* f [4] (nc) */ nc1970 ,
		/* f [3] (nc) */ nc1971 ,
		/* f [2] */ \glue_dnum_s_reg[8]|qx_net ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc1972 
	} ),
	. x ( ),
	. xy ( \ii2066|xy_net  )
);
defparam ii2066.x_mode = "";
defparam ii2066.xy_mode = "";
defparam ii2066.mode = 1'b0;
defparam ii2066.config_data = 64'h03030303cfcfcfcf;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5]  (
	. di ( \PCKRTINSERT_ii2680|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[5] .CLKSRSEL = 1'b0;
FG6X2 ii2067 (
	. f ( {
		/* f [5] (nc) */ nc1973 ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[57]|qx_net ,
		/* f [2] (nc) */ nc1974 ,
		/* f [1] */ \glue_dnum_s_reg[9]|qx_net ,
		/* f [0] (nc) */ nc1975 
	} ),
	. x ( ),
	. xy ( \ii2067|xy_net  )
);
defparam ii2067.x_mode = "";
defparam ii2067.xy_mode = "";
defparam ii2067.mode = 1;
defparam ii2067.config_data = 64'h00ff333300ff3333;
FG6X2 ii2068 (
	. f ( {
		/* f [5] */ \glue_cmd_s_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24]|qx_net ,
		/* f [3] (nc) */ nc1976 ,
		/* f [2] (nc) */ nc1977 ,
		/* f [1] (nc) */ nc1978 ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2068|xy_net  )
);
defparam ii2068.x_mode = "";
defparam ii2068.xy_mode = "";
defparam ii2068.mode = 1'b0;
defparam ii2068.config_data = 64'h0000aaaa5555ffff;
FG6X2 ii2069 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] (nc) */ nc1979 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25]|qx_net ,
		/* f [2] (nc) */ nc1980 ,
		/* f [1] */ \glue_cmd_s_reg[1]|qx_net ,
		/* f [0] (nc) */ nc1981 
	} ),
	. x ( ),
	. xy ( \ii2069|xy_net  )
);
defparam ii2069.x_mode = "";
defparam ii2069.xy_mode = "";
defparam ii2069.mode = 1'b0;
defparam ii2069.config_data = 64'h00ff00ff33333333;
FG6X2 ii2070 (
	. f ( {
		/* f [5] (nc) */ nc1982 ,
		/* f [4] (nc) */ nc1983 ,
		/* f [3] */ \glue_cmd_s_reg[2]|qx_net ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26]|qx_net ,
		/* f [0] (nc) */ nc1984 
	} ),
	. x ( ),
	. xy ( \ii2070|xy_net  )
);
defparam ii2070.x_mode = "";
defparam ii2070.xy_mode = "";
defparam ii2070.mode = 1;
defparam ii2070.config_data = 64'h303f303f303f303f;
FG6X2 ii2071 (
	. f ( {
		/* f [5] (nc) */ nc1985 ,
		/* f [4] (nc) */ nc1986 ,
		/* f [3] */ \glue_cmd_s_reg[3]|qx_net ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27]|qx_net ,
		/* f [0] (nc) */ nc1987 
	} ),
	. x ( ),
	. xy ( \ii2071|xy_net  )
);
defparam ii2071.x_mode = "";
defparam ii2071.xy_mode = "";
defparam ii2071.mode = 1;
defparam ii2071.config_data = 64'h303f303f303f303f;
CARRY_SKIP_IN C10R13_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_9_3__ADD_7|co_net  ),
	. cin ( \C10R13_csi_logic|cin_net  ),
	. cskip4 ( \carry_9_3__ADD_3|co_net  ),
	. cskip8 ( \C10R12_csi_logic|cin_net  ),
	. p03 ( \C10R12_and4_logic|o_net  ),
	. p07 ( \C10R12_cso_logic|p8outb_net  ),
	. p47 ( \C10R12_cso_logic|p4outb_net  ),
	. ripple ( \C10R12_cso_logic|r4outb_net  )
);
defparam C10R13_csi_logic.ALLOW_SKIP = 1;
defparam C10R13_csi_logic.CIN_BELOW = 1;
LBUF \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rx_payload_d_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2072 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28]|qx_net ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \glue_cmd_s_reg[4]|qx_net ,
		/* f [2] (nc) */ nc1988 ,
		/* f [1] (nc) */ nc1989 ,
		/* f [0] (nc) */ nc1990 
	} ),
	. x ( ),
	. xy ( \ii2072|xy_net  )
);
defparam ii2072.x_mode = "";
defparam ii2072.xy_mode = "";
defparam ii2072.mode = 1'b0;
defparam ii2072.config_data = 64'h000000ffffff00ff;
FG6X2 ii2073 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29]|qx_net ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] (nc) */ nc1991 ,
		/* f [2] (nc) */ nc1992 ,
		/* f [1] */ \glue_cmd_s_reg[5]|qx_net ,
		/* f [0] (nc) */ nc1993 
	} ),
	. x ( ),
	. xy ( \ii2073|xy_net  )
);
defparam ii2073.x_mode = "";
defparam ii2073.xy_mode = "";
defparam ii2073.mode = 1'b0;
defparam ii2073.config_data = 64'h00003333ffff3333;
LBUF \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[24]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24] .CLKSRSEL = 1'b1;
FG6X2 ii2075 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24]|qx_net ,
		/* f [2] */ \ii2074|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25]|qx_net ,
		/* f [0] (nc) */ nc1994 
	} ),
	. x ( ),
	. xy ( \ii2075|xy_net  )
);
defparam ii2075.x_mode = "";
defparam ii2075.xy_mode = "";
defparam ii2075.mode = 1'b0;
defparam ii2075.config_data = 64'h0000000000000030;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \mcu_arbiter_func_reg[5].lbuf1  (
	. asr ( \mcu_arbiter_func_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3321|xy_net  ),
	. mclkb ( \mcu_arbiter_func_reg[5].mclk1b  ),
	. sclk ( \mcu_arbiter_func_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_func_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_IN C20R8_csi_logic (
	. c0alt ( \C20R8_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C20R8_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C20R8_csi_logic.ALLOW_SKIP = 0;
defparam C20R8_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6]  (
	. di ( \ii2517|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[6] .CLKSRSEL = 1'b0;
FG6X2 ii2077 (
	. f ( {
		/* f [5] (nc) */ nc1995 ,
		/* f [4] (nc) */ nc1996 ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc1997 ,
		/* f [1] */ \glue_cmd_s_reg[6]|qx_net ,
		/* f [0] (nc) */ nc1998 
	} ),
	. x ( ),
	. xy ( \ii2077|xy_net  )
);
defparam ii2077.x_mode = "";
defparam ii2077.xy_mode = "";
defparam ii2077.mode = 1;
defparam ii2077.config_data = 64'hff33ff33ff33ff33;
FG6X2 ii2079 (
	. f ( {
		/* f [5] (nc) */ nc1999 ,
		/* f [4] */ \mcu_arbiter_func_reg[1]|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2000 ,
		/* f [1] (nc) */ nc2001 ,
		/* f [0] (nc) */ nc2002 
	} ),
	. x ( ),
	. xy ( \ii2079|xy_net  )
);
defparam ii2079.x_mode = "";
defparam ii2079.xy_mode = "";
defparam ii2079.mode = 1;
defparam ii2079.config_data = 64'h000000ff000000ff;
FG6X2 ii2080 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2003 ,
		/* f [3] (nc) */ nc2004 ,
		/* f [2] (nc) */ nc2005 ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[0]_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2080|xy_net  )
);
defparam ii2080.x_mode = "";
defparam ii2080.xy_mode = "";
defparam ii2080.mode = 1'b0;
defparam ii2080.config_data = 64'h11111111bbbbbbbb;
FG6X2 ii2082 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[11]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[11]|qx_net ,
		/* f [3] (nc) */ nc2006 ,
		/* f [2] (nc) */ nc2007 ,
		/* f [1] (nc) */ nc2008 ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2082|xy_net  )
);
defparam ii2082.x_mode = "";
defparam ii2082.xy_mode = "";
defparam ii2082.mode = 1'b0;
defparam ii2082.config_data = 64'h0000aaaa5555ffff;
FG6X2 ii1983 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [4] (nc) */ nc2009 ,
		/* f [3] (nc) */ nc2010 ,
		/* f [2] (nc) */ nc2011 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [0] (nc) */ nc2012 
	} ),
	. x ( ),
	. xy ( \ii1983|xy_net  )
);
defparam ii1983.x_mode = "";
defparam ii1983.xy_mode = "";
defparam ii1983.mode = 1'b0;
defparam ii1983.config_data = 64'hffffffffcccccccc;
FG6X2 ii2083 (
	. f ( {
		/* f [5] (nc) */ nc2013 ,
		/* f [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[12]_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2014 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[12]|qx_net ,
		/* f [0] (nc) */ nc2015 
	} ),
	. x ( ),
	. xy ( \ii2083|xy_net  )
);
defparam ii2083.x_mode = "";
defparam ii2083.xy_mode = "";
defparam ii2083.mode = 1;
defparam ii2083.config_data = 64'h330033ff330033ff;
FG6X2 ii2084 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] (nc) */ nc2016 ,
		/* f [3] (nc) */ nc2017 ,
		/* f [2] (nc) */ nc2018 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[13]|qx_net ,
		/* f [0] */ \mcu_arbiter_u_pfifo_u_inst|dout[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2084|xy_net  )
);
defparam ii2084.x_mode = "";
defparam ii2084.xy_mode = "";
defparam ii2084.mode = 1'b0;
defparam ii2084.config_data = 64'h3333333355555555;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[25]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[25] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[25] .CLKSRSEL = 1'b1;
FG6X2 ii1985 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg|qx_net ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] (nc) */ nc2019 ,
		/* f [2] (nc) */ nc2020 ,
		/* f [1] */ \mipi_inst_u_mipi2|host_tx_payload_en_net ,
		/* f [0] (nc) */ nc2021 
	} ),
	. x ( ),
	. xy ( \ii1985|xy_net  )
);
defparam ii1985.x_mode = "";
defparam ii1985.xy_mode = "";
defparam ii1985.mode = 1'b0;
defparam ii1985.config_data = 64'hcccc000000000000;
FG6X2 ii2085 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[14]_net ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] (nc) */ nc2022 ,
		/* f [2] (nc) */ nc2023 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14]|qx_net ,
		/* f [0] (nc) */ nc2024 
	} ),
	. x ( ),
	. xy ( \ii2085|xy_net  )
);
defparam ii2085.x_mode = "";
defparam ii2085.xy_mode = "";
defparam ii2085.mode = 1'b0;
defparam ii2085.config_data = 64'h333300003333ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0]  (
	. di ( \PCKRTINSERT_C20R17_lut_4|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii2086 (
	. f ( {
		/* f [5] (nc) */ nc2025 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[15]|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2026 ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[15]_net ,
		/* f [0] (nc) */ nc2027 
	} ),
	. x ( ),
	. xy ( \ii2086|xy_net  )
);
defparam ii2086.x_mode = "";
defparam ii2086.xy_mode = "";
defparam ii2086.mode = 1;
defparam ii2086.config_data = 64'h0033ff330033ff33;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7]  (
	. di ( \ii2518|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_9_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_8_reg[7] .CLKSRSEL = 1'b0;
FG6X2 ii1987 (
	. f ( {
		/* f [5] */ \ii1982_dup|xy_net ,
		/* f [4] (nc) */ nc2028 ,
		/* f [3] (nc) */ nc2029 ,
		/* f [2] (nc) */ nc2030 ,
		/* f [1] */ \glue_rx_packet_tx_packet_fifo_vs_reg|qx_net ,
		/* f [0] (nc) */ nc2031 
	} ),
	. x ( ),
	. xy ( \ii1987|xy_net  )
);
defparam ii1987.x_mode = "";
defparam ii1987.xy_mode = "";
defparam ii1987.mode = 1'b0;
defparam ii1987.config_data = 64'h33333333ffffffff;
FG6X2 ii2087 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[16]_net ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[16]|qx_net ,
		/* f [2] (nc) */ nc2032 ,
		/* f [1] (nc) */ nc2033 ,
		/* f [0] (nc) */ nc2034 
	} ),
	. x ( ),
	. xy ( \ii2087|xy_net  )
);
defparam ii2087.x_mode = "";
defparam ii2087.xy_mode = "";
defparam ii2087.mode = 1'b0;
defparam ii2087.config_data = 64'h00ff000000ffffff;
FG6X2 ii1988 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t85_out1_reg|qx_net ,
		/* f [4] (nc) */ nc2035 ,
		/* f [3] (nc) */ nc2036 ,
		/* f [2] (nc) */ nc2037 ,
		/* f [1] (nc) */ nc2038 ,
		/* f [0] (nc) */ nc2039 
	} ),
	. x ( ),
	. xy ( \ii1988|xy_net  )
);
defparam ii1988.x_mode = "";
defparam ii1988.xy_mode = "";
defparam ii1988.mode = 1'b0;
defparam ii1988.config_data = 64'hffffffff00000000;
FG6X2 ii2088 (
	. f ( {
		/* f [5] (nc) */ nc2040 ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \mcu_arbiter_u_pfifo_u_inst|dout[17]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[17]|qx_net ,
		/* f [1] (nc) */ nc2041 ,
		/* f [0] (nc) */ nc2042 
	} ),
	. x ( ),
	. xy ( \ii2088|xy_net  )
);
defparam ii2088.x_mode = "";
defparam ii2088.xy_mode = "";
defparam ii2088.mode = 1;
defparam ii2088.config_data = 64'h0f0f00ff0f0f00ff;
FG6X2 ii2089 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[18]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[18]|qx_net ,
		/* f [2] (nc) */ nc2043 ,
		/* f [1] (nc) */ nc2044 ,
		/* f [0] (nc) */ nc2045 
	} ),
	. x ( ),
	. xy ( \ii2089|xy_net  )
);
defparam ii2089.x_mode = "";
defparam ii2089.xy_mode = "";
defparam ii2089.mode = 1'b0;
defparam ii2089.config_data = 64'h00ff00ff0000ffff;
FG6X2 ii2090 (
	. f ( {
		/* f [5] (nc) */ nc2046 ,
		/* f [4] (nc) */ nc2047 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[19]|qx_net ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[19]_net ,
		/* f [0] (nc) */ nc2048 
	} ),
	. x ( ),
	. xy ( \ii2090|xy_net  )
);
defparam ii2090.x_mode = "";
defparam ii2090.xy_mode = "";
defparam ii2090.mode = 1;
defparam ii2090.config_data = 64'h03f303f303f303f3;
FG6X2 ii2100 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[28]_net ,
		/* f [4] (nc) */ nc2049 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[28]|qx_net ,
		/* f [2] (nc) */ nc2050 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc2051 
	} ),
	. x ( ),
	. xy ( \ii2100|xy_net  )
);
defparam ii2100.x_mode = "";
defparam ii2100.xy_mode = "";
defparam ii2100.mode = 1'b0;
defparam ii2100.config_data = 64'h00cc00cc33ff33ff;
FG6X2 ii1991 (
	. f ( {
		/* f [5] (nc) */ nc2052 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [1] (nc) */ nc2053 ,
		/* f [0] (nc) */ nc2054 
	} ),
	. x ( ),
	. xy ( \ii1991|xy_net  )
);
defparam ii1991.x_mode = "";
defparam ii1991.xy_mode = "";
defparam ii1991.mode = 1;
defparam ii1991.config_data = 64'h00f00fff00f00fff;
FG6X2 ii2091 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[1]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[1]|qx_net ,
		/* f [3] (nc) */ nc2055 ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] (nc) */ nc2056 ,
		/* f [0] (nc) */ nc2057 
	} ),
	. x ( ),
	. xy ( \ii2091|xy_net  )
);
defparam ii2091.x_mode = "";
defparam ii2091.xy_mode = "";
defparam ii2091.mode = 1'b0;
defparam ii2091.config_data = 64'h0000f0f00f0fffff;
FG6X2 ii2101 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[29]|qx_net ,
		/* f [3] (nc) */ nc2058 ,
		/* f [2] (nc) */ nc2059 ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[29]_net ,
		/* f [0] (nc) */ nc2060 
	} ),
	. x ( ),
	. xy ( \ii2101|xy_net  )
);
defparam ii2101.x_mode = "";
defparam ii2101.xy_mode = "";
defparam ii2101.mode = 1'b0;
defparam ii2101.config_data = 64'h0000ffff33333333;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii1992 (
	. f ( {
		/* f [5] (nc) */ nc2061 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2062 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10]|qx_net ,
		/* f [0] (nc) */ nc2063 
	} ),
	. x ( ),
	. xy ( \ii1992|xy_net  )
);
defparam ii1992.x_mode = "";
defparam ii1992.xy_mode = "";
defparam ii1992.mode = 1;
defparam ii1992.config_data = 64'h00ff33ff00ff33ff;
FG6X2 ii2092 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[20]|qx_net ,
		/* f [3] (nc) */ nc2064 ,
		/* f [2] (nc) */ nc2065 ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[20]_net ,
		/* f [0] (nc) */ nc2066 
	} ),
	. x ( ),
	. xy ( \ii2092|xy_net  )
);
defparam ii2092.x_mode = "";
defparam ii2092.xy_mode = "";
defparam ii2092.mode = 1'b0;
defparam ii2092.config_data = 64'h0000ffff33333333;
FG6X2 ii2102 (
	. f ( {
		/* f [5] (nc) */ nc2067 ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[2]|qx_net ,
		/* f [2] */ \mcu_arbiter_u_pfifo_u_inst|dout[2]_net ,
		/* f [1] (nc) */ nc2068 ,
		/* f [0] (nc) */ nc2069 
	} ),
	. x ( ),
	. xy ( \ii2102|xy_net  )
);
defparam ii2102.x_mode = "";
defparam ii2102.xy_mode = "";
defparam ii2102.mode = 1;
defparam ii2102.config_data = 64'h00ff0f0f00ff0f0f;
FG6X2 ii1993 (
	. f ( {
		/* f [5] (nc) */ nc2070 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[1]|qx_net ,
		/* f [1] (nc) */ nc2071 ,
		/* f [0] (nc) */ nc2072 
	} ),
	. x ( ),
	. xy ( \ii1993|xy_net  )
);
defparam ii1993.x_mode = "";
defparam ii1993.xy_mode = "";
defparam ii1993.mode = 1;
defparam ii1993.config_data = 64'h00ff0f0f00ff0f0f;
FG6X2 ii2093 (
	. f ( {
		/* f [5] (nc) */ nc2073 ,
		/* f [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[21]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[21]|qx_net ,
		/* f [2] (nc) */ nc2074 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc2075 
	} ),
	. x ( ),
	. xy ( \ii2093|xy_net  )
);
defparam ii2093.x_mode = "";
defparam ii2093.xy_mode = "";
defparam ii2093.mode = 1;
defparam ii2093.config_data = 64'h00cc33ff00cc33ff;
FG6X2 ii2103 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] (nc) */ nc2076 ,
		/* f [3] */ \mcu_arbiter_u_pfifo_u_inst|dout[30]_net ,
		/* f [2] (nc) */ nc2077 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[30]|qx_net ,
		/* f [0] (nc) */ nc2078 
	} ),
	. x ( ),
	. xy ( \ii2103|xy_net  )
);
defparam ii2103.x_mode = "";
defparam ii2103.xy_mode = "";
defparam ii2103.mode = 1'b0;
defparam ii2103.config_data = 64'h3333333300ff00ff;
FG6X2 ii1994 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [4] (nc) */ nc2079 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[2]|qx_net ,
		/* f [2] (nc) */ nc2080 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc2081 
	} ),
	. x ( ),
	. xy ( \ii1994|xy_net  )
);
defparam ii1994.x_mode = "";
defparam ii1994.xy_mode = "";
defparam ii1994.mode = 1'b0;
defparam ii1994.config_data = 64'h3333333300ff00ff;
FG6X2 ii2104 (
	. f ( {
		/* f [5] (nc) */ nc2082 ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] (nc) */ nc2083 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[31]|qx_net ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[31]_net ,
		/* f [0] (nc) */ nc2084 
	} ),
	. x ( ),
	. xy ( \ii2104|xy_net  )
);
defparam ii2104.x_mode = "";
defparam ii2104.xy_mode = "";
defparam ii2104.mode = 1;
defparam ii2104.config_data = 64'h0f0f33330f0f3333;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[26]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[26] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[26] .CLKSRSEL = 1'b1;
FG6X2 ii1995 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3]|qx_net ,
		/* f [4] (nc) */ nc2085 ,
		/* f [3] (nc) */ nc2086 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[3]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2087 
	} ),
	. x ( ),
	. xy ( \ii1995|xy_net  )
);
defparam ii1995.x_mode = "";
defparam ii1995.xy_mode = "";
defparam ii1995.mode = 1'b0;
defparam ii1995.config_data = 64'h03030303cfcfcfcf;
FG6X2 ii2095 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[23]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[23]|qx_net ,
		/* f [3] (nc) */ nc2088 ,
		/* f [2] (nc) */ nc2089 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc2090 
	} ),
	. x ( ),
	. xy ( \ii2095|xy_net  )
);
defparam ii2095.x_mode = "";
defparam ii2095.xy_mode = "";
defparam ii2095.mode = 1'b0;
defparam ii2095.config_data = 64'h0000cccc3333ffff;
FG6X2 ii2105 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_pfifo_u_inst|dout[3]_net ,
		/* f [4] (nc) */ nc2091 ,
		/* f [3] (nc) */ nc2092 ,
		/* f [2] (nc) */ nc2093 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2105|xy_net  )
);
defparam ii2105.x_mode = "";
defparam ii2105.xy_mode = "";
defparam ii2105.mode = 1'b0;
defparam ii2105.config_data = 64'h4444444477777777;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1]  (
	. di ( \PCKRTINSERT_C20R17_lut_3|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii1996 (
	. f ( {
		/* f [5] (nc) */ nc2094 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[4]|qx_net ,
		/* f [2] (nc) */ nc2095 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4]|qx_net ,
		/* f [0] (nc) */ nc2096 
	} ),
	. x ( ),
	. xy ( \ii1996|xy_net  )
);
defparam ii1996.x_mode = "";
defparam ii1996.xy_mode = "";
defparam ii1996.mode = 1;
defparam ii1996.config_data = 64'h333300ff333300ff;
FG6X2 ii2096 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[24]|qx_net ,
		/* f [4] (nc) */ nc2097 ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2098 ,
		/* f [1] (nc) */ nc2099 ,
		/* f [0] */ \mcu_arbiter_u_pfifo_u_inst|dout[24]_net 
	} ),
	. x ( ),
	. xy ( \ii2096|xy_net  )
);
defparam ii2096.x_mode = "";
defparam ii2096.xy_mode = "";
defparam ii2096.mode = 1'b0;
defparam ii2096.config_data = 64'h00550055ff55ff55;
FG6X2 ii2106 (
	. f ( {
		/* f [5] (nc) */ nc2100 ,
		/* f [4] (nc) */ nc2101 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[4]|qx_net ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] (nc) */ nc2102 ,
		/* f [0] */ \mcu_arbiter_u_pfifo_u_inst|dout[4]_net 
	} ),
	. x ( ),
	. xy ( \ii2106|xy_net  )
);
defparam ii2106.x_mode = "";
defparam ii2106.xy_mode = "";
defparam ii2106.mode = 1;
defparam ii2106.config_data = 64'h05f505f505f505f5;
FG6X2 ii1997 (
	. f ( {
		/* f [5] (nc) */ nc2103 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[5]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5]|qx_net ,
		/* f [2] (nc) */ nc2104 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2105 
	} ),
	. x ( ),
	. xy ( \ii1997|xy_net  )
);
defparam ii1997.x_mode = "";
defparam ii1997.xy_mode = "";
defparam ii1997.mode = 1;
defparam ii1997.config_data = 64'h00cc33ff00cc33ff;
FG6X2 ii2097 (
	. f ( {
		/* f [5] (nc) */ nc2106 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[25]|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2107 ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[25]_net ,
		/* f [0] (nc) */ nc2108 
	} ),
	. x ( ),
	. xy ( \ii2097|xy_net  )
);
defparam ii2097.x_mode = "";
defparam ii2097.xy_mode = "";
defparam ii2097.mode = 1;
defparam ii2097.config_data = 64'h0033ff330033ff33;
FG6X2 ii2107 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[5]|qx_net ,
		/* f [4] (nc) */ nc2109 ,
		/* f [3] */ \mcu_arbiter_u_pfifo_u_inst|dout[5]_net ,
		/* f [2] (nc) */ nc2110 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc2111 
	} ),
	. x ( ),
	. xy ( \ii2107|xy_net  )
);
defparam ii2107.x_mode = "";
defparam ii2107.xy_mode = "";
defparam ii2107.mode = 1'b0;
defparam ii2107.config_data = 64'h00330033ccffccff;
FG6X2 ii1998 (
	. f ( {
		/* f [5] (nc) */ nc2112 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6]|qx_net ,
		/* f [2] (nc) */ nc2113 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t47_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2114 
	} ),
	. x ( ),
	. xy ( \ii1998|xy_net  )
);
defparam ii1998.x_mode = "";
defparam ii1998.xy_mode = "";
defparam ii1998.mode = 1;
defparam ii1998.config_data = 64'h0033ccff0033ccff;
FG6X2 ii2098 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[26]|qx_net ,
		/* f [4] (nc) */ nc2115 ,
		/* f [3] */ \mcu_arbiter_u_pfifo_u_inst|dout[26]_net ,
		/* f [2] (nc) */ nc2116 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] (nc) */ nc2117 
	} ),
	. x ( ),
	. xy ( \ii2098|xy_net  )
);
defparam ii2098.x_mode = "";
defparam ii2098.xy_mode = "";
defparam ii2098.mode = 1'b0;
defparam ii2098.config_data = 64'h00330033ccffccff;
FG6X2 ii2108 (
	. f ( {
		/* f [5] (nc) */ nc2118 ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] (nc) */ nc2119 ,
		/* f [2] (nc) */ nc2120 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[6]|qx_net ,
		/* f [0] */ \mcu_arbiter_u_pfifo_u_inst|dout[6]_net 
	} ),
	. x ( ),
	. xy ( \ii2108|xy_net  )
);
defparam ii2108.x_mode = "";
defparam ii2108.xy_mode = "";
defparam ii2108.mode = 1;
defparam ii2108.config_data = 64'h3333555533335555;
FG6X2 ii2099 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] */ \mcu_arbiter_u_pfifo_u_inst|dout[27]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[27]|qx_net ,
		/* f [2] (nc) */ nc2121 ,
		/* f [1] (nc) */ nc2122 ,
		/* f [0] (nc) */ nc2123 
	} ),
	. x ( ),
	. xy ( \ii2099|xy_net  )
);
defparam ii2099.x_mode = "";
defparam ii2099.xy_mode = "";
defparam ii2099.mode = 1'b0;
defparam ii2099.config_data = 64'h00ff00ff0000ffff;
FG6X2 ii2109 (
	. f ( {
		/* f [5] (nc) */ nc2124 ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[7]|qx_net ,
		/* f [2] */ \mcu_arbiter_u_pfifo_u_inst|dout[7]_net ,
		/* f [1] (nc) */ nc2125 ,
		/* f [0] (nc) */ nc2126 
	} ),
	. x ( ),
	. xy ( \ii2109|xy_net  )
);
defparam ii2109.x_mode = "";
defparam ii2109.xy_mode = "";
defparam ii2109.mode = 1;
defparam ii2109.config_data = 64'h00ff0f0f00ff0f0f;
FG6X2 ii2110 (
	. f ( {
		/* f [5] (nc) */ nc2127 ,
		/* f [4] (nc) */ nc2128 ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2129 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[8]|qx_net ,
		/* f [0] */ \mcu_arbiter_u_pfifo_u_inst|dout[8]_net 
	} ),
	. x ( ),
	. xy ( \ii2110|xy_net  )
);
defparam ii2110.x_mode = "";
defparam ii2110.xy_mode = "";
defparam ii2110.mode = 1;
defparam ii2110.config_data = 64'h3355335533553355;
FG6X2 ii2111 (
	. f ( {
		/* f [5] (nc) */ nc2130 ,
		/* f [4] (nc) */ nc2131 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[9]|qx_net ,
		/* f [2] */ \ii1984|xy_net ,
		/* f [1] */ \mcu_arbiter_u_pfifo_u_inst|dout[9]_net ,
		/* f [0] (nc) */ nc2132 
	} ),
	. x ( ),
	. xy ( \ii2111|xy_net  )
);
defparam ii2111.x_mode = "";
defparam ii2111.xy_mode = "";
defparam ii2111.mode = 1;
defparam ii2111.config_data = 64'h03f303f303f303f3;
REG2CKSR glue_rx_packet_tx_packet_sc_vs_reg (
	. di ( \ii2141|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_sc_vs_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_sc_vs_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_sc_vs_reg.CLKSRSEL = 1'b0;
FG6X2 ii2114 (
	. f ( {
		/* f [5] */ \mcu_arbiter_data_sel_reg|qx_net ,
		/* f [4] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [3] */ \mcu_arbiter_u_emif2apb_memack_reg|qx_net ,
		/* f [2] */ \mcu_arbiter_reg_memack_reg|qx_net ,
		/* f [1] */ \mcu_arbiter_u_psram_memack_reg|qx_net ,
		/* f [0] */ \mcu_arbiter_apb_sel_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2114|xy_net  )
);
defparam ii2114.x_mode = "";
defparam ii2114.xy_mode = "";
defparam ii2114.mode = 1'b0;
defparam ii2114.config_data = 64'h0f0f11bb0f0f55ff;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[27]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[27]|qx_net  ),
	. sclk0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[21].sr1  ),
	. sr1 ( )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[27] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[27] .CLKSRSEL = 1'b0;
FG6X2 ii2115 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [4] */ \mcu_arbiter_u_psram_u_psram|datao[24]_net ,
		/* f [3] */ \mcu_arbiter_u_psram_u_psram|datao[16]_net ,
		/* f [2] */ \mcu_arbiter_u_psram_u_psram|datao[0]_net ,
		/* f [1] */ \mcu_arbiter_u_psram_u_psram|datao[8]_net ,
		/* f [0] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2115|xy_net  )
);
defparam ii2115.x_mode = "";
defparam ii2115.xy_mode = "";
defparam ii2115.mode = 1'b0;
defparam ii2115.config_data = 64'h0055aaff27272727;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2]  (
	. di ( \PCKRTINSERT_C20R17_lut_2|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2] .CLKSRSEL = 1'b0;
FG6X2 ii2116 (
	. f ( {
		/* f [5] */ \ii2115|xy_net ,
		/* f [4] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [3] */ \mcu_arbiter_u_emif2apb_memdatai_reg[0]|qx_net ,
		/* f [2] */ \mcu_arbiter_reg_din_reg[0]|qx_net ,
		/* f [1] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [0] (nc) */ nc2133 
	} ),
	. x ( ),
	. xy ( \ii2116|xy_net  )
);
defparam ii2116.x_mode = "";
defparam ii2116.xy_mode = "";
defparam ii2116.mode = 1'b0;
defparam ii2116.config_data = 64'h0f0f00cc0f0f33ff;
CFG_NOTINV \carry_11_ADD_0.notinv0  (
	. i ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]|qx_net  ),
	. o ( \carry_11_ADD_0.ainv  )
);
defparam \carry_11_ADD_0.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[11].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2117 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_u_psram|datao[1]_net ,
		/* f [4] */ \mcu_arbiter_u_psram_u_psram|datao[17]_net ,
		/* f [3] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [2] */ \mcu_arbiter_u_psram_u_psram|datao[25]_net ,
		/* f [1] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net ,
		/* f [0] */ \mcu_arbiter_u_psram_u_psram|datao[9]_net 
	} ),
	. x ( ),
	. xy ( \ii2117|xy_net  )
);
defparam ii2117.x_mode = "";
defparam ii2117.xy_mode = "";
defparam ii2117.mode = 1'b0;
defparam ii2117.config_data = 64'h0c443f440c773f77;
FG6X2 ii2118 (
	. f ( {
		/* f [5] */ \ii2117|xy_net ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_memdatai_reg[1]|qx_net ,
		/* f [3] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [2] */ \mcu_arbiter_reg_din_reg[1]|qx_net ,
		/* f [1] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [0] (nc) */ nc2134 
	} ),
	. x ( ),
	. xy ( \ii2118|xy_net  )
);
defparam ii2118.x_mode = "";
defparam ii2118.xy_mode = "";
defparam ii2118.mode = 1'b0;
defparam ii2118.config_data = 64'h0f000fcc0f330fff;
FG6X2 ii2119 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_u_psram|datao[18]_net ,
		/* f [4] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net ,
		/* f [3] */ \mcu_arbiter_u_psram_u_psram|datao[10]_net ,
		/* f [2] */ \mcu_arbiter_u_psram_u_psram|datao[2]_net ,
		/* f [1] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [0] */ \mcu_arbiter_u_psram_u_psram|datao[26]_net 
	} ),
	. x ( ),
	. xy ( \ii2119|xy_net  )
);
defparam ii2119.x_mode = "";
defparam ii2119.xy_mode = "";
defparam ii2119.mode = 1'b0;
defparam ii2119.config_data = 64'h447703034477cfcf;
FG6X2 ii2120 (
	. f ( {
		/* f [5] (nc) */ nc2135 ,
		/* f [4] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [3] */ \mcu_arbiter_reg_din_reg[2]|qx_net ,
		/* f [2] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [1] */ \mcu_arbiter_u_emif2apb_memdatai_reg[2]|qx_net ,
		/* f [0] */ \ii2119|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2120|xy_net  )
);
defparam ii2120.x_mode = "";
defparam ii2120.xy_mode = "";
defparam ii2120.mode = 1;
defparam ii2120.config_data = 64'h03f305f503f305f5;
FG6X2 ii2121 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_u_psram|datao[3]_net ,
		/* f [4] */ \mcu_arbiter_u_psram_u_psram|datao[27]_net ,
		/* f [3] */ \mcu_arbiter_u_psram_u_psram|datao[11]_net ,
		/* f [2] */ \mcu_arbiter_u_psram_u_psram|datao[19]_net ,
		/* f [1] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [0] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2121|xy_net  )
);
defparam ii2121.x_mode = "";
defparam ii2121.xy_mode = "";
defparam ii2121.mode = 1'b0;
defparam ii2121.config_data = 64'h04268cae15379dbf;
FG6X2 ii2122 (
	. f ( {
		/* f [5] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [4] */ \ii2121|xy_net ,
		/* f [3] */ \mcu_arbiter_reg_din_reg[3]|qx_net ,
		/* f [2] */ \mcu_arbiter_u_emif2apb_memdatai_reg[3]|qx_net ,
		/* f [1] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [0] (nc) */ nc2136 
	} ),
	. x ( ),
	. xy ( \ii2122|xy_net  )
);
defparam ii2122.x_mode = "";
defparam ii2122.xy_mode = "";
defparam ii2122.mode = 1'b0;
defparam ii2122.config_data = 64'h03cf03cf00cc33ff;
LBUF \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1  (
	. asr ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3336|xy_net  ),
	. mclkb ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2123 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_u_psram|datao[4]_net ,
		/* f [4] */ \mcu_arbiter_u_psram_u_psram|datao[28]_net ,
		/* f [3] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [2] */ \mcu_arbiter_u_psram_u_psram|datao[12]_net ,
		/* f [1] */ \mcu_arbiter_u_psram_u_psram|datao[20]_net ,
		/* f [0] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2123|xy_net  )
);
defparam ii2123.x_mode = "";
defparam ii2123.xy_mode = "";
defparam ii2123.mode = 1'b0;
defparam ii2123.config_data = 64'h110abb0a115fbb5f;
SPRAM_2Kx32 glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram (
	. addr ( {
		/* addr [10] */ \ii1992|xy_net ,
		/* addr [9] */ \ii2001|xy_net ,
		/* addr [8] */ \ii2000|xy_net ,
		/* addr [7] */ \ii1999|xy_net ,
		/* addr [6] */ \ii1998|xy_net ,
		/* addr [5] */ \ii1997|xy_net ,
		/* addr [4] */ \ii1996|xy_net ,
		/* addr [3] */ \ii1995|xy_net ,
		/* addr [2] */ \ii1994|xy_net ,
		/* addr [1] */ \ii1993|xy_net ,
		/* addr [0] */ \ii1991|xy_net 
	} ),
	. ceb ( \GND_0_inst|Y_net  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. datai ( {
		/* datai [31] */ \GND_0_inst|Y_net ,
		/* datai [30] */ \GND_0_inst|Y_net ,
		/* datai [29] */ \GND_0_inst|Y_net ,
		/* datai [28] */ \GND_0_inst|Y_net ,
		/* datai [27] */ \GND_0_inst|Y_net ,
		/* datai [26] */ \GND_0_inst|Y_net ,
		/* datai [25] */ \GND_0_inst|Y_net ,
		/* datai [24] */ \GND_0_inst|Y_net ,
		/* datai [23] */ \GND_0_inst|Y_net ,
		/* datai [22] */ \GND_0_inst|Y_net ,
		/* datai [21] */ \GND_0_inst|Y_net ,
		/* datai [20] */ \GND_0_inst|Y_net ,
		/* datai [19] */ \GND_0_inst|Y_net ,
		/* datai [18] */ \GND_0_inst|Y_net ,
		/* datai [17] */ \GND_0_inst|Y_net ,
		/* datai [16] */ \GND_0_inst|Y_net ,
		/* datai [15] */ \GND_0_inst|Y_net ,
		/* datai [14] */ \GND_0_inst|Y_net ,
		/* datai [13] */ \GND_0_inst|Y_net ,
		/* datai [12] */ \GND_0_inst|Y_net ,
		/* datai [11] */ \GND_0_inst|Y_net ,
		/* datai [10] */ \GND_0_inst|Y_net ,
		/* datai [9] */ \GND_0_inst|Y_net ,
		/* datai [8] */ \GND_0_inst|Y_net ,
		/* datai [7] */ \GND_0_inst|Y_net ,
		/* datai [6] */ \GND_0_inst|Y_net ,
		/* datai [5] */ \GND_0_inst|Y_net ,
		/* datai [4] */ \GND_0_inst|Y_net ,
		/* datai [3] */ \GND_0_inst|Y_net ,
		/* datai [2] */ \GND_0_inst|Y_net ,
		/* datai [1] */ \GND_0_inst|Y_net ,
		/* datai [0] */ \GND_0_inst|Y_net 
	} ),
	. datao ( {
		/* datao [31] (nc) */ nc2137 ,
		/* datao [30] (nc) */ nc2138 ,
		/* datao [29] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[29]_net ,
		/* datao [28] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[28]_net ,
		/* datao [27] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[27]_net ,
		/* datao [26] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[26]_net ,
		/* datao [25] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[25]_net ,
		/* datao [24] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[24]_net ,
		/* datao [23] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[23]_net ,
		/* datao [22] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[22]_net ,
		/* datao [21] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[21]_net ,
		/* datao [20] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[20]_net ,
		/* datao [19] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[19]_net ,
		/* datao [18] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[18]_net ,
		/* datao [17] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[17]_net ,
		/* datao [16] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[16]_net ,
		/* datao [15] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[15]_net ,
		/* datao [14] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[14]_net ,
		/* datao [13] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[13]_net ,
		/* datao [12] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[12]_net ,
		/* datao [11] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[11]_net ,
		/* datao [10] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[10]_net ,
		/* datao [9] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[9]_net ,
		/* datao [8] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[8]_net ,
		/* datao [7] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[7]_net ,
		/* datao [6] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[6]_net ,
		/* datao [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[5]_net ,
		/* datao [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[4]_net ,
		/* datao [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[3]_net ,
		/* datao [2] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[2]_net ,
		/* datao [1] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[1]_net ,
		/* datao [0] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[0]_net 
	} ),
	. web ( \VCC_0_inst|Y_net  )
);
defparam glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram.init_file = "src/emb_2160_1080_to_1440_720.dat";
FG6X2 ii2124 (
	. f ( {
		/* f [5] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [4] */ \mcu_arbiter_reg_din_reg[4]|qx_net ,
		/* f [3] */ \mcu_arbiter_u_emif2apb_memdatai_reg[4]|qx_net ,
		/* f [2] */ \ii2123|xy_net ,
		/* f [1] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [0] (nc) */ nc2139 
	} ),
	. x ( ),
	. xy ( \ii2124|xy_net  )
);
defparam ii2124.x_mode = "";
defparam ii2124.xy_mode = "";
defparam ii2124.mode = 1'b0;
defparam ii2124.config_data = 64'h0033ccff0303cfcf;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[28]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[28] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[28] .CLKSRSEL = 1'b1;
FG6X2 ii2125 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [4] */ \mcu_arbiter_u_psram_u_psram|datao[29]_net ,
		/* f [3] */ \mcu_arbiter_u_psram_u_psram|datao[21]_net ,
		/* f [2] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net ,
		/* f [1] */ \mcu_arbiter_u_psram_u_psram|datao[5]_net ,
		/* f [0] */ \mcu_arbiter_u_psram_u_psram|datao[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2125|xy_net  )
);
defparam ii2125.x_mode = "";
defparam ii2125.xy_mode = "";
defparam ii2125.mode = 1'b0;
defparam ii2125.config_data = 64'h000ff0ff53535353;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[12]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[3] .CLKSRSEL = 1'b0;
FG6X2 ii2126 (
	. f ( {
		/* f [5] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_memdatai_reg[5]|qx_net ,
		/* f [3] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [2] */ \mcu_arbiter_reg_din_reg[5]|qx_net ,
		/* f [1] (nc) */ nc2140 ,
		/* f [0] */ \ii2125|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2126|xy_net  )
);
defparam ii2126.x_mode = "";
defparam ii2126.xy_mode = "";
defparam ii2126.mode = 1'b0;
defparam ii2126.config_data = 64'h0f000fff0f550f55;
FG6X2 ii2127 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [4] */ \mcu_arbiter_u_psram_u_psram|datao[22]_net ,
		/* f [3] */ \mcu_arbiter_u_psram_u_psram|datao[6]_net ,
		/* f [2] */ \mcu_arbiter_u_psram_u_psram|datao[14]_net ,
		/* f [1] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net ,
		/* f [0] */ \mcu_arbiter_u_psram_u_psram|datao[30]_net 
	} ),
	. x ( ),
	. xy ( \ii2127|xy_net  )
);
defparam ii2127.x_mode = "";
defparam ii2127.xy_mode = "";
defparam ii2127.mode = 1'b0;
defparam ii2127.config_data = 64'h444477770c3f0c3f;
FG6X2 ii2128 (
	. f ( {
		/* f [5] */ \mcu_arbiter_reg_din_reg[6]|qx_net ,
		/* f [4] (nc) */ nc2141 ,
		/* f [3] */ \mcu_arbiter_u_emif2apb_memdatai_reg[6]|qx_net ,
		/* f [2] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [1] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [0] */ \ii2127|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2128|xy_net  )
);
defparam ii2128.x_mode = "";
defparam ii2128.xy_mode = "";
defparam ii2128.mode = 1'b0;
defparam ii2128.config_data = 64'h01310131cdfdcdfd;
FG6X2 ii2129 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_u_psram|datao[31]_net ,
		/* f [4] */ \mcu_arbiter_u_psram_dsel_reg[1]|qx_net ,
		/* f [3] */ \mcu_arbiter_u_psram_u_psram|datao[23]_net ,
		/* f [2] */ \mcu_arbiter_u_psram_dsel_reg[0]|qx_net ,
		/* f [1] */ \mcu_arbiter_u_psram_u_psram|datao[7]_net ,
		/* f [0] */ \mcu_arbiter_u_psram_u_psram|datao[15]_net 
	} ),
	. x ( ),
	. xy ( \ii2129|xy_net  )
);
defparam ii2129.x_mode = "";
defparam ii2129.xy_mode = "";
defparam ii2129.mode = 1'b0;
defparam ii2129.config_data = 64'h000f5353f0ff5353;
FG6X2 ii2130 (
	. f ( {
		/* f [5] */ \mcu_arbiter_reg_sel_reg|qx_net ,
		/* f [4] */ \mcu_arbiter_u_emif2apb_memdatai_reg[7]|qx_net ,
		/* f [3] */ \mcu_arbiter_apb_sel_reg|qx_net ,
		/* f [2] (nc) */ nc2142 ,
		/* f [1] */ \mcu_arbiter_reg_din_reg[7]|qx_net ,
		/* f [0] */ \ii2129|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2130|xy_net  )
);
defparam ii2130.x_mode = "";
defparam ii2130.xy_mode = "";
defparam ii2130.mode = 1'b0;
defparam ii2130.config_data = 64'h333333330055ff55;
FG6X2 ii2131 (
	. f ( {
		/* f [5] */ \mcu_arbiter_u_psram_memack_reg|qx_net ,
		/* f [4] (nc) */ nc2143 ,
		/* f [3] (nc) */ nc2144 ,
		/* f [2] (nc) */ nc2145 ,
		/* f [1] */ \mcu_arbiter_code_sel_reg|qx_net ,
		/* f [0] (nc) */ nc2146 
	} ),
	. x ( ),
	. xy ( \ii2131|xy_net  )
);
defparam ii2131.x_mode = "";
defparam ii2131.xy_mode = "";
defparam ii2131.mode = 1'b0;
defparam ii2131.config_data = 64'h33333333ffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0]  (
	. di ( \carry_9_10__ADD_0|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2134 (
	. f ( {
		/* f [5] */ \glue_pasm_cmd_rq_o_reg|qx_net ,
		/* f [4] */ \mipi_inst_u_mipi2|host_tx_cmd_ack_net ,
		/* f [3] (nc) */ nc2147 ,
		/* f [2] (nc) */ nc2148 ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] */ \glue_rd_cmd_flag_d_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2134|xy_net  )
);
defparam ii2134.x_mode = "";
defparam ii2134.xy_mode = "";
defparam ii2134.mode = 1'b0;
defparam ii2134.config_data = 64'h3333000077775555;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[30]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[30] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[29]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[29] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[29] .CLKSRSEL = 1'b1;
FG6X2 ii2135 (
	. f ( {
		/* f [5] (nc) */ nc2149 ,
		/* f [4] */ \glue_pasm_tx_act_d_reg|qx_net ,
		/* f [3] */ \glue_pasm_packet_finish_reg|qx_net ,
		/* f [2] */ \glue_rd_cmd_flag_d_reg|qx_net ,
		/* f [1] */ \mipi_inst_u_mipi2|host_tx_active_net ,
		/* f [0] */ \ii1984|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2135|xy_net  )
);
defparam ii2135.x_mode = "";
defparam ii2135.xy_mode = "";
defparam ii2135.mode = 1;
defparam ii2135.config_data = 64'hf0f4f0fff0f4f0ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[4] .CLKSRSEL = 1'b0;
FG6X2 ii2136 (
	. f ( {
		/* f [5] (nc) */ nc2150 ,
		/* f [4] (nc) */ nc2151 ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2152 ,
		/* f [1] (nc) */ nc2153 ,
		/* f [0] */ \mipi_inst_u_mipi2|host_tx_active_net 
	} ),
	. x ( ),
	. xy ( \ii2136|xy_net  )
);
defparam ii2136.x_mode = "";
defparam ii2136.xy_mode = "";
defparam ii2136.mode = 1;
defparam ii2136.config_data = 64'hff55ff55ff55ff55;
FG6X2 ii2137 (
	. f ( {
		/* f [5] (nc) */ nc2154 ,
		/* f [4] */ \glue_rd_start_s_reg|qx_net ,
		/* f [3] */ \glue_rd_start_d_reg|qx_net ,
		/* f [2] (nc) */ nc2155 ,
		/* f [1] (nc) */ nc2156 ,
		/* f [0] (nc) */ nc2157 
	} ),
	. x ( ),
	. xy ( \ii2137|xy_net  )
);
defparam ii2137.x_mode = "";
defparam ii2137.xy_mode = "";
defparam ii2137.mode = 1;
defparam ii2137.config_data = 64'hff00ffffff00ffff;
FG6X2 ii2138 (
	. f ( {
		/* f [5] (nc) */ nc2158 ,
		/* f [4] */ \mcu_arbiter_func_reg[0]|qx_net ,
		/* f [3] */ \ii1982_dup|xy_net ,
		/* f [2] (nc) */ nc2159 ,
		/* f [1] */ \u_8051_u_h6_8051|port0o[1]_net ,
		/* f [0] (nc) */ nc2160 
	} ),
	. x ( ),
	. xy ( \ii2138|xy_net  )
);
defparam ii2138.x_mode = "";
defparam ii2138.xy_mode = "";
defparam ii2138.mode = 1;
defparam ii2138.config_data = 64'h33ffffff33ffffff;
FG6X2 ii2139 (
	. f ( {
		/* f [5] (nc) */ nc2161 ,
		/* f [4] (nc) */ nc2162 ,
		/* f [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|almostempty_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|almostempty_net ,
		/* f [1] (nc) */ nc2163 ,
		/* f [0] (nc) */ nc2164 
	} ),
	. x ( ),
	. xy ( \ii2139|xy_net  )
);
defparam ii2139.x_mode = "";
defparam ii2139.xy_mode = "";
defparam ii2139.mode = 1;
defparam ii2139.config_data = 64'h0fff0fff0fff0fff;
FG6X2 ii2140 (
	. f ( {
		/* f [5] (nc) */ nc2165 ,
		/* f [4] (nc) */ nc2166 ,
		/* f [3] (nc) */ nc2167 ,
		/* f [2] (nc) */ nc2168 ,
		/* f [1] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|empty_net ,
		/* f [0] (nc) */ nc2169 
	} ),
	. x ( ),
	. xy ( \ii2140|xy_net  )
);
defparam ii2140.x_mode = "";
defparam ii2140.xy_mode = "";
defparam ii2140.mode = 1;
defparam ii2140.config_data = 64'hcccccccccccccccc;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]  (
	. di ( \ii2613|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2142 (
	. f ( {
		/* f [5] */ \ii2141|xy_net ,
		/* f [4] (nc) */ nc2170 ,
		/* f [3] (nc) */ nc2171 ,
		/* f [2] (nc) */ nc2172 ,
		/* f [1] (nc) */ nc2173 ,
		/* f [0] (nc) */ nc2174 
	} ),
	. x ( ),
	. xy ( \ii2142|xy_net  )
);
defparam ii2142.x_mode = "";
defparam ii2142.xy_mode = "";
defparam ii2142.mode = 1'b0;
defparam ii2142.config_data = 64'hffffffff00000000;
FG6X2 ii2143 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2143|xy_net  )
);
defparam ii2143.x_mode = "";
defparam ii2143.xy_mode = "";
defparam ii2143.mode = 1'b0;
defparam ii2143.config_data = 64'hbfffffffffffffff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t44_out1_1_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1]  (
	. di ( \carry_9_10__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2144 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|host_tx_cmd_ack_net ,
		/* f [4] */ \mipi_inst_u_mipi2|host_tx_payload_en_last_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg|qx_net ,
		/* f [2] */ \ii2143|xy_net ,
		/* f [1] */ \ii1984|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_packet_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2144|xy_net  )
);
defparam ii2144.x_mode = "";
defparam ii2144.xy_mode = "";
defparam ii2144.mode = 1'b0;
defparam ii2144.config_data = 64'h1ddd1555dddd5555;
REG2CKSR \uut_dataReadBack_mipi_periph_tx_payload_reg[31]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. qx ( \uut_dataReadBack_mipi_periph_tx_payload_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[31] .PRESET = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[31] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2145 (
	. f ( {
		/* f [5] */ \mipi_inst_u_mipi2|host_tx_cmd_ack_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg|qx_net ,
		/* f [3] */ \ii1984|xy_net ,
		/* f [2] (nc) */ nc2175 ,
		/* f [1] */ \ii2143|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2145|xy_net  )
);
defparam ii2145.x_mode = "";
defparam ii2145.xy_mode = "";
defparam ii2145.mode = 1'b0;
defparam ii2145.config_data = 64'h3311ff5511115555;
FIFOCTRL18KV1 \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl  (
	. clka ( \u_gbuf_u_gbuf|out_net  ),
	. clkb ( \u_pll_pll_u0|CO3_net  ),
	. empty ( ),
	. full ( ),
	. overflow ( ),
	. peek_en ( \mcu_arbiter_u_pfifo_u_inst.peek_en  ),
	. peek_rd_en ( \mcu_arbiter_u_pfifo_u_inst.peek_rd_en  ),
	. prog_empty ( ),
	. prog_full ( ),
	. rd_mem_n ( \mcu_arbiter_u_pfifo_u_inst.rd_mem_n  ),
	. rd_req_n ( \ii2036|xy_net  ),
	. rptr ( {
		/* rptr [13] */ \mcu_arbiter_u_pfifo_u_inst.rptr [13],
		/* rptr [12] */ \mcu_arbiter_u_pfifo_u_inst.rptr [12],
		/* rptr [11] */ \mcu_arbiter_u_pfifo_u_inst.rptr [11],
		/* rptr [10] */ \mcu_arbiter_u_pfifo_u_inst.rptr [10],
		/* rptr [9] */ \mcu_arbiter_u_pfifo_u_inst.rptr [9],
		/* rptr [8] */ \mcu_arbiter_u_pfifo_u_inst.rptr [8],
		/* rptr [7] */ \mcu_arbiter_u_pfifo_u_inst.rptr [7],
		/* rptr [6] */ \mcu_arbiter_u_pfifo_u_inst.rptr [6],
		/* rptr [5] */ \mcu_arbiter_u_pfifo_u_inst.rptr [5],
		/* rptr [4] */ \mcu_arbiter_u_pfifo_u_inst.rptr [4],
		/* rptr [3] */ \mcu_arbiter_u_pfifo_u_inst.rptr [3],
		/* rptr [2] */ \mcu_arbiter_u_pfifo_u_inst.rptr [2],
		/* rptr [1] */ \mcu_arbiter_u_pfifo_u_inst.rptr [1],
		/* rptr [0] */ \mcu_arbiter_u_pfifo_u_inst.rptr [0]
	} ),
	. rst_n ( \ii2037|xy_net  ),
	. underflow ( ),
	. wptr ( {
		/* wptr [13] */ \mcu_arbiter_u_pfifo_u_inst.wptr [13],
		/* wptr [12] */ \mcu_arbiter_u_pfifo_u_inst.wptr [12],
		/* wptr [11] */ \mcu_arbiter_u_pfifo_u_inst.wptr [11],
		/* wptr [10] */ \mcu_arbiter_u_pfifo_u_inst.wptr [10],
		/* wptr [9] */ \mcu_arbiter_u_pfifo_u_inst.wptr [9],
		/* wptr [8] */ \mcu_arbiter_u_pfifo_u_inst.wptr [8],
		/* wptr [7] */ \mcu_arbiter_u_pfifo_u_inst.wptr [7],
		/* wptr [6] */ \mcu_arbiter_u_pfifo_u_inst.wptr [6],
		/* wptr [5] */ \mcu_arbiter_u_pfifo_u_inst.wptr [5],
		/* wptr [4] */ \mcu_arbiter_u_pfifo_u_inst.wptr [4],
		/* wptr [3] */ \mcu_arbiter_u_pfifo_u_inst.wptr [3],
		/* wptr [2] */ \mcu_arbiter_u_pfifo_u_inst.wptr [2],
		/* wptr [1] */ \mcu_arbiter_u_pfifo_u_inst.wptr [1],
		/* wptr [0] */ \mcu_arbiter_u_pfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \mcu_arbiter_u_pfifo_u_inst.wr_mem_n  ),
	. wr_req_n ( \ii2040|xy_net  ),
	. wrdp_rd_flag ( ),
	. write_drop ( \GND_0_inst|Y_net  ),
	. write_save ( \GND_0_inst|Y_net  )
);
defparam \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl .R_WIDTH = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl .PEEK_MODE = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl .DEPTH_EXT_MODE = 0;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl .W_WIDTH = 12;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl .USR_PE = 96;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl .FIFO_EN = 1'b1;
defparam \mcu_arbiter_u_pfifo_u_inst.u0_fifo_ctrl .USR_PF = 32;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_2_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]  (
	. di ( \PCKRTINSERT_C20R15_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2146 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2176 ,
		/* f [1] (nc) */ nc2177 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_d_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2146|xy_net  )
);
defparam ii2146.x_mode = "";
defparam ii2146.xy_mode = "";
defparam ii2146.mode = 1'b0;
defparam ii2146.config_data = 64'hff00ff00ffffff55;
FG6X2 ii2147 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2147|xy_net  )
);
defparam ii2147.x_mode = "";
defparam ii2147.xy_mode = "";
defparam ii2147.mode = 1'b0;
defparam ii2147.config_data = 64'h55555555777fffff;
FG6X2 ii2148 (
	. f ( {
		/* f [5] */ \ii2147|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[11]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2148|xy_net  )
);
defparam ii2148.x_mode = "";
defparam ii2148.xy_mode = "";
defparam ii2148.mode = 1'b0;
defparam ii2148.config_data = 64'hfffffffffffff4f5;
LBUF \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[18].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2149 (
	. f ( {
		/* f [5] */ \ii1984|xy_net ,
		/* f [4] (nc) */ nc2178 ,
		/* f [3] (nc) */ nc2179 ,
		/* f [2] (nc) */ nc2180 ,
		/* f [1] */ \mipi_inst_u_mipi2|host_tx_cmd_ack_net ,
		/* f [0] (nc) */ nc2181 
	} ),
	. x ( ),
	. xy ( \ii2149|xy_net  )
);
defparam ii2149.x_mode = "";
defparam ii2149.xy_mode = "";
defparam ii2149.mode = 1'b0;
defparam ii2149.config_data = 64'h33333333ffffffff;
FG6X2 ii2150 (
	. f ( {
		/* f [5] (nc) */ nc2182 ,
		/* f [4] (nc) */ nc2183 ,
		/* f [3] (nc) */ nc2184 ,
		/* f [2] (nc) */ nc2185 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2150|xy_net  )
);
defparam ii2150.x_mode = "";
defparam ii2150.xy_mode = "";
defparam ii2150.mode = 1;
defparam ii2150.config_data = 64'hbbbbbbbbbbbbbbbb;
FG6X2 ii2151 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[48]|qx_net ,
		/* f [2] (nc) */ nc2186 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2187 
	} ),
	. x ( ),
	. xy ( \ii2151|xy_net  )
);
defparam ii2151.x_mode = "";
defparam ii2151.xy_mode = "";
defparam ii2151.mode = 1'b0;
defparam ii2151.config_data = 64'hccffffffffffffff;
CARRY_SKIP_IN C18R21_csi_logic (
	. c0alt ( \C18R21_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C18R21_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C18R21_csi_logic.ALLOW_SKIP = 0;
defparam C18R21_csi_logic.CIN_BELOW = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]  (
	. di ( \ii2659|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2152 (
	. f ( {
		/* f [5] (nc) */ nc2188 ,
		/* f [4] (nc) */ nc2189 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2190 
	} ),
	. x ( ),
	. xy ( \ii2152|xy_net  )
);
defparam ii2152.x_mode = "";
defparam ii2152.xy_mode = "";
defparam ii2152.mode = 1;
defparam ii2152.config_data = 64'hccfcccfcccfcccfc;
EMBMUX5S4 C12R29emb5k_misc_1_u14_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[2]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_14 )
);
defparam C12R29emb5k_misc_1_u14_b_mux.SEL = 12;
FG6X2 ii2153 (
	. f ( {
		/* f [5] (nc) */ nc2191 ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \mipi_inst_u_mipi2|host_tx_cmd_ack_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg|qx_net ,
		/* f [0] */ \ii2152|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2153|xy_net  )
);
defparam ii2153.x_mode = "";
defparam ii2153.xy_mode = "";
defparam ii2153.mode = 1;
defparam ii2153.config_data = 64'h002a2a2a002a2a2a;
FIFOCTRL18KV1 \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl  (
	. clka ( \u_gbuf_u_gbuf|out_net  ),
	. clkb ( \u_pll_pll_u0|CO0_net  ),
	. empty ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|empty_net  ),
	. full ( ),
	. overflow ( ),
	. peek_en ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.peek_rd_en  ),
	. prog_empty ( ),
	. prog_full ( ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rd_mem_n  ),
	. rd_req_n ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|empty_net  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [0]
	} ),
	. rst_n ( \ii1982_dup|xy_net  ),
	. underflow ( ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wr_mem_n  ),
	. wr_req_n ( \ii1983|xy_net  ),
	. wrdp_rd_flag ( ),
	. write_drop ( \GND_0_inst|Y_net  ),
	. write_save ( \GND_0_inst|Y_net  )
);
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl .R_WIDTH = 12;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl .PEEK_MODE = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl .DEPTH_EXT_MODE = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl .W_WIDTH = 12;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl .USR_PE = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_fifo_ctrl .USR_PF = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2]  (
	. di ( \carry_9_10__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2154 (
	. f ( {
		/* f [5] (nc) */ nc2192 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \ii2150|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[58]|qx_net ,
		/* f [0] (nc) */ nc2193 
	} ),
	. x ( ),
	. xy ( \ii2154|xy_net  )
);
defparam ii2154.x_mode = "";
defparam ii2154.xy_mode = "";
defparam ii2154.mode = 1;
defparam ii2154.config_data = 64'hf3fffffff3ffffff;
FG6X2 ii2155 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[59]|qx_net ,
		/* f [4] (nc) */ nc2194 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] (nc) */ nc2195 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] */ \ii2150|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2155|xy_net  )
);
defparam ii2155.x_mode = "";
defparam ii2155.xy_mode = "";
defparam ii2155.mode = 1'b0;
defparam ii2155.config_data = 64'hddffddffffffffff;
FG6X2 ii2156 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[60]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] (nc) */ nc2196 ,
		/* f [0] (nc) */ nc2197 
	} ),
	. x ( ),
	. xy ( \ii2156|xy_net  )
);
defparam ii2156.x_mode = "";
defparam ii2156.xy_mode = "";
defparam ii2156.mode = 1'b0;
defparam ii2156.config_data = 64'hf0ffffffffffffff;
FG6X2 ii2157 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] (nc) */ nc2198 ,
		/* f [0] (nc) */ nc2199 
	} ),
	. x ( ),
	. xy ( \ii2157|xy_net  )
);
defparam ii2157.x_mode = "";
defparam ii2157.xy_mode = "";
defparam ii2157.mode = 1'b0;
defparam ii2157.config_data = 64'hf0ffffffffffffff;
CFG_NOTINV \carry_9_ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R7_lut_6|x_net  ),
	. o ( \carry_9_ADD_6.ainv  )
);
defparam \carry_9_ADD_6.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2158 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[62]|qx_net ,
		/* f [2] (nc) */ nc2200 ,
		/* f [1] (nc) */ nc2201 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2158|xy_net  )
);
defparam ii2158.x_mode = "";
defparam ii2158.xy_mode = "";
defparam ii2158.mode = 1'b0;
defparam ii2158.config_data = 64'haaffffffffffffff;
FG6X2 ii2161 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2202 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[0]|qx_net ,
		/* f [2] (nc) */ nc2203 ,
		/* f [1] (nc) */ nc2204 ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2161|xy_net  )
);
defparam ii2161.x_mode = "";
defparam ii2161.xy_mode = "";
defparam ii2161.mode = 1'b0;
defparam ii2161.config_data = 64'hffffffffaaffaaff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]  (
	. di ( \ii2711|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[37].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2162 (
	. f ( {
		/* f [5] (nc) */ nc2205 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] */ \ii2160|xy_net ,
		/* f [2] (nc) */ nc2206 ,
		/* f [1] (nc) */ nc2207 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2162|xy_net  )
);
defparam ii2162.x_mode = "";
defparam ii2162.xy_mode = "";
defparam ii2162.mode = 1;
defparam ii2162.config_data = 64'hffffff55ffffff55;
FG6X2 ii2163 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2208 ,
		/* f [3] */ \ii2160|xy_net ,
		/* f [2] (nc) */ nc2209 ,
		/* f [1] (nc) */ nc2210 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2163|xy_net  )
);
defparam ii2163.x_mode = "";
defparam ii2163.xy_mode = "";
defparam ii2163.mode = 1'b0;
defparam ii2163.config_data = 64'hffffffffff55ff55;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3]  (
	. di ( \carry_9_10__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2164 (
	. f ( {
		/* f [5] (nc) */ nc2211 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[3]|qx_net ,
		/* f [3] (nc) */ nc2212 ,
		/* f [2] (nc) */ nc2213 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2164|xy_net  )
);
defparam ii2164.x_mode = "";
defparam ii2164.xy_mode = "";
defparam ii2164.mode = 1;
defparam ii2164.config_data = 64'heeeeffffeeeeffff;
FG6X2 ii2165 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[49]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] (nc) */ nc2214 ,
		/* f [0] (nc) */ nc2215 
	} ),
	. x ( ),
	. xy ( \ii2165|xy_net  )
);
defparam ii2165.x_mode = "";
defparam ii2165.xy_mode = "";
defparam ii2165.mode = 1'b0;
defparam ii2165.config_data = 64'hf0ffffffffffffff;
FG6X2 ii2168 (
	. f ( {
		/* f [5] (nc) */ nc2216 ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] */ \ii2167|xy_net ,
		/* f [1] */ \ii2166|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2168|xy_net  )
);
defparam ii2168.x_mode = "";
defparam ii2168.xy_mode = "";
defparam ii2168.mode = 1;
defparam ii2168.config_data = 64'h37373f3737373f37;
FG6X2 ii2169 (
	. f ( {
		/* f [5] */ \ii2152|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[5]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [1] */ \ii2150|xy_net ,
		/* f [0] (nc) */ nc2217 
	} ),
	. x ( ),
	. xy ( \ii2169|xy_net  )
);
defparam ii2169.x_mode = "";
defparam ii2169.xy_mode = "";
defparam ii2169.mode = 1'b0;
defparam ii2169.config_data = 64'h0000cc0fffffffff;
FG6X2 ii2170 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [4] */ \ii2166|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[6]|qx_net ,
		/* f [2] */ \ii2150|xy_net ,
		/* f [1] (nc) */ nc2218 ,
		/* f [0] */ \ii2167|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2170|xy_net  )
);
defparam ii2170.x_mode = "";
defparam ii2170.xy_mode = "";
defparam ii2170.mode = 1'b0;
defparam ii2170.config_data = 64'h0555ffff0055ffff;
FG6X2 ii2171 (
	. f ( {
		/* f [5] */ \ii2160|xy_net ,
		/* f [4] (nc) */ nc2219 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[7]|qx_net ,
		/* f [2] (nc) */ nc2220 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2221 
	} ),
	. x ( ),
	. xy ( \ii2171|xy_net  )
);
defparam ii2171.x_mode = "";
defparam ii2171.xy_mode = "";
defparam ii2171.mode = 1'b0;
defparam ii2171.config_data = 64'hffffffffccffccff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]  (
	. di ( \ii2763|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2172 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] */ \ii2160|xy_net ,
		/* f [2] (nc) */ nc2222 ,
		/* f [1] (nc) */ nc2223 ,
		/* f [0] (nc) */ nc2224 
	} ),
	. x ( ),
	. xy ( \ii2172|xy_net  )
);
defparam ii2172.x_mode = "";
defparam ii2172.xy_mode = "";
defparam ii2172.mode = 1'b0;
defparam ii2172.config_data = 64'hffffff00ffffffff;
FG6X2 ii2173 (
	. f ( {
		/* f [5] (nc) */ nc2225 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[9]|qx_net ,
		/* f [2] (nc) */ nc2226 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2227 
	} ),
	. x ( ),
	. xy ( \ii2173|xy_net  )
);
defparam ii2173.x_mode = "";
defparam ii2173.xy_mode = "";
defparam ii2173.mode = 1;
defparam ii2173.config_data = 64'hffffccffffffccff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4]  (
	. di ( \carry_9_10__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2174 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2228 ,
		/* f [3] */ \ii2160|xy_net ,
		/* f [2] (nc) */ nc2229 ,
		/* f [1] (nc) */ nc2230 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2174|xy_net  )
);
defparam ii2174.x_mode = "";
defparam ii2174.xy_mode = "";
defparam ii2174.mode = 1'b0;
defparam ii2174.config_data = 64'hffffffffff55ff55;
LBUF \glue_dnum_s_reg[2].lbuf1  (
	. asr ( \glue_dnum_s_reg[2].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \glue_rd_cmd_flag_d_reg|qx_net  ),
	. mclkb ( \glue_dnum_s_reg[2].mclk1b  ),
	. sclk ( \glue_dnum_s_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \glue_dnum_s_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In3p_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2175 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] (nc) */ nc2231 ,
		/* f [3] */ \ii2166|xy_net ,
		/* f [2] */ \ii2167|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[11]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2175|xy_net  )
);
defparam ii2175.x_mode = "";
defparam ii2175.xy_mode = "";
defparam ii2175.mode = 1'b0;
defparam ii2175.config_data = 64'h05ff05ff0dff0dff;
FG6X2 ii2176 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[12]|qx_net ,
		/* f [2] (nc) */ nc2232 ,
		/* f [1] (nc) */ nc2233 ,
		/* f [0] (nc) */ nc2234 
	} ),
	. x ( ),
	. xy ( \ii2176|xy_net  )
);
defparam ii2176.x_mode = "";
defparam ii2176.xy_mode = "";
defparam ii2176.mode = 1'b0;
defparam ii2176.config_data = 64'hffffffffffff00ff;
FG6X2 ii2177 (
	. f ( {
		/* f [5] (nc) */ nc2235 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] (nc) */ nc2236 ,
		/* f [2] (nc) */ nc2237 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[13]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2177|xy_net  )
);
defparam ii2177.x_mode = "";
defparam ii2177.xy_mode = "";
defparam ii2177.mode = 1;
defparam ii2177.config_data = 64'hffffbbbbffffbbbb;
FG6X2 ii2178 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2238 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[50]|qx_net ,
		/* f [0] (nc) */ nc2239 
	} ),
	. x ( ),
	. xy ( \ii2178|xy_net  )
);
defparam ii2178.x_mode = "";
defparam ii2178.xy_mode = "";
defparam ii2178.mode = 1'b0;
defparam ii2178.config_data = 64'hff33ffffffffffff;
FG6X2 ii2179 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[14]|qx_net ,
		/* f [2] (nc) */ nc2240 ,
		/* f [1] (nc) */ nc2241 ,
		/* f [0] (nc) */ nc2242 
	} ),
	. x ( ),
	. xy ( \ii2179|xy_net  )
);
defparam ii2179.x_mode = "";
defparam ii2179.xy_mode = "";
defparam ii2179.mode = 1'b0;
defparam ii2179.config_data = 64'hffffffffffff00ff;
FG6X2 ii2180 (
	. f ( {
		/* f [5] (nc) */ nc2243 ,
		/* f [4] (nc) */ nc2244 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \ii2160|xy_net ,
		/* f [1] (nc) */ nc2245 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[15]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2180|xy_net  )
);
defparam ii2180.x_mode = "";
defparam ii2180.xy_mode = "";
defparam ii2180.mode = 1;
defparam ii2180.config_data = 64'hfff5fff5fff5fff5;
FG6X2 ii2181 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [3] */ \ii2150|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[16]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2181|xy_net  )
);
defparam ii2181.x_mode = "";
defparam ii2181.xy_mode = "";
defparam ii2181.mode = 1'b0;
defparam ii2181.config_data = 64'hffffffff22aa73fb;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]  (
	. di ( \ii2816|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2182 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[17]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2182|xy_net  )
);
defparam ii2182.x_mode = "";
defparam ii2182.xy_mode = "";
defparam ii2182.mode = 1'b0;
defparam ii2182.config_data = 64'hffffffff0a4faaef;
FG6X2 ii2183 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [3] */ \ii2150|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[18]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2183|xy_net  )
);
defparam ii2183.x_mode = "";
defparam ii2183.xy_mode = "";
defparam ii2183.mode = 1'b0;
defparam ii2183.config_data = 64'hffffffff50f05dfd;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5]  (
	. di ( \carry_9_10__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2184 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[19]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2184|xy_net  )
);
defparam ii2184.x_mode = "";
defparam ii2184.xy_mode = "";
defparam ii2184.mode = 1'b0;
defparam ii2184.config_data = 64'habaafbfbfbfafbfb;
FG6X2 ii2185 (
	. f ( {
		/* f [5] (nc) */ nc2246 ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[20]|qx_net ,
		/* f [2] (nc) */ nc2247 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2248 
	} ),
	. x ( ),
	. xy ( \ii2185|xy_net  )
);
defparam ii2185.x_mode = "";
defparam ii2185.xy_mode = "";
defparam ii2185.mode = 1;
defparam ii2185.config_data = 64'h3333003333330033;
FG6X2 ii2186 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[21]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2186|xy_net  )
);
defparam ii2186.x_mode = "";
defparam ii2186.xy_mode = "";
defparam ii2186.mode = 1'b0;
defparam ii2186.config_data = 64'h0000000022ef2223;
FG6X2 ii2187 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2249 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[22]|qx_net ,
		/* f [2] */ \ii2160|xy_net ,
		/* f [1] (nc) */ nc2250 ,
		/* f [0] (nc) */ nc2251 
	} ),
	. x ( ),
	. xy ( \ii2187|xy_net  )
);
defparam ii2187.x_mode = "";
defparam ii2187.xy_mode = "";
defparam ii2187.mode = 1'b0;
defparam ii2187.config_data = 64'h00000000f0fff0ff;
FG6X2 ii2188 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2252 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[23]|qx_net ,
		/* f [2] (nc) */ nc2253 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2254 
	} ),
	. x ( ),
	. xy ( \ii2188|xy_net  )
);
defparam ii2188.x_mode = "";
defparam ii2188.xy_mode = "";
defparam ii2188.mode = 1'b0;
defparam ii2188.config_data = 64'h00000000ccffccff;
REG2CKSR mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg (
	. di ( \ii3334|xy_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_fpga_HRD_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg.PRESET = 0;
defparam mcu_arbiter_u_emif2apb_fpga_HREADY_s_reg.CLKSRSEL = 1'b0;
FG6X2 ii2189 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[51]|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2255 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] (nc) */ nc2256 
	} ),
	. x ( ),
	. xy ( \ii2189|xy_net  )
);
defparam ii2189.x_mode = "";
defparam ii2189.xy_mode = "";
defparam ii2189.mode = 1'b0;
defparam ii2189.config_data = 64'hff33ffffffffffff;
FG6X2 ii2190 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[24]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2190|xy_net  )
);
defparam ii2190.x_mode = "";
defparam ii2190.xy_mode = "";
defparam ii2190.mode = 1'b0;
defparam ii2190.config_data = 64'hcceedcffeeeefeff;
FG6X2 ii2200 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [2] */ \ii2150|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[52]|qx_net ,
		/* f [0] (nc) */ nc2257 
	} ),
	. x ( ),
	. xy ( \ii2200|xy_net  )
);
defparam ii2200.x_mode = "";
defparam ii2200.xy_mode = "";
defparam ii2200.mode = 1'b0;
defparam ii2200.config_data = 64'hffffffff3f3f00ff;
LBUF \mcu_arbiter_u_psram_dsel_reg[0].lbuf1  (
	. asr ( \mcu_arbiter_u_psram_dsel_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \mcu_arbiter_u_psram_dsel_reg[0].mclk1b  ),
	. sclk ( \mcu_arbiter_u_psram_dsel_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \mcu_arbiter_u_psram_dsel_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2191 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[25]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2191|xy_net  )
);
defparam ii2191.x_mode = "";
defparam ii2191.xy_mode = "";
defparam ii2191.mode = 1'b0;
defparam ii2191.config_data = 64'hf0fff2f3fffff2f3;
FG6X2 ii2201 (
	. f ( {
		/* f [5] */ \ii2160|xy_net ,
		/* f [4] (nc) */ nc2258 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[34]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] (nc) */ nc2259 ,
		/* f [0] (nc) */ nc2260 
	} ),
	. x ( ),
	. xy ( \ii2201|xy_net  )
);
defparam ii2201.x_mode = "";
defparam ii2201.xy_mode = "";
defparam ii2201.mode = 1'b0;
defparam ii2201.config_data = 64'hfffffffff0fff0ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]  (
	. di ( \PCKRTINSERT_C10R10_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2192 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[26]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2192|xy_net  )
);
defparam ii2192.x_mode = "";
defparam ii2192.xy_mode = "";
defparam ii2192.mode = 1'b0;
defparam ii2192.config_data = 64'hf0fffffff2f3f2f3;
FG6X2 ii2202 (
	. f ( {
		/* f [5] (nc) */ nc2261 ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[35]|qx_net ,
		/* f [2] (nc) */ nc2262 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2263 
	} ),
	. x ( ),
	. xy ( \ii2202|xy_net  )
);
defparam ii2202.x_mode = "";
defparam ii2202.xy_mode = "";
defparam ii2202.mode = 1;
defparam ii2202.config_data = 64'hffffccffffffccff;
REG2CKSR \mcu_arbiter_reg_din_reg[0]  (
	. di ( \ii3323|xy_net  ),
	. mclk0b ( \mcu_arbiter_reg_din_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_reg_din_reg[0]|qx_net  ),
	. sclk0 ( \mcu_arbiter_reg_din_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_reg_din_reg[0].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_reg_din_reg[0] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii2193 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \ii2150|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[27]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2193|xy_net  )
);
defparam ii2193.x_mode = "";
defparam ii2193.xy_mode = "";
defparam ii2193.mode = 1'b0;
defparam ii2193.config_data = 64'hffffffff70707f75;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6]  (
	. di ( \carry_9_10__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2194 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[28]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] (nc) */ nc2264 ,
		/* f [2] (nc) */ nc2265 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2266 
	} ),
	. x ( ),
	. xy ( \ii2194|xy_net  )
);
defparam ii2194.x_mode = "";
defparam ii2194.xy_mode = "";
defparam ii2194.mode = 1'b0;
defparam ii2194.config_data = 64'h0000cccc0000ffff;
FG6X2 ii2204 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] */ \ii2167|xy_net ,
		/* f [1] */ \ii2152|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[37]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2204|xy_net  )
);
defparam ii2204.x_mode = "";
defparam ii2204.xy_mode = "";
defparam ii2204.mode = 1'b0;
defparam ii2204.config_data = 64'hf7f3f3f3f7f7f3f7;
FG6X2 ii2195 (
	. f ( {
		/* f [5] (nc) */ nc2267 ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] (nc) */ nc2268 ,
		/* f [2] (nc) */ nc2269 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[29]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2195|xy_net  )
);
defparam ii2195.x_mode = "";
defparam ii2195.xy_mode = "";
defparam ii2195.mode = 1;
defparam ii2195.config_data = 64'h3333111133331111;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[10]  (
	. di ( \PCKRTINSERT_ii3341|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[10] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[10] .CLKSRSEL = 1'b1;
FG6X2 ii2196 (
	. f ( {
		/* f [5] (nc) */ nc2270 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[30]|qx_net ,
		/* f [3] */ \ii2160|xy_net ,
		/* f [2] (nc) */ nc2271 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2272 
	} ),
	. x ( ),
	. xy ( \ii2196|xy_net  )
);
defparam ii2196.x_mode = "";
defparam ii2196.xy_mode = "";
defparam ii2196.mode = 1;
defparam ii2196.config_data = 64'h3300333333003333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii2197 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2273 ,
		/* f [3] (nc) */ nc2274 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[31]|qx_net ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2275 
	} ),
	. x ( ),
	. xy ( \ii2197|xy_net  )
);
defparam ii2197.x_mode = "";
defparam ii2197.xy_mode = "";
defparam ii2197.mode = 1'b0;
defparam ii2197.config_data = 64'h00000000cfcfcfcf;
FG6X2 ii2207 (
	. f ( {
		/* f [5] */ \ii2160|xy_net ,
		/* f [4] (nc) */ nc2276 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[40]|qx_net ,
		/* f [2] (nc) */ nc2277 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2278 
	} ),
	. x ( ),
	. xy ( \ii2207|xy_net  )
);
defparam ii2207.x_mode = "";
defparam ii2207.xy_mode = "";
defparam ii2207.mode = 1'b0;
defparam ii2207.config_data = 64'hffffffffccffccff;
FG6X2 ii2198 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[32]|qx_net ,
		/* f [3] (nc) */ nc2279 ,
		/* f [2] (nc) */ nc2280 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2281 
	} ),
	. x ( ),
	. xy ( \ii2198|xy_net  )
);
defparam ii2198.x_mode = "";
defparam ii2198.xy_mode = "";
defparam ii2198.mode = 1'b0;
defparam ii2198.config_data = 64'hffffffffccccffff;
FG6X2 ii2209 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2282 ,
		/* f [3] */ \ii2160|xy_net ,
		/* f [2] (nc) */ nc2283 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[42]|qx_net ,
		/* f [0] (nc) */ nc2284 
	} ),
	. x ( ),
	. xy ( \ii2209|xy_net  )
);
defparam ii2209.x_mode = "";
defparam ii2209.xy_mode = "";
defparam ii2209.mode = 1'b0;
defparam ii2209.config_data = 64'hffffffffff33ff33;
FG6X2 ii2210 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[43]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] (nc) */ nc2285 ,
		/* f [2] */ \ii2160|xy_net ,
		/* f [1] (nc) */ nc2286 ,
		/* f [0] (nc) */ nc2287 
	} ),
	. x ( ),
	. xy ( \ii2210|xy_net  )
);
defparam ii2210.x_mode = "";
defparam ii2210.xy_mode = "";
defparam ii2210.mode = 1'b0;
defparam ii2210.config_data = 64'hfffff0f0ffffffff;
FG6X2 ii2211 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[53]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2211|xy_net  )
);
defparam ii2211.x_mode = "";
defparam ii2211.xy_mode = "";
defparam ii2211.mode = 1'b0;
defparam ii2211.config_data = 64'hffffffff01f10101;
IOC_LVDS_v2 \io_rx_decode_vsync_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( {
		/* d [7] (nc) */ nc2288 ,
		/* d [6] (nc) */ nc2289 ,
		/* d [5] (nc) */ nc2290 ,
		/* d [4] (nc) */ nc2291 ,
		/* d [3] (nc) */ nc2292 ,
		/* d [2] (nc) */ nc2293 ,
		/* d [1] (nc) */ nc2294 ,
		/* d [0] */ \glue_rx_packet_tx_packet_u_data_process_fifo_writeen_reg|qx_net 
	} ),
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. idel_update_o ( )
,
	. in_del ( )
,
	. in_del_update ( ),
	. odel_update_o ( )
,
	. oen ( ),
	. out_del ( )
,
	. out_del_update ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_rx_decode_vsync_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_rx_decode_vsync_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_rx_decode_vsync_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK_OUT_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b100;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_rx_decode_vsync_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]  (
	. di ( \ii2852|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2212 (
	. f ( {
		/* f [5] */ \ii2160|xy_net ,
		/* f [4] (nc) */ nc2295 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[44]|qx_net ,
		/* f [2] (nc) */ nc2296 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2297 
	} ),
	. x ( ),
	. xy ( \ii2212|xy_net  )
);
defparam ii2212.x_mode = "";
defparam ii2212.xy_mode = "";
defparam ii2212.mode = 1'b0;
defparam ii2212.config_data = 64'hffffffffccffccff;
REG2CKSR \mcu_arbiter_reg_din_reg[1]  (
	. di ( \ii3325|xy_net  ),
	. mclk0b ( \mcu_arbiter_reg_din_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_reg_din_reg[1]|qx_net  ),
	. sclk0 ( \mcu_arbiter_reg_din_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_reg_din_reg[0].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_reg_din_reg[1] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii2213 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2298 ,
		/* f [3] (nc) */ nc2299 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[45]|qx_net ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2300 
	} ),
	. x ( ),
	. xy ( \ii2213|xy_net  )
);
defparam ii2213.x_mode = "";
defparam ii2213.xy_mode = "";
defparam ii2213.mode = 1'b0;
defparam ii2213.config_data = 64'hffffffffcfcfcfcf;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7]  (
	. di ( \carry_9_10__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2214 (
	. f ( {
		/* f [5] (nc) */ nc2301 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[46]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2302 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2303 
	} ),
	. x ( ),
	. xy ( \ii2214|xy_net  )
);
defparam ii2214.x_mode = "";
defparam ii2214.xy_mode = "";
defparam ii2214.mode = 1;
defparam ii2214.config_data = 64'hffccffffffccffff;
FG6X2 ii2215 (
	. f ( {
		/* f [5] */ \ii2160|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[47]|qx_net ,
		/* f [3] (nc) */ nc2304 ,
		/* f [2] (nc) */ nc2305 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2306 
	} ),
	. x ( ),
	. xy ( \ii2215|xy_net  )
);
defparam ii2215.x_mode = "";
defparam ii2215.xy_mode = "";
defparam ii2215.mode = 1'b0;
defparam ii2215.config_data = 64'hffffffffccccffff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[11]  (
	. di ( \PCKRTINSERT_ii3347|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[11] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[11] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[18].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_u_scaler_t9_out1_reg (
	. di ( \glue_rx_packet_tx_packet_sc1_fifo_readen_reg|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_u_scaler_t9_out1_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_scaler_t9_out1_reg.CLKSRSEL = 1'b0;
FG6X2 ii2216 (
	. f ( {
		/* f [5] (nc) */ nc2307 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] */ \ii2150|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] (nc) */ nc2308 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[54]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2216|xy_net  )
);
defparam ii2216.x_mode = "";
defparam ii2216.xy_mode = "";
defparam ii2216.mode = 1;
defparam ii2216.config_data = 64'hffff5fffffff5fff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[18].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[1] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2220 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[24]|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] (nc) */ nc2309 ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [1] */ \ii2152|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2220|xy_net  )
);
defparam ii2220.x_mode = "";
defparam ii2220.xy_mode = "";
defparam ii2220.mode = 1'b0;
defparam ii2220.config_data = 64'h37373737bfbf3737;
LBUF \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1  (
	. asr ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3336|xy_net  ),
	. mclkb ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2221 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \ii2166|xy_net ,
		/* f [2] */ \ii2150|xy_net ,
		/* f [1] */ \ii2167|xy_net ,
		/* f [0] (nc) */ nc2310 
	} ),
	. x ( ),
	. xy ( \ii2221|xy_net  )
);
defparam ii2221.x_mode = "";
defparam ii2221.xy_mode = "";
defparam ii2221.mode = 1'b0;
defparam ii2221.config_data = 64'h03ff00ff33ff33ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]  (
	. di ( \ii2855|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In3p_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4]  (
	. di ( \PCKRTINSERT_C20R10_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2222 (
	. f ( {
		/* f [5] (nc) */ nc2311 ,
		/* f [4] */ \ii2152|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [1] */ \ii2150|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2222|xy_net  )
);
defparam ii2222.x_mode = "";
defparam ii2222.xy_mode = "";
defparam ii2222.mode = 1;
defparam ii2222.config_data = 64'h4405ffff4405ffff;
REG2CKSR \mcu_arbiter_reg_din_reg[2]  (
	. di ( \ii3326|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_reg_din_reg[2].mclk1b  ),
	. qx ( \mcu_arbiter_reg_din_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_reg_din_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_reg_din_reg[2].sr1  )
);
defparam \mcu_arbiter_reg_din_reg[2] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2223 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[4]|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] (nc) */ nc2312 ,
		/* f [2] */ \ii2166|xy_net ,
		/* f [1] */ \ii2167|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2223|xy_net  )
);
defparam ii2223.x_mode = "";
defparam ii2223.xy_mode = "";
defparam ii2223.mode = 1'b0;
defparam ii2223.config_data = 64'h0f0f2f2f3f3f3f3f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]  (
	. di ( \ii3253|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rstrf_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rstrf_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rstrf_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[8] .CLKSRSEL = 1'b1;
FG6X2 ii2224 (
	. f ( {
		/* f [5] (nc) */ nc2313 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[5]|qx_net ,
		/* f [3] */ \ii2166|xy_net ,
		/* f [2] */ \ii2167|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \ii2150|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2224|xy_net  )
);
defparam ii2224.x_mode = "";
defparam ii2224.xy_mode = "";
defparam ii2224.mode = 1;
defparam ii2224.config_data = 64'h04ff0fff04ff0fff;
FG6X2 ii2225 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[6]|qx_net ,
		/* f [4] (nc) */ nc2314 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2315 ,
		/* f [1] (nc) */ nc2316 ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2225|xy_net  )
);
defparam ii2225.x_mode = "";
defparam ii2225.xy_mode = "";
defparam ii2225.mode = 1'b0;
defparam ii2225.config_data = 64'hffaaffaaffffffff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[12]  (
	. di ( \PCKRTINSERT_ii3362|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[12] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[12] .CLKSRSEL = 1'b1;
LBUF \glue_rd_cmd_flag_d_reg.lbuf1  (
	. asr ( \glue_rd_cmd_flag_d_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rd_cmd_flag_d_reg.mclk1b  ),
	. sclk ( \glue_rd_cmd_flag_d_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rd_cmd_flag_d_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2226 (
	. f ( {
		/* f [5] */ \ii2160|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[7]|qx_net ,
		/* f [3] (nc) */ nc2317 ,
		/* f [2] (nc) */ nc2318 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2319 
	} ),
	. x ( ),
	. xy ( \ii2226|xy_net  )
);
defparam ii2226.x_mode = "";
defparam ii2226.xy_mode = "";
defparam ii2226.mode = 1'b0;
defparam ii2226.config_data = 64'hffffffffccccffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2] .CLKSRSEL = 1'b0;
FG6X2 ii2227 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2320 ,
		/* f [3] */ \ii2150|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[8]|qx_net ,
		/* f [0] */ \ii2152|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2227|xy_net  )
);
defparam ii2227.x_mode = "";
defparam ii2227.xy_mode = "";
defparam ii2227.mode = 1'b0;
defparam ii2227.config_data = 64'h7555755577577757;
FG6X2 ii2228 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9]|qx_net ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2321 ,
		/* f [1] (nc) */ nc2322 ,
		/* f [0] (nc) */ nc2323 
	} ),
	. x ( ),
	. xy ( \ii2228|xy_net  )
);
defparam ii2228.x_mode = "";
defparam ii2228.xy_mode = "";
defparam ii2228.mode = 1'b0;
defparam ii2228.config_data = 64'hffffff00ffffffff;
EMBMUX5S4 C12R29emb5k_misc_1_u10_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[2]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r1_db_10 )
);
defparam C12R29emb5k_misc_1_u10_b_mux.SEL = 12;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In3p_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2229 (
	. f ( {
		/* f [5] (nc) */ nc2324 ,
		/* f [4] (nc) */ nc2325 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \ii2160|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[10]|qx_net ,
		/* f [0] (nc) */ nc2326 
	} ),
	. x ( ),
	. xy ( \ii2229|xy_net  )
);
defparam ii2229.x_mode = "";
defparam ii2229.xy_mode = "";
defparam ii2229.mode = 1;
defparam ii2229.config_data = 64'hfff3fff3fff3fff3;
FG6X2 ii2230 (
	. f ( {
		/* f [5] */ \ii2160|xy_net ,
		/* f [4] (nc) */ nc2327 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[11]|qx_net ,
		/* f [2] (nc) */ nc2328 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2329 
	} ),
	. x ( ),
	. xy ( \ii2230|xy_net  )
);
defparam ii2230.x_mode = "";
defparam ii2230.xy_mode = "";
defparam ii2230.mode = 1'b0;
defparam ii2230.config_data = 64'h0000000000330033;
FG6X2 ii2231 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[25]|qx_net ,
		/* f [3] (nc) */ nc2330 ,
		/* f [2] */ \ii2150|xy_net ,
		/* f [1] (nc) */ nc2331 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2231|xy_net  )
);
defparam ii2231.x_mode = "";
defparam ii2231.xy_mode = "";
defparam ii2231.mode = 1'b0;
defparam ii2231.config_data = 64'hffffffff5f5fffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]  (
	. di ( \ii2859|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2232 (
	. f ( {
		/* f [5] (nc) */ nc2332 ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[12]|qx_net ,
		/* f [2] */ \ii2166|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] */ \ii2167|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2232|xy_net  )
);
defparam ii2232.x_mode = "";
defparam ii2232.xy_mode = "";
defparam ii2232.mode = 1;
defparam ii2232.config_data = 64'h0f5f4f5f0f5f4f5f;
REG2CKSR \mcu_arbiter_reg_din_reg[3]  (
	. di ( \ii3327|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_reg_din_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_reg_din_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_reg_din_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_reg_din_reg[5].sr1  )
);
defparam \mcu_arbiter_reg_din_reg[3] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2233 (
	. f ( {
		/* f [5] (nc) */ nc2333 ,
		/* f [4] (nc) */ nc2334 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[13]|qx_net ,
		/* f [2] (nc) */ nc2335 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2233|xy_net  )
);
defparam ii2233.x_mode = "";
defparam ii2233.xy_mode = "";
defparam ii2233.mode = 1;
defparam ii2233.config_data = 64'heeffeeffeeffeeff;
FG6X2 TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc2336 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[6]|qx_net ,
		/* f [3] (nc) */ nc2337 ,
		/* f [2] (nc) */ nc2338 ,
		/* f [1] (nc) */ nc2339 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[13]|qx_net 
	} ),
	. x ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf|xy_net  )
);
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf.x_mode = "4";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf.xy_mode = "0";
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf.mode = 1;
defparam TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_13__u_delaybuf.config_data = 64'h0000ffff55555555;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2254|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2235 (
	. f ( {
		/* f [5] (nc) */ nc2340 ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2341 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15]|qx_net ,
		/* f [0] (nc) */ nc2342 
	} ),
	. x ( ),
	. xy ( \ii2235|xy_net  )
);
defparam ii2235.x_mode = "";
defparam ii2235.xy_mode = "";
defparam ii2235.mode = 1;
defparam ii2235.config_data = 64'hffffff33ffffff33;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[13]  (
	. di ( \PCKRTINSERT_ii3350|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[13] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[13] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii2341|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2236 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[16]|qx_net ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] (nc) */ nc2343 ,
		/* f [2] (nc) */ nc2344 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2345 
	} ),
	. x ( ),
	. xy ( \ii2236|xy_net  )
);
defparam ii2236.x_mode = "";
defparam ii2236.xy_mode = "";
defparam ii2236.mode = 1'b0;
defparam ii2236.config_data = 64'h0000000000003333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[2].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[3] .CLKSRSEL = 1'b0;
FG6X2 ii2237 (
	. f ( {
		/* f [5] (nc) */ nc2346 ,
		/* f [4] */ \ii2160|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[17]|qx_net ,
		/* f [2] (nc) */ nc2347 ,
		/* f [1] (nc) */ nc2348 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2237|xy_net  )
);
defparam ii2237.x_mode = "";
defparam ii2237.xy_mode = "";
defparam ii2237.mode = 1;
defparam ii2237.config_data = 64'hffffaaffffffaaff;
FG6X2 ii2238 (
	. f ( {
		/* f [5] (nc) */ nc2349 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[18]|qx_net ,
		/* f [2] (nc) */ nc2350 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2351 
	} ),
	. x ( ),
	. xy ( \ii2238|xy_net  )
);
defparam ii2238.x_mode = "";
defparam ii2238.xy_mode = "";
defparam ii2238.mode = 1;
defparam ii2238.config_data = 64'hffffccffffffccff;
FG6X2 ii2239 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[19]|qx_net ,
		/* f [3] */ \ii2150|xy_net ,
		/* f [2] */ \ii2152|xy_net ,
		/* f [1] */ \ii2167|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2239|xy_net  )
);
defparam ii2239.x_mode = "";
defparam ii2239.xy_mode = "";
defparam ii2239.mode = 1'b0;
defparam ii2239.config_data = 64'hcfcfefcfcfcfffdf;
FG6X2 ii2240 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2352 ,
		/* f [3] (nc) */ nc2353 ,
		/* f [2] (nc) */ nc2354 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[20]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2240|xy_net  )
);
defparam ii2240.x_mode = "";
defparam ii2240.xy_mode = "";
defparam ii2240.mode = 1'b0;
defparam ii2240.config_data = 64'hffffffffbbbbbbbb;
CARRY_SKIP_OUT C18R4_cso_logic (
	. p0b ( \carry_12_1__ADD_4|pb_net  ),
	. p1b ( \carry_12_1__ADD_5|pb_net  ),
	. p2b ( \carry_12_1__ADD_6|pb_net  ),
	. p3b ( \carry_12_1__ADD_7|pb_net  ),
	. p4outb ( \C18R4_cso_logic|p4outb_net  ),
	. p8outb ( \C18R4_cso_logic|p8outb_net  ),
	. plower4 ( \C18R4_and4_logic|o_net  ),
	. r4outb ( \C18R4_cso_logic|r4outb_net  )
);
FG6X2 ii2241 (
	. f ( {
		/* f [5] (nc) */ nc2355 ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_fifo_empty_reg|qx_net ,
		/* f [2] (nc) */ nc2356 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2241|xy_net  )
);
defparam ii2241.x_mode = "";
defparam ii2241.xy_mode = "";
defparam ii2241.mode = 1;
defparam ii2241.config_data = 64'hccee00aaccee00aa;
LBUF \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]  (
	. di ( \PCKRTINSERT_ii2719|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6]  (
	. di ( \PCKRTINSERT_C20R10_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2242 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[21]|qx_net ,
		/* f [4] */ \ii2241|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_hsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2242|xy_net  )
);
defparam ii2242.x_mode = "";
defparam ii2242.xy_mode = "";
defparam ii2242.mode = 1'b0;
defparam ii2242.config_data = 64'hfff4ff04fff5ff05;
REG2CKSR \mcu_arbiter_reg_din_reg[4]  (
	. di ( \ii3328|xy_net  ),
	. mclk0b ( \mcu_arbiter_reg_din_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_reg_din_reg[4]|qx_net  ),
	. sclk0 ( \mcu_arbiter_reg_din_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_reg_din_reg[4].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_reg_din_reg[4] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[4] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[17].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In3p_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2243 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] (nc) */ nc2357 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[26]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2358 
	} ),
	. x ( ),
	. xy ( \ii2243|xy_net  )
);
defparam ii2243.x_mode = "";
defparam ii2243.xy_mode = "";
defparam ii2243.mode = 1'b0;
defparam ii2243.config_data = 64'hcfffcfffffffffff;
FG6X2 ii2244 (
	. f ( {
		/* f [5] (nc) */ nc2359 ,
		/* f [4] (nc) */ nc2360 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2361 ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[22]|qx_net ,
		/* f [0] */ \ii2160|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2244|xy_net  )
);
defparam ii2244.x_mode = "";
defparam ii2244.xy_mode = "";
defparam ii2244.mode = 1;
defparam ii2244.config_data = 64'hffbbffbbffbbffbb;
FG6X2 ii2245 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2362 ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23]|qx_net ,
		/* f [2] (nc) */ nc2363 ,
		/* f [1] */ \ii2160|xy_net ,
		/* f [0] (nc) */ nc2364 
	} ),
	. x ( ),
	. xy ( \ii2245|xy_net  )
);
defparam ii2245.x_mode = "";
defparam ii2245.xy_mode = "";
defparam ii2245.mode = 1'b0;
defparam ii2245.config_data = 64'hffffffffccffccff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[14]  (
	. di ( \PCKRTINSERT_ii3317|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[14] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[14] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R21emb5k_misc_1_u17_b_mux (
	. i0 ( \GND_0_inst|Y_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_17 )
);
defparam C12R21emb5k_misc_1_u17_b_mux.SEL = 0;
FG6X2 ii2246 (
	. f ( {
		/* f [5] (nc) */ nc2365 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[27]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net ,
		/* f [1] */ \ii2150|xy_net ,
		/* f [0] */ \ii2152|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2246|xy_net  )
);
defparam ii2246.x_mode = "";
defparam ii2246.xy_mode = "";
defparam ii2246.mode = 1;
defparam ii2246.config_data = 64'h55dd5f5f55dd5f5f;
LBUF \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_rx_payload_d_reg[26].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_rx_payload_d_reg[26].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In3p_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[4] .CLKSRSEL = 1'b0;
FG6X2 ii2247 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_fifo_empty_reg|qx_net ,
		/* f [4] */ \ii2150|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[28]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2247|xy_net  )
);
defparam ii2247.x_mode = "";
defparam ii2247.xy_mode = "";
defparam ii2247.mode = 1'b0;
defparam ii2247.config_data = 64'hdfdfffffcfdfcfff;
FG6X2 PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf (
	. f ( {
		/* f [5] (nc) */ nc2366 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[23]|qx_net ,
		/* f [3] (nc) */ nc2367 ,
		/* f [2] (nc) */ nc2368 ,
		/* f [1] (nc) */ nc2369 ,
		/* f [0] */ \mcu_arbiter_u_emif2apb_write_data_temp_reg[8]|qx_net 
	} ),
	. x ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf|x_net  ),
	. xy ( \mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf|xy_net  )
);
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf.x_mode = "4";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf.xy_mode = "0";
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf.mode = 1;
defparam PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_8__u_delaybuf.config_data = 64'h0000ffff55555555;
FG6X2 ii2248 (
	. f ( {
		/* f [5] (nc) */ nc2370 ,
		/* f [4] (nc) */ nc2371 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [1] */ \ii2150|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[29]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2248|xy_net  )
);
defparam ii2248.x_mode = "";
defparam ii2248.xy_mode = "";
defparam ii2248.mode = 1;
defparam ii2248.config_data = 64'hff7fff7fff7fff7f;
FG6X2 u0_mipi1_clkdly_genblk1_0__u_mipi_clkdly (
	. f ( {
		/* f [5] (nc) */ nc2372 ,
		/* f [4] (nc) */ nc2373 ,
		/* f [3] */ \u0_mipi1_clkdly_genblk1_1__u_mipi_clkdly|xy_net ,
		/* f [2] (nc) */ nc2374 ,
		/* f [1] (nc) */ nc2375 ,
		/* f [0] (nc) */ nc2376 
	} ),
	. x ( ),
	. xy ( \u_gbuf_u_gbuf|out_net  )
);
defparam u0_mipi1_clkdly_genblk1_0__u_mipi_clkdly.x_mode = "";
defparam u0_mipi1_clkdly_genblk1_0__u_mipi_clkdly.xy_mode = "";
defparam u0_mipi1_clkdly_genblk1_0__u_mipi_clkdly.mode = 1;
defparam u0_mipi1_clkdly_genblk1_0__u_mipi_clkdly.config_data = 64'h00ff00ff00ff00ff;
FG6X2 ii2249 (
	. f ( {
		/* f [5] (nc) */ nc2377 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[30]|qx_net ,
		/* f [2] */ \ii2150|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [0] (nc) */ nc2378 
	} ),
	. x ( ),
	. xy ( \ii2249|xy_net  )
);
defparam ii2249.x_mode = "";
defparam ii2249.xy_mode = "";
defparam ii2249.mode = 1;
defparam ii2249.config_data = 64'hffff3fffffff3fff;
FG6X2 ii2250 (
	. f ( {
		/* f [5] */ \ii2150|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[31]|qx_net ,
		/* f [2] (nc) */ nc2379 ,
		/* f [1] (nc) */ nc2380 ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2250|xy_net  )
);
defparam ii2250.x_mode = "";
defparam ii2250.xy_mode = "";
defparam ii2250.mode = 1'b0;
defparam ii2250.config_data = 64'hffff55ffffffffff;
FG6X2 ii2251 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [3] */ \ii2152|xy_net ,
		/* f [2] */ \ii2167|xy_net ,
		/* f [1] */ \ii2150|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_last_line_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2251|xy_net  )
);
defparam ii2251.x_mode = "";
defparam ii2251.xy_mode = "";
defparam ii2251.mode = 1'b0;
defparam ii2251.config_data = 64'hf0fff0fffcfff5ff;
CFG_NOTINV \carry_12_0__ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_10.ainv  )
);
defparam \carry_12_0__ADD_10.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t2_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In3p_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2252 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [4] (nc) */ nc2381 ,
		/* f [3] */ \ii2166|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[1]|qx_net ,
		/* f [1] */ \ii2150|xy_net ,
		/* f [0] */ \ii2167|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2252|xy_net  )
);
defparam ii2252.x_mode = "";
defparam ii2252.xy_mode = "";
defparam ii2252.mode = 1'b0;
defparam ii2252.config_data = 64'h15ff15ff05ff05ff;
REG2CKSR \mcu_arbiter_reg_din_reg[5]  (
	. di ( \ii3329|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_reg_din_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_reg_din_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_reg_din_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_reg_din_reg[5].sr1  )
);
defparam \mcu_arbiter_reg_din_reg[5] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2253 (
	. f ( {
		/* f [5] (nc) */ nc2382 ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2383 ,
		/* f [1] (nc) */ nc2384 ,
		/* f [0] (nc) */ nc2385 
	} ),
	. x ( ),
	. xy ( \ii2253|xy_net  )
);
defparam ii2253.x_mode = "";
defparam ii2253.xy_mode = "";
defparam ii2253.mode = 1;
defparam ii2253.config_data = 64'hffffff00ffffff00;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In2p_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2254 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \ii1984|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_line_data_en_reg|qx_net ,
		/* f [2] (nc) */ nc2386 ,
		/* f [1] */ \mipi_inst_u_mipi2|host_tx_cmd_ack_net ,
		/* f [0] */ \ii2143|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2254|xy_net  )
);
defparam ii2254.x_mode = "";
defparam ii2254.xy_mode = "";
defparam ii2254.mode = 1'b0;
defparam ii2254.config_data = 64'h0000000077ffffff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[15]  (
	. di ( \PCKRTINSERT_ii3344|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[15] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_reg_din_reg[6]  (
	. di ( \ii3330|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_reg_din_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_reg_din_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_reg_din_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_reg_din_reg[5].sr1  )
);
defparam \mcu_arbiter_reg_din_reg[6] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[6] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_9.ainv  )
);
defparam \carry_12_ADD_9.notinv0 .SEL = 1;
SPRAM_16Kx32 mcu_arbiter_u_psram_u_psram (
	. addr ( {
		/* addr [13] */ \GND_0_inst|Y_net ,
		/* addr [12] */ \u_8051_u_h6_8051|memaddr_comb[14]_net ,
		/* addr [11] */ \u_8051_u_h6_8051|memaddr_comb[13]_net ,
		/* addr [10] */ \u_8051_u_h6_8051|memaddr_comb[12]_net ,
		/* addr [9] */ \u_8051_u_h6_8051|memaddr_comb[11]_net ,
		/* addr [8] */ \u_8051_u_h6_8051|memaddr_comb[10]_net ,
		/* addr [7] */ \u_8051_u_h6_8051|memaddr_comb[9]_net ,
		/* addr [6] */ \u_8051_u_h6_8051|memaddr_comb[8]_net ,
		/* addr [5] */ \u_8051_u_h6_8051|memaddr_comb[7]_net ,
		/* addr [4] */ \u_8051_u_h6_8051|memaddr_comb[6]_net ,
		/* addr [3] */ \u_8051_u_h6_8051|memaddr_comb[5]_net ,
		/* addr [2] */ \u_8051_u_h6_8051|memaddr_comb[4]_net ,
		/* addr [1] */ \u_8051_u_h6_8051|memaddr_comb[3]_net ,
		/* addr [0] */ \u_8051_u_h6_8051|memaddr_comb[2]_net 
	} ),
	. beb ( {
		/* beb [3] */ \ii2044|xy_net ,
		/* beb [2] */ \ii2043|xy_net ,
		/* beb [1] */ \ii2042|xy_net ,
		/* beb [0] */ \ii2041|xy_net 
	} ),
	. ceb ( \ii2046|xy_net  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. datai ( {
		/* datai [31] */ \u_8051_u_h6_8051|memdatao_comb[7]_net ,
		/* datai [30] */ \u_8051_u_h6_8051|memdatao_comb[6]_net ,
		/* datai [29] */ \u_8051_u_h6_8051|memdatao_comb[5]_net ,
		/* datai [28] */ \u_8051_u_h6_8051|memdatao_comb[4]_net ,
		/* datai [27] */ \u_8051_u_h6_8051|memdatao_comb[3]_net ,
		/* datai [26] */ \u_8051_u_h6_8051|memdatao_comb[2]_net ,
		/* datai [25] */ \u_8051_u_h6_8051|memdatao_comb[1]_net ,
		/* datai [24] */ \u_8051_u_h6_8051|memdatao_comb[0]_net ,
		/* datai [23] */ \u_8051_u_h6_8051|memdatao_comb[7]_net ,
		/* datai [22] */ \u_8051_u_h6_8051|memdatao_comb[6]_net ,
		/* datai [21] */ \u_8051_u_h6_8051|memdatao_comb[5]_net ,
		/* datai [20] */ \u_8051_u_h6_8051|memdatao_comb[4]_net ,
		/* datai [19] */ \u_8051_u_h6_8051|memdatao_comb[3]_net ,
		/* datai [18] */ \u_8051_u_h6_8051|memdatao_comb[2]_net ,
		/* datai [17] */ \u_8051_u_h6_8051|memdatao_comb[1]_net ,
		/* datai [16] */ \u_8051_u_h6_8051|memdatao_comb[0]_net ,
		/* datai [15] */ \u_8051_u_h6_8051|memdatao_comb[7]_net ,
		/* datai [14] */ \u_8051_u_h6_8051|memdatao_comb[6]_net ,
		/* datai [13] */ \u_8051_u_h6_8051|memdatao_comb[5]_net ,
		/* datai [12] */ \u_8051_u_h6_8051|memdatao_comb[4]_net ,
		/* datai [11] */ \u_8051_u_h6_8051|memdatao_comb[3]_net ,
		/* datai [10] */ \u_8051_u_h6_8051|memdatao_comb[2]_net ,
		/* datai [9] */ \u_8051_u_h6_8051|memdatao_comb[1]_net ,
		/* datai [8] */ \u_8051_u_h6_8051|memdatao_comb[0]_net ,
		/* datai [7] */ \u_8051_u_h6_8051|memdatao_comb[7]_net ,
		/* datai [6] */ \u_8051_u_h6_8051|memdatao_comb[6]_net ,
		/* datai [5] */ \u_8051_u_h6_8051|memdatao_comb[5]_net ,
		/* datai [4] */ \u_8051_u_h6_8051|memdatao_comb[4]_net ,
		/* datai [3] */ \u_8051_u_h6_8051|memdatao_comb[3]_net ,
		/* datai [2] */ \u_8051_u_h6_8051|memdatao_comb[2]_net ,
		/* datai [1] */ \u_8051_u_h6_8051|memdatao_comb[1]_net ,
		/* datai [0] */ \u_8051_u_h6_8051|memdatao_comb[0]_net 
	} ),
	. datao ( {
		/* datao [31] */ \mcu_arbiter_u_psram_u_psram|datao[31]_net ,
		/* datao [30] */ \mcu_arbiter_u_psram_u_psram|datao[30]_net ,
		/* datao [29] */ \mcu_arbiter_u_psram_u_psram|datao[29]_net ,
		/* datao [28] */ \mcu_arbiter_u_psram_u_psram|datao[28]_net ,
		/* datao [27] */ \mcu_arbiter_u_psram_u_psram|datao[27]_net ,
		/* datao [26] */ \mcu_arbiter_u_psram_u_psram|datao[26]_net ,
		/* datao [25] */ \mcu_arbiter_u_psram_u_psram|datao[25]_net ,
		/* datao [24] */ \mcu_arbiter_u_psram_u_psram|datao[24]_net ,
		/* datao [23] */ \mcu_arbiter_u_psram_u_psram|datao[23]_net ,
		/* datao [22] */ \mcu_arbiter_u_psram_u_psram|datao[22]_net ,
		/* datao [21] */ \mcu_arbiter_u_psram_u_psram|datao[21]_net ,
		/* datao [20] */ \mcu_arbiter_u_psram_u_psram|datao[20]_net ,
		/* datao [19] */ \mcu_arbiter_u_psram_u_psram|datao[19]_net ,
		/* datao [18] */ \mcu_arbiter_u_psram_u_psram|datao[18]_net ,
		/* datao [17] */ \mcu_arbiter_u_psram_u_psram|datao[17]_net ,
		/* datao [16] */ \mcu_arbiter_u_psram_u_psram|datao[16]_net ,
		/* datao [15] */ \mcu_arbiter_u_psram_u_psram|datao[15]_net ,
		/* datao [14] */ \mcu_arbiter_u_psram_u_psram|datao[14]_net ,
		/* datao [13] */ \mcu_arbiter_u_psram_u_psram|datao[13]_net ,
		/* datao [12] */ \mcu_arbiter_u_psram_u_psram|datao[12]_net ,
		/* datao [11] */ \mcu_arbiter_u_psram_u_psram|datao[11]_net ,
		/* datao [10] */ \mcu_arbiter_u_psram_u_psram|datao[10]_net ,
		/* datao [9] */ \mcu_arbiter_u_psram_u_psram|datao[9]_net ,
		/* datao [8] */ \mcu_arbiter_u_psram_u_psram|datao[8]_net ,
		/* datao [7] */ \mcu_arbiter_u_psram_u_psram|datao[7]_net ,
		/* datao [6] */ \mcu_arbiter_u_psram_u_psram|datao[6]_net ,
		/* datao [5] */ \mcu_arbiter_u_psram_u_psram|datao[5]_net ,
		/* datao [4] */ \mcu_arbiter_u_psram_u_psram|datao[4]_net ,
		/* datao [3] */ \mcu_arbiter_u_psram_u_psram|datao[3]_net ,
		/* datao [2] */ \mcu_arbiter_u_psram_u_psram|datao[2]_net ,
		/* datao [1] */ \mcu_arbiter_u_psram_u_psram|datao[1]_net ,
		/* datao [0] */ \mcu_arbiter_u_psram_u_psram|datao[0]_net 
	} ),
	. web ( \ii2047|xy_net  )
);
defparam mcu_arbiter_u_psram_u_psram.init_file = "";
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[16]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_21__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[16] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[6] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \mcu_arbiter_reg_din_reg[7]  (
	. di ( \ii3331|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_reg_din_reg[5].mclk1b  ),
	. qx ( \mcu_arbiter_reg_din_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_reg_din_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_reg_din_reg[5].sr1  )
);
defparam \mcu_arbiter_reg_din_reg[7] .PRESET = 0;
defparam \mcu_arbiter_reg_din_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[17]  (
	. di ( \PCKRTINSERT_ii2050|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[17] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[17] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1  (
	. asr ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii3381|xy_net  ),
	. mclkb ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_EN = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In3p_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2281 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2387 ,
		/* f [3] (nc) */ nc2388 ,
		/* f [2] (nc) */ nc2389 ,
		/* f [1] */ \carry_12_ADD_10|s_net ,
		/* f [0] (nc) */ nc2390 
	} ),
	. x ( ),
	. xy ( \ii2281|xy_net  )
);
defparam ii2281.x_mode = "";
defparam ii2281.xy_mode = "";
defparam ii2281.mode = 1'b0;
defparam ii2281.config_data = 64'hffffffff33333333;
LBUF \glue_cmd_s_reg[1].lbuf1  (
	. asr ( \glue_cmd_s_reg[1].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \glue_rd_cmd_flag_d_reg|qx_net  ),
	. mclkb ( \glue_cmd_s_reg[1].mclk1b  ),
	. sclk ( \glue_cmd_s_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_LAT = 0;
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_INV = 0;
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_EN = 1'b1;
defparam \glue_cmd_s_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii1983|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_INV_EN = 1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2282 (
	. f ( {
		/* f [5] (nc) */ nc2391 ,
		/* f [4] */ \carry_12_ADD_11|s_net ,
		/* f [3] (nc) */ nc2392 ,
		/* f [2] (nc) */ nc2393 ,
		/* f [1] (nc) */ nc2394 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2282|xy_net  )
);
defparam ii2282.x_mode = "";
defparam ii2282.xy_mode = "";
defparam ii2282.mode = 1;
defparam ii2282.config_data = 64'haaaaffffaaaaffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[0]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_6_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[0] .CLKSRSEL = 1'b0;
FG6X2 ii2283 (
	. f ( {
		/* f [5] (nc) */ nc2395 ,
		/* f [4] */ \carry_12_ADD_1|s_net ,
		/* f [3] (nc) */ nc2396 ,
		/* f [2] (nc) */ nc2397 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] (nc) */ nc2398 
	} ),
	. x ( ),
	. xy ( \ii2283|xy_net  )
);
defparam ii2283.x_mode = "";
defparam ii2283.xy_mode = "";
defparam ii2283.mode = 1;
defparam ii2283.config_data = 64'hccccffffccccffff;
FG6X2 ii2284 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] (nc) */ nc2399 ,
		/* f [3] */ \carry_12_ADD_2|s_net ,
		/* f [2] (nc) */ nc2400 ,
		/* f [1] (nc) */ nc2401 ,
		/* f [0] (nc) */ nc2402 
	} ),
	. x ( ),
	. xy ( \ii2284|xy_net  )
);
defparam ii2284.x_mode = "";
defparam ii2284.xy_mode = "";
defparam ii2284.mode = 1'b0;
defparam ii2284.config_data = 64'hffffffff00ff00ff;
FG6X2 ii2285 (
	. f ( {
		/* f [5] (nc) */ nc2403 ,
		/* f [4] */ \carry_12_ADD_3|s_net ,
		/* f [3] (nc) */ nc2404 ,
		/* f [2] (nc) */ nc2405 ,
		/* f [1] (nc) */ nc2406 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2285|xy_net  )
);
defparam ii2285.x_mode = "";
defparam ii2285.xy_mode = "";
defparam ii2285.mode = 1;
defparam ii2285.config_data = 64'haaaaffffaaaaffff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[18]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[10]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[18] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[18] .CLKSRSEL = 1'b1;
FG6X2 ii2286 (
	. f ( {
		/* f [5] (nc) */ nc2407 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] (nc) */ nc2408 ,
		/* f [2] (nc) */ nc2409 ,
		/* f [1] */ \carry_12_ADD_4|s_net ,
		/* f [0] (nc) */ nc2410 
	} ),
	. x ( ),
	. xy ( \ii2286|xy_net  )
);
defparam ii2286.x_mode = "";
defparam ii2286.xy_mode = "";
defparam ii2286.mode = 1;
defparam ii2286.config_data = 64'hffff3333ffff3333;
FG6X2 ii2287 (
	. f ( {
		/* f [5] (nc) */ nc2411 ,
		/* f [4] (nc) */ nc2412 ,
		/* f [3] (nc) */ nc2413 ,
		/* f [2] (nc) */ nc2414 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [0] */ \carry_12_ADD_5|s_net 
	} ),
	. x ( ),
	. xy ( \ii2287|xy_net  )
);
defparam ii2287.x_mode = "";
defparam ii2287.xy_mode = "";
defparam ii2287.mode = 1;
defparam ii2287.config_data = 64'hdddddddddddddddd;
FG6X2 ii2288 (
	. f ( {
		/* f [5] (nc) */ nc2415 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [3] (nc) */ nc2416 ,
		/* f [2] (nc) */ nc2417 ,
		/* f [1] */ \carry_12_ADD_6|s_net ,
		/* f [0] (nc) */ nc2418 
	} ),
	. x ( ),
	. xy ( \ii2288|xy_net  )
);
defparam ii2288.x_mode = "";
defparam ii2288.xy_mode = "";
defparam ii2288.mode = 1;
defparam ii2288.config_data = 64'hffff3333ffff3333;
BRAM18KV1 \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \ii2035|xy_net ,
		/* a_addr_ext [0] */ \ii2034|xy_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[9]|qx_net ,
		/* b_addr_ext [0] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[8]|qx_net 
	} ),
	. c1r1_aa ( {
		/* c1r1_aa [11] */ \ii2033|xy_net ,
		/* c1r1_aa [10] */ \ii2032|xy_net ,
		/* c1r1_aa [9] */ \ii2031|xy_net ,
		/* c1r1_aa [8] */ \ii2030|xy_net ,
		/* c1r1_aa [7] */ \ii2029|xy_net ,
		/* c1r1_aa [6] */ \ii2028|xy_net ,
		/* c1r1_aa [5] */ \ii2027|xy_net ,
		/* c1r1_aa [4] */ \ii2026|xy_net ,
		/* c1r1_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_ab ( {
		/* c1r1_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r1_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r1_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r1_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r1_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r1_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r1_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r1_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r1_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_cea ( \VCC_0_inst|Y_net  ),
	. c1r1_ceb ( \VCC_0_inst|Y_net  ),
	. c1r1_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] (nc) */ nc2419 ,
		/* c1r1_db [16] (nc) */ nc2420 ,
		/* c1r1_db [15] */ net_C12R17_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R17_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R17_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R17_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R17_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R17_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R17_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R17_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R17_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R17_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R17_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R17_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R17_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R17_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R17_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R17_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc2421 ,
		/* c1r1_q [16] (nc) */ nc2422 ,
		/* c1r1_q [15] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[15]_net ,
		/* c1r1_q [14] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[14]_net ,
		/* c1r1_q [13] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[13]_net ,
		/* c1r1_q [12] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[12]_net ,
		/* c1r1_q [11] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[11]_net ,
		/* c1r1_q [10] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[10]_net ,
		/* c1r1_q [9] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[9]_net ,
		/* c1r1_q [8] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[8]_net ,
		/* c1r1_q [7] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[7]_net ,
		/* c1r1_q [6] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[6]_net ,
		/* c1r1_q [5] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[5]_net ,
		/* c1r1_q [4] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[4]_net ,
		/* c1r1_q [3] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[3]_net ,
		/* c1r1_q [2] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[2]_net ,
		/* c1r1_q [1] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[1]_net ,
		/* c1r1_q [0] */ \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[0]_net 
	} ),
	. c1r1_rstna ( \VCC_0_inst|Y_net  ),
	. c1r1_rstnb ( ),
	. c1r1_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r1_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( \GND_0_inst|Y_net  ),
	. c1r1_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. c1r2_aa ( {
		/* c1r2_aa [11] */ \ii2033|xy_net ,
		/* c1r2_aa [10] */ \ii2032|xy_net ,
		/* c1r2_aa [9] */ \ii2031|xy_net ,
		/* c1r2_aa [8] */ \ii2030|xy_net ,
		/* c1r2_aa [7] */ \ii2029|xy_net ,
		/* c1r2_aa [6] */ \ii2028|xy_net ,
		/* c1r2_aa [5] */ \ii2027|xy_net ,
		/* c1r2_aa [4] */ \ii2026|xy_net ,
		/* c1r2_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_ab ( {
		/* c1r2_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r2_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r2_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r2_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r2_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r2_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r2_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r2_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r2_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_cea ( \VCC_0_inst|Y_net  ),
	. c1r2_ceb ( \VCC_0_inst|Y_net  ),
	. c1r2_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( ),
	. c1r2_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r2_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( \GND_0_inst|Y_net  ),
	. c1r2_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. c1r3_aa ( {
		/* c1r3_aa [11] */ \ii2033|xy_net ,
		/* c1r3_aa [10] */ \ii2032|xy_net ,
		/* c1r3_aa [9] */ \ii2031|xy_net ,
		/* c1r3_aa [8] */ \ii2030|xy_net ,
		/* c1r3_aa [7] */ \ii2029|xy_net ,
		/* c1r3_aa [6] */ \ii2028|xy_net ,
		/* c1r3_aa [5] */ \ii2027|xy_net ,
		/* c1r3_aa [4] */ \ii2026|xy_net ,
		/* c1r3_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_ab ( {
		/* c1r3_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r3_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r3_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r3_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r3_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r3_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r3_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r3_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r3_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_cea ( \VCC_0_inst|Y_net  ),
	. c1r3_ceb ( \VCC_0_inst|Y_net  ),
	. c1r3_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( ),
	. c1r3_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r3_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( \GND_0_inst|Y_net  ),
	. c1r3_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. c1r4_aa ( {
		/* c1r4_aa [11] */ \ii2033|xy_net ,
		/* c1r4_aa [10] */ \ii2032|xy_net ,
		/* c1r4_aa [9] */ \ii2031|xy_net ,
		/* c1r4_aa [8] */ \ii2030|xy_net ,
		/* c1r4_aa [7] */ \ii2029|xy_net ,
		/* c1r4_aa [6] */ \ii2028|xy_net ,
		/* c1r4_aa [5] */ \ii2027|xy_net ,
		/* c1r4_aa [4] */ \ii2026|xy_net ,
		/* c1r4_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_ab ( {
		/* c1r4_ab [11] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[7]|qx_net ,
		/* c1r4_ab [10] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[6]|qx_net ,
		/* c1r4_ab [9] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[5]|qx_net ,
		/* c1r4_ab [8] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[4]|qx_net ,
		/* c1r4_ab [7] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[3]|qx_net ,
		/* c1r4_ab [6] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[2]|qx_net ,
		/* c1r4_ab [5] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[1]|qx_net ,
		/* c1r4_ab [4] */ \glue_rx_packet_tx_packet_u_scaler_t34_out1_1_reg[0]|qx_net ,
		/* c1r4_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_cea ( \VCC_0_inst|Y_net  ),
	. c1r4_ceb ( \VCC_0_inst|Y_net  ),
	. c1r4_clka ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( ),
	. c1r4_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r4_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( \GND_0_inst|Y_net  ),
	. c1r4_web ( \glue_rx_packet_tx_packet_u_scaler_t36_out1_reg|qx_net  ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( ),
	. peek_rd_en ( ),
	. rd_mem_n ( ),
	. rptr ( )
,
	. wptr ( )
,
	. wr_mem_n ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .WIDTH_EXT_MODE23 = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .PEEK_MODE = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .PORTB_PROG = 8'b00001111;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .DEPTH_EXT_MODE01 = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .FIFO_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EXT_18K = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .WIDTH_EXT_MODE01 = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .PORTA_PROG = 8'b11110000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .DEPTH_EXT_MODE23 = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_MODEB_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_MODEA_SEL = 4'b0000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'b01;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
FG6X2 ii2289 (
	. f ( {
		/* f [5] (nc) */ nc2423 ,
		/* f [4] (nc) */ nc2424 ,
		/* f [3] */ \carry_12_ADD_7|s_net ,
		/* f [2] (nc) */ nc2425 ,
		/* f [1] (nc) */ nc2426 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2289|xy_net  )
);
defparam ii2289.x_mode = "";
defparam ii2289.xy_mode = "";
defparam ii2289.mode = 1;
defparam ii2289.config_data = 64'haaffaaffaaffaaff;
FG6X2 ii2290 (
	. f ( {
		/* f [5] (nc) */ nc2427 ,
		/* f [4] (nc) */ nc2428 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [2] (nc) */ nc2429 ,
		/* f [1] (nc) */ nc2430 ,
		/* f [0] */ \carry_12_ADD_8|s_net 
	} ),
	. x ( ),
	. xy ( \ii2290|xy_net  )
);
defparam ii2290.x_mode = "";
defparam ii2290.xy_mode = "";
defparam ii2290.mode = 1;
defparam ii2290.config_data = 64'hff55ff55ff55ff55;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In2p_reg[4].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2291 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_sync_delay_vsync_dly_reg|qx_net ,
		/* f [4] */ \carry_12_ADD_9|s_net ,
		/* f [3] (nc) */ nc2431 ,
		/* f [2] (nc) */ nc2432 ,
		/* f [1] (nc) */ nc2433 ,
		/* f [0] (nc) */ nc2434 
	} ),
	. x ( ),
	. xy ( \ii2291|xy_net  )
);
defparam ii2291.x_mode = "";
defparam ii2291.xy_mode = "";
defparam ii2291.mode = 1'b0;
defparam ii2291.config_data = 64'hffffffff0000ffff;
FG6X2 ii2301 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg|qx_net ,
		/* f [2] */ \ii2300|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [0] */ \ii2298|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2301|xy_net  )
);
defparam ii2301.x_mode = "";
defparam ii2301.xy_mode = "";
defparam ii2301.mode = 1'b0;
defparam ii2301.config_data = 64'h3333333333331033;
FG6X2 ii2292 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_ack_d_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2435 ,
		/* f [2] */ \ii2143|xy_net ,
		/* f [1] */ \ii2167|xy_net ,
		/* f [0] (nc) */ nc2436 
	} ),
	. x ( ),
	. xy ( \ii2292|xy_net  )
);
defparam ii2292.x_mode = "";
defparam ii2292.xy_mode = "";
defparam ii2292.mode = 1'b0;
defparam ii2292.config_data = 64'h3030333300003333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[1]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[1] .CLKSRSEL = 1'b0;
FG6X2 ii2293 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_cmd_valid_d_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_active_hs_d_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2293|xy_net  )
);
defparam ii2293.x_mode = "";
defparam ii2293.xy_mode = "";
defparam ii2293.mode = 1'b0;
defparam ii2293.config_data = 64'hfffffff7ffffffff;
FG6X2 ii2294 (
	. f ( {
		/* f [5] */ \ii2293|xy_net ,
		/* f [4] (nc) */ nc2437 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[4]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_rx_cmd_d_reg[5]|qx_net ,
		/* f [1] (nc) */ nc2438 ,
		/* f [0] (nc) */ nc2439 
	} ),
	. x ( ),
	. xy ( \ii2294|xy_net  )
);
defparam ii2294.x_mode = "";
defparam ii2294.xy_mode = "";
defparam ii2294.mode = 1'b0;
defparam ii2294.config_data = 64'hf00ff00fffffffff;
REG2CKSR glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg (
	. di ( \mipi_inst_u_mipi1|periph_rx_cmd_valid_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[2].sr1  )
);
defparam glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg.CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[20]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[20] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[19]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[11]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[19] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[19] .CLKSRSEL = 1'b1;
ADD_1BIT carry_9_7__ADD_0 (
	. a ( \carry_9_7__ADD_0.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[0]|qx_net  ),
	. ci ( \C18R15_csi_logic|cin_net  ),
	. co ( \carry_9_7__ADD_0|co_net  ),
	. p ( \carry_9_7__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_9_7__ADD_0|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2296 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc2440 ,
		/* f [2] (nc) */ nc2441 ,
		/* f [1] (nc) */ nc2442 ,
		/* f [0] (nc) */ nc2443 
	} ),
	. x ( ),
	. xy ( \ii2296|xy_net  )
);
defparam ii2296.x_mode = "";
defparam ii2296.xy_mode = "";
defparam ii2296.mode = 1'b0;
defparam ii2296.config_data = 64'hffffffffffff0000;
ADD_1BIT carry_9_7__ADD_1 (
	. a ( \carry_9_7__ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[1]|qx_net  ),
	. ci ( \carry_9_7__ADD_0|co_net  ),
	. co ( \carry_9_7__ADD_1|co_net  ),
	. p ( \carry_9_7__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_9_7__ADD_1|s_net  )
);
FG6X2 ii2297 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[3]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4]|qx_net ,
		/* f [0] (nc) */ nc2444 
	} ),
	. x ( ),
	. xy ( \ii2297|xy_net  )
);
defparam ii2297.x_mode = "";
defparam ii2297.xy_mode = "";
defparam ii2297.mode = 1'b0;
defparam ii2297.config_data = 64'h0f3f0f3f0f3f3f3f;
ADD_1BIT carry_9_7__ADD_2 (
	. a ( \carry_9_7__ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[2]|qx_net  ),
	. ci ( \carry_9_7__ADD_1|co_net  ),
	. co ( \carry_9_7__ADD_2|co_net  ),
	. p ( \carry_9_7__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_9_7__ADD_2|s_net  )
);
ADD_1BIT carry_9_7__ADD_3 (
	. a ( \carry_9_7__ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[3]|qx_net  ),
	. ci ( \carry_9_7__ADD_2|co_net  ),
	. co ( \carry_9_7__ADD_3|co_net  ),
	. p ( \carry_9_7__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_9_7__ADD_3|s_net  )
);
FG6X2 ii2299 (
	. f ( {
		/* f [5] (nc) */ nc2445 ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[7]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[6]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2299|xy_net  )
);
defparam ii2299.x_mode = "";
defparam ii2299.xy_mode = "";
defparam ii2299.mode = 1;
defparam ii2299.config_data = 64'hfffffffefffffffe;
ADD_1BIT carry_9_7__ADD_4 (
	. a ( \carry_9_7__ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[4]|qx_net  ),
	. ci ( \carry_9_7__ADD_3|co_net  ),
	. co ( \carry_9_7__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_9_7__ADD_4|pb_net  ),
	. s ( \carry_9_7__ADD_4|s_net  )
);
ADD_1BIT carry_9_7__ADD_5 (
	. a ( \carry_9_7__ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5]|qx_net  ),
	. ci ( \carry_9_7__ADD_4|co_net  ),
	. co ( \carry_9_7__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_9_7__ADD_5|pb_net  ),
	. s ( \carry_9_7__ADD_5|s_net  )
);
ADD_1BIT carry_9_7__ADD_6 (
	. a ( \carry_9_7__ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[6]|qx_net  ),
	. ci ( \carry_9_7__ADD_5|co_net  ),
	. co ( \carry_9_7__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_9_7__ADD_6|pb_net  ),
	. s ( \carry_9_7__ADD_6|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[2] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_9_7__ADD_7 (
	. a ( \carry_9_7__ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[7]|qx_net  ),
	. ci ( \carry_9_7__ADD_6|co_net  ),
	. co ( \carry_9_7__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_9_7__ADD_7|pb_net  ),
	. s ( \carry_9_7__ADD_7|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26].lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_9_7__ADD_8 (
	. a ( \carry_9_7__ADD_8.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C18R16_csi_logic|cin_net  ),
	. co ( \carry_9_7__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[21]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[13]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[21] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[21] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]  (
	. di ( \ii2578|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R21emb5k_misc_1_u13_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[21]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R21_c1r1_db_13 )
);
defparam C12R21emb5k_misc_1_u13_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[3]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[3] .CLKSRSEL = 1'b0;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[22]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[14]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[22] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[22] .CLKSRSEL = 1'b1;
FG6X2 ii2328 (
	. f ( {
		/* f [5] (nc) */ nc2446 ,
		/* f [4] (nc) */ nc2447 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [2] (nc) */ nc2448 ,
		/* f [1] (nc) */ nc2449 ,
		/* f [0] */ \carry_12_0__ADD_10|s_net 
	} ),
	. x ( ),
	. xy ( \ii2328|xy_net  )
);
defparam ii2328.x_mode = "";
defparam ii2328.xy_mode = "";
defparam ii2328.mode = 1;
defparam ii2328.config_data = 64'hff55ff55ff55ff55;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]  (
	. di ( \ii2580|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2329 (
	. f ( {
		/* f [5] (nc) */ nc2450 ,
		/* f [4] (nc) */ nc2451 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [2] (nc) */ nc2452 ,
		/* f [1] */ \carry_12_0__ADD_11|s_net ,
		/* f [0] (nc) */ nc2453 
	} ),
	. x ( ),
	. xy ( \ii2329|xy_net  )
);
defparam ii2329.x_mode = "";
defparam ii2329.xy_mode = "";
defparam ii2329.mode = 1;
defparam ii2329.config_data = 64'hff33ff33ff33ff33;
FG6X2 ii2330 (
	. f ( {
		/* f [5] */ \carry_12_0__ADD_1|s_net ,
		/* f [4] (nc) */ nc2454 ,
		/* f [3] (nc) */ nc2455 ,
		/* f [2] (nc) */ nc2456 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [0] (nc) */ nc2457 
	} ),
	. x ( ),
	. xy ( \ii2330|xy_net  )
);
defparam ii2330.x_mode = "";
defparam ii2330.xy_mode = "";
defparam ii2330.mode = 1'b0;
defparam ii2330.config_data = 64'hccccccccffffffff;
FG6X2 ii2331 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [4] (nc) */ nc2458 ,
		/* f [3] (nc) */ nc2459 ,
		/* f [2] (nc) */ nc2460 ,
		/* f [1] (nc) */ nc2461 ,
		/* f [0] */ \carry_12_0__ADD_2|s_net 
	} ),
	. x ( ),
	. xy ( \ii2331|xy_net  )
);
defparam ii2331.x_mode = "";
defparam ii2331.xy_mode = "";
defparam ii2331.mode = 1'b0;
defparam ii2331.config_data = 64'hffffffff55555555;
FG6X2 ii2332 (
	. f ( {
		/* f [5] */ \carry_12_0__ADD_3|s_net ,
		/* f [4] (nc) */ nc2462 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [2] (nc) */ nc2463 ,
		/* f [1] (nc) */ nc2464 ,
		/* f [0] (nc) */ nc2465 
	} ),
	. x ( ),
	. xy ( \ii2332|xy_net  )
);
defparam ii2332.x_mode = "";
defparam ii2332.xy_mode = "";
defparam ii2332.mode = 1'b0;
defparam ii2332.config_data = 64'hff00ff00ffffffff;
LBUF \glue_pasm_cmd_rq_o_reg.lbuf1  (
	. asr ( \glue_pasm_cmd_rq_o_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_pasm_cmd_rq_o_reg.mclk1b  ),
	. sclk ( \glue_pasm_cmd_rq_o_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_INV = 0;
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_pasm_cmd_rq_o_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[4]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4] .CLKSRSEL = 1'b0;
FG6X2 ii2333 (
	. f ( {
		/* f [5] (nc) */ nc2466 ,
		/* f [4] (nc) */ nc2467 ,
		/* f [3] */ \carry_12_0__ADD_4|s_net ,
		/* f [2] (nc) */ nc2468 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [0] (nc) */ nc2469 
	} ),
	. x ( ),
	. xy ( \ii2333|xy_net  )
);
defparam ii2333.x_mode = "";
defparam ii2333.xy_mode = "";
defparam ii2333.mode = 1;
defparam ii2333.config_data = 64'hccffccffccffccff;
CFG_NOTINV \carry_12_2__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_2__ADD_8.ainv  )
);
defparam \carry_12_2__ADD_8.notinv0 .SEL = 1;
FG6X2 ii2334 (
	. f ( {
		/* f [5] (nc) */ nc2470 ,
		/* f [4] */ \carry_12_0__ADD_5|s_net ,
		/* f [3] (nc) */ nc2471 ,
		/* f [2] (nc) */ nc2472 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [0] (nc) */ nc2473 
	} ),
	. x ( ),
	. xy ( \ii2334|xy_net  )
);
defparam ii2334.x_mode = "";
defparam ii2334.xy_mode = "";
defparam ii2334.mode = 1;
defparam ii2334.config_data = 64'hccccffffccccffff;
EMBMUX5S4 C12R29emb5k_misc_2_u6_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[6]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_6 )
);
defparam C12R29emb5k_misc_2_u6_b_mux.SEL = 12;
FG6X2 ii2335 (
	. f ( {
		/* f [5] (nc) */ nc2474 ,
		/* f [4] (nc) */ nc2475 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [2] */ \carry_12_0__ADD_6|s_net ,
		/* f [1] (nc) */ nc2476 ,
		/* f [0] (nc) */ nc2477 
	} ),
	. x ( ),
	. xy ( \ii2335|xy_net  )
);
defparam ii2335.x_mode = "";
defparam ii2335.xy_mode = "";
defparam ii2335.mode = 1;
defparam ii2335.config_data = 64'hff0fff0fff0fff0f;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[23]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[15]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[23] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[23] .CLKSRSEL = 1'b1;
FG6X2 ii2336 (
	. f ( {
		/* f [5] (nc) */ nc2478 ,
		/* f [4] (nc) */ nc2479 ,
		/* f [3] */ \carry_12_0__ADD_7|s_net ,
		/* f [2] (nc) */ nc2480 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [0] (nc) */ nc2481 
	} ),
	. x ( ),
	. xy ( \ii2336|xy_net  )
);
defparam ii2336.x_mode = "";
defparam ii2336.xy_mode = "";
defparam ii2336.mode = 1;
defparam ii2336.config_data = 64'hccffccffccffccff;
LBUF \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2337 (
	. f ( {
		/* f [5] */ \carry_12_0__ADD_8|s_net ,
		/* f [4] (nc) */ nc2482 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [2] (nc) */ nc2483 ,
		/* f [1] (nc) */ nc2484 ,
		/* f [0] (nc) */ nc2485 
	} ),
	. x ( ),
	. xy ( \ii2337|xy_net  )
);
defparam ii2337.x_mode = "";
defparam ii2337.xy_mode = "";
defparam ii2337.mode = 1'b0;
defparam ii2337.config_data = 64'hff00ff00ffffffff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2338 (
	. f ( {
		/* f [5] (nc) */ nc2486 ,
		/* f [4] (nc) */ nc2487 ,
		/* f [3] (nc) */ nc2488 ,
		/* f [2] (nc) */ nc2489 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [0] */ \carry_12_0__ADD_9|s_net 
	} ),
	. x ( ),
	. xy ( \ii2338|xy_net  )
);
defparam ii2338.x_mode = "";
defparam ii2338.xy_mode = "";
defparam ii2338.mode = 1;
defparam ii2338.config_data = 64'hdddddddddddddddd;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]  (
	. di ( \ii2583|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2339 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[11]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_sc1_rd_line_data_en_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[10]|qx_net ,
		/* f [1] */ \ii2298|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_sc1_data_cnt_reg[9]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2339|xy_net  )
);
defparam ii2339.x_mode = "";
defparam ii2339.xy_mode = "";
defparam ii2339.mode = 1'b0;
defparam ii2339.config_data = 64'hfffff2fffffff0ff;
FG6X2 ii2340 (
	. f ( {
		/* f [5] (nc) */ nc2490 ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [2] (nc) */ nc2491 ,
		/* f [1] (nc) */ nc2492 ,
		/* f [0] (nc) */ nc2493 
	} ),
	. x ( ),
	. xy ( \ii2340|xy_net  )
);
defparam ii2340.x_mode = "";
defparam ii2340.xy_mode = "";
defparam ii2340.mode = 1;
defparam ii2340.config_data = 64'hffffff00ffffff00;
CFG_NOTINV \carry_12_1__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_1__ADD_7.ainv  )
);
defparam \carry_12_1__ADD_7.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2341 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_data_process_frame_start_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [3] (nc) */ nc2494 ,
		/* f [2] (nc) */ nc2495 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] (nc) */ nc2496 
	} ),
	. x ( ),
	. xy ( \ii2341|xy_net  )
);
defparam ii2341.x_mode = "";
defparam ii2341.xy_mode = "";
defparam ii2341.mode = 1'b0;
defparam ii2341.config_data = 64'h0000333333333333;
LBUF \mcu_arbiter_reg_din_reg[5].lbuf1  (
	. asr ( \mcu_arbiter_reg_din_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3324|xy_net  ),
	. mclkb ( \mcu_arbiter_reg_din_reg[5].mclk1b  ),
	. sclk ( \mcu_arbiter_reg_din_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_reg_din_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_1_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[5] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R5emb5k_misc_1_u14_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[30]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_14 )
);
defparam C12R5emb5k_misc_1_u14_b_mux.SEL = 0;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[24]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[24].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[24] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_12_0__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_0__ADD_6.ainv  )
);
defparam \carry_12_0__ADD_6.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg (
	. di ( \ii3338|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.sr1  )
);
defparam mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.PRESET = 0;
defparam mcu_arbiter_u_emif2apb_fpga_HWRITE_reg_reg.CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[25]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[17]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[25] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[25] .CLKSRSEL = 1'b1;
ADD_1BIT carry_12_1__ADD_10 (
	. a ( \carry_12_1__ADD_10.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10]|qx_net  ),
	. ci ( \carry_12_1__ADD_9|co_net  ),
	. co ( \carry_12_1__ADD_10|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_1__ADD_10|s_net  )
);
ADD_1BIT carry_12_1__ADD_11 (
	. a ( \carry_12_1__ADD_11.ainv  ),
	. b ( \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11]|qx_net  ),
	. ci ( \carry_12_1__ADD_10|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_1__ADD_11|s_net  )
);
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg (
	. di ( \ii2145|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_pasm_cmd_rq_o_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_pasm_cmd_rq_o_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_pasm_cmd_rq_o_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_fifo_readen_generator_inst_is_3Eh_request_reg.CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[26]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[18]|qx_net  ),
	. mclk0b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26]|qx_net  ),
	. sclk0 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[26].sr1  ),
	. sr1 ( )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[26] .CLKSRSEL = 1'b0;
FG6X2 ii2368 (
	. f ( {
		/* f [5] (nc) */ nc2497 ,
		/* f [4] (nc) */ nc2498 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [2] (nc) */ nc2499 ,
		/* f [1] */ \carry_12_2__ADD_10|s_net ,
		/* f [0] (nc) */ nc2500 
	} ),
	. x ( ),
	. xy ( \ii2368|xy_net  )
);
defparam ii2368.x_mode = "";
defparam ii2368.xy_mode = "";
defparam ii2368.mode = 1;
defparam ii2368.config_data = 64'hff33ff33ff33ff33;
FG6X2 ii2369 (
	. f ( {
		/* f [5] (nc) */ nc2501 ,
		/* f [4] */ \carry_12_2__ADD_11|s_net ,
		/* f [3] (nc) */ nc2502 ,
		/* f [2] (nc) */ nc2503 ,
		/* f [1] (nc) */ nc2504 ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2369|xy_net  )
);
defparam ii2369.x_mode = "";
defparam ii2369.xy_mode = "";
defparam ii2369.mode = 1;
defparam ii2369.config_data = 64'haaaaffffaaaaffff;
FG6X2 ii2370 (
	. f ( {
		/* f [5] (nc) */ nc2505 ,
		/* f [4] (nc) */ nc2506 ,
		/* f [3] (nc) */ nc2507 ,
		/* f [2] (nc) */ nc2508 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] */ \carry_12_2__ADD_1|s_net 
	} ),
	. x ( ),
	. xy ( \ii2370|xy_net  )
);
defparam ii2370.x_mode = "";
defparam ii2370.xy_mode = "";
defparam ii2370.mode = 1;
defparam ii2370.config_data = 64'hdddddddddddddddd;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0]  (
	. di ( \ii2556|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii2371 (
	. f ( {
		/* f [5] (nc) */ nc2509 ,
		/* f [4] */ \carry_12_2__ADD_2|s_net ,
		/* f [3] (nc) */ nc2510 ,
		/* f [2] (nc) */ nc2511 ,
		/* f [1] (nc) */ nc2512 ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2371|xy_net  )
);
defparam ii2371.x_mode = "";
defparam ii2371.xy_mode = "";
defparam ii2371.mode = 1;
defparam ii2371.config_data = 64'haaaaffffaaaaffff;
FG6X2 ii2372 (
	. f ( {
		/* f [5] (nc) */ nc2513 ,
		/* f [4] */ \carry_12_2__ADD_3|s_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [2] (nc) */ nc2514 ,
		/* f [1] (nc) */ nc2515 ,
		/* f [0] (nc) */ nc2516 
	} ),
	. x ( ),
	. xy ( \ii2372|xy_net  )
);
defparam ii2372.x_mode = "";
defparam ii2372.xy_mode = "";
defparam ii2372.mode = 1;
defparam ii2372.config_data = 64'hff00ffffff00ffff;
FG6X2 ii2373 (
	. f ( {
		/* f [5] */ \carry_12_2__ADD_4|s_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [3] (nc) */ nc2517 ,
		/* f [2] (nc) */ nc2518 ,
		/* f [1] (nc) */ nc2519 ,
		/* f [0] (nc) */ nc2520 
	} ),
	. x ( ),
	. xy ( \ii2373|xy_net  )
);
defparam ii2373.x_mode = "";
defparam ii2373.xy_mode = "";
defparam ii2373.mode = 1'b0;
defparam ii2373.config_data = 64'hffff0000ffffffff;
FG6X2 ii2374 (
	. f ( {
		/* f [5] (nc) */ nc2521 ,
		/* f [4] (nc) */ nc2522 ,
		/* f [3] */ \carry_12_2__ADD_5|s_net ,
		/* f [2] (nc) */ nc2523 ,
		/* f [1] (nc) */ nc2524 ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2374|xy_net  )
);
defparam ii2374.x_mode = "";
defparam ii2374.xy_mode = "";
defparam ii2374.mode = 1;
defparam ii2374.config_data = 64'haaffaaffaaffaaff;
FG6X2 ii2375 (
	. f ( {
		/* f [5] (nc) */ nc2525 ,
		/* f [4] */ \carry_12_2__ADD_6|s_net ,
		/* f [3] (nc) */ nc2526 ,
		/* f [2] (nc) */ nc2527 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] (nc) */ nc2528 
	} ),
	. x ( ),
	. xy ( \ii2375|xy_net  )
);
defparam ii2375.x_mode = "";
defparam ii2375.xy_mode = "";
defparam ii2375.mode = 1;
defparam ii2375.config_data = 64'hccccffffccccffff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[27]  (
	. di ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[19]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[27] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[27] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[11].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2376 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [4] */ \carry_12_2__ADD_7|s_net ,
		/* f [3] (nc) */ nc2529 ,
		/* f [2] (nc) */ nc2530 ,
		/* f [1] (nc) */ nc2531 ,
		/* f [0] (nc) */ nc2532 
	} ),
	. x ( ),
	. xy ( \ii2376|xy_net  )
);
defparam ii2376.x_mode = "";
defparam ii2376.xy_mode = "";
defparam ii2376.mode = 1'b0;
defparam ii2376.config_data = 64'hffffffff0000ffff;
FG6X2 ii2377 (
	. f ( {
		/* f [5] (nc) */ nc2533 ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [3] (nc) */ nc2534 ,
		/* f [2] (nc) */ nc2535 ,
		/* f [1] */ \carry_12_2__ADD_8|s_net ,
		/* f [0] (nc) */ nc2536 
	} ),
	. x ( ),
	. xy ( \ii2377|xy_net  )
);
defparam ii2377.x_mode = "";
defparam ii2377.xy_mode = "";
defparam ii2377.mode = 1;
defparam ii2377.config_data = 64'hffff3333ffff3333;
LBUF \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1  (
	. asr ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[8]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2378 (
	. f ( {
		/* f [5] (nc) */ nc2537 ,
		/* f [4] (nc) */ nc2538 ,
		/* f [3] */ \carry_12_2__ADD_9|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [1] (nc) */ nc2539 ,
		/* f [0] (nc) */ nc2540 
	} ),
	. x ( ),
	. xy ( \ii2378|xy_net  )
);
defparam ii2378.x_mode = "";
defparam ii2378.xy_mode = "";
defparam ii2378.mode = 1;
defparam ii2378.config_data = 64'hf0fff0fff0fff0ff;
FG6X2 ii2379 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[8]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[6]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[9]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[4]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[7]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_sc1_rd_line_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2379|xy_net  )
);
defparam ii2379.x_mode = "";
defparam ii2379.xy_mode = "";
defparam ii2379.mode = 1'b0;
defparam ii2379.config_data = 64'hffffffffffecffcc;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1]  (
	. di ( \ii2559|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii2381 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2541 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [2] (nc) */ nc2542 ,
		/* f [1] (nc) */ nc2543 ,
		/* f [0] (nc) */ nc2544 
	} ),
	. x ( ),
	. xy ( \ii2381|xy_net  )
);
defparam ii2381.x_mode = "";
defparam ii2381.xy_mode = "";
defparam ii2381.mode = 1'b0;
defparam ii2381.config_data = 64'hffffffffff00ff00;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0]  (
	. di ( \PCKRTINSERT_C6R7_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[28]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_22__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[28] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[9]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[1] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In2p_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2]  (
	. di ( \ii2560|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1]  (
	. di ( \PCKRTINSERT_ii2963|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[30]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_31__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[30] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[29]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_3__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[29] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[10]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2409 (
	. f ( {
		/* f [5] (nc) */ nc2545 ,
		/* f [4] (nc) */ nc2546 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [2] (nc) */ nc2547 ,
		/* f [1] */ \carry_12_1__ADD_10|s_net ,
		/* f [0] (nc) */ nc2548 
	} ),
	. x ( ),
	. xy ( \ii2409|xy_net  )
);
defparam ii2409.x_mode = "";
defparam ii2409.xy_mode = "";
defparam ii2409.mode = 1;
defparam ii2409.config_data = 64'hff33ff33ff33ff33;
FG6X2 ii2410 (
	. f ( {
		/* f [5] (nc) */ nc2549 ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [3] */ \carry_12_1__ADD_11|s_net ,
		/* f [2] (nc) */ nc2550 ,
		/* f [1] (nc) */ nc2551 ,
		/* f [0] (nc) */ nc2552 
	} ),
	. x ( ),
	. xy ( \ii2410|xy_net  )
);
defparam ii2410.x_mode = "";
defparam ii2410.xy_mode = "";
defparam ii2410.mode = 1;
defparam ii2410.config_data = 64'hffff00ffffff00ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3]  (
	. di ( \ii2561|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2411 (
	. f ( {
		/* f [5] (nc) */ nc2553 ,
		/* f [4] (nc) */ nc2554 ,
		/* f [3] (nc) */ nc2555 ,
		/* f [2] (nc) */ nc2556 ,
		/* f [1] */ \carry_12_1__ADD_1|s_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2411|xy_net  )
);
defparam ii2411.x_mode = "";
defparam ii2411.xy_mode = "";
defparam ii2411.mode = 1;
defparam ii2411.config_data = 64'hbbbbbbbbbbbbbbbb;
EMBMUX5S4 C12R29emb5k_misc_2_u2_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \u_8051_u_h6_8051|memdatao_comb[6]_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R29_c1r2_db_2 )
);
defparam C12R29emb5k_misc_2_u2_b_mux.SEL = 12;
CFGINV C14R22_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C14R22_altinv|o_net  )
);
defparam C14R22_altinv.SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2412 (
	. f ( {
		/* f [5] (nc) */ nc2557 ,
		/* f [4] (nc) */ nc2558 ,
		/* f [3] */ \carry_12_1__ADD_2|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [1] (nc) */ nc2559 ,
		/* f [0] (nc) */ nc2560 
	} ),
	. x ( ),
	. xy ( \ii2412|xy_net  )
);
defparam ii2412.x_mode = "";
defparam ii2412.xy_mode = "";
defparam ii2412.mode = 1;
defparam ii2412.config_data = 64'hf0fff0fff0fff0ff;
FG6X2 ii2413 (
	. f ( {
		/* f [5] (nc) */ nc2561 ,
		/* f [4] (nc) */ nc2562 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [2] (nc) */ nc2563 ,
		/* f [1] (nc) */ nc2564 ,
		/* f [0] */ \carry_12_1__ADD_3|s_net 
	} ),
	. x ( ),
	. xy ( \ii2413|xy_net  )
);
defparam ii2413.x_mode = "";
defparam ii2413.xy_mode = "";
defparam ii2413.mode = 1;
defparam ii2413.config_data = 64'hff55ff55ff55ff55;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2]  (
	. di ( \PCKRTINSERT_C10R6_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii2414 (
	. f ( {
		/* f [5] */ \carry_12_1__ADD_4|s_net ,
		/* f [4] (nc) */ nc2565 ,
		/* f [3] (nc) */ nc2566 ,
		/* f [2] (nc) */ nc2567 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] (nc) */ nc2568 
	} ),
	. x ( ),
	. xy ( \ii2414|xy_net  )
);
defparam ii2414.x_mode = "";
defparam ii2414.xy_mode = "";
defparam ii2414.mode = 1'b0;
defparam ii2414.config_data = 64'hccccccccffffffff;
EMBMUX5S4 C12R1emb5k_misc_1_u8_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_8 )
);
defparam C12R1emb5k_misc_1_u8_b_mux.SEL = 12;
FG6X2 ii2415 (
	. f ( {
		/* f [5] (nc) */ nc2569 ,
		/* f [4] */ \carry_12_1__ADD_5|s_net ,
		/* f [3] (nc) */ nc2570 ,
		/* f [2] (nc) */ nc2571 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] (nc) */ nc2572 
	} ),
	. x ( ),
	. xy ( \ii2415|xy_net  )
);
defparam ii2415.x_mode = "";
defparam ii2415.xy_mode = "";
defparam ii2415.mode = 1;
defparam ii2415.config_data = 64'hccccffffccccffff;
REG2CKSR \mcu_arbiter_u_emif2apb_write_data_temp_reg[31]  (
	. di ( \PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_30__u_delaybuf|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].mclk1b  ),
	. qx ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \mcu_arbiter_u_emif2apb_write_data_temp_reg[16].sr1  )
);
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[31] .PRESET = 0;
defparam \mcu_arbiter_u_emif2apb_write_data_temp_reg[31] .CLKSRSEL = 1'b1;
FG6X2 ii2416 (
	. f ( {
		/* f [5] (nc) */ nc2573 ,
		/* f [4] (nc) */ nc2574 ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [2] (nc) */ nc2575 ,
		/* f [1] */ \carry_12_1__ADD_6|s_net ,
		/* f [0] (nc) */ nc2576 
	} ),
	. x ( ),
	. xy ( \ii2416|xy_net  )
);
defparam ii2416.x_mode = "";
defparam ii2416.xy_mode = "";
defparam ii2416.mode = 1;
defparam ii2416.config_data = 64'hff33ff33ff33ff33;
FG6X2 ii2417 (
	. f ( {
		/* f [5] (nc) */ nc2577 ,
		/* f [4] (nc) */ nc2578 ,
		/* f [3] */ \carry_12_1__ADD_7|s_net ,
		/* f [2] (nc) */ nc2579 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] (nc) */ nc2580 
	} ),
	. x ( ),
	. xy ( \ii2417|xy_net  )
);
defparam ii2417.x_mode = "";
defparam ii2417.xy_mode = "";
defparam ii2417.mode = 1;
defparam ii2417.config_data = 64'hccffccffccffccff;
CFG_NOTINV \carry_8_ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_ADD_6.ainv  )
);
defparam \carry_8_ADD_6.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[11]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2418 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [4] (nc) */ nc2581 ,
		/* f [3] (nc) */ nc2582 ,
		/* f [2] (nc) */ nc2583 ,
		/* f [1] (nc) */ nc2584 ,
		/* f [0] */ \carry_12_1__ADD_8|s_net 
	} ),
	. x ( ),
	. xy ( \ii2418|xy_net  )
);
defparam ii2418.x_mode = "";
defparam ii2418.xy_mode = "";
defparam ii2418.mode = 1'b0;
defparam ii2418.config_data = 64'hffffffff55555555;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In2p_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2419 (
	. f ( {
		/* f [5] */ \carry_12_1__ADD_9|s_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [3] (nc) */ nc2585 ,
		/* f [2] (nc) */ nc2586 ,
		/* f [1] (nc) */ nc2587 ,
		/* f [0] (nc) */ nc2588 
	} ),
	. x ( ),
	. xy ( \ii2419|xy_net  )
);
defparam ii2419.x_mode = "";
defparam ii2419.xy_mode = "";
defparam ii2419.mode = 1'b0;
defparam ii2419.config_data = 64'hffff0000ffffffff;
FG6X2 ii2420 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[9]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[8]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[7]|qx_net ,
		/* f [2] (nc) */ nc2589 ,
		/* f [1] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[6]|qx_net ,
		/* f [0] (nc) */ nc2590 
	} ),
	. x ( ),
	. xy ( \ii2420|xy_net  )
);
defparam ii2420.x_mode = "";
defparam ii2420.xy_mode = "";
defparam ii2420.mode = 1'b0;
defparam ii2420.config_data = 64'hffffffffffffffcc;
EMBMUX5S4 C12R5emb5k_misc_1_u10_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[26]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_10 )
);
defparam C12R5emb5k_misc_1_u10_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4]  (
	. di ( \ii2562|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2421 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[5]|qx_net ,
		/* f [3] (nc) */ nc2591 ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[4]|qx_net ,
		/* f [1] (nc) */ nc2592 ,
		/* f [0] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2421|xy_net  )
);
defparam ii2421.x_mode = "";
defparam ii2421.xy_mode = "";
defparam ii2421.mode = 1'b0;
defparam ii2421.config_data = 64'hfffffafaffffffff;
FG6X2 ii2422 (
	. f ( {
		/* f [5] */ \ii2420|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[11]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[10]|qx_net ,
		/* f [1] */ \ii2421|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_sc1_rst_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2422|xy_net  )
);
defparam ii2422.x_mode = "";
defparam ii2422.xy_mode = "";
defparam ii2422.mode = 1'b0;
defparam ii2422.config_data = 64'h0000000800000000;
FG6X2 ii2423 (
	. f ( {
		/* f [5] (nc) */ nc2593 ,
		/* f [4] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|dout[0]_net ,
		/* f [3] (nc) */ nc2594 ,
		/* f [2] (nc) */ nc2595 ,
		/* f [1] */ \glue_rx_packet_tx_packet_fifo_sync_readen_reg|qx_net ,
		/* f [0] (nc) */ nc2596 
	} ),
	. x ( ),
	. xy ( \ii2423|xy_net  )
);
defparam ii2423.x_mode = "";
defparam ii2423.xy_mode = "";
defparam ii2423.mode = 1;
defparam ii2423.config_data = 64'h3333ffff3333ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2425 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_cmd_dual_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_cmd_dual_reg[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_cmd_dual_reg[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_rx_cmd_valid_dual_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_cmd_dual_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_rx_cmd_dual_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2425|xy_net  )
);
defparam ii2425.x_mode = "";
defparam ii2425.xy_mode = "";
defparam ii2425.mode = 1'b0;
defparam ii2425.config_data = 64'hdfffffffffffffff;
FG6X2 ii2426 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_rx_cmd_dual_reg[5]|qx_net ,
		/* f [2] (nc) */ nc2597 ,
		/* f [1] */ \ii2425|xy_net ,
		/* f [0] (nc) */ nc2598 
	} ),
	. x ( ),
	. xy ( \ii2426|xy_net  )
);
defparam ii2426.x_mode = "";
defparam ii2426.xy_mode = "";
defparam ii2426.mode = 1'b0;
defparam ii2426.config_data = 64'h33ff33ff000033ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[12]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii2428 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_data_process_first_3e_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_d_reg|qx_net ,
		/* f [2] (nc) */ nc2599 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] (nc) */ nc2600 
	} ),
	. x ( ),
	. xy ( \ii2428|xy_net  )
);
defparam ii2428.x_mode = "";
defparam ii2428.xy_mode = "";
defparam ii2428.mode = 1'b0;
defparam ii2428.config_data = 64'hccccccccffccffff;
FG6X2 ii2429 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_data_process_frame_start_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_data_process_first_3e_reg|qx_net ,
		/* f [2] (nc) */ nc2601 ,
		/* f [1] */ \glue_rx_packet_tx_packet_rx_vsync_reg|qx_net ,
		/* f [0] (nc) */ nc2602 
	} ),
	. x ( ),
	. xy ( \ii2429|xy_net  )
);
defparam ii2429.x_mode = "";
defparam ii2429.xy_mode = "";
defparam ii2429.mode = 1'b0;
defparam ii2429.config_data = 64'hccccccccccffffff;
FG6X2 ii2430 (
	. f ( {
		/* f [5] (nc) */ nc2603 ,
		/* f [4] (nc) */ nc2604 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t105_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2605 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t99_out1_reg[0]|qx_net ,
		/* f [0] (nc) */ nc2606 
	} ),
	. x ( ),
	. xy ( \ii2430|xy_net  )
);
defparam ii2430.x_mode = "";
defparam ii2430.xy_mode = "";
defparam ii2430.mode = 1;
defparam ii2430.config_data = 64'h33ff33ff33ff33ff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5]  (
	. di ( \ii2563|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2431 (
	. f ( {
		/* f [5] (nc) */ nc2607 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[4]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2431|xy_net  )
);
defparam ii2431.x_mode = "";
defparam ii2431.xy_mode = "";
defparam ii2431.mode = 1;
defparam ii2431.config_data = 64'hff00ff01ff00ff01;
FG6X2 ii2432 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[5]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] (nc) */ nc2608 
	} ),
	. x ( ),
	. xy ( \ii2432|xy_net  )
);
defparam ii2432.x_mode = "";
defparam ii2432.xy_mode = "";
defparam ii2432.mode = 1'b0;
defparam ii2432.config_data = 64'hcccccccccccccccf;
FG6X2 ii2433 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] (nc) */ nc2609 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[6]_net 
	} ),
	. x ( ),
	. xy ( \ii2433|xy_net  )
);
defparam ii2433.x_mode = "";
defparam ii2433.xy_mode = "";
defparam ii2433.mode = 1'b0;
defparam ii2433.config_data = 64'hccccccccccccccdd;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[4] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In2p_reg[5].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2434 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[7]_net ,
		/* f [0] (nc) */ nc2610 
	} ),
	. x ( ),
	. xy ( \ii2434|xy_net  )
);
defparam ii2434.x_mode = "";
defparam ii2434.xy_mode = "";
defparam ii2434.mode = 1'b0;
defparam ii2434.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 ii2435 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[8]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2611 
	} ),
	. x ( ),
	. xy ( \ii2435|xy_net  )
);
defparam ii2435.x_mode = "";
defparam ii2435.xy_mode = "";
defparam ii2435.mode = 1'b0;
defparam ii2435.config_data = 64'hff00ff00ff00ff03;
FG6X2 ii2436 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] (nc) */ nc2612 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[9]_net 
	} ),
	. x ( ),
	. xy ( \ii2436|xy_net  )
);
defparam ii2436.x_mode = "";
defparam ii2436.xy_mode = "";
defparam ii2436.mode = 1'b0;
defparam ii2436.config_data = 64'hf0f0f0f0f0f1f0f1;
ADD_1BIT carry_12_ADD_0 (
	. a ( \carry_12_ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C14R22_csi_logic|cin_net  ),
	. co ( \carry_12_ADD_0|co_net  ),
	. p ( \carry_12_ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2437 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] (nc) */ nc2613 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[10]_net 
	} ),
	. x ( ),
	. xy ( \ii2437|xy_net  )
);
defparam ii2437.x_mode = "";
defparam ii2437.xy_mode = "";
defparam ii2437.mode = 1'b0;
defparam ii2437.config_data = 64'hccccccccccccccdd;
ADD_1BIT carry_12_ADD_1 (
	. a ( \carry_12_ADD_1.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[1]|qx_net  ),
	. ci ( \carry_12_ADD_0|co_net  ),
	. co ( \carry_12_ADD_1|co_net  ),
	. p ( \carry_12_ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_12_ADD_1|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[13]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[5] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[13].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2438 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[11]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] (nc) */ nc2614 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2438|xy_net  )
);
defparam ii2438.x_mode = "";
defparam ii2438.xy_mode = "";
defparam ii2438.mode = 1'b0;
defparam ii2438.config_data = 64'hffff0000ffff0005;
ADD_1BIT carry_12_ADD_2 (
	. a ( \carry_12_ADD_2.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[2]|qx_net  ),
	. ci ( \carry_12_ADD_1|co_net  ),
	. co ( \carry_12_ADD_2|co_net  ),
	. p ( \carry_12_ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_12_ADD_2|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_1_[4].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2439 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[4]_net ,
		/* f [2] (nc) */ nc2615 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net 
	} ),
	. x ( ),
	. xy ( \ii2439|xy_net  )
);
defparam ii2439.x_mode = "";
defparam ii2439.xy_mode = "";
defparam ii2439.mode = 1'b0;
defparam ii2439.config_data = 64'haaaaaaaaaaaaaabb;
FG6X2 ii2440 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[5]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2616 
	} ),
	. x ( ),
	. xy ( \ii2440|xy_net  )
);
defparam ii2440.x_mode = "";
defparam ii2440.xy_mode = "";
defparam ii2440.mode = 1'b0;
defparam ii2440.config_data = 64'hffffffff00000003;
ADD_1BIT carry_12_ADD_3 (
	. a ( \carry_12_ADD_3.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[3]|qx_net  ),
	. ci ( \carry_12_ADD_2|co_net  ),
	. co ( \carry_12_ADD_3|co_net  ),
	. p ( \carry_12_ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_12_ADD_3|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6]  (
	. di ( \ii2564|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2441 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[6]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] (nc) */ nc2617 
	} ),
	. x ( ),
	. xy ( \ii2441|xy_net  )
);
defparam ii2441.x_mode = "";
defparam ii2441.xy_mode = "";
defparam ii2441.mode = 1'b0;
defparam ii2441.config_data = 64'hcccccccccccccccf;
ADD_1BIT carry_12_ADD_4 (
	. a ( \carry_12_ADD_4.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[4]|qx_net  ),
	. ci ( \carry_12_ADD_3|co_net  ),
	. co ( \carry_12_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_12_ADD_4|pb_net  ),
	. s ( \carry_12_ADD_4|s_net  )
);
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2442 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[7]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2618 
	} ),
	. x ( ),
	. xy ( \ii2442|xy_net  )
);
defparam ii2442.x_mode = "";
defparam ii2442.xy_mode = "";
defparam ii2442.mode = 1'b0;
defparam ii2442.config_data = 64'hff00ff00ff00ff03;
ADD_1BIT carry_12_ADD_5 (
	. a ( \carry_12_ADD_5.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[5]|qx_net  ),
	. ci ( \carry_12_ADD_4|co_net  ),
	. co ( \carry_12_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_12_ADD_5|pb_net  ),
	. s ( \carry_12_ADD_5|s_net  )
);
FG6X2 ii2443 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[8]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] (nc) */ nc2619 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2443|xy_net  )
);
defparam ii2443.x_mode = "";
defparam ii2443.xy_mode = "";
defparam ii2443.mode = 1'b0;
defparam ii2443.config_data = 64'hffff0000ffff0005;
LBUF \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1  (
	. asr ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_tx_payload_reg[24].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_EN = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b1;
ADD_1BIT carry_12_ADD_6 (
	. a ( \carry_12_ADD_6.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[6]|qx_net  ),
	. ci ( \carry_12_ADD_5|co_net  ),
	. co ( \carry_12_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_12_ADD_6|pb_net  ),
	. s ( \carry_12_ADD_6|s_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii2444 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] (nc) */ nc2620 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[9]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2444|xy_net  )
);
defparam ii2444.x_mode = "";
defparam ii2444.xy_mode = "";
defparam ii2444.mode = 1'b0;
defparam ii2444.config_data = 64'hffff0000ffff0011;
ADD_1BIT carry_12_ADD_7 (
	. a ( \carry_12_ADD_7.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[7]|qx_net  ),
	. ci ( \carry_12_ADD_6|co_net  ),
	. co ( \carry_12_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_12_ADD_7|pb_net  ),
	. s ( \carry_12_ADD_7|s_net  )
);
FG6X2 ii2445 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[10]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2621 
	} ),
	. x ( ),
	. xy ( \ii2445|xy_net  )
);
defparam ii2445.x_mode = "";
defparam ii2445.xy_mode = "";
defparam ii2445.mode = 1'b0;
defparam ii2445.config_data = 64'hffffffff00000003;
ADD_1BIT carry_12_ADD_8 (
	. a ( \carry_12_ADD_8.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[8]|qx_net  ),
	. ci ( \C14R23_csi_logic|cin_net  ),
	. co ( \carry_12_ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_ADD_8|s_net  )
);
FG6X2 ii2446 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[11]_net ,
		/* f [2] (nc) */ nc2622 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_i73_mac_u0|a_mac_out[15]_net 
	} ),
	. x ( ),
	. xy ( \ii2446|xy_net  )
);
defparam ii2446.x_mode = "";
defparam ii2446.xy_mode = "";
defparam ii2446.mode = 1'b0;
defparam ii2446.config_data = 64'haaaaaaaaaaaaaabb;
ADD_1BIT carry_12_ADD_9 (
	. a ( \carry_12_ADD_9.ainv  ),
	. b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_line_cnt_reg[9]|qx_net  ),
	. ci ( \carry_12_ADD_8|co_net  ),
	. co ( \carry_12_ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_12_ADD_9|s_net  )
);
FG6X2 ii2447 (
	. f ( {
		/* f [5] (nc) */ nc2623 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[4]_net 
	} ),
	. x ( ),
	. xy ( \ii2447|xy_net  )
);
defparam ii2447.x_mode = "";
defparam ii2447.xy_mode = "";
defparam ii2447.mode = 1;
defparam ii2447.config_data = 64'hffff0001ffff0001;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[14]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2448 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[5]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2624 
	} ),
	. x ( ),
	. xy ( \ii2448|xy_net  )
);
defparam ii2448.x_mode = "";
defparam ii2448.xy_mode = "";
defparam ii2448.mode = 1'b0;
defparam ii2448.config_data = 64'hff00ff00ff00ff03;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In2p_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2449 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[6]_net ,
		/* f [0] (nc) */ nc2625 
	} ),
	. x ( ),
	. xy ( \ii2449|xy_net  )
);
defparam ii2449.x_mode = "";
defparam ii2449.xy_mode = "";
defparam ii2449.mode = 1'b0;
defparam ii2449.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 ii2450 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[7]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] (nc) */ nc2626 
	} ),
	. x ( ),
	. xy ( \ii2450|xy_net  )
);
defparam ii2450.x_mode = "";
defparam ii2450.xy_mode = "";
defparam ii2450.mode = 1'b0;
defparam ii2450.config_data = 64'hff00ff00ff00ff03;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7]  (
	. di ( \ii2565|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2451 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[8]_net ,
		/* f [0] (nc) */ nc2627 
	} ),
	. x ( ),
	. xy ( \ii2451|xy_net  )
);
defparam ii2451.x_mode = "";
defparam ii2451.xy_mode = "";
defparam ii2451.mode = 1'b0;
defparam ii2451.config_data = 64'hffff0000ffff0003;
FG6X2 ii2452 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[9]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2628 
	} ),
	. x ( ),
	. xy ( \ii2452|xy_net  )
);
defparam ii2452.x_mode = "";
defparam ii2452.xy_mode = "";
defparam ii2452.mode = 1'b0;
defparam ii2452.config_data = 64'hff00ff00ff00ff03;
FG6X2 ii2453 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] (nc) */ nc2629 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[10]_net 
	} ),
	. x ( ),
	. xy ( \ii2453|xy_net  )
);
defparam ii2453.x_mode = "";
defparam ii2453.xy_mode = "";
defparam ii2453.mode = 1'b0;
defparam ii2453.config_data = 64'hf0f0f0f0f0f1f0f1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii2454 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] (nc) */ nc2630 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_i73_mac_u0|a_mac_out[11]_net 
	} ),
	. x ( ),
	. xy ( \ii2454|xy_net  )
);
defparam ii2454.x_mode = "";
defparam ii2454.xy_mode = "";
defparam ii2454.mode = 1'b0;
defparam ii2454.config_data = 64'hffffffff00000011;
FG6X2 ii2455 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[4]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2631 
	} ),
	. x ( ),
	. xy ( \ii2455|xy_net  )
);
defparam ii2455.x_mode = "";
defparam ii2455.xy_mode = "";
defparam ii2455.mode = 1'b0;
defparam ii2455.config_data = 64'hffff0000ffff0003;
CFG_NOTINV \carry_9_13__ADD_5.notinv0  (
	. i ( \TEST_PCKRTINSERT_mcu_arbiter_u_emif2apb_u0_dx32_genblk1_27__u_delaybuf|x_net  ),
	. o ( \carry_9_13__ADD_5.ainv  )
);
defparam \carry_9_13__ADD_5.notinv0 .SEL = 0;
FG6X2 ii2456 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[5]_net ,
		/* f [4] (nc) */ nc2632 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2456|xy_net  )
);
defparam ii2456.x_mode = "";
defparam ii2456.xy_mode = "";
defparam ii2456.mode = 1'b0;
defparam ii2456.config_data = 64'hff00ff00ff01ff01;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_In2p_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_sync_delay_hcnt_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2457 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[6]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2633 
	} ),
	. x ( ),
	. xy ( \ii2457|xy_net  )
);
defparam ii2457.x_mode = "";
defparam ii2457.xy_mode = "";
defparam ii2457.mode = 1'b0;
defparam ii2457.config_data = 64'hff00ff00ff00ff03;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_u_t7_ram_d1|doa[15]_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2458 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[7]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2634 
	} ),
	. x ( ),
	. xy ( \ii2458|xy_net  )
);
defparam ii2458.x_mode = "";
defparam ii2458.xy_mode = "";
defparam ii2458.mode = 1'b0;
defparam ii2458.config_data = 64'hff00ff00ff00ff03;
FG6X2 ii2459 (
	. f ( {
		/* f [5] (nc) */ nc2635 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[8]_net 
	} ),
	. x ( ),
	. xy ( \ii2459|xy_net  )
);
defparam ii2459.x_mode = "";
defparam ii2459.xy_mode = "";
defparam ii2459.mode = 1;
defparam ii2459.config_data = 64'hf0f0f0f1f0f0f0f1;
FG6X2 ii2460 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[9]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2636 
	} ),
	. x ( ),
	. xy ( \ii2460|xy_net  )
);
defparam ii2460.x_mode = "";
defparam ii2460.xy_mode = "";
defparam ii2460.mode = 1'b0;
defparam ii2460.config_data = 64'hffff0000ffff0003;
CFG_NOTINV \carry_9_5__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_9_5__ADD_8.ainv  )
);
defparam \carry_9_5__ADD_8.notinv0 .SEL = 1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8]  (
	. di ( \ii2566|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg.sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8] .CLKSRSEL = 1'b1;
FG6X2 ii2461 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[10]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2637 
	} ),
	. x ( ),
	. xy ( \ii2461|xy_net  )
);
defparam ii2461.x_mode = "";
defparam ii2461.xy_mode = "";
defparam ii2461.mode = 1'b0;
defparam ii2461.config_data = 64'hffff0000ffff0003;
FG6X2 ii2462 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] (nc) */ nc2638 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_i73_mac_u0|a_mac_out[11]_net 
	} ),
	. x ( ),
	. xy ( \ii2462|xy_net  )
);
defparam ii2462.x_mode = "";
defparam ii2462.xy_mode = "";
defparam ii2462.mode = 1'b0;
defparam ii2462.config_data = 64'hffff0000ffff0005;
LBUF \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0  (
	. asr ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii3381|xy_net  ),
	. mclkb ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_EN = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_cmd_byte_count_reg[12].lbuf0 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_9_12__ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R14_lut_4|x_net  ),
	. o ( \carry_9_12__ADD_4.ainv  )
);
defparam \carry_9_12__ADD_4.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[13].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2463 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[4]_net ,
		/* f [1] (nc) */ nc2639 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2463|xy_net  )
);
defparam ii2463.x_mode = "";
defparam ii2463.xy_mode = "";
defparam ii2463.mode = 1'b0;
defparam ii2463.config_data = 64'hff00ff00ff00ff05;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t23_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii2464 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[5]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] (nc) */ nc2640 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net 
	} ),
	. x ( ),
	. xy ( \ii2464|xy_net  )
);
defparam ii2464.x_mode = "";
defparam ii2464.xy_mode = "";
defparam ii2464.mode = 1'b0;
defparam ii2464.config_data = 64'haaaaaaaaaaaaabab;
FG6X2 ii2465 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[6]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2641 
	} ),
	. x ( ),
	. xy ( \ii2465|xy_net  )
);
defparam ii2465.x_mode = "";
defparam ii2465.xy_mode = "";
defparam ii2465.mode = 1'b0;
defparam ii2465.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 ii2466 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[7]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2642 
	} ),
	. x ( ),
	. xy ( \ii2466|xy_net  )
);
defparam ii2466.x_mode = "";
defparam ii2466.xy_mode = "";
defparam ii2466.mode = 1'b0;
defparam ii2466.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 TEST_PCKRTINSERT_C18R13_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2643 ,
		/* f [4] (nc) */ nc2644 ,
		/* f [3] (nc) */ nc2645 ,
		/* f [2] (nc) */ nc2646 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[1]|qx_net ,
		/* f [0] (nc) */ nc2647 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R13_lut_1|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R13_lut_1.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R13_lut_1.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R13_lut_1.mode = 1;
defparam TEST_PCKRTINSERT_C18R13_lut_1.config_data = 64'h3333333355555555;
CFG_NOTINV \carry_9_4__ADD_7.notinv0  (
	. i ( \TEST_PCKRTINSERT_C8R8_lut_7|x_net  ),
	. o ( \carry_9_4__ADD_7.ainv  )
);
defparam \carry_9_4__ADD_7.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_2_[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2467 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[8]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] (nc) */ nc2648 
	} ),
	. x ( ),
	. xy ( \ii2467|xy_net  )
);
defparam ii2467.x_mode = "";
defparam ii2467.xy_mode = "";
defparam ii2467.mode = 1'b0;
defparam ii2467.config_data = 64'hcccccccccccccccf;
FG6X2 TEST_PCKRTINSERT_C18R13_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc2649 ,
		/* f [4] (nc) */ nc2650 ,
		/* f [3] (nc) */ nc2651 ,
		/* f [2] (nc) */ nc2652 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[2]|qx_net ,
		/* f [0] (nc) */ nc2653 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R13_lut_2|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R13_lut_2.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R13_lut_2.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R13_lut_2.mode = 1;
defparam TEST_PCKRTINSERT_C18R13_lut_2.config_data = 64'h3333333355555555;
FG6X2 ii2468 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[9]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2654 
	} ),
	. x ( ),
	. xy ( \ii2468|xy_net  )
);
defparam ii2468.x_mode = "";
defparam ii2468.xy_mode = "";
defparam ii2468.mode = 1'b0;
defparam ii2468.config_data = 64'hff00ff00ff00ff03;
FG6X2 TEST_PCKRTINSERT_C18R13_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc2655 ,
		/* f [4] (nc) */ nc2656 ,
		/* f [3] (nc) */ nc2657 ,
		/* f [2] (nc) */ nc2658 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[3]|qx_net ,
		/* f [0] (nc) */ nc2659 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R13_lut_3|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R13_lut_3.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R13_lut_3.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R13_lut_3.mode = 1;
defparam TEST_PCKRTINSERT_C18R13_lut_3.config_data = 64'h3333333355555555;
CFG_NOTINV \carry_9_11__ADD_3.notinv0  (
	. i ( \TEST_PCKRTINSERT_C20R8_lut_3|x_net  ),
	. o ( \carry_9_11__ADD_3.ainv  )
);
defparam \carry_9_11__ADD_3.notinv0 .SEL = 0;
FG6X2 ii2469 (
	. f ( {
		/* f [5] (nc) */ nc2660 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[10]_net 
	} ),
	. x ( ),
	. xy ( \ii2469|xy_net  )
);
defparam ii2469.x_mode = "";
defparam ii2469.xy_mode = "";
defparam ii2469.mode = 1;
defparam ii2469.config_data = 64'hffff0001ffff0001;
FG6X2 ii2470 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[11]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2661 
	} ),
	. x ( ),
	. xy ( \ii2470|xy_net  )
);
defparam ii2470.x_mode = "";
defparam ii2470.xy_mode = "";
defparam ii2470.mode = 1'b0;
defparam ii2470.config_data = 64'hffff0000ffff0003;
FG6X2 TEST_PCKRTINSERT_C18R13_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc2662 ,
		/* f [4] (nc) */ nc2663 ,
		/* f [3] (nc) */ nc2664 ,
		/* f [2] (nc) */ nc2665 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[4]|qx_net ,
		/* f [0] (nc) */ nc2666 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R13_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R13_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R13_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R13_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C18R13_lut_4.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9]  (
	. di ( \ii2567|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_reg_reg_0_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9] .CLKSRSEL = 1'b1;
FG6X2 ii2471 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[4]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2667 
	} ),
	. x ( ),
	. xy ( \ii2471|xy_net  )
);
defparam ii2471.x_mode = "";
defparam ii2471.xy_mode = "";
defparam ii2471.mode = 1'b0;
defparam ii2471.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 TEST_PCKRTINSERT_C18R13_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc2668 ,
		/* f [4] (nc) */ nc2669 ,
		/* f [3] (nc) */ nc2670 ,
		/* f [2] (nc) */ nc2671 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[5]|qx_net ,
		/* f [0] (nc) */ nc2672 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R13_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R13_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R13_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R13_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C18R13_lut_5.config_data = 64'h3333333355555555;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_In2p_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2472 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[5]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] (nc) */ nc2673 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2472|xy_net  )
);
defparam ii2472.x_mode = "";
defparam ii2472.xy_mode = "";
defparam ii2472.mode = 1'b0;
defparam ii2472.config_data = 64'hff00ff00ff00ff05;
FG6X2 TEST_PCKRTINSERT_C18R13_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc2674 ,
		/* f [4] (nc) */ nc2675 ,
		/* f [3] (nc) */ nc2676 ,
		/* f [2] (nc) */ nc2677 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc2678 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R13_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R13_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R13_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R13_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C18R13_lut_6.config_data = 64'h3333333355555555;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[0].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[1] .CLKSRSEL = 1'b1;
FG6X2 ii2473 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] (nc) */ nc2679 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[6]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2473|xy_net  )
);
defparam ii2473.x_mode = "";
defparam ii2473.xy_mode = "";
defparam ii2473.mode = 1'b0;
defparam ii2473.config_data = 64'hffffffff00010001;
FG6X2 TEST_PCKRTINSERT_C18R13_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc2680 ,
		/* f [4] (nc) */ nc2681 ,
		/* f [3] (nc) */ nc2682 ,
		/* f [2] (nc) */ nc2683 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t5_out1_1_reg[7]|qx_net ,
		/* f [0] (nc) */ nc2684 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R13_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R13_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R13_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R13_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C18R13_lut_7.config_data = 64'h3333333355555555;
CFG_NOTINV \carry_9_3__ADD_6.notinv0  (
	. i ( \TEST_PCKRTINSERT_C10R12_lut_6|x_net  ),
	. o ( \carry_9_3__ADD_6.ainv  )
);
defparam \carry_9_3__ADD_6.notinv0 .SEL = 0;
FG6X2 ii2474 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[7]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] (nc) */ nc2685 
	} ),
	. x ( ),
	. xy ( \ii2474|xy_net  )
);
defparam ii2474.x_mode = "";
defparam ii2474.xy_mode = "";
defparam ii2474.mode = 1'b0;
defparam ii2474.config_data = 64'hff00ff00ff00ff03;
FIFOCTRL18KV1 \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl  (
	. clka ( \u_gbuf_u_gbuf|out_net  ),
	. clkb ( \u_pll_pll_u0|CO0_net  ),
	. empty ( ),
	. full ( ),
	. overflow ( ),
	. peek_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.peek_rd_en  ),
	. prog_empty ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst|almostempty_net  ),
	. prog_full ( ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rd_mem_n  ),
	. rd_req_n ( \ii1985|xy_net  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.rptr [0]
	} ),
	. rst_n ( \ii1987|xy_net  ),
	. underflow ( ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.wr_mem_n  ),
	. wr_req_n ( \ii1988|xy_net  ),
	. wrdp_rd_flag ( ),
	. write_drop ( \GND_0_inst|Y_net  ),
	. write_save ( \GND_0_inst|Y_net  )
);
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .R_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .DEPTH_EXT_MODE = 3;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .W_WIDTH = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .USR_PE = 8160;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u1_hardfifo_u_inst.u0_fifo_ctrl .USR_PF = 15840;
FG6X2 ii2475 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] (nc) */ nc2686 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[8]_net 
	} ),
	. x ( ),
	. xy ( \ii2475|xy_net  )
);
defparam ii2475.x_mode = "";
defparam ii2475.xy_mode = "";
defparam ii2475.mode = 1'b0;
defparam ii2475.config_data = 64'hffff0000ffff0011;
LBUF \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1  (
	. asr ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_EN = 1'b0;
defparam \uut_dataReadBack_mipi_periph_rx_cmd_d_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_9_10__ADD_2.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R11_lut_2|x_net  ),
	. o ( \carry_9_10__ADD_2.ainv  )
);
defparam \carry_9_10__ADD_2.notinv0 .SEL = 0;
FG6X2 ii2476 (
	. f ( {
		/* f [5] (nc) */ nc2687 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[9]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2476|xy_net  )
);
defparam ii2476.x_mode = "";
defparam ii2476.xy_mode = "";
defparam ii2476.mode = 1;
defparam ii2476.config_data = 64'hffff0001ffff0001;
CFG_NOTINV \carry_13_ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_7.ainv  )
);
defparam \carry_13_ADD_7.notinv0 .SEL = 1;
FG6X2 ii2477 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] (nc) */ nc2688 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[10]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2477|xy_net  )
);
defparam ii2477.x_mode = "";
defparam ii2477.xy_mode = "";
defparam ii2477.mode = 1'b0;
defparam ii2477.config_data = 64'hffffffff00010001;
FG6X2 ii2478 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] (nc) */ nc2689 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_i73_mac_u0|a_mac_out[11]_net 
	} ),
	. x ( ),
	. xy ( \ii2478|xy_net  )
);
defparam ii2478.x_mode = "";
defparam ii2478.xy_mode = "";
defparam ii2478.mode = 1'b0;
defparam ii2478.config_data = 64'hffff0000ffff0011;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_1_In2p_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2479 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[4]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] (nc) */ nc2690 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2479|xy_net  )
);
defparam ii2479.x_mode = "";
defparam ii2479.xy_mode = "";
defparam ii2479.mode = 1'b0;
defparam ii2479.config_data = 64'hff00ff00ff00ff05;
FG6X2 ii2480 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[5]_net ,
		/* f [1] (nc) */ nc2691 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2480|xy_net  )
);
defparam ii2480.x_mode = "";
defparam ii2480.xy_mode = "";
defparam ii2480.mode = 1'b0;
defparam ii2480.config_data = 64'hffffffff00000005;
FG6X2 ii2481 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[6]_net ,
		/* f [0] (nc) */ nc2692 
	} ),
	. x ( ),
	. xy ( \ii2481|xy_net  )
);
defparam ii2481.x_mode = "";
defparam ii2481.xy_mode = "";
defparam ii2481.mode = 1'b0;
defparam ii2481.config_data = 64'hffffffff00000003;
EMBMUX5S4 C12R1emb5k_misc_1_u4_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_4 )
);
defparam C12R1emb5k_misc_1_u4_b_mux.SEL = 12;
FG6X2 ii2482 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[7]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2693 
	} ),
	. x ( ),
	. xy ( \ii2482|xy_net  )
);
defparam ii2482.x_mode = "";
defparam ii2482.xy_mode = "";
defparam ii2482.mode = 1'b0;
defparam ii2482.config_data = 64'hffffffff00000003;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2] .CLKSRSEL = 1'b1;
FG6X2 ii2483 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[8]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2694 
	} ),
	. x ( ),
	. xy ( \ii2483|xy_net  )
);
defparam ii2483.x_mode = "";
defparam ii2483.xy_mode = "";
defparam ii2483.mode = 1'b0;
defparam ii2483.config_data = 64'hffffffff00000003;
FG6X2 ii2484 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] (nc) */ nc2695 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[9]_net 
	} ),
	. x ( ),
	. xy ( \ii2484|xy_net  )
);
defparam ii2484.x_mode = "";
defparam ii2484.xy_mode = "";
defparam ii2484.mode = 1'b0;
defparam ii2484.config_data = 64'hffff0000ffff0005;
FG6X2 PCKRTINSERT_C16R6_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc2696 ,
		/* f [4] (nc) */ nc2697 ,
		/* f [3] (nc) */ nc2698 ,
		/* f [2] (nc) */ nc2699 ,
		/* f [1] (nc) */ nc2700 ,
		/* f [0] */ \glue_rx_packet_tx_packet_to_sc_fifo_u1_hardfifo_u_inst|dout[5]_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C16R6_lut_0|xy_net  )
);
defparam PCKRTINSERT_C16R6_lut_0.mode = 1;
defparam PCKRTINSERT_C16R6_lut_0.config_data = 64'h5555555555555555;
FG6X2 ii2485 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[10]_net ,
		/* f [0] (nc) */ nc2701 
	} ),
	. x ( ),
	. xy ( \ii2485|xy_net  )
);
defparam ii2485.x_mode = "";
defparam ii2485.xy_mode = "";
defparam ii2485.mode = 1'b0;
defparam ii2485.config_data = 64'hff00ff00ff00ff03;
FG6X2 ii2486 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_i73_mac_u0|a_mac_out[11]_net ,
		/* f [0] (nc) */ nc2702 
	} ),
	. x ( ),
	. xy ( \ii2486|xy_net  )
);
defparam ii2486.x_mode = "";
defparam ii2486.xy_mode = "";
defparam ii2486.mode = 1'b0;
defparam ii2486.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 ii2487 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[4]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] (nc) */ nc2703 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2487|xy_net  )
);
defparam ii2487.x_mode = "";
defparam ii2487.xy_mode = "";
defparam ii2487.mode = 1'b0;
defparam ii2487.config_data = 64'hffff0000ffff0005;
FG6X2 ii2488 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[5]_net ,
		/* f [0] (nc) */ nc2704 
	} ),
	. x ( ),
	. xy ( \ii2488|xy_net  )
);
defparam ii2488.x_mode = "";
defparam ii2488.xy_mode = "";
defparam ii2488.mode = 1'b0;
defparam ii2488.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 ii2489 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[6]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2705 
	} ),
	. x ( ),
	. xy ( \ii2489|xy_net  )
);
defparam ii2489.x_mode = "";
defparam ii2489.xy_mode = "";
defparam ii2489.mode = 1'b0;
defparam ii2489.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 ii2490 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[7]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2706 
	} ),
	. x ( ),
	. xy ( \ii2490|xy_net  )
);
defparam ii2490.x_mode = "";
defparam ii2490.xy_mode = "";
defparam ii2490.mode = 1'b0;
defparam ii2490.config_data = 64'hffff0000ffff0003;
FG6X2 ii2500 (
	. f ( {
		/* f [5] (nc) */ nc2707 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[9]_net 
	} ),
	. x ( ),
	. xy ( \ii2500|xy_net  )
);
defparam ii2500.x_mode = "";
defparam ii2500.xy_mode = "";
defparam ii2500.mode = 1;
defparam ii2500.config_data = 64'hffff0001ffff0001;
FG6X2 ii2491 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[8]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] (nc) */ nc2708 
	} ),
	. x ( ),
	. xy ( \ii2491|xy_net  )
);
defparam ii2491.x_mode = "";
defparam ii2491.xy_mode = "";
defparam ii2491.mode = 1'b0;
defparam ii2491.config_data = 64'hcccccccccccccccf;
FG6X2 ii2501 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] (nc) */ nc2709 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[10]_net 
	} ),
	. x ( ),
	. xy ( \ii2501|xy_net  )
);
defparam ii2501.x_mode = "";
defparam ii2501.xy_mode = "";
defparam ii2501.mode = 1'b0;
defparam ii2501.config_data = 64'hffff0000ffff0005;
EMBMUX5S4 C12R17emb5k_misc_1_u15_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[31]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_15 )
);
defparam C12R17emb5k_misc_1_u15_b_mux.SEL = 4'b0000;
FG6X2 ii2492 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[9]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] (nc) */ nc2710 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2492|xy_net  )
);
defparam ii2492.x_mode = "";
defparam ii2492.xy_mode = "";
defparam ii2492.mode = 1'b0;
defparam ii2492.config_data = 64'hff00ff00ff00ff11;
FG6X2 ii2502 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[11]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] (nc) */ nc2711 
	} ),
	. x ( ),
	. xy ( \ii2502|xy_net  )
);
defparam ii2502.x_mode = "";
defparam ii2502.xy_mode = "";
defparam ii2502.mode = 1'b0;
defparam ii2502.config_data = 64'hffff0000ffff0003;
CFG_NOTINV \carry_9_9__ADD_1.notinv0  (
	. i ( \TEST_PCKRTINSERT_C18R13_lut_1|x_net  ),
	. o ( \carry_9_9__ADD_1.ainv  )
);
defparam \carry_9_9__ADD_1.notinv0 .SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[3] .CLKSRSEL = 1'b1;
FG6X2 ii2493 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[10]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] (nc) */ nc2712 
	} ),
	. x ( ),
	. xy ( \ii2493|xy_net  )
);
defparam ii2493.x_mode = "";
defparam ii2493.xy_mode = "";
defparam ii2493.mode = 1'b0;
defparam ii2493.config_data = 64'hcccccccccccccccf;
FG6X2 ii2503 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[4]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2713 
	} ),
	. x ( ),
	. xy ( \ii2503|xy_net  )
);
defparam ii2503.x_mode = "";
defparam ii2503.xy_mode = "";
defparam ii2503.mode = 1'b0;
defparam ii2503.config_data = 64'hffff0000ffff0003;
LBUF \rstn_r_reg.lbuf1  (
	. asr ( \rstn_r_reg.sr1  ),
	. clk ( \u_osc|OSC_net  ),
	. en ( ),
	. mclkb ( \rstn_r_reg.mclk1b  ),
	. sclk ( \rstn_r_reg.sclk1  ),
	. sr ( )
);
defparam \rstn_r_reg.lbuf1 .CFG_SYNC = 1;
defparam \rstn_r_reg.lbuf1 .CFG_LAT = 0;
defparam \rstn_r_reg.lbuf1 .CFG_INV_SR = 1'b1;
defparam \rstn_r_reg.lbuf1 .CFG_INV = 0;
defparam \rstn_r_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \rstn_r_reg.lbuf1 .CFG_INV_EN = 0;
defparam \rstn_r_reg.lbuf1 .CFG_EN = 1'b0;
defparam \rstn_r_reg.lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 TEST_PCKRTINSERT_C18R9_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc2714 ,
		/* f [4] (nc) */ nc2715 ,
		/* f [3] (nc) */ nc2716 ,
		/* f [2] (nc) */ nc2717 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[4]|qx_net ,
		/* f [0] (nc) */ nc2718 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R9_lut_4|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R9_lut_4.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R9_lut_4.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R9_lut_4.mode = 1;
defparam TEST_PCKRTINSERT_C18R9_lut_4.config_data = 64'h3333333355555555;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_In2p_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2494 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_3_i73_mac_u0|a_mac_out[11]_net ,
		/* f [0] (nc) */ nc2719 
	} ),
	. x ( ),
	. xy ( \ii2494|xy_net  )
);
defparam ii2494.x_mode = "";
defparam ii2494.xy_mode = "";
defparam ii2494.mode = 1'b0;
defparam ii2494.config_data = 64'hffffffff00000003;
FG6X2 ii2504 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[5]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2720 
	} ),
	. x ( ),
	. xy ( \ii2504|xy_net  )
);
defparam ii2504.x_mode = "";
defparam ii2504.xy_mode = "";
defparam ii2504.mode = 1'b0;
defparam ii2504.config_data = 64'hff00ff00ff00ff03;
FG6X2 TEST_PCKRTINSERT_C18R9_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc2721 ,
		/* f [4] (nc) */ nc2722 ,
		/* f [3] (nc) */ nc2723 ,
		/* f [2] (nc) */ nc2724 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[5]|qx_net ,
		/* f [0] (nc) */ nc2725 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R9_lut_5|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R9_lut_5.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R9_lut_5.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R9_lut_5.mode = 1;
defparam TEST_PCKRTINSERT_C18R9_lut_5.config_data = 64'h3333333355555555;
FG6X2 ii2495 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[4]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] (nc) */ nc2726 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2495|xy_net  )
);
defparam ii2495.x_mode = "";
defparam ii2495.xy_mode = "";
defparam ii2495.mode = 1'b0;
defparam ii2495.config_data = 64'hffff0000ffff0005;
FG6X2 ii2505 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[6]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2727 
	} ),
	. x ( ),
	. xy ( \ii2505|xy_net  )
);
defparam ii2505.x_mode = "";
defparam ii2505.xy_mode = "";
defparam ii2505.mode = 1'b0;
defparam ii2505.config_data = 64'hf0f0f0f0f0f0f0f3;
FG6X2 TEST_PCKRTINSERT_C18R9_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc2728 ,
		/* f [4] (nc) */ nc2729 ,
		/* f [3] (nc) */ nc2730 ,
		/* f [2] (nc) */ nc2731 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[6]|qx_net ,
		/* f [0] (nc) */ nc2732 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R9_lut_6|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R9_lut_6.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R9_lut_6.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R9_lut_6.mode = 1;
defparam TEST_PCKRTINSERT_C18R9_lut_6.config_data = 64'h3333333355555555;
FG6X2 ii2496 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] (nc) */ nc2733 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[5]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net 
	} ),
	. x ( ),
	. xy ( \ii2496|xy_net  )
);
defparam ii2496.x_mode = "";
defparam ii2496.xy_mode = "";
defparam ii2496.mode = 1'b0;
defparam ii2496.config_data = 64'haaaaaaaaaaaaabab;
FG6X2 ii2506 (
	. f ( {
		/* f [5] (nc) */ nc2734 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[7]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net 
	} ),
	. x ( ),
	. xy ( \ii2506|xy_net  )
);
defparam ii2506.x_mode = "";
defparam ii2506.xy_mode = "";
defparam ii2506.mode = 1;
defparam ii2506.config_data = 64'hcccccccdcccccccd;
FG6X2 TEST_PCKRTINSERT_C18R9_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc2735 ,
		/* f [4] (nc) */ nc2736 ,
		/* f [3] (nc) */ nc2737 ,
		/* f [2] (nc) */ nc2738 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_9_reg[7]|qx_net ,
		/* f [0] (nc) */ nc2739 
	} ),
	. x ( \TEST_PCKRTINSERT_C18R9_lut_7|x_net  ),
	. xy ( )
);
defparam TEST_PCKRTINSERT_C18R9_lut_7.x_mode = "1";
defparam TEST_PCKRTINSERT_C18R9_lut_7.xy_mode = "";
defparam TEST_PCKRTINSERT_C18R9_lut_7.mode = 1;
defparam TEST_PCKRTINSERT_C18R9_lut_7.config_data = 64'h3333333355555555;
FG6X2 ii2497 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[6]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] (nc) */ nc2740 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2497|xy_net  )
);
defparam ii2497.x_mode = "";
defparam ii2497.xy_mode = "";
defparam ii2497.mode = 1'b0;
defparam ii2497.config_data = 64'hffff0000ffff0005;
FG6X2 ii2507 (
	. f ( {
		/* f [5] (nc) */ nc2741 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[8]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net 
	} ),
	. x ( ),
	. xy ( \ii2507|xy_net  )
);
defparam ii2507.x_mode = "";
defparam ii2507.xy_mode = "";
defparam ii2507.mode = 1;
defparam ii2507.config_data = 64'hff00ff01ff00ff01;
FG6X2 ii2498 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[7]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2742 
	} ),
	. x ( ),
	. xy ( \ii2498|xy_net  )
);
defparam ii2498.x_mode = "";
defparam ii2498.xy_mode = "";
defparam ii2498.mode = 1'b0;
defparam ii2498.config_data = 64'hff00ff00ff00ff03;
FG6X2 ii2508 (
	. f ( {
		/* f [5] (nc) */ nc2743 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[9]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net 
	} ),
	. x ( ),
	. xy ( \ii2508|xy_net  )
);
defparam ii2508.x_mode = "";
defparam ii2508.xy_mode = "";
defparam ii2508.mode = 1;
defparam ii2508.config_data = 64'hff00ff01ff00ff01;
CFG_NOTINV \carry_9_8__ADD_0.notinv0  (
	. i ( \TEST_PCKRTINSERT_ii2675|x_net  ),
	. o ( \carry_9_8__ADD_0.ainv  )
);
defparam \carry_9_8__ADD_0.notinv0 .SEL = 0;
FG6X2 ii2499 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[8]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] (nc) */ nc2744 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_4_i73_mac_u0|a_mac_out[15]_net 
	} ),
	. x ( ),
	. xy ( \ii2499|xy_net  )
);
defparam ii2499.x_mode = "";
defparam ii2499.xy_mode = "";
defparam ii2499.mode = 1'b0;
defparam ii2499.config_data = 64'haaaaaaaaaaaaaabb;
FG6X2 ii2509 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[10]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2745 
	} ),
	. x ( ),
	. xy ( \ii2509|xy_net  )
);
defparam ii2509.x_mode = "";
defparam ii2509.xy_mode = "";
defparam ii2509.mode = 1'b0;
defparam ii2509.config_data = 64'hffffffff00000003;
FG6X2 ii2510 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_i73_mac_u0|a_mac_out[11]_net ,
		/* f [0] (nc) */ nc2746 
	} ),
	. x ( ),
	. xy ( \ii2510|xy_net  )
);
defparam ii2510.x_mode = "";
defparam ii2510.xy_mode = "";
defparam ii2510.mode = 1'b0;
defparam ii2510.config_data = 64'hffffffff00000003;
FG6X2 ii2511 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[4]_net ,
		/* f [2] (nc) */ nc2747 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2511|xy_net  )
);
defparam ii2511.x_mode = "";
defparam ii2511.xy_mode = "";
defparam ii2511.mode = 1'b0;
defparam ii2511.config_data = 64'hffffffff00000011;
FG6X2 ii2512 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[5]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] (nc) */ nc2748 
	} ),
	. x ( ),
	. xy ( \ii2512|xy_net  )
);
defparam ii2512.x_mode = "";
defparam ii2512.xy_mode = "";
defparam ii2512.mode = 1'b0;
defparam ii2512.config_data = 64'hcccccccccccccccf;
FG6X2 ii2513 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] (nc) */ nc2749 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[6]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2513|xy_net  )
);
defparam ii2513.x_mode = "";
defparam ii2513.xy_mode = "";
defparam ii2513.mode = 1'b0;
defparam ii2513.config_data = 64'hffffffff00010001;
FG6X2 ii2514 (
	. f ( {
		/* f [5] (nc) */ nc2750 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[7]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net 
	} ),
	. x ( ),
	. xy ( \ii2514|xy_net  )
);
defparam ii2514.x_mode = "";
defparam ii2514.xy_mode = "";
defparam ii2514.mode = 1;
defparam ii2514.config_data = 64'hcccccccdcccccccd;
LBUF \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t37_out1_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_11_In1p_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2515 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[8]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net ,
		/* f [0] (nc) */ nc2751 
	} ),
	. x ( ),
	. xy ( \ii2515|xy_net  )
);
defparam ii2515.x_mode = "";
defparam ii2515.xy_mode = "";
defparam ii2515.mode = 1'b0;
defparam ii2515.config_data = 64'hffff0000ffff0003;
FG6X2 ii2516 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[9]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] (nc) */ nc2752 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2516|xy_net  )
);
defparam ii2516.x_mode = "";
defparam ii2516.xy_mode = "";
defparam ii2516.mode = 1'b0;
defparam ii2516.config_data = 64'hf0f0f0f0f0f0f1f1;
FG6X2 ii2517 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[10]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net ,
		/* f [2] (nc) */ nc2753 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net 
	} ),
	. x ( ),
	. xy ( \ii2517|xy_net  )
);
defparam ii2517.x_mode = "";
defparam ii2517.xy_mode = "";
defparam ii2517.mode = 1'b0;
defparam ii2517.config_data = 64'hccccccccccccccdd;
FG6X2 ii2518 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[12]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_6_i73_mac_u0|a_mac_out[11]_net ,
		/* f [0] (nc) */ nc2754 
	} ),
	. x ( ),
	. xy ( \ii2518|xy_net  )
);
defparam ii2518.x_mode = "";
defparam ii2518.xy_mode = "";
defparam ii2518.mode = 1'b0;
defparam ii2518.config_data = 64'hff00ff00ff00ff03;
FG6X2 ii2519 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[4]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [0] (nc) */ nc2755 
	} ),
	. x ( ),
	. xy ( \ii2519|xy_net  )
);
defparam ii2519.x_mode = "";
defparam ii2519.xy_mode = "";
defparam ii2519.mode = 1'b0;
defparam ii2519.config_data = 64'hcccccccccccccccf;
FG6X2 ii2520 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] (nc) */ nc2756 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[5]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net 
	} ),
	. x ( ),
	. xy ( \ii2520|xy_net  )
);
defparam ii2520.x_mode = "";
defparam ii2520.xy_mode = "";
defparam ii2520.mode = 1'b0;
defparam ii2520.config_data = 64'hff00ff00ff01ff01;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]  (
	. di ( \ii2617|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10] .CLKSRSEL = 1'b1;
FG6X2 ii2521 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[6]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* f [0] (nc) */ nc2757 
	} ),
	. x ( ),
	. xy ( \ii2521|xy_net  )
);
defparam ii2521.x_mode = "";
defparam ii2521.xy_mode = "";
defparam ii2521.mode = 1'b0;
defparam ii2521.config_data = 64'hff00ff00ff00ff03;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[61].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2522 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[7]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] (nc) */ nc2758 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2522|xy_net  )
);
defparam ii2522.x_mode = "";
defparam ii2522.xy_mode = "";
defparam ii2522.mode = 1'b0;
defparam ii2522.config_data = 64'hffffffff00000005;
CFG_NOTINV \carry_11_ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_9.ainv  )
);
defparam \carry_11_ADD_9.notinv0 .SEL = 1;
FG6X2 ii2523 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] (nc) */ nc2759 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[8]_net 
	} ),
	. x ( ),
	. xy ( \ii2523|xy_net  )
);
defparam ii2523.x_mode = "";
defparam ii2523.xy_mode = "";
defparam ii2523.mode = 1'b0;
defparam ii2523.config_data = 64'hff00ff00ff00ff11;
FG6X2 ii2524 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[9]_net ,
		/* f [0] (nc) */ nc2760 
	} ),
	. x ( ),
	. xy ( \ii2524|xy_net  )
);
defparam ii2524.x_mode = "";
defparam ii2524.xy_mode = "";
defparam ii2524.mode = 1'b0;
defparam ii2524.config_data = 64'hffff0000ffff0003;
FG6X2 ii2525 (
	. f ( {
		/* f [5] (nc) */ nc2761 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[10]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2525|xy_net  )
);
defparam ii2525.x_mode = "";
defparam ii2525.xy_mode = "";
defparam ii2525.mode = 1;
defparam ii2525.config_data = 64'hff00ff01ff00ff01;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In2p_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2526 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[12]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[15]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[13]_net ,
		/* f [2] (nc) */ nc2762 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[11]_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_i73_mac_u0|a_mac_out[14]_net 
	} ),
	. x ( ),
	. xy ( \ii2526|xy_net  )
);
defparam ii2526.x_mode = "";
defparam ii2526.xy_mode = "";
defparam ii2526.mode = 1'b0;
defparam ii2526.config_data = 64'hffff0000ffff0011;
CFGINV C18R17_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C18R17_altinv|o_net  )
);
defparam C18R17_altinv.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]  (
	. di ( \PCKRTINSERT_C10R10_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_OUT C16R7_cso_logic (
	. p0b ( \carry_9_ADD_4|pb_net  ),
	. p1b ( \carry_9_ADD_5|pb_net  ),
	. p2b ( \carry_9_ADD_6|pb_net  ),
	. p3b ( \carry_9_ADD_7|pb_net  ),
	. p4outb ( \C16R7_cso_logic|p4outb_net  ),
	. p8outb ( \C16R7_cso_logic|p8outb_net  ),
	. plower4 ( \C16R7_and4_logic|o_net  ),
	. r4outb ( \C16R7_cso_logic|r4outb_net  )
);
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]  (
	. di ( \ii2625|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_2_In2p_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]  (
	. di ( \ii2629|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_10_In1p_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
CFGINV C20R16_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C20R16_altinv|o_net  )
);
defparam C20R16_altinv.SEL = 1;
FG6X2 ii2556 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [3] */ \carry_13_ADD_12|s_net ,
		/* f [2] */ \ii2555|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2763 
	} ),
	. x ( ),
	. xy ( \ii2556|xy_net  )
);
defparam ii2556.x_mode = "";
defparam ii2556.xy_mode = "";
defparam ii2556.mode = 1'b0;
defparam ii2556.config_data = 64'h33f300f03f3f0f0f;
FG6X2 ii2557 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[10]|qx_net ,
		/* f [4] */ \carry_13_ADD_10|s_net ,
		/* f [3] */ \carry_13_ADD_12|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [1] */ \ii2555|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2557|xy_net  )
);
defparam ii2557.x_mode = "";
defparam ii2557.xy_mode = "";
defparam ii2557.mode = 1'b0;
defparam ii2557.config_data = 64'h0a0a0ace3b3b3bff;
EMBMUX5S4 C12R1emb5k_misc_1_u0_b_mux (
	. i0 ( ),
	. i1 ( ),
	. i2 ( \glue_rx_packet_tx_packet_rx_hsync_reg|qx_net  ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R1_c1r1_db_0 )
);
defparam C12R1emb5k_misc_1_u0_b_mux.SEL = 12;
FG6X2 ii2558 (
	. f ( {
		/* f [5] */ \carry_13_ADD_12|s_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[11]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [1] */ \ii2555|xy_net ,
		/* f [0] */ \carry_13_ADD_11|s_net 
	} ),
	. x ( ),
	. xy ( \ii2558|xy_net  )
);
defparam ii2558.x_mode = "";
defparam ii2558.xy_mode = "";
defparam ii2558.mode = 1'b0;
defparam ii2558.config_data = 64'h0f3f00334f7f4477;
FG6X2 ii2559 (
	. f ( {
		/* f [5] */ \carry_13_ADD_1|s_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [2] */ \ii2555|xy_net ,
		/* f [1] */ \carry_13_ADD_12|s_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2559|xy_net  )
);
defparam ii2559.x_mode = "";
defparam ii2559.xy_mode = "";
defparam ii2559.mode = 1'b0;
defparam ii2559.config_data = 64'h05ff050535ff3535;
FG6X2 ii2560 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [2] */ \carry_13_ADD_12|s_net ,
		/* f [1] */ \carry_13_ADD_2|s_net ,
		/* f [0] */ \ii2555|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2560|xy_net  )
);
defparam ii2560.x_mode = "";
defparam ii2560.xy_mode = "";
defparam ii2560.mode = 1'b0;
defparam ii2560.config_data = 64'h02ff57ff02025757;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]  (
	. di ( \ii2633|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14] .CLKSRSEL = 1'b1;
FG6X2 ii2561 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[3]|qx_net ,
		/* f [3] */ \ii2555|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [1] */ \carry_13_ADD_3|s_net ,
		/* f [0] */ \carry_13_ADD_12|s_net 
	} ),
	. x ( ),
	. xy ( \ii2561|xy_net  )
);
defparam ii2561.x_mode = "";
defparam ii2561.xy_mode = "";
defparam ii2561.mode = 1'b0;
defparam ii2561.config_data = 64'h1f0f1fff110011ff;
FG6X2 ii2562 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[4]|qx_net ,
		/* f [3] */ \carry_13_ADD_4|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [1] */ \carry_13_ADD_12|s_net ,
		/* f [0] */ \ii2555|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2562|xy_net  )
);
defparam ii2562.x_mode = "";
defparam ii2562.xy_mode = "";
defparam ii2562.mode = 1'b0;
defparam ii2562.config_data = 64'h0f2f5f7f00225577;
FG6X2 ii2563 (
	. f ( {
		/* f [5] */ \carry_13_ADD_5|s_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [2] */ \carry_13_ADD_12|s_net ,
		/* f [1] */ \ii2555|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2563|xy_net  )
);
defparam ii2563.x_mode = "";
defparam ii2563.xy_mode = "";
defparam ii2563.mode = 1'b0;
defparam ii2563.config_data = 64'h1111ff111d1dff1d;
BRAM18KV1 \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* a_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \VCC_0_inst|Y_net ,
		/* b_addr_ext [0] */ \VCC_0_inst|Y_net 
	} ),
	. c1r1_aa ( )
,
	. c1r1_ab ( )
,
	. c1r1_cea ( ),
	. c1r1_ceb ( ),
	. c1r1_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] */ net_C12R21_c1r1_db_17,
		/* c1r1_db [16] */ net_C12R21_c1r1_db_16,
		/* c1r1_db [15] */ net_C12R21_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R21_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R21_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R21_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R21_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R21_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R21_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R21_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R21_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R21_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R21_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R21_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R21_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R21_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R21_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R21_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc2764 ,
		/* c1r1_q [16] (nc) */ nc2765 ,
		/* c1r1_q [15] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[15]_net ,
		/* c1r1_q [14] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[14]_net ,
		/* c1r1_q [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[13]_net ,
		/* c1r1_q [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[12]_net ,
		/* c1r1_q [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[11]_net ,
		/* c1r1_q [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[10]_net ,
		/* c1r1_q [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[9]_net ,
		/* c1r1_q [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[8]_net ,
		/* c1r1_q [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[7]_net ,
		/* c1r1_q [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[6]_net ,
		/* c1r1_q [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[5]_net ,
		/* c1r1_q [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[4]_net ,
		/* c1r1_q [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[3]_net ,
		/* c1r1_q [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[2]_net ,
		/* c1r1_q [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[1]_net ,
		/* c1r1_q [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst|dout[0]_net 
	} ),
	. c1r1_rstna ( \ii1987|xy_net  ),
	. c1r1_rstnb ( \ii1987|xy_net  ),
	. c1r1_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r1_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( ),
	. c1r1_web ( ),
	. c1r2_aa ( )
,
	. c1r2_ab ( )
,
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r2_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r2_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( ),
	. c1r2_web ( ),
	. c1r3_aa ( )
,
	. c1r3_ab ( )
,
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r3_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r3_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( ),
	. c1r3_web ( ),
	. c1r4_aa ( )
,
	. c1r4_ab ( )
,
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r4_user_ena ( \VCC_0_inst|Y_net  ),
	. c1r4_user_enb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( ),
	. c1r4_web ( ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.peek_rd_en  ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rd_mem_n  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.rptr [0]
	} ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.wr_mem_n  )
);
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE23 = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .PEEK_MODE = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .PORTB_PROG = 8'hf;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE01 = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EXT_18K = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .WIDTH_EXT_MODE01 = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .PORTA_PROG = 8'hf0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .DEPTH_EXT_MODE23 = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_MODEB_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_MODEA_SEL = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_from_sc_fifo_u0_hardfifo_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
REG2CKSR glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg (
	. di ( \PCKRTINSERT_ii2742|x_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_rx_payload_d_reg[11].sr1  ),
	. sr1 ( )
);
defparam glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_rx_payload_valid_last_d_reg.CLKSRSEL = 1'b0;
FG6X2 ii2564 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[6]|qx_net ,
		/* f [4] */ \carry_13_ADD_6|s_net ,
		/* f [3] */ \carry_13_ADD_12|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [0] */ \ii2555|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2564|xy_net  )
);
defparam ii2564.x_mode = "";
defparam ii2564.xy_mode = "";
defparam ii2564.mode = 1'b0;
defparam ii2564.config_data = 64'h0c0c0cae5d5d5dff;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2565 (
	. f ( {
		/* f [5] */ \ii2555|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[7]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [2] */ \carry_13_ADD_7|s_net ,
		/* f [1] */ \carry_13_ADD_12|s_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2565|xy_net  )
);
defparam ii2565.x_mode = "";
defparam ii2565.xy_mode = "";
defparam ii2565.mode = 1'b0;
defparam ii2565.config_data = 64'h570357035500ffff;
LBUF \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1  (
	. asr ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO3_net  ),
	. en ( \ii3336|xy_net  ),
	. mclkb ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].mclk1b  ),
	. sclk ( \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_LAT = 0;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_INV = 0;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_EN = 1'b1;
defparam \mcu_arbiter_u_emif2apb_write_byte_cnt_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2566 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[8]|qx_net ,
		/* f [4] */ \carry_13_ADD_8|s_net ,
		/* f [3] */ \carry_13_ADD_12|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [1] */ \ii2555|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2566|xy_net  )
);
defparam ii2566.x_mode = "";
defparam ii2566.xy_mode = "";
defparam ii2566.mode = 1'b0;
defparam ii2566.config_data = 64'h0a0a0ace3b3b3bff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2567 (
	. f ( {
		/* f [5] */ \ii2555|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t21_out1_reg[9]|qx_net ,
		/* f [3] */ \carry_13_ADD_9|s_net ,
		/* f [2] */ \carry_13_ADD_12|s_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2567|xy_net  )
);
defparam ii2567.x_mode = "";
defparam ii2567.xy_mode = "";
defparam ii2567.mode = 1'b0;
defparam ii2567.config_data = 64'h444f444f4444ffff;
EMBMUX5S4 C12R17emb5k_misc_1_u11_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[27]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R17_c1r1_db_11 )
);
defparam C12R17emb5k_misc_1_u11_b_mux.SEL = 4'b0000;
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2568 (
	. f ( {
		/* f [5] (nc) */ nc2766 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_10|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t24_out1_reg[0]|qx_net ,
		/* f [0] (nc) */ nc2767 
	} ),
	. x ( ),
	. xy ( \ii2568|xy_net  )
);
defparam ii2568.x_mode = "";
defparam ii2568.xy_mode = "";
defparam ii2568.mode = 1;
defparam ii2568.config_data = 64'h0fcf00cc0fcf00cc;
FG6X2 ii2569 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [4] */ \carry_11_ADD_1|s_net ,
		/* f [3] */ \carry_11_ADD_10|s_net ,
		/* f [2] (nc) */ nc2768 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2769 
	} ),
	. x ( ),
	. xy ( \ii2569|xy_net  )
);
defparam ii2569.x_mode = "";
defparam ii2569.xy_mode = "";
defparam ii2569.mode = 1'b0;
defparam ii2569.config_data = 64'h000000ffccccccff;
FG6X2 ii2570 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_2|s_net ,
		/* f [2] (nc) */ nc2770 ,
		/* f [1] */ \carry_11_ADD_10|s_net ,
		/* f [0] (nc) */ nc2771 
	} ),
	. x ( ),
	. xy ( \ii2570|xy_net  )
);
defparam ii2570.x_mode = "";
defparam ii2570.xy_mode = "";
defparam ii2570.mode = 1'b0;
defparam ii2570.config_data = 64'h0033ffff00330033;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]  (
	. di ( \ii2637|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_5_reg[5].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[13].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2571 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_10|s_net ,
		/* f [2] */ \carry_11_ADD_3|s_net ,
		/* f [1] (nc) */ nc2772 ,
		/* f [0] (nc) */ nc2773 
	} ),
	. x ( ),
	. xy ( \ii2571|xy_net  )
);
defparam ii2571.x_mode = "";
defparam ii2571.xy_mode = "";
defparam ii2571.mode = 1'b0;
defparam ii2571.config_data = 64'h000f000fffff000f;
CFG_NOTINV \carry_13_ADD_12.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_13_ADD_12.ainv  )
);
defparam \carry_13_ADD_12.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t6_out1_reg[26].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2572 (
	. f ( {
		/* f [5] (nc) */ nc2774 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_10|s_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [1] */ \carry_11_ADD_4|s_net ,
		/* f [0] (nc) */ nc2775 
	} ),
	. x ( ),
	. xy ( \ii2572|xy_net  )
);
defparam ii2572.x_mode = "";
defparam ii2572.xy_mode = "";
defparam ii2572.mode = 1;
defparam ii2572.config_data = 64'h0f3f00330f3f0033;
FG6X2 ii2574 (
	. f ( {
		/* f [5] (nc) */ nc2776 ,
		/* f [4] */ \carry_11_ADD_6|s_net ,
		/* f [3] (nc) */ nc2777 ,
		/* f [2] */ \carry_11_ADD_10|s_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2574|xy_net  )
);
defparam ii2574.x_mode = "";
defparam ii2574.xy_mode = "";
defparam ii2574.mode = 1;
defparam ii2574.config_data = 64'h22222f2f22222f2f;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_data_process_data_3Eh_valid_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2576 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [3] */ \carry_11_ADD_8|s_net ,
		/* f [2] (nc) */ nc2778 ,
		/* f [1] */ \carry_11_ADD_10|s_net ,
		/* f [0] (nc) */ nc2779 
	} ),
	. x ( ),
	. xy ( \ii2576|xy_net  )
);
defparam ii2576.x_mode = "";
defparam ii2576.xy_mode = "";
defparam ii2576.mode = 1'b0;
defparam ii2576.config_data = 64'h0033ffff00330033;
FG6X2 ii2577 (
	. f ( {
		/* f [5] */ \carry_11_ADD_10|s_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t9_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t16_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2780 ,
		/* f [1] (nc) */ nc2781 ,
		/* f [0] */ \carry_11_ADD_9|s_net 
	} ),
	. x ( ),
	. xy ( \ii2577|xy_net  )
);
defparam ii2577.x_mode = "";
defparam ii2577.xy_mode = "";
defparam ii2577.mode = 1'b0;
defparam ii2577.config_data = 64'h00ff000055ff5555;
CFG_NOTINV \carry_12_ADD_11.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_12_ADD_11.ainv  )
);
defparam \carry_12_ADD_11.notinv0 .SEL = 1;
FG6X2 ii2578 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2578|xy_net  )
);
defparam ii2578.x_mode = "";
defparam ii2578.xy_mode = "";
defparam ii2578.mode = 1'b0;
defparam ii2578.config_data = 64'h4182ffffbe7dffff;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[15].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2579 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2579|xy_net  )
);
defparam ii2579.x_mode = "";
defparam ii2579.xy_mode = "";
defparam ii2579.mode = 1'b0;
defparam ii2579.config_data = 64'h555a65655959a555;
FG6X2 ii2580 (
	. f ( {
		/* f [5] */ \ii2579|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2]|qx_net ,
		/* f [3] (nc) */ nc2782 ,
		/* f [2] (nc) */ nc2783 ,
		/* f [1] (nc) */ nc2784 ,
		/* f [0] (nc) */ nc2785 
	} ),
	. x ( ),
	. xy ( \ii2580|xy_net  )
);
defparam ii2580.x_mode = "";
defparam ii2580.xy_mode = "";
defparam ii2580.mode = 1'b0;
defparam ii2580.config_data = 64'h0000ffffffffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]  (
	. di ( \ii2641|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16] .CLKSRSEL = 1'b1;
FG6X2 ii2581 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2581|xy_net  )
);
defparam ii2581.x_mode = "";
defparam ii2581.xy_mode = "";
defparam ii2581.mode = 1'b0;
defparam ii2581.config_data = 64'h9d9f9dffb9ffbfff;
FG6X2 ii2582 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [4] (nc) */ nc2786 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [2] (nc) */ nc2787 ,
		/* f [1] (nc) */ nc2788 ,
		/* f [0] (nc) */ nc2789 
	} ),
	. x ( ),
	. xy ( \ii2582|xy_net  )
);
defparam ii2582.x_mode = "";
defparam ii2582.xy_mode = "";
defparam ii2582.mode = 1'b0;
defparam ii2582.config_data = 64'h00ff00ffffffffff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t104_out1_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2583 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t39_reg_reg[2]|qx_net ,
		/* f [4] */ \ii2581|xy_net ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[3]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2583|xy_net  )
);
defparam ii2583.x_mode = "";
defparam ii2583.xy_mode = "";
defparam ii2583.mode = 1'b0;
defparam ii2583.config_data = 64'h6ccc9333ffffffff;
FG6X2 ii2584 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[0]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [3] (nc) */ nc2790 ,
		/* f [2] (nc) */ nc2791 ,
		/* f [1] (nc) */ nc2792 ,
		/* f [0] (nc) */ nc2793 
	} ),
	. x ( ),
	. xy ( \ii2584|xy_net  )
);
defparam ii2584.x_mode = "";
defparam ii2584.xy_mode = "";
defparam ii2584.mode = 1'b0;
defparam ii2584.config_data = 64'hffff0000ffffffff;
CFG_NOTINV \carry_11_ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_10.ainv  )
);
defparam \carry_11_ADD_10.notinv0 .SEL = 1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[16].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2585 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[10]_net ,
		/* f [3] (nc) */ nc2794 ,
		/* f [2] (nc) */ nc2795 ,
		/* f [1] (nc) */ nc2796 ,
		/* f [0] (nc) */ nc2797 
	} ),
	. x ( ),
	. xy ( \ii2585|xy_net  )
);
defparam ii2585.x_mode = "";
defparam ii2585.xy_mode = "";
defparam ii2585.mode = 1'b0;
defparam ii2585.config_data = 64'hffffffff0000ffff;
FG6X2 ii2586 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[11]_net ,
		/* f [4] (nc) */ nc2798 ,
		/* f [3] (nc) */ nc2799 ,
		/* f [2] (nc) */ nc2800 ,
		/* f [1] (nc) */ nc2801 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2586|xy_net  )
);
defparam ii2586.x_mode = "";
defparam ii2586.xy_mode = "";
defparam ii2586.mode = 1'b0;
defparam ii2586.config_data = 64'haaaaaaaaffffffff;
FG6X2 ii2587 (
	. f ( {
		/* f [5] (nc) */ nc2802 ,
		/* f [4] (nc) */ nc2803 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[12]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [1] (nc) */ nc2804 ,
		/* f [0] (nc) */ nc2805 
	} ),
	. x ( ),
	. xy ( \ii2587|xy_net  )
);
defparam ii2587.x_mode = "";
defparam ii2587.xy_mode = "";
defparam ii2587.mode = 1;
defparam ii2587.config_data = 64'hf0fff0fff0fff0ff;
FG6X2 ii2588 (
	. f ( {
		/* f [5] (nc) */ nc2806 ,
		/* f [4] (nc) */ nc2807 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[13]_net ,
		/* f [2] (nc) */ nc2808 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2809 
	} ),
	. x ( ),
	. xy ( \ii2588|xy_net  )
);
defparam ii2588.x_mode = "";
defparam ii2588.xy_mode = "";
defparam ii2588.mode = 1;
defparam ii2588.config_data = 64'hccffccffccffccff;
FG6X2 ii2589 (
	. f ( {
		/* f [5] (nc) */ nc2810 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[14]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2811 ,
		/* f [1] (nc) */ nc2812 ,
		/* f [0] (nc) */ nc2813 
	} ),
	. x ( ),
	. xy ( \ii2589|xy_net  )
);
defparam ii2589.x_mode = "";
defparam ii2589.xy_mode = "";
defparam ii2589.mode = 1;
defparam ii2589.config_data = 64'hff00ffffff00ffff;
FG6X2 ii2590 (
	. f ( {
		/* f [5] (nc) */ nc2814 ,
		/* f [4] (nc) */ nc2815 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[15]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [1] (nc) */ nc2816 ,
		/* f [0] (nc) */ nc2817 
	} ),
	. x ( ),
	. xy ( \ii2590|xy_net  )
);
defparam ii2590.x_mode = "";
defparam ii2590.xy_mode = "";
defparam ii2590.mode = 1;
defparam ii2590.config_data = 64'hf0fff0fff0fff0ff;
FG6X2 ii2600 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[2]_net ,
		/* f [4] (nc) */ nc2818 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2819 ,
		/* f [1] (nc) */ nc2820 ,
		/* f [0] (nc) */ nc2821 
	} ),
	. x ( ),
	. xy ( \ii2600|xy_net  )
);
defparam ii2600.x_mode = "";
defparam ii2600.xy_mode = "";
defparam ii2600.mode = 1'b0;
defparam ii2600.config_data = 64'hff00ff00ffffffff;
EMBMUX5S4 C12R5emb5k_misc_1_u9_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[25]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_9 )
);
defparam C12R5emb5k_misc_1_u9_b_mux.SEL = 0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]  (
	. di ( \PCKRTINSERT_C10R13_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[52].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17] .CLKSRSEL = 1'b1;
FG6X2 ii2591 (
	. f ( {
		/* f [5] (nc) */ nc2822 ,
		/* f [4] (nc) */ nc2823 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2824 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[16]_net ,
		/* f [0] (nc) */ nc2825 
	} ),
	. x ( ),
	. xy ( \ii2591|xy_net  )
);
defparam ii2591.x_mode = "";
defparam ii2591.xy_mode = "";
defparam ii2591.mode = 1;
defparam ii2591.config_data = 64'hff33ff33ff33ff33;
FG6X2 ii2601 (
	. f ( {
		/* f [5] (nc) */ nc2826 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[3]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2827 ,
		/* f [1] (nc) */ nc2828 ,
		/* f [0] (nc) */ nc2829 
	} ),
	. x ( ),
	. xy ( \ii2601|xy_net  )
);
defparam ii2601.x_mode = "";
defparam ii2601.xy_mode = "";
defparam ii2601.mode = 1;
defparam ii2601.config_data = 64'hff00ffffff00ffff;
FG6X2 ii2592 (
	. f ( {
		/* f [5] (nc) */ nc2830 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[17]_net ,
		/* f [3] (nc) */ nc2831 ,
		/* f [2] (nc) */ nc2832 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2833 
	} ),
	. x ( ),
	. xy ( \ii2592|xy_net  )
);
defparam ii2592.x_mode = "";
defparam ii2592.xy_mode = "";
defparam ii2592.mode = 1;
defparam ii2592.config_data = 64'hccccffffccccffff;
FG6X2 ii2602 (
	. f ( {
		/* f [5] (nc) */ nc2834 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[4]_net ,
		/* f [3] (nc) */ nc2835 ,
		/* f [2] (nc) */ nc2836 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2837 
	} ),
	. x ( ),
	. xy ( \ii2602|xy_net  )
);
defparam ii2602.x_mode = "";
defparam ii2602.xy_mode = "";
defparam ii2602.mode = 1;
defparam ii2602.config_data = 64'hccccffffccccffff;
FG6X2 ii2593 (
	. f ( {
		/* f [5] (nc) */ nc2838 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[18]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2839 ,
		/* f [1] (nc) */ nc2840 ,
		/* f [0] (nc) */ nc2841 
	} ),
	. x ( ),
	. xy ( \ii2593|xy_net  )
);
defparam ii2593.x_mode = "";
defparam ii2593.xy_mode = "";
defparam ii2593.mode = 1;
defparam ii2593.config_data = 64'hff00ffffff00ffff;
FG6X2 ii2603 (
	. f ( {
		/* f [5] (nc) */ nc2842 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[5]_net ,
		/* f [3] (nc) */ nc2843 ,
		/* f [2] (nc) */ nc2844 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2845 
	} ),
	. x ( ),
	. xy ( \ii2603|xy_net  )
);
defparam ii2603.x_mode = "";
defparam ii2603.xy_mode = "";
defparam ii2603.mode = 1;
defparam ii2603.config_data = 64'hccccffffccccffff;
FG6X2 ii2594 (
	. f ( {
		/* f [5] (nc) */ nc2846 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[19]_net ,
		/* f [3] (nc) */ nc2847 ,
		/* f [2] (nc) */ nc2848 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2849 
	} ),
	. x ( ),
	. xy ( \ii2594|xy_net  )
);
defparam ii2594.x_mode = "";
defparam ii2594.xy_mode = "";
defparam ii2594.mode = 1;
defparam ii2594.config_data = 64'hccccffffccccffff;
FG6X2 ii2604 (
	. f ( {
		/* f [5] (nc) */ nc2850 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[6]_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2851 ,
		/* f [1] (nc) */ nc2852 ,
		/* f [0] (nc) */ nc2853 
	} ),
	. x ( ),
	. xy ( \ii2604|xy_net  )
);
defparam ii2604.x_mode = "";
defparam ii2604.xy_mode = "";
defparam ii2604.mode = 1;
defparam ii2604.config_data = 64'hff00ffffff00ffff;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_byte_count_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2595 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [4] (nc) */ nc2854 ,
		/* f [3] (nc) */ nc2855 ,
		/* f [2] (nc) */ nc2856 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[1]_net ,
		/* f [0] (nc) */ nc2857 
	} ),
	. x ( ),
	. xy ( \ii2595|xy_net  )
);
defparam ii2595.x_mode = "";
defparam ii2595.xy_mode = "";
defparam ii2595.mode = 1'b0;
defparam ii2595.config_data = 64'hffffffff33333333;
FG6X2 ii2605 (
	. f ( {
		/* f [5] (nc) */ nc2858 ,
		/* f [4] (nc) */ nc2859 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[7]_net ,
		/* f [1] (nc) */ nc2860 ,
		/* f [0] (nc) */ nc2861 
	} ),
	. x ( ),
	. xy ( \ii2605|xy_net  )
);
defparam ii2605.x_mode = "";
defparam ii2605.xy_mode = "";
defparam ii2605.mode = 1;
defparam ii2605.config_data = 64'hff0fff0fff0fff0f;
FG6X2 ii2596 (
	. f ( {
		/* f [5] (nc) */ nc2862 ,
		/* f [4] (nc) */ nc2863 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[20]_net ,
		/* f [1] (nc) */ nc2864 ,
		/* f [0] (nc) */ nc2865 
	} ),
	. x ( ),
	. xy ( \ii2596|xy_net  )
);
defparam ii2596.x_mode = "";
defparam ii2596.xy_mode = "";
defparam ii2596.mode = 1;
defparam ii2596.config_data = 64'hff0fff0fff0fff0f;
FG6X2 ii2606 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[8]_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [3] (nc) */ nc2866 ,
		/* f [2] (nc) */ nc2867 ,
		/* f [1] (nc) */ nc2868 ,
		/* f [0] (nc) */ nc2869 
	} ),
	. x ( ),
	. xy ( \ii2606|xy_net  )
);
defparam ii2606.x_mode = "";
defparam ii2606.xy_mode = "";
defparam ii2606.mode = 1'b0;
defparam ii2606.config_data = 64'hffff0000ffffffff;
LBUF \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( \ii2301|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_sc1_data_cnt_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2597 (
	. f ( {
		/* f [5] (nc) */ nc2870 ,
		/* f [4] (nc) */ nc2871 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[21]_net ,
		/* f [2] (nc) */ nc2872 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [0] (nc) */ nc2873 
	} ),
	. x ( ),
	. xy ( \ii2597|xy_net  )
);
defparam ii2597.x_mode = "";
defparam ii2597.xy_mode = "";
defparam ii2597.mode = 1;
defparam ii2597.config_data = 64'hccffccffccffccff;
FG6X2 ii2607 (
	. f ( {
		/* f [5] (nc) */ nc2874 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[9]_net ,
		/* f [2] (nc) */ nc2875 ,
		/* f [1] (nc) */ nc2876 ,
		/* f [0] (nc) */ nc2877 
	} ),
	. x ( ),
	. xy ( \ii2607|xy_net  )
);
defparam ii2607.x_mode = "";
defparam ii2607.xy_mode = "";
defparam ii2607.mode = 1;
defparam ii2607.config_data = 64'hffff00ffffff00ff;
FG6X2 ii2598 (
	. f ( {
		/* f [5] (nc) */ nc2878 ,
		/* f [4] (nc) */ nc2879 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_u_emb1_xx2_u_spram|datao[22]_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t50_out1_reg|qx_net ,
		/* f [1] (nc) */ nc2880 ,
		/* f [0] (nc) */ nc2881 
	} ),
	. x ( ),
	. xy ( \ii2598|xy_net  )
);
defparam ii2598.x_mode = "";
defparam ii2598.xy_mode = "";
defparam ii2598.mode = 1;
defparam ii2598.config_data = 64'hf0fff0fff0fff0ff;
FG6X2 ii2608 (
	. f ( {
		/* f [5] (nc) */ nc2882 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t13_out1_reg|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t8_out1_reg|qx_net ,
		/* f [2] (nc) */ nc2883 ,
		/* f [1] */ \ii2555|xy_net ,
		/* f [0] (nc) */ nc2884 
	} ),
	. x ( ),
	. xy ( \ii2608|xy_net  )
);
defparam ii2608.x_mode = "";
defparam ii2608.xy_mode = "";
defparam ii2608.mode = 1;
defparam ii2608.config_data = 64'h3333003333330033;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_0_[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2610 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2610|xy_net  )
);
defparam ii2610.x_mode = "";
defparam ii2610.xy_mode = "";
defparam ii2610.mode = 1'b0;
defparam ii2610.config_data = 64'h00cc33ff1d1d1d1d;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]  (
	. di ( \ii2651|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18] .CLKSRSEL = 1'b1;
FG6X2 ii2611 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2610|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2611|xy_net  )
);
defparam ii2611.x_mode = "";
defparam ii2611.xy_mode = "";
defparam ii2611.mode = 1'b0;
defparam ii2611.config_data = 64'hf0ddfffff088ffff;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2612 (
	. f ( {
		/* f [5] (nc) */ nc2885 ,
		/* f [4] (nc) */ nc2886 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [2] (nc) */ nc2887 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net ,
		/* f [0] (nc) */ nc2888 
	} ),
	. x ( ),
	. xy ( \ii2612|xy_net  )
);
defparam ii2612.x_mode = "";
defparam ii2612.xy_mode = "";
defparam ii2612.mode = 1;
defparam ii2612.config_data = 64'hccffccffccffccff;
FG6X2 ii2613 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \ii2582|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[0]|qx_net ,
		/* f [2] */ \ii2612|xy_net ,
		/* f [1] */ \ii2611|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2613|xy_net  )
);
defparam ii2613.x_mode = "";
defparam ii2613.xy_mode = "";
defparam ii2613.mode = 1'b0;
defparam ii2613.config_data = 64'hccccccccccffcdfd;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg (
	. di ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_sync_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_sec_vs_delay_flag_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_frame_start_d_reg.CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t101_out1_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2615 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [4] */ \ii2582|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [2] (nc) */ nc2889 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2]|qx_net ,
		/* f [0] */ \ii2612|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2615|xy_net  )
);
defparam ii2615.x_mode = "";
defparam ii2615.xy_mode = "";
defparam ii2615.mode = 1'b0;
defparam ii2615.config_data = 64'h333300aa333355ff;
FG6X2 ii2616 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[10]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2616|xy_net  )
);
defparam ii2616.x_mode = "";
defparam ii2616.xy_mode = "";
defparam ii2616.mode = 1'b0;
defparam ii2616.config_data = 64'h05052277afaf2277;
FG6X2 ii2617 (
	. f ( {
		/* f [5] */ \ii2615|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2616|xy_net ,
		/* f [2] */ \ii2614|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] (nc) */ nc2890 
	} ),
	. x ( ),
	. xy ( \ii2617|xy_net  )
);
defparam ii2617.x_mode = "";
defparam ii2617.xy_mode = "";
defparam ii2617.mode = 1'b0;
defparam ii2617.config_data = 64'h03cf000003cfffff;
FG6X2 ii2618 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3]|qx_net ,
		/* f [4] */ \ii2582|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [2] (nc) */ nc2891 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [0] */ \ii2612|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2618|xy_net  )
);
defparam ii2618.x_mode = "";
defparam ii2618.xy_mode = "";
defparam ii2618.mode = 1'b0;
defparam ii2618.config_data = 64'h000011bbffff11bb;
FG6X2 ii2619 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [4] (nc) */ nc2892 ,
		/* f [3] (nc) */ nc2893 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [1] (nc) */ nc2894 ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2619|xy_net  )
);
defparam ii2619.x_mode = "";
defparam ii2619.xy_mode = "";
defparam ii2619.mode = 1'b0;
defparam ii2619.config_data = 64'h05050505afafafaf;
FG6X2 ii2620 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[11]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2620|xy_net  )
);
defparam ii2620.x_mode = "";
defparam ii2620.xy_mode = "";
defparam ii2620.mode = 1'b0;
defparam ii2620.config_data = 64'h55550f0f00ff3333;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]  (
	. di ( \ii2656|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]  (
	. di ( \ii2664|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t3_out1_1_reg[5].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20] .CLKSRSEL = 1'b0;
FG6X2 ii2621 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] (nc) */ nc2895 ,
		/* f [2] */ \ii2620|xy_net ,
		/* f [1] */ \ii2619|xy_net ,
		/* f [0] */ \ii2618|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2621|xy_net  )
);
defparam ii2621.x_mode = "";
defparam ii2621.xy_mode = "";
defparam ii2621.mode = 1'b0;
defparam ii2621.config_data = 64'h0f0f333355555555;
FG6X2 ii2622 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] (nc) */ nc2896 
	} ),
	. x ( ),
	. xy ( \ii2622|xy_net  )
);
defparam ii2622.x_mode = "";
defparam ii2622.xy_mode = "";
defparam ii2622.mode = 1'b0;
defparam ii2622.config_data = 64'h00033303cccfffcf;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[14].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2624 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[12]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2624|xy_net  )
);
defparam ii2624.x_mode = "";
defparam ii2624.xy_mode = "";
defparam ii2624.mode = 1'b0;
defparam ii2624.config_data = 64'h550f3300550f33ff;
FG6X2 ii2625 (
	. f ( {
		/* f [5] */ \ii2624|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [2] */ \ii2622|xy_net ,
		/* f [1] */ \ii2623|xy_net ,
		/* f [0] (nc) */ nc2897 
	} ),
	. x ( ),
	. xy ( \ii2625|xy_net  )
);
defparam ii2625.x_mode = "";
defparam ii2625.xy_mode = "";
defparam ii2625.mode = 1'b0;
defparam ii2625.config_data = 64'h000f330fff0f330f;
FG6X2 PCKRTINSERT_C10R7_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc2898 ,
		/* f [4] (nc) */ nc2899 ,
		/* f [3] (nc) */ nc2900 ,
		/* f [2] (nc) */ nc2901 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[1]|qx_net ,
		/* f [0] (nc) */ nc2902 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R7_lut_2|xy_net  )
);
defparam PCKRTINSERT_C10R7_lut_2.mode = 1;
defparam PCKRTINSERT_C10R7_lut_2.config_data = 64'h3333333333333333;
FG6X2 ii2626 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \ii2612|xy_net ,
		/* f [3] (nc) */ nc2903 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2626|xy_net  )
);
defparam ii2626.x_mode = "";
defparam ii2626.xy_mode = "";
defparam ii2626.mode = 1'b0;
defparam ii2626.config_data = 64'h0f0f0f0f33335555;
FG6X2 PCKRTINSERT_C10R7_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc2904 ,
		/* f [4] (nc) */ nc2905 ,
		/* f [3] (nc) */ nc2906 ,
		/* f [2] (nc) */ nc2907 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[0]|qx_net ,
		/* f [0] (nc) */ nc2908 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R7_lut_3|xy_net  )
);
defparam PCKRTINSERT_C10R7_lut_3.mode = 1;
defparam PCKRTINSERT_C10R7_lut_3.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C10R7_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc2909 ,
		/* f [4] (nc) */ nc2910 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[7]|qx_net ,
		/* f [2] (nc) */ nc2911 ,
		/* f [1] (nc) */ nc2912 ,
		/* f [0] (nc) */ nc2913 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R7_lut_4|xy_net  )
);
defparam PCKRTINSERT_C10R7_lut_4.mode = 1;
defparam PCKRTINSERT_C10R7_lut_4.config_data = 64'h00ff00ff00ff00ff;
FG6X2 ii2628 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[5]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2628|xy_net  )
);
defparam ii2628.x_mode = "";
defparam ii2628.xy_mode = "";
defparam ii2628.mode = 1'b0;
defparam ii2628.config_data = 64'h03034477cfcf4477;
FG6X2 PCKRTINSERT_C10R7_lut_5 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[6]|qx_net ,
		/* f [4] (nc) */ nc2914 ,
		/* f [3] (nc) */ nc2915 ,
		/* f [2] (nc) */ nc2916 ,
		/* f [1] (nc) */ nc2917 ,
		/* f [0] (nc) */ nc2918 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R7_lut_5|xy_net  )
);
defparam PCKRTINSERT_C10R7_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C10R7_lut_5.config_data = 64'h00000000ffffffff;
LBUF \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t103_out1_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2629 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \ii2627|xy_net ,
		/* f [3] */ \ii2626|xy_net ,
		/* f [2] (nc) */ nc2919 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] */ \ii2628|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2629|xy_net  )
);
defparam ii2629.x_mode = "";
defparam ii2629.xy_mode = "";
defparam ii2629.mode = 1'b0;
defparam ii2629.config_data = 64'h447744770033ccff;
FG6X2 ii2630 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6]|qx_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [0] (nc) */ nc2920 
	} ),
	. x ( ),
	. xy ( \ii2630|xy_net  )
);
defparam ii2630.x_mode = "";
defparam ii2630.xy_mode = "";
defparam ii2630.mode = 1'b0;
defparam ii2630.config_data = 64'h0000ffff330f330f;
FG6X2 PCKRTINSERT_C10R7_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc2921 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[5]|qx_net ,
		/* f [3] (nc) */ nc2922 ,
		/* f [2] (nc) */ nc2923 ,
		/* f [1] (nc) */ nc2924 ,
		/* f [0] (nc) */ nc2925 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R7_lut_6|xy_net  )
);
defparam PCKRTINSERT_C10R7_lut_6.mode = 1;
defparam PCKRTINSERT_C10R7_lut_6.config_data = 64'h0000ffff0000ffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]  (
	. di ( \PCKRTINSERT_ii2614|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C10R7_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc2926 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_3_reg[4]|qx_net ,
		/* f [3] (nc) */ nc2927 ,
		/* f [2] (nc) */ nc2928 ,
		/* f [1] (nc) */ nc2929 ,
		/* f [0] (nc) */ nc2930 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C10R7_lut_7|xy_net  )
);
defparam PCKRTINSERT_C10R7_lut_7.mode = 1;
defparam PCKRTINSERT_C10R7_lut_7.config_data = 64'h0000ffff0000ffff;
REG2CKSR glue_pasm_tx_act_d_reg (
	. di ( \ii2136|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_pasm_tx_act_d_reg|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_req_reg.sr1  ),
	. sr1 ( )
);
defparam glue_pasm_tx_act_d_reg.PRESET = 0;
defparam glue_pasm_tx_act_d_reg.CLKSRSEL = 1'b0;
FG6X2 ii2632 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[6]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2632|xy_net  )
);
defparam ii2632.x_mode = "";
defparam ii2632.xy_mode = "";
defparam ii2632.mode = 1'b0;
defparam ii2632.config_data = 64'h0503f50305f3f5f3;
CFG_NOTINV \carry_9_ADD_4.notinv0  (
	. i ( \TEST_PCKRTINSERT_C16R7_lut_4|x_net  ),
	. o ( \carry_9_ADD_4.ainv  )
);
defparam \carry_9_ADD_4.notinv0 .SEL = 0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[32].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2633 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \ii2630|xy_net ,
		/* f [3] */ \ii2632|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2631|xy_net ,
		/* f [0] (nc) */ nc2931 
	} ),
	. x ( ),
	. xy ( \ii2633|xy_net  )
);
defparam ii2633.x_mode = "";
defparam ii2633.xy_mode = "";
defparam ii2633.mode = 1'b0;
defparam ii2633.config_data = 64'h00f00fff30303f3f;
LBUF \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t38_out1_reg[28].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2634 (
	. f ( {
		/* f [5] (nc) */ nc2932 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7]|qx_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2634|xy_net  )
);
defparam ii2634.x_mode = "";
defparam ii2634.xy_mode = "";
defparam ii2634.mode = 1;
defparam ii2634.config_data = 64'h0c1d3f1d0c1d3f1d;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_1_[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2636 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[7]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2636|xy_net  )
);
defparam ii2636.x_mode = "";
defparam ii2636.xy_mode = "";
defparam ii2636.mode = 1'b0;
defparam ii2636.config_data = 64'h04268cae15379dbf;
FG6X2 ii2637 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] */ \ii2634|xy_net ,
		/* f [2] */ \ii2636|xy_net ,
		/* f [1] */ \ii2635|xy_net ,
		/* f [0] (nc) */ nc2933 
	} ),
	. x ( ),
	. xy ( \ii2637|xy_net  )
);
defparam ii2637.x_mode = "";
defparam ii2637.xy_mode = "";
defparam ii2637.mode = 1'b0;
defparam ii2637.config_data = 64'h0f0f333300ff00ff;
FG6X2 ii2638 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [2] (nc) */ nc2934 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2638|xy_net  )
);
defparam ii2638.x_mode = "";
defparam ii2638.xy_mode = "";
defparam ii2638.mode = 1'b0;
defparam ii2638.config_data = 64'hffbbeeaaaaaaaaaa;
FG6X2 ii2639 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2639|xy_net  )
);
defparam ii2639.x_mode = "";
defparam ii2639.xy_mode = "";
defparam ii2639.mode = 1'b0;
defparam ii2639.config_data = 64'hccf0ccf0aaffaa00;
FG6X2 ii2640 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [4] */ \ii2609|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [2] */ \ii2639|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2640|xy_net  )
);
defparam ii2640.x_mode = "";
defparam ii2640.xy_mode = "";
defparam ii2640.mode = 1'b0;
defparam ii2640.config_data = 64'h5f0a4e4effffffff;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]  (
	. di ( \PCKRTINSERT_ii2860|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22] .CLKSRSEL = 1'b1;
FG6X2 ii2641 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[16]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[0]|qx_net ,
		/* f [2] */ \ii2612|xy_net ,
		/* f [1] */ \ii2638|xy_net ,
		/* f [0] */ \ii2640|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2641|xy_net  )
);
defparam ii2641.x_mode = "";
defparam ii2641.xy_mode = "";
defparam ii2641.mode = 1'b0;
defparam ii2641.config_data = 64'heaeeeaeeeaeaeeee;
REG2CKSR glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg (
	. di ( \ii3284|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_sync_delay_hs_delay_en_d_reg.sr1  )
);
defparam glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_u_sync_delay_first_vs_delay_flag_reg.CLKSRSEL = 1'b1;
FG6X2 ii2642 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] (nc) */ nc2935 
	} ),
	. x ( ),
	. xy ( \ii2642|xy_net  )
);
defparam ii2642.x_mode = "";
defparam ii2642.xy_mode = "";
defparam ii2642.mode = 1'b0;
defparam ii2642.config_data = 64'h0c0c0c0c00cc33ff;
FG6X2 ii2643 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [1] */ \ii2642|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2643|xy_net  )
);
defparam ii2643.x_mode = "";
defparam ii2643.xy_mode = "";
defparam ii2643.mode = 1'b0;
defparam ii2643.config_data = 64'hcc8cff05cc8cfa00;
FG6X2 ii2644 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [3] (nc) */ nc2936 ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[17]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2644|xy_net  )
);
defparam ii2644.x_mode = "";
defparam ii2644.xy_mode = "";
defparam ii2644.mode = 1'b0;
defparam ii2644.config_data = 64'hddddf5f5f0f0f0f0;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2646 (
	. f ( {
		/* f [5] */ \ii2643|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2644|xy_net ,
		/* f [2] */ \ii2645|xy_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] (nc) */ nc2937 
	} ),
	. x ( ),
	. xy ( \ii2646|xy_net  )
);
defparam ii2646.x_mode = "";
defparam ii2646.xy_mode = "";
defparam ii2646.mode = 1'b0;
defparam ii2646.config_data = 64'hffffff0c0000ff0c;
LBUF \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1  (
	. asr ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].mclk1b  ),
	. sclk ( \uut_dataReadBack_mipi_periph_tx_payload_reg[4].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_SYNC = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_LAT = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_INV = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \uut_dataReadBack_mipi_periph_tx_payload_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_8_In1p_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_tx_hsync_fo_reg.sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_tx_hsync_fo_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2649 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2]|qx_net ,
		/* f [4] (nc) */ nc2938 ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] */ \ii2648|xy_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2649|xy_net  )
);
defparam ii2649.x_mode = "";
defparam ii2649.xy_mode = "";
defparam ii2649.mode = 1'b0;
defparam ii2649.config_data = 64'h0fee0fee0f220f22;
FG6X2 ii2650 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[18]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[2]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2650|xy_net  )
);
defparam ii2650.x_mode = "";
defparam ii2650.xy_mode = "";
defparam ii2650.mode = 1'b0;
defparam ii2650.config_data = 64'h3030505f3f3f505f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]  (
	. di ( \ii2679|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t10_out1_1_reg[25].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23] .CLKSRSEL = 1'b1;
FG6X2 ii2651 (
	. f ( {
		/* f [5] */ \ii2647|xy_net ,
		/* f [4] */ \ii2649|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [2] (nc) */ nc2939 ,
		/* f [1] */ \ii2650|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2651|xy_net  )
);
defparam ii2651.x_mode = "";
defparam ii2651.xy_mode = "";
defparam ii2651.mode = 1'b0;
defparam ii2651.config_data = 64'h22ff220077ff7700;
FG6X2 ii2654 (
	. f ( {
		/* f [5] (nc) */ nc2940 ,
		/* f [4] */ \ii2653|xy_net ,
		/* f [3] */ \ii2582|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3]|qx_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2654|xy_net  )
);
defparam ii2654.x_mode = "";
defparam ii2654.xy_mode = "";
defparam ii2654.mode = 1;
defparam ii2654.config_data = 64'hfcee3022fcee3022;
FG6X2 ii2655 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[3]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[19]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2655|xy_net  )
);
defparam ii2655.x_mode = "";
defparam ii2655.xy_mode = "";
defparam ii2655.mode = 1'b0;
defparam ii2655.config_data = 64'h0033ff33550f550f;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii2656 (
	. f ( {
		/* f [5] (nc) */ nc2941 ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \ii2655|xy_net ,
		/* f [1] */ \ii2652|xy_net ,
		/* f [0] */ \ii2654|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2656|xy_net  )
);
defparam ii2656.x_mode = "";
defparam ii2656.xy_mode = "";
defparam ii2656.mode = 1;
defparam ii2656.config_data = 64'h0f33aaaa0f33aaaa;
FG6X2 ii2657 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_10_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2657|xy_net  )
);
defparam ii2657.x_mode = "";
defparam ii2657.xy_mode = "";
defparam ii2657.mode = 1'b0;
defparam ii2657.config_data = 64'h44770c0c44773f3f;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_12_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2658 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1]|qx_net ,
		/* f [2] */ \ii2657|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [0] */ \ii2609|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2658|xy_net  )
);
defparam ii2658.x_mode = "";
defparam ii2658.xy_mode = "";
defparam ii2658.mode = 1'b0;
defparam ii2658.config_data = 64'hf0f0ffffee44ffff;
FG6X2 ii2659 (
	. f ( {
		/* f [5] */ \ii2582|xy_net ,
		/* f [4] */ \ii2658|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_13_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [1] */ \ii2612|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2659|xy_net  )
);
defparam ii2659.x_mode = "";
defparam ii2659.xy_mode = "";
defparam ii2659.mode = 1'b0;
defparam ii2659.config_data = 64'hffff0055ffff0145;
LBUF \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t41_out1_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]  (
	. di ( \PCKRTINSERT_ii2609|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24] .CLKSRSEL = 1'b1;
FG6X2 ii2662 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \ii2661|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [2] (nc) */ nc2942 ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2662|xy_net  )
);
defparam ii2662.x_mode = "";
defparam ii2662.xy_mode = "";
defparam ii2662.mode = 1'b0;
defparam ii2662.config_data = 64'hffff0000bb88bb88;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_reg_reg_2_[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2663 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[4]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[20]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[4]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[4]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2663|xy_net  )
);
defparam ii2663.x_mode = "";
defparam ii2663.xy_mode = "";
defparam ii2663.mode = 1'b0;
defparam ii2663.config_data = 64'h202a707a252f757f;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[9].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2664 (
	. f ( {
		/* f [5] */ \ii2660|xy_net ,
		/* f [4] */ \ii2663|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [1] */ \ii2662|xy_net ,
		/* f [0] (nc) */ nc2943 
	} ),
	. x ( ),
	. xy ( \ii2664|xy_net  )
);
defparam ii2664.x_mode = "";
defparam ii2664.xy_mode = "";
defparam ii2664.mode = 1'b0;
defparam ii2664.config_data = 64'h0cfcfcfc0c0cfc0c;
AND4 C18R4_and4_logic (
	. a ( \carry_12_1__ADD_3|p_net  ),
	. b ( \carry_12_1__ADD_2|p_net  ),
	. c ( \carry_12_1__ADD_1|p_net  ),
	. d ( \carry_12_1__ADD_0|p_net  ),
	. o ( \C18R4_and4_logic|o_net  )
);
BRAM18KV1 \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core  (
	. a_addr_ext ( )
,
	. b_addr_ext ( )
,
	. c1r1_aa ( )
,
	. c1r1_ab ( )
,
	. c1r1_cea ( ),
	. c1r1_ceb ( ),
	. c1r1_clka ( \u_gbuf_u_gbuf|out_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|CO0_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] (nc) */ nc2944 ,
		/* c1r1_db [16] (nc) */ nc2945 ,
		/* c1r1_db [15] */ net_C12R1_c1r1_db_15,
		/* c1r1_db [14] */ net_C12R1_c1r1_db_14,
		/* c1r1_db [13] */ net_C12R1_c1r1_db_13,
		/* c1r1_db [12] */ net_C12R1_c1r1_db_12,
		/* c1r1_db [11] */ net_C12R1_c1r1_db_11,
		/* c1r1_db [10] */ net_C12R1_c1r1_db_10,
		/* c1r1_db [9] */ net_C12R1_c1r1_db_9,
		/* c1r1_db [8] */ net_C12R1_c1r1_db_8,
		/* c1r1_db [7] */ net_C12R1_c1r1_db_7,
		/* c1r1_db [6] */ net_C12R1_c1r1_db_6,
		/* c1r1_db [5] */ net_C12R1_c1r1_db_5,
		/* c1r1_db [4] */ net_C12R1_c1r1_db_4,
		/* c1r1_db [3] */ net_C12R1_c1r1_db_3,
		/* c1r1_db [2] */ net_C12R1_c1r1_db_2,
		/* c1r1_db [1] */ net_C12R1_c1r1_db_1,
		/* c1r1_db [0] */ net_C12R1_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc2946 ,
		/* c1r1_q [16] (nc) */ nc2947 ,
		/* c1r1_q [15] (nc) */ nc2948 ,
		/* c1r1_q [14] (nc) */ nc2949 ,
		/* c1r1_q [13] (nc) */ nc2950 ,
		/* c1r1_q [12] (nc) */ nc2951 ,
		/* c1r1_q [11] (nc) */ nc2952 ,
		/* c1r1_q [10] (nc) */ nc2953 ,
		/* c1r1_q [9] (nc) */ nc2954 ,
		/* c1r1_q [8] (nc) */ nc2955 ,
		/* c1r1_q [7] (nc) */ nc2956 ,
		/* c1r1_q [6] (nc) */ nc2957 ,
		/* c1r1_q [5] (nc) */ nc2958 ,
		/* c1r1_q [4] (nc) */ nc2959 ,
		/* c1r1_q [3] (nc) */ nc2960 ,
		/* c1r1_q [2] (nc) */ nc2961 ,
		/* c1r1_q [1] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|dout[1]_net ,
		/* c1r1_q [0] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst|dout[0]_net 
	} ),
	. c1r1_rstna ( ),
	. c1r1_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r1_user_ena ( ),
	. c1r1_user_enb ( ),
	. c1r1_wea ( ),
	. c1r1_web ( ),
	. c1r2_aa ( )
,
	. c1r2_ab ( )
,
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( ),
	. c1r2_clkb ( ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( ),
	. c1r2_rstnb ( ),
	. c1r2_user_ena ( ),
	. c1r2_user_enb ( ),
	. c1r2_wea ( ),
	. c1r2_web ( ),
	. c1r3_aa ( )
,
	. c1r3_ab ( )
,
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( ),
	. c1r3_clkb ( ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( ),
	. c1r3_rstnb ( ),
	. c1r3_user_ena ( ),
	. c1r3_user_enb ( ),
	. c1r3_wea ( ),
	. c1r3_web ( ),
	. c1r4_aa ( )
,
	. c1r4_ab ( )
,
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( ),
	. c1r4_clkb ( ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( ),
	. c1r4_rstnb ( ),
	. c1r4_user_ena ( ),
	. c1r4_user_enb ( ),
	. c1r4_wea ( ),
	. c1r4_web ( ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.peek_en  ),
	. peek_rd_en ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.peek_rd_en  ),
	. rd_mem_n ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rd_mem_n  ),
	. rptr ( {
		/* rptr [13] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [13],
		/* rptr [12] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [12],
		/* rptr [11] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [11],
		/* rptr [10] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [10],
		/* rptr [9] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [9],
		/* rptr [8] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [8],
		/* rptr [7] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [7],
		/* rptr [6] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [6],
		/* rptr [5] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [5],
		/* rptr [4] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [4],
		/* rptr [3] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [3],
		/* rptr [2] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [2],
		/* rptr [1] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [1],
		/* rptr [0] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.rptr [0]
	} ),
	. wptr ( {
		/* wptr [13] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [13],
		/* wptr [12] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [12],
		/* wptr [11] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [11],
		/* wptr [10] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [10],
		/* wptr [9] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [9],
		/* wptr [8] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [8],
		/* wptr [7] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [7],
		/* wptr [6] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [6],
		/* wptr [5] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [5],
		/* wptr [4] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [4],
		/* wptr [3] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [3],
		/* wptr [2] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [2],
		/* wptr [1] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [1],
		/* wptr [0] */ \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wptr [0]
	} ),
	. wr_mem_n ( \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.wr_mem_n  )
);
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_MODEB_SEL = 4'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .WIDTH_EXT_MODE23 = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_MODEB_SEL = 12;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_MODEA_SEL = 4'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .PEEK_MODE = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .PORTB_PROG = 8'hf;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .DEPTH_EXT_MODE01 = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .FIFO_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_MODEB_SEL = 4'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_MODEA_SEL = 4'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .ECC_DEC_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_1_inst = "glue_rx_packet_tx_packet_fifo_sync_inst_u_inst";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EXT_18K = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_MODEA_SEL = 12;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .WIDTH_EXT_MODE01 = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .PORTA_PROG = 8'hf0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .DEPTH_EXT_MODE23 = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_MODEB_SEL = 4'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_file = "none";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .ECC_ENC_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_MODEA_SEL = 4'h0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'h1;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \glue_rx_packet_tx_packet_fifo_sync_inst_u_inst.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 1'b0;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg (
	. di ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_host_tx_payload_reg[3].sr1  )
);
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg.PRESET = 0;
defparam glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_hsync_d2_reg.CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t102_out1_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[2] .CLKSRSEL = 1'b1;
EMBMUX5S4 C12R5emb5k_misc_1_u5_b_mux (
	. i0 ( \glue_rx_packet_tx_packet_u_data_process_fifo_din_reg[21]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C12R5_c1r1_db_5 )
);
defparam C12R5emb5k_misc_1_u5_b_mux.SEL = 0;
FG6X2 ii2667 (
	. f ( {
		/* f [5] */ \ii2612|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [3] */ \ii2666|xy_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5]|qx_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] (nc) */ nc2962 
	} ),
	. x ( ),
	. xy ( \ii2667|xy_net  )
);
defparam ii2667.x_mode = "";
defparam ii2667.xy_mode = "";
defparam ii2667.mode = 1'b0;
defparam ii2667.config_data = 64'hff00ff00f3f3c0c0;
LBUF \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t72_out1_reg[21].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2668 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[5]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[5]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[21]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2668|xy_net  )
);
defparam ii2668.x_mode = "";
defparam ii2668.xy_mode = "";
defparam ii2668.mode = 1'b0;
defparam ii2668.config_data = 64'h470047cc473347ff;
CARRY_SKIP_IN C20R16_csi_logic (
	. c0alt ( \C20R16_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C20R16_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C20R16_csi_logic.ALLOW_SKIP = 0;
defparam C20R16_csi_logic.CIN_BELOW = 0;
FG6X2 ii2669 (
	. f ( {
		/* f [5] */ \ii2667|xy_net ,
		/* f [4] */ \ii2668|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [2] */ \ii2665|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [0] (nc) */ nc2963 
	} ),
	. x ( ),
	. xy ( \ii2669|xy_net  )
);
defparam ii2669.x_mode = "";
defparam ii2669.xy_mode = "";
defparam ii2669.mode = 1'b0;
defparam ii2669.config_data = 64'h03ffcfff0300cf00;
FG6X2 ii2670 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[14]|qx_net ,
		/* f [4] (nc) */ nc2964 ,
		/* f [3] */ \ii2609|xy_net ,
		/* f [2] (nc) */ nc2965 ,
		/* f [1] (nc) */ nc2966 ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2670|xy_net  )
);
defparam ii2670.x_mode = "";
defparam ii2670.xy_mode = "";
defparam ii2670.mode = 1'b0;
defparam ii2670.config_data = 64'hffaaffaa00aa00aa;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]  (
	. di ( \ii2688|xy_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[33].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25] .CLKSRSEL = 1'b0;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_5_In1p_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[19]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii2672 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [4] */ \ii2582|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6]|qx_net ,
		/* f [2] */ \ii2671|xy_net ,
		/* f [1] (nc) */ nc2967 ,
		/* f [0] */ \ii2612|xy_net 
	} ),
	. x ( ),
	. xy ( \ii2672|xy_net  )
);
defparam ii2672.x_mode = "";
defparam ii2672.xy_mode = "";
defparam ii2672.mode = 1'b0;
defparam ii2672.config_data = 64'h5f0a5f5f5f0a0a0a;
FG6X2 ii2673 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[6]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[22]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[6]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[6]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2673|xy_net  )
);
defparam ii2673.x_mode = "";
defparam ii2673.xy_mode = "";
defparam ii2673.mode = 1'b0;
defparam ii2673.config_data = 64'h10151a1fb0b5babf;
FG6X2 ii2674 (
	. f ( {
		/* f [5] */ \ii2672|xy_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [3] */ \ii2670|xy_net ,
		/* f [2] */ \ii2673|xy_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [0] (nc) */ nc2968 
	} ),
	. x ( ),
	. xy ( \ii2674|xy_net  )
);
defparam ii2674.x_mode = "";
defparam ii2674.xy_mode = "";
defparam ii2674.mode = 1'b0;
defparam ii2674.config_data = 64'h3f3fff330c0ccc00;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[1].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_9_In1p_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii2676 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[15]|qx_net ,
		/* f [4] (nc) */ nc2969 ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [2] (nc) */ nc2970 ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_reg_2_[1]|qx_net ,
		/* f [0] (nc) */ nc2971 
	} ),
	. x ( ),
	. xy ( \ii2676|xy_net  )
);
defparam ii2676.x_mode = "";
defparam ii2676.xy_mode = "";
defparam ii2676.mode = 1'b0;
defparam ii2676.config_data = 64'hff33ff33cc00cc00;
LBUF \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sr1  ),
	. clk ( \u_gbuf_u_gbuf|out_net  ),
	. en ( \ii2153|xy_net  ),
	. mclkb ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_EN = 1'b1;
defparam \glue_rx_packet_tx_packet_mipi_tx_packet_generator_mipi_tx_timing_generator_inst_tx_cmd_reg[23].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0]  (
	. di ( \PCKRTINSERT_ii2631|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t43_out1_1_reg[7].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii2677 (
	. f ( {
		/* f [5] */ \ii2676|xy_net ,
		/* f [4] */ \ii2612|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net ,
		/* f [1] */ \ii2582|xy_net ,
		/* f [0] (nc) */ nc2972 
	} ),
	. x ( ),
	. xy ( \ii2677|xy_net  )
);
defparam ii2677.x_mode = "";
defparam ii2677.xy_mode = "";
defparam ii2677.mode = 1'b0;
defparam ii2677.config_data = 64'h0000fc30fffffc30;
FG6X2 ii2678 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[7]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_7_reg[7]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[7]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[23]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2678|xy_net  )
);
defparam ii2678.x_mode = "";
defparam ii2678.xy_mode = "";
defparam ii2678.mode = 1'b0;
defparam ii2678.config_data = 64'h0053f0530f53ff53;
REG2CKSR mcu_arbiter_reg_sel_reg (
	. di ( \ii2038|xy_net  ),
	. mclk0b ( \mcu_arbiter_reg_sel_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \mcu_arbiter_reg_sel_reg|qx_net  ),
	. sclk0 ( \mcu_arbiter_reg_sel_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \mcu_arbiter_reg_sel_reg.sr1  ),
	. sr1 ( )
);
defparam mcu_arbiter_reg_sel_reg.PRESET = 0;
defparam mcu_arbiter_reg_sel_reg.CLKSRSEL = 1'b0;
FG6X2 ii2679 (
	. f ( {
		/* f [5] */ \ii2675|xy_net ,
		/* f [4] */ \ii2677|xy_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [2] (nc) */ nc2973 ,
		/* f [1] */ \ii2678|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2679|xy_net  )
);
defparam ii2679.x_mode = "";
defparam ii2679.xy_mode = "";
defparam ii2679.mode = 1'b0;
defparam ii2679.config_data = 64'h22ff220077ff7700;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]  (
	. di ( \ii2693|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].mclk1b  ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[28].sr1  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[26] .CLKSRSEL = 1'b1;
LBUF \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t7_out1_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1]  (
	. di ( \glue_rx_packet_tx_packet_u_scaler_t45_out1_reg[20]|qx_net  ),
	. mclk0b ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1]|qx_net  ),
	. sclk0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[0].sr1  ),
	. sr1 ( )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1] .PRESET = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_0_In1p_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii2682 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net ,
		/* f [4] */ \ii2582|xy_net ,
		/* f [3] */ \ii2612|xy_net ,
		/* f [2] (nc) */ nc2974 ,
		/* f [1] */ \ii2681|xy_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2682|xy_net  )
);
defparam ii2682.x_mode = "";
defparam ii2682.xy_mode = "";
defparam ii2682.mode = 1'b0;
defparam ii2682.config_data = 64'hccaaccffccaacc00;
LBUF \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t83_out1_1_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2683 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[0]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[8]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[0]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[24]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2683|xy_net  )
);
defparam ii2683.x_mode = "";
defparam ii2683.xy_mode = "";
defparam ii2683.mode = 1'b0;
defparam ii2683.config_data = 64'h11110c3fdddd0c3f;
LBUF \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_t1_out1_11_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2684 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[2]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[3]|qx_net ,
		/* f [3] */ \ii2683|xy_net ,
		/* f [2] */ \ii2680|xy_net ,
		/* f [1] */ \ii2682|xy_net ,
		/* f [0] (nc) */ nc2975 
	} ),
	. x ( ),
	. xy ( \ii2684|xy_net  )
);
defparam ii2684.x_mode = "";
defparam ii2684.xy_mode = "";
defparam ii2684.mode = 1'b0;
defparam ii2684.config_data = 64'h00ffcccc0f0fcccc;
LBUF \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1  (
	. asr ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sr1  ),
	. clk ( \u_pll_pll_u0|CO0_net  ),
	. en ( ),
	. mclkb ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].mclk1b  ),
	. sclk ( \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].sclk1  ),
	. sr ( \ii1982_dup|xy_net  )
);
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_LAT = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_INV = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_EN = 1'b0;
defparam \glue_rx_packet_tx_packet_u_scaler_u_MAC_7_In1p_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii2685 (
	. f ( {
		/* f [5] */ \glue_rx_packet_tx_packet_u_scaler_t1_out1_4_reg[1]|qx_net ,
		/* f [4] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[25]|qx_net ,
		/* f [3] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[1]|qx_net ,
		/* f [2] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[1]|qx_net ,
		/* f [1] */ \glue_rx_packet_tx_packet_u_scaler_t35_reg_dul_reg_2_[0]|qx_net ,
		/* f [0] */ \glue_rx_packet_tx_packet_u_scaler_t52_out1_1_reg[9]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii2685|xy_net  )
);
defparam ii2685.x_mode = "";
defparam ii2685.xy_mode = "";
defparam ii2685.mode = 1'b0;
defparam ii2685.config_data = 64'h01310d3dc1f1cdfd;
endmodule // mipi_rx_pinf_tx_pinf_1080
