0.6
2017.4
Dec 15 2017
21:07:18
D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,,,,,,,,,
D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v,1666259525,verilog,,D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v,,comp_16;comp_4,,,,,,,,
D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v,1635126676,verilog,,D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v,,TEMPLATE_COMP_16;glbl,,,,,,,,
D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v,1666255977,verilog,,,,Test_comp_16,,,,,,,,
