// Seed: 2844484173
`timescale 1ps / 1ps
module module_0;
  logic id_0 = 1 << 1 - id_0, id_1;
  logic id_4;
endmodule
