D/atlc////
D/boolean////
D/cascade////
D/cgi-wcalc////
D/covered////
D/dinotrace////
D/dinotrace-mode////
D/eagle////
D/electric////
D/fastcap////
D/fasthenry////
D/felt////
D/gdsreader////
D/geda////
D/gerbv////
D/gnetman////
D/gnucap////
D/gsmc////
D/gtk1-wcalc////
D/gtk2-wcalc////
D/gtkwave////
D/libwcalc////
D/magic////
D/mcalc////
D/mex-wcalc////
D/mpac////
D/ng-spice////
D/ntesla////
D/pcb////
D/py-MyHDL////
D/py-simpy////
D/qcad////
D/sci-wcalc////
D/spice////
D/spiceprm////
D/stdio-wcalc////
D/tkgate////
D/tnt-mmtl////
D/transcalc////
D/verilog-mode////
D/vipec////
D/wcalc////
D/wcalc-docs////
D/xchiplogo////
D/xcircuit////
D/MyHDL-gplcver////
D/MyHDL-iverilog////
D/gplcver////
D/qcad-partlibrary////
D/nelma////
D/adms////
D/freehdl////
D/librecad////
D/openscad////
D/ghdl////
D/kicad////
D/kicad-doc////
D/kicad-lib////
D/diylc////
D/p5-gds2////
D/kicad-footprints////
D/kicad-i18n////
D/klayout////
D/py-gds////
D/iverilog////
D/veriwell////
D/oce////
/Makefile/1.94/Wed Feb 22 01:00:34 2017//
D/solvespace////
