set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {ROM8X2.vo ROM8X2_v.sdo}}
}
