<p align="right"><a>English</a> | <a href="docs-jp/README.md">日本語</a></p>
<table width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Vitis™ In-Depth Tutorials</h1>
    </td>
 </tr>
</table>



<div align="center">
    <a href="http://www.youtube.com/watch?v=4JijWoV6lH4">
    <img
    src="./Getting_Started/Vitis/images/intro_video_new.png">
    </a>
</div>
 <p align="center"> <a>Visit more Vitis developer videos on </a><a href="https://www.youtube.com/channel/UCkzIS3hJplxSbVRxRQJW4Ow">Xilinx YouTube Channel</a> </p>

## Unlocking a new design experience for all developers
The [Vitis&trade; unified software platform](https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html)  enables the development of embedded software and accelerated applications on heterogeneous Xilinx&reg; platforms including FPGAs, SoCs, and Versal&trade; ACAPs. It provides a unified programming model for accelerating Edge, Cloud, and Hybrid computing applications. Learn how to use Vitis, Vitis AI, and the Vitis accelerated libraries to implement a fully end-to-end accelerated application using purely software-defined flows - no hardware expertise required.

## Tutorials

The Vitis Tutorials take users through the design methodology and programming model for deploying accelerated applications on all Xilinx platforms. Tutorials are divided into different topics by function and application. 

<table border="0" width="100%">
    <tbody>
        <tr>
            <td colspan="3" height="24" align="center">
                <strong> <a href="./Getting_Started">Getting Started</a> </strong>
            </td>
        </tr>
        <tr>
            <td colspan="3" height="48">
                Start here! Learn the basics of the Vitis programming model by putting together your very first application. No experience
                necessary!
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Getting_Started/Vitis">Vitis Introduction</a>
            </td>
            <td>
                <a href="./Getting_Started/Vitis_HLS">Vitis HLS Introduction</a>
            </td>
        </tr>
        <tr>
            <td>
                <a href="./Getting_Started/Vitis_Libraries">Vitis Libraries Introduction</a>
            </td>
            <td>
                <a href="./Getting_Started/Vitis_Platform/">Vitis Platform Introduction :new:</a>
            </td>
        </tr>
    </tbody>
</table>


<table border="0" width="100%">
    <tbody>
        <tr>
            <td colspan="2" height="24" align="center">
                <strong> <a href="./Hardware_Acceleration">Hardware Acceleration</a> </strong>
            </td>
        </tr>
        <tr>
            <td colspan="2" height="48">
                Learn how to use the Vitis core development kit to build, analyze, and optimize an accelerated algorithm developed in C++,
                OpenCL, and even Verilog and VHDL.
            </td>
        </tr>
        <tr>
            <td height="24">
                <strong> Feature Tutorials </strong>
            </td>
            <td height="24">
                <strong> Design Tutorials </strong>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow">Getting Started with RTL Kernels</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/01-convolution-tutorial">Convolution Example</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels">Mixing C and RTL</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/02-bloom">Bloom Filter Example</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/README.md">Dataflow Debug and
                    Optimization</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/03-rtl_stream_kernel_integration/README.md">RTL Systems Integration
                    Example</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/04-mult-ddr-banks/README.md">Using Multiple DDR Banks</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/04-traveling-salesperson/README.md">Traveling Salesperson Problem</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/README.md">Using Multiple Compute Units</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/05-bottom_up_rtl_kernel/README.md">Bottom RTL Kernel Design Flow Example</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/06-controlling-vivado-implementation">Controlling Vivado Implementation</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/06-cholesky-accel">Cholesky Algorithm Acceleration</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/07-using-hbm">Optimizing for HBM</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/07-host-code-opt">XRT Host Code Optimization</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/08-using-hostmem">Host Memory Access</a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/08-alveo_aurora_kernel">Aurora Kernel on Alveo :new: </a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/09-using-ethernet-on-alveo">Using GT Kernels and Ethernet IPs on Alveo
                    :new: </a>
            </td>
            <td>
                <a href="./Hardware_Acceleration/Design_Tutorials/09-sssp-application">Single Source Shortest Path Application :new: </a>
            </td>
        </tr>
	<tr>
            <td height="24">
                <a href="./Hardware_Acceleration/Feature_Tutorials/10-p2p-card-to-card">P2P Transfer using Native XRT C++ API
                    :new: </a>
            </td>
            <td>
                &nbsp;
            </td>
        </tr>
	</tbody>
</table>


<table border="0" width="100%">
    <tbody>
        <tr>
            <td colspan="3" height="24" align="center">
                <strong> <a href="./AI_Engine_Development">AI Engine Development</a> </strong>
            </td>
        </tr>
        <tr>
            <td colspan="3" height="48">
                Learn how to target, develop, and deploy advanced algorithms using a Versal AI Engine array in conjunction with PL
                IP/kernels and software applications running on the embedded processors.
            </td>
        </tr>
        <tr>
            <td colspan="2" height="24">
                <strong> Feature Tutorials </strong>
            </td>
            <td height="24">
                <strong> Design Tutorials </strong>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/05-AI-engine-versal-integration">Versal Integration for HW
                    Emu and HW</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Feature_Tutorials/02-using-gmio">Using GMIO with AIE</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Design_Tutorials/01-aie_lenet_tutorial">LeNet Tutorial</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/03-rtp-reconfiguration">Runtime Parameter Reconfiguration</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Feature_Tutorials/04-packet-switching">Packet Switching</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Design_Tutorials/02-super_sampling_rate_fir">Super Sampling Rate FIR Filters</a>
            </td>
        </tr>
        <tr>
            <td height="24"> 
                <a href="./AI_Engine_Development/Feature_Tutorials/01-aie_a_to_z">A to Z Bare-metal Flow</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Feature_Tutorials/06-versal-system-design-clocking-tutorial">Versal System Design Clocking</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Design_Tutorials/03-beamforming/README.md">Beamforming Design</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/07-AI-Engine-Floating-Point">Using Floating-Point in the AI Engine</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Feature_Tutorials/08-dsp-library">DSP Library Tutorial</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Design_Tutorials/04-custom-platform-emulation">AIE Emulation on Custom Platforms</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/09-debug-walkthrough">Debug Walkthrough Tutorial</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Feature_Tutorials/10-aie-dsp-lib-model-composer">AIE DSP Library and Model Composer</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Design_Tutorials/06-fft2d_AIEvsHLS">2D-FFT</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/11-ai-engine-emulation-waveform-analysis">Versal Emulation Waveform
                    Analysis</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Feature_Tutorials/12-axis-traffic-generator">AXIS External Traffic Generator</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Design_Tutorials/07-firFilter_AIEvsHLS">FIR Filter</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/13-aie-performance-analysis">AIE Performance and Deadlock Analysis</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Feature_Tutorials/14-implementing-iir-filter">Implementing an IIR Filter on the AIE</a>
            </td>
            <td>
                <a href="./AI_Engine_Development/Design_Tutorials/08-n-body-simulator">N-Body Simulator</a>
            </td>
        </tr>
        <tr>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/15-post-link-recompile">Post-Link Recompile of an AI Engine Application</a>
            </td>
            <td height="24">
                <a href="./AI_Engine_Development/Feature_Tutorials/16-external-traffic-generator-aie/">Python and C++ External Traffic Generators for AI Engine Simulation and Emulation Flows :new:</a>
            </td>
            <td>
            </td>
        </tr>
    </tbody>
</table>



<table border="0" width="100%">
    <tbody>
        <tr>
            <td colspan="3" height="24" align="center">
                <strong> <a href="./Vitis_Platform_Creation">Vitis Platform Creation</a> </strong>
            </td>
        </tr>
        <tr>
            <td colspan="3" height="48">
                Learn how to build custom platforms for Vitis to target your own boards built with Xilinx devices, and how to modify and
                extend existing platforms.
            </td>
        </tr>
        <tr>            
            <td height="24">
                <strong> Design Tutorials </strong>
            </td>
			<td height="24">
                <strong> Feature Tutorials </strong>
			</td>
        </tr>
		<tr>
			<td height="24">
				<a href="./Vitis_Platform_Creation/Design_Tutorials/02-Edge-AI-ZCU104">Custom Platform Creation on MPSoC</a>
			</td> 
			<td>
				<a href="./Vitis_Platform_Creation/Feature_Tutorials/01_platform_creation_streaming_ip">Incorporating Stream Interfaces</a>
			</td>
		</tr>
		<tr>
			<td height="24">
				<a href="./Vitis_Platform_Creation/Design_Tutorials/03_Edge_VCK190">Custom Platform Creation on Versal</a>
			</td> 
			<td>
				<a href="./Vitis_Platform_Creation/Feature_Tutorials/02_petalinux_customization/">PetaLinux Building and System Customization :new:</a>
			</td>
		</tr>		
            <tr>
                <td>
                    <a href="./Vitis_Platform_Creation/Design_Tutorials/01-Edge-KV260">Custom Platform Creation on KV260</a>
                </td>			            
				<td height="24">
                </td>
            </tr>
        </tbody>
    </table>
    <table border="0" width="100%">
        <tbody>
            <tr>
                <td colspan="2" height="24" align="center">
                    <strong> <a href="./Developer_Contributed">Vitis Developer Contributed Tutorials</a> </strong>
                </td>
            </tr>
            <tr>
                <td colspan="2" height="48">
                    Check out tutorials that other developers shared! We welcome your contribution, you may share end-to-end designs, tips
                    and tricks, or designs and examples that can help Xilinx users.
                </td>
            </tr>
            <tr>
                <td colspan="2" height="24">
                    <a href="./Developer_Contributed/01-Versal_Custom_Thin_Platform_Extensible_System/README.md">Versal Custom Thin Platform
                        Extensible System</a>
                </td>
            </tr>
        </tbody>
    </table>

## Other Vitis Tutorial Repositories

<table border="0" width="100%">
	<tbody>
		<tr>
			<td width="257">
				<strong> Tutorial Repository </strong>
			</td>
			<td>
				<strong> Description </strong>
			</td>
		</tr>
		<tr>
			<td>
				<a href="https://github.com/Xilinx/Vitis_Accel_Examples">Vitis Acceleration Examples</a>
			</td>
			<td>
				This repository illustrates specific scenarios related to host code and kernel programming through small working
				examples. They can get you started with Vitis acceleration application coding and optimization.
			</td>
		</tr>
		<tr>
			<td>
				<a href="https://github.com/xilinx/Vitis-AI-Tutorials">Machine Learning Tutorials</a>
			</td>
			<td>
				The repository helps to get you the lay of the land working with machine learning and the Vitis AI toolchain on Xilinx
				devices. It illustrates specific workflows or stages within Vitis AI and gives examples of common use cases.
			</td>
		</tr>
		<tr>
			<td>
				<a href="http://xilinx.github.io/Embedded-Design-Tutorials">Embedded Design Tutorials</a>
			</td>
			<td>
				Learn how to build and use embedded operating systems and drivers on Xilinx Adaptive SoCs and the MicroBlaze™ soft
				processor. These tutorials cover open-source operating systems and bare-metal drivers available from Xilinx, compilers,
				debuggers, and profiling tools for traditional SoC software development.
			</td>
		</tr>
		<tr>
			<td>
				<a href="https://github.com/Xilinx/Vitis_Model_Composer">Vitis Model Composer Tutorials</a>
			</td>
			<td>
				Learn rapid design exploration using Vitis Model Composer. Vitis Model Composer provides a library of
				performance-optimized blocks for design and implementation of DSP algorithms on Xilinx devices. The Vitis Model Composer
				AI Engine, HLS and HDL libraries within the Simulink™ environment, enable the rapid design exploration of an algorithm
				and accelerate the path to production.
			</td>
		</tr>
	</tbody>
</table>


<p align="center"><sup>Copyright&copy; 2022 Xilinx</sup></p>

