// Seed: 1753919680
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  logic id_4;
  type_9(
      id_0, 1, id_1
  );
endmodule
