ELF          (            ¬\    4     ( ??@ºpGÀºpGO? pGr¶þ?  0µ“?!hFÿ÷þÿ!?÷þÿH %hAð€Q` h ð€P?HhAô€A` h$ ô€@?  ? €Íé@ Oô¨pÍé	 hFÿ÷þÿ±r¶þ?? è1 Oô POô€P?!?÷þÿ (Ðr¶þ???  @8@ p @ÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿO?s
"IHÿ÷þÿþç        sghkfg ?        ..\Core\Src\main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: armasm [4d35fa] C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM            __asm___6_main_c_1ddd219e____REV16             X    >           ..\Drivers\CMSIS\Include\  cmsis_armcc.h         ? ?        ..\Core\Src\main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: armasm [4d35fa] C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM            __asm___6_main_c_1ddd219e____REVSH             X    >           ..\Drivers\CMSIS\Include\  cmsis_armcc.h         ? ?        ..\Core\Src\main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: armasm [4d35fa] C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM            __asm___6_main_c_1ddd219e____RRX           X    >           ..\Drivers\CMSIS\Include\  cmsis_armcc.h         ?& `   ÿÿÿÿarmcc+ |  	
€???????????????                `   ÿÿÿÿarmcc+ |  	
€???????????????                `   ÿÿÿÿarmcc+ |  	
€???????????????                `   ÿÿÿÿarmcc+ |  	
€???????????????                `   ÿÿÿÿarmcc+ |  	
€???????????????             ?   A}???AjD}`   ÿÿÿÿarmcc+ |  	
€???????????????             T     ?        
../Core/Src/main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM             ?        ../Core/Src/main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM pTX_Buffer ?            ?        ../Core/Src/main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM            I??                   h       ../Core/Src/main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM     ?       ??}SystemClock_Config     ?       YRCC_OscInitStruct \  ‘¨YRCC_ClkInitStruct ?  ‘X?   (   Ytmpreg ?   ‘l ?&   ?   Ytmpreg ?   ‘l F??   b   f   ? F??   ?   ?   ?    ?        ../Core/Src/main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM     T       int >?Dmain ?     T       ]__result ? P      4    )             ../Core/Src/main.c      H    )             ../Core/Src/main.c          ?
 ?    )             ../Core/Src/main.c          ? (y ' %
f+
q ?    )             ../Core/Src/main.c          ? 
6         }                 } ––?       }   ?    }? ?   ?    }            T    }          __DATE__ "Oct  9 2022"  __TIME__ "14:03:00"  __STDC__ 1  __STDC_VERSION__ 199901L  __STDC_HOSTED__ 1  __STDC_ISO_10646__ 200607  __EDG__ 1  __EDG_VERSION__ 407  __EDG_SIZE_TYPE__ unsigned int  __EDG_PTRDIFF_TYPE__ int  __sizeof_int 4  __sizeof_long 4  __sizeof_ptr 4  __ARMCC_VERSION 5060960  __TARGET_CPU_CORTEX_M4_FP_SP 1  __TARGET_FPU_VFPV4_SP_D16 1  __UVISION_VERSION 533  _RTE_ 1  STM32F407xx 1  _RTE_ 1  USE_HAL_DRIVER 1  STM32F407xx 1  __CC_ARM 1  __arm 1  __arm__ 1  __TARGET_ARCH_7E_M 1  __TARGET_ARCH_ARM 0  __TARGET_ARCH_THUMB 4  __TARGET_ARCH_A64 0  __TARGET_ARCH_AARCH32 1  __TARGET_PROFILE_M 1  __TARGET_FEATURE_HALFWORD 1  __TARGET_FEATURE_THUMB 1  __TARGET_FEATURE_MULTIPLY 1  __TARGET_FEATURE_DSPMUL 1  __TARGET_FEATURE_DOUBLEWORD 1  __TARGET_FEATURE_DIVIDE 1  __TARGET_FEATURE_UNALIGNED 1  __TARGET_FEATURE_CLZ 1  __TARGET_FEATURE_DMB 1  __TARGET_FPU_VFPV4 1  __TARGET_FPU_VFP 1  __TARGET_FPU_VFP_SINGLE 1  __TARGET_FEATURE_EXTENSION_REGISTER_COUNT 16  __APCS_INTERWORK 1  __FP_FAST_FMAF 1  __thumb 1  __thumb__ 1  __t32__ 1  __OPTIMISE_SPACE 1  __OPT_SMALL_ASSERT 1  __OPTIMISE_LEVEL 3            ?   ?   TX_Buffer     %        l  ?   SystemClock_Config             ?   ?   main         %   %  .          '   (   )    __stdint_h  __ARMCLIB_VERSION 5060044 __INT64 __int64 __INT64_C_SUFFIX__ ll __PASTE2(x,y) x ## y __PASTE(x,y) __PASTE2(x, y) __INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__)) __UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__)) __LONGLONG long long #__STDINT_DECLS  %__CLIBNS ,__CLIBNS  sINT8_MIN -128 tINT16_MIN -32768 uINT32_MIN (~0x7fffffff) vINT64_MIN __INT64_C(~0x7fffffffffffffff) yINT8_MAX 127 zINT16_MAX 32767 {INT32_MAX 2147483647 |INT64_MAX __INT64_C(9223372036854775807) UINT8_MAX 255 €UINT16_MAX 65535 ?UINT32_MAX 4294967295u ?UINT64_MAX __UINT64_C(18446744073709551615) ?INT_LEAST8_MIN -128 ?INT_LEAST16_MIN -32768 ?INT_LEAST32_MIN (~0x7fffffff) ?INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff) ?INT_LEAST8_MAX 127 ?INT_LEAST16_MAX 32767 ?INT_LEAST32_MAX 2147483647 ?INT_LEAST64_MAX __INT64_C(9223372036854775807) ?UINT_LEAST8_MAX 255 ?UINT_LEAST16_MAX 65535 ?UINT_LEAST32_MAX 4294967295u ?UINT_LEAST64_MAX __UINT64_C(18446744073709551615) ?INT_FAST8_MIN (~0x7fffffff) ?INT_FAST16_MIN (~0x7fffffff) ?INT_FAST32_MIN (~0x7fffffff) ?INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff) ?INT_FAST8_MAX 2147483647 ?INT_FAST16_MAX 2147483647 ?INT_FAST32_MAX 2147483647 ?INT_FAST64_MAX __INT64_C(9223372036854775807) ?UINT_FAST8_MAX 4294967295u ?UINT_FAST16_MAX 4294967295u ?UINT_FAST32_MAX 4294967295u ?UINT_FAST64_MAX __UINT64_C(18446744073709551615) ?INTPTR_MIN INT32_MIN ?INTPTR_MAX INT32_MAX ?UINTPTR_MAX UINT32_MAX ?INTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll) ?INTMAX_MAX __ESCAPE__(9223372036854775807ll) ?UINTMAX_MAX __ESCAPE__(18446744073709551615ull) ?PTRDIFF_MIN INT32_MIN ?PTRDIFF_MAX INT32_MAX ?SIG_ATOMIC_MIN (~0x7fffffff) ?SIG_ATOMIC_MAX 2147483647 ?SIZE_MAX UINT32_MAX ?WCHAR_MIN ?WCHAR_MAX ?WCHAR_MIN 0 ?WCHAR_MAX 65535 ?WINT_MIN (~0x7fffffff) ?WINT_MAX 2147483647 ?INT8_C(x) (x) ?INT16_C(x) (x) ?INT32_C(x) (x) ?INT64_C(x) __INT64_C(x) €UINT8_C(x) (x ## u) ?UINT16_C(x) (x ## u) ?UINT32_C(x) (x ## u) ?UINT64_C(x) __UINT64_C(x) ?INTMAX_C(x) __ESCAPE__(x ## ll) ?UINTMAX_C(x) __ESCAPE__(x ## ull) ?__INT64 ?__LONGLONG     P    D            C:\Keil_v5\ARM\ARMCC\Bin\..\include\  stdint.h            C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]          signed char short int long long unsigned char unsigned short unsigned int unsigned long long Pint8_t ? 8 Pint16_t ? 9 Pint32_t ? : Pint64_t ? ; Puint8_t ? > Puint16_t ? ? Puint32_t ? @ Puint64_t ? A Pint_least8_t ? G Pint_least16_t ? H Pint_least32_t ? I Pint_least64_t ? J Puint_least8_t ? M Puint_least16_t ? N Puint_least32_t ? O Puint_least64_t ? P Pint_fast8_t ? U Pint_fast16_t ? V Pint_fast32_t ? W Pint_fast64_t ? X Puint_fast8_t ? [ Puint_fast16_t ? \ Puint_fast32_t ? ] Puint_fast64_t ? ^ Pintptr_t ? e Puintptr_t ? f Pintmax_t ? j!Puintmax_t ? k!        +   ,   -     __CMSIS_VERSION_H  #__CM_CMSIS_VERSION_MAIN ( 5U) $__CM_CMSIS_VERSION_SUB ( 1U) %__CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )   L    @            ../Drivers/CMSIS/Include/  cmsis_version.h     ?        
../Drivers/CMSIS/Include/cmsis_version.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM              /   0   1    __CMSIS_ARMCC_H  ,__ARM_ARCH_7EM__ 1 5__ASM __asm 8__INLINE __inline ;__STATIC_INLINE static __inline >__STATIC_FORCEINLINE static __forceinline A__NO_RETURN __declspec(noreturn) D__USED __attribute__((used)) G__WEAK __attribute__((weak)) J__PACKED __attribute__((packed)) M__PACKED_STRUCT __packed struct P__PACKED_UNION __packed union S__UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) V__UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val)) Y__UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) \__UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val)) ___UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) b__ALIGNED(x) __attribute__((aligned(x))) e__RESTRICT __restrict ?__enable_fault_irq __enable_fiq ?__disable_fault_irq __disable_fiq ?__NOP __nop ?__WFI __wfi ?__WFE __wfe ?__SEV __sev ?__ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U) ?__DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U) ?__DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U) ?__REV __rev ?__ROR __ror ?__BKPT(value) __breakpoint(value) ?__RBIT __rbit ?__CLZ __clz ?__LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop") ?__LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop") ?__LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop") ?__STREXB(value,ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") ?__STREXH(value,ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") ?__STREXW(value,ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") ?__CLREX __clrex ?__SSAT __ssat ?__USAT __usat ?__LDRBT(ptr) ((uint8_t ) __ldrt(ptr)) ?__LDRHT(ptr) ((uint16_t) __ldrt(ptr)) ?__LDRT(ptr) ((uint32_t ) __ldrt(ptr)) ?__STRBT(value,ptr) __strt(value, ptr) ?__STRHT(value,ptr) __strt(value, ptr) ?__STRT(value,ptr) __strt(value, ptr) ?__SADD8 __sadd8 ?__QADD8 __qadd8 ?__SHADD8 __shadd8 ?__UADD8 __uadd8 ?__UQADD8 __uqadd8 ?__UHADD8 __uhadd8 ?__SSUB8 __ssub8 ?__QSUB8 __qsub8 ?__SHSUB8 __shsub8 ?__USUB8 __usub8 ?__UQSUB8 __uqsub8 ?__UHSUB8 __uhsub8 ?__SADD16 __sadd16 ?__QADD16 __qadd16 ?__SHADD16 __shadd16 ?__UADD16 __uadd16 ?__UQADD16 __uqadd16 ?__UHADD16 __uhadd16 ?__SSUB16 __ssub16 ?__QSUB16 __qsub16 ?__SHSUB16 __shsub16 ?__USUB16 __usub16 ?__UQSUB16 __uqsub16 ?__UHSUB16 __uhsub16 ?__SASX __sasx ?__QASX __qasx ?__SHASX __shasx ?__UASX __uasx ?__UQASX __uqasx ?__UHASX __uhasx ?__SSAX __ssax ?__QSAX __qsax ?__SHSAX __shsax ?__USAX __usax ?__UQSAX __uqsax ?__UHSAX __uhsax ?__USAD8 __usad8 ?__USADA8 __usada8 ?__SSAT16 __ssat16 ?__USAT16 __usat16 ?__UXTB16 __uxtb16 ?__UXTAB16 __uxtab16 ?__SXTB16 __sxtb16 ?__SXTAB16 __sxtab16 ?__SMUAD __smuad ?__SMUADX __smuadx ?__SMLAD __smlad ?__SMLADX __smladx ?__SMLALD __smlald ?__SMLALDX __smlaldx ?__SMUSD __smusd ?__SMUSDX __smusdx ?__SMLSD __smlsd ?__SMLSDX __smlsdx ?__SMLSLD __smlsld ?__SMLSLDX __smlsldx ?__SEL __sel ?__QADD __qadd ?__QSUB __qsub ?__PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) ?__PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) ?__SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + ((int64_t)(ARG3) << 32U) ) >> 32U))   H    >            ../Drivers/CMSIS/Include/  cmsis_armcc.h     4       
../Drivers/CMSIS/Include/cmsis_armcc.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ;??__get_CONTROL  Y  a__result Y  Y__regControl Y  P <??__set_CONTROL  $Y  control Y__regControl Y  P ;??__get_IPSR  Y  a__result Y  Y__regIPSR Y  P ;??__get_APSR  Y  a__result Y  Y__regAPSR Y  P ;??__get_xPSR  Y  a__result Y  Y__regXPSR Y  P ;??__get_PSP  Y  a__result Y  Y__regProcessStackPointer Y  P <??__set_PSP  $Y  topOfProcStack Y__regProcessStackPointer Y  P ;??__get_MSP  Y  a__result Y  Y__regMainStackPointer Y  P <??__set_MSP  $Y  topOfMainStack Y__regMainStackPointer Y  P ;??__get_PRIMASK  Y  a__result Y  Y__regPriMask Y  P <??__set_PRIMASK  $Y  priMask Y__regPriMask Y  P ;??__get_BASEPRI  Y  a__result Y  Y__regBasePri Y  P <??__set_BASEPRI  $Y  basePri Y__regBasePri Y  P <??__set_BASEPRI_MAX  $Y  basePri Y__regBasePriMax Y  P ;??__get_FAULTMASK  Y  a__result Y  Y__regFaultMask Y  P <??__set_FAULTMASK  $Y  faultMask Y__regFaultMask Y  P ;ÿ	?__get_FPSCR  Y  a__result Y  Y__regfpscr Y  P <??__set_FPSCR  $Y  fpscr Y__regfpscr Y  P         3   4   5    __CMSIS_COMPILER_H  "  ?    ?            ../Drivers/CMSIS/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  cmsis_compiler.h   stdint.h   cmsis_armcc.h     ?        
../Drivers/CMSIS/Include/cmsis_compiler.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                 7   8   9     ARM_MPU_ARMV7_H  "ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) #ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) $ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) %ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) &ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) 'ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) (ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) )ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) *ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) +ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ,ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) -ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) .ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) /ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) 0ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) 1ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) 2ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) 3ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) 4ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) 5ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) 6ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) 7ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) 8ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) 9ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) :ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ;ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) <ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) =ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ?ARM_MPU_AP_NONE 0U @ARM_MPU_AP_PRIV 1U AARM_MPU_AP_URO 2U BARM_MPU_AP_FULL 3U CARM_MPU_AP_PRO 5U DARM_MPU_AP_RO 6U KARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk)) XARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) gARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) xARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) ?ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) ?ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) ?ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) ?ARM_MPU_CACHEP_NOCACHE 0U ?ARM_MPU_CACHEP_WB_WRA 1U ?ARM_MPU_CACHEP_WT_NWA 2U ?ARM_MPU_CACHEP_WB_NWA 3U   H    <            ../Drivers/CMSIS/Include/  mpu_armv7.h     \       
../Drivers/CMSIS/Include/mpu_armv7.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?RBAR Y  # RASR Y  # PARM_MPU_Region_t ? ?<??ARM_MPU_Enable  $Y  MPU_Control  <??ARM_MPU_Disable   <??ARM_MPU_ClrRegion  $Y  rnr  <??ARM_MPU_SetRegion  $Y  rbar $Y  rasr  <??ARM_MPU_SetRegionEx  $Y  rnr $Y  rbar $Y  rasr  <€?orderedCpy  $dst $src $Y  len \i Y   tY  " Y  "
#<??ARM_MPU_Load  $Xtable $Y  cnt srowWordSize 
 ? "T       ;   <   =   >     __CORE_CM4_H_GENERIC  "?B__CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) C__CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) D__CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB ) G__CORTEX_M (4U) O__FPU_USED 1U ??__CORE_CM4_H_DEPENDANT  ?__I volatile const ?__O volatile ?__IO volatile ?__IM volatile const ?__OM volatile ?__IOM volatile ?APSR_N_Pos 31U ?APSR_N_Msk (1UL << APSR_N_Pos) ?APSR_Z_Pos 30U ?APSR_Z_Msk (1UL << APSR_Z_Pos) ?APSR_C_Pos 29U ?APSR_C_Msk (1UL << APSR_C_Pos) ?APSR_V_Pos 28U ?APSR_V_Msk (1UL << APSR_V_Pos) ?APSR_Q_Pos 27U ?APSR_Q_Msk (1UL << APSR_Q_Pos) ?APSR_GE_Pos 16U ?APSR_GE_Msk (0xFUL << APSR_GE_Pos) ?IPSR_ISR_Pos 0U ?IPSR_ISR_Msk (0x1FFUL ) ?xPSR_N_Pos 31U ?xPSR_N_Msk (1UL << xPSR_N_Pos) ?xPSR_Z_Pos 30U ?xPSR_Z_Msk (1UL << xPSR_Z_Pos) ?xPSR_C_Pos 29U ?xPSR_C_Msk (1UL << xPSR_C_Pos) ?xPSR_V_Pos 28U ?xPSR_V_Msk (1UL << xPSR_V_Pos) ?xPSR_Q_Pos 27U ?xPSR_Q_Msk (1UL << xPSR_Q_Pos) ?xPSR_ICI_IT_2_Pos 25U ?xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) ?xPSR_T_Pos 24U ?xPSR_T_Msk (1UL << xPSR_T_Pos) ?xPSR_GE_Pos 16U ?xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) ?xPSR_ICI_IT_1_Pos 10U ?xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) ?xPSR_ISR_Pos 0U ?xPSR_ISR_Msk (0x1FFUL ) €CONTROL_FPCA_Pos 2U ?CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) ?CONTROL_SPSEL_Pos 1U ?CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) ?CONTROL_nPRIV_Pos 0U ?CONTROL_nPRIV_Msk (1UL ) ?NVIC_STIR_INTID_Pos 0U ?NVIC_STIR_INTID_Msk (0x1FFUL ) ?SCB_CPUID_IMPLEMENTER_Pos 24U ?SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) ?SCB_CPUID_VARIANT_Pos 20U ?SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) ?SCB_CPUID_ARCHITECTURE_Pos 16U ?SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) ?SCB_CPUID_PARTNO_Pos 4U ?SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) ?SCB_CPUID_REVISION_Pos 0U ?SCB_CPUID_REVISION_Msk (0xFUL ) ?SCB_ICSR_NMIPENDSET_Pos 31U ?SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) ?SCB_ICSR_PENDSVSET_Pos 28U ?SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) ?SCB_ICSR_PENDSVCLR_Pos 27U ?SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) ?SCB_ICSR_PENDSTSET_Pos 26U ?SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) ?SCB_ICSR_PENDSTCLR_Pos 25U ?SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) ?SCB_ICSR_ISRPREEMPT_Pos 23U ?SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) ?SCB_ICSR_ISRPENDING_Pos 22U ?SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) ?SCB_ICSR_VECTPENDING_Pos 12U ?SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) ?SCB_ICSR_RETTOBASE_Pos 11U ?SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) ?SCB_ICSR_VECTACTIVE_Pos 0U ?SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) ?SCB_VTOR_TBLOFF_Pos 7U ?SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) ?SCB_AIRCR_VECTKEY_Pos 16U ?SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) ?SCB_AIRCR_VECTKEYSTAT_Pos 16U ?SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) ?SCB_AIRCR_ENDIANESS_Pos 15U ?SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) ?SCB_AIRCR_PRIGROUP_Pos 8U ?SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) ?SCB_AIRCR_SYSRESETREQ_Pos 2U ?SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) ?SCB_AIRCR_VECTCLRACTIVE_Pos 1U ?SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) ?SCB_AIRCR_VECTRESET_Pos 0U ?SCB_AIRCR_VECTRESET_Msk (1UL ) ?SCB_SCR_SEVONPEND_Pos 4U ?SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) ?SCB_SCR_SLEEPDEEP_Pos 2U ?SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) ?SCB_SCR_SLEEPONEXIT_Pos 1U ?SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) ?SCB_CCR_STKALIGN_Pos 9U ?SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) ?SCB_CCR_BFHFNMIGN_Pos 8U ?SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) ?SCB_CCR_DIV_0_TRP_Pos 4U ?SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) ?SCB_CCR_UNALIGN_TRP_Pos 3U ?SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) ?SCB_CCR_USERSETMPEND_Pos 1U ?SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) ?SCB_CCR_NONBASETHRDENA_Pos 0U ?SCB_CCR_NONBASETHRDENA_Msk (1UL ) ?SCB_SHCSR_USGFAULTENA_Pos 18U ?SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) ?SCB_SHCSR_BUSFAULTENA_Pos 17U ?SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) ?SCB_SHCSR_MEMFAULTENA_Pos 16U ?SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) ?SCB_SHCSR_SVCALLPENDED_Pos 15U ?SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) ?SCB_SHCSR_BUSFAULTPENDED_Pos 14U ?SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) ?SCB_SHCSR_MEMFAULTPENDED_Pos 13U ?SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) ?SCB_SHCSR_USGFAULTPENDED_Pos 12U ?SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) ?SCB_SHCSR_SYSTICKACT_Pos 11U ?SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) ?SCB_SHCSR_PENDSVACT_Pos 10U ?SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) ?SCB_SHCSR_MONITORACT_Pos 8U ?SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) ?SCB_SHCSR_SVCALLACT_Pos 7U ?SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) ?SCB_SHCSR_USGFAULTACT_Pos 3U ?SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) ?SCB_SHCSR_BUSFAULTACT_Pos 1U ?SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) ?SCB_SHCSR_MEMFAULTACT_Pos 0U ?SCB_SHCSR_MEMFAULTACT_Msk (1UL ) ?SCB_CFSR_USGFAULTSR_Pos 16U ?SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) ?SCB_CFSR_BUSFAULTSR_Pos 8U ?SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) ?SCB_CFSR_MEMFAULTSR_Pos 0U ?SCB_CFSR_MEMFAULTSR_Msk (0xFFUL ) ?SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) ?SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) ?SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) ?SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) ?SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) ?SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) ?SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) ?SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) ?SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) ?SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) ?SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) ?SCB_CFSR_IACCVIOL_Msk (1UL ) €SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) ?SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) ?SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) ?SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) ?SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) ?SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) ?SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) ?SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) ?SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) ?SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) ?SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) ?SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) ?SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) ?SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) ?SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) ?SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) ?SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) ?SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) ?SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) ?SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) ?SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) ?SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) ?SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) ?SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) ?SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) ?SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) ?SCB_HFSR_DEBUGEVT_Pos 31U ?SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) ?SCB_HFSR_FORCED_Pos 30U ?SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) ?SCB_HFSR_VECTTBL_Pos 1U ?SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) ?SCB_DFSR_EXTERNAL_Pos 4U ?SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) ?SCB_DFSR_VCATCH_Pos 3U ?SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) ?SCB_DFSR_DWTTRAP_Pos 2U ?SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) ?SCB_DFSR_BKPT_Pos 1U ?SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) ?SCB_DFSR_HALTED_Pos 0U ?SCB_DFSR_HALTED_Msk (1UL ) ?SCnSCB_ICTR_INTLINESNUM_Pos 0U ?SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL ) ?SCnSCB_ACTLR_DISOOFP_Pos 9U ?SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) ?SCnSCB_ACTLR_DISFPCA_Pos 8U ?SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) ?SCnSCB_ACTLR_DISFOLD_Pos 2U ?SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) ?SCnSCB_ACTLR_DISDEFWBUF_Pos 1U ?SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) ?SCnSCB_ACTLR_DISMCYCINT_Pos 0U ?SCnSCB_ACTLR_DISMCYCINT_Msk (1UL ) €SysTick_CTRL_COUNTFLAG_Pos 16U ?SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) ?SysTick_CTRL_CLKSOURCE_Pos 2U ?SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) ?SysTick_CTRL_TICKINT_Pos 1U ?SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) ?SysTick_CTRL_ENABLE_Pos 0U ?SysTick_CTRL_ENABLE_Msk (1UL ) ?SysTick_LOAD_RELOAD_Pos 0U ?SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) ?SysTick_VAL_CURRENT_Pos 0U ?SysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) ?SysTick_CALIB_NOREF_Pos 31U ?SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) ?SysTick_CALIB_SKEW_Pos 30U ?SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) ?SysTick_CALIB_TENMS_Pos 0U ?SysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) ?ITM_TPR_PRIVMASK_Pos 0U ?ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL ) ?ITM_TCR_BUSY_Pos 23U ?ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) ?ITM_TCR_TraceBusID_Pos 16U ?ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) ?ITM_TCR_GTSFREQ_Pos 10U ?ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) ?ITM_TCR_TSPrescale_Pos 8U ?ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) ?ITM_TCR_SWOENA_Pos 4U ?ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) ?ITM_TCR_DWTENA_Pos 3U ?ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) ?ITM_TCR_SYNCENA_Pos 2U ?ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) ?ITM_TCR_TSENA_Pos 1U ?ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) ?ITM_TCR_ITMENA_Pos 0U ?ITM_TCR_ITMENA_Msk (1UL ) ?ITM_IWR_ATVALIDM_Pos 0U ?ITM_IWR_ATVALIDM_Msk (1UL ) ?ITM_IRR_ATREADYM_Pos 0U ?ITM_IRR_ATREADYM_Msk (1UL ) ?ITM_IMCR_INTEGRATION_Pos 0U ?ITM_IMCR_INTEGRATION_Msk (1UL ) ?ITM_LSR_ByteAcc_Pos 2U ?ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) ÿITM_LSR_Access_Pos 1U €ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) ?ITM_LSR_Present_Pos 0U ?ITM_LSR_Present_Msk (1UL ) ?DWT_CTRL_NUMCOMP_Pos 28U ?DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) ?DWT_CTRL_NOTRCPKT_Pos 27U ?DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) ?DWT_CTRL_NOEXTTRIG_Pos 26U ?DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) ?DWT_CTRL_NOCYCCNT_Pos 25U ?DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) ?DWT_CTRL_NOPRFCNT_Pos 24U ?DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) ?DWT_CTRL_CYCEVTENA_Pos 22U ?DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) ?DWT_CTRL_FOLDEVTENA_Pos 21U ?DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) ?DWT_CTRL_LSUEVTENA_Pos 20U ?DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) ?DWT_CTRL_SLEEPEVTENA_Pos 19U ?DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) ?DWT_CTRL_EXCEVTENA_Pos 18U ?DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) ?DWT_CTRL_CPIEVTENA_Pos 17U ?DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) ?DWT_CTRL_EXCTRCENA_Pos 16U ?DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) ?DWT_CTRL_PCSAMPLENA_Pos 12U ?DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) ?DWT_CTRL_SYNCTAP_Pos 10U ?DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) ?DWT_CTRL_CYCTAP_Pos 9U ?DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) ?DWT_CTRL_POSTINIT_Pos 5U ?DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) ?DWT_CTRL_POSTPRESET_Pos 1U ?DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) ?DWT_CTRL_CYCCNTENA_Pos 0U ?DWT_CTRL_CYCCNTENA_Msk (0x1UL ) ?DWT_CPICNT_CPICNT_Pos 0U ?DWT_CPICNT_CPICNT_Msk (0xFFUL ) ?DWT_EXCCNT_EXCCNT_Pos 0U ?DWT_EXCCNT_EXCCNT_Msk (0xFFUL ) ?DWT_SLEEPCNT_SLEEPCNT_Pos 0U ?DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL ) ?DWT_LSUCNT_LSUCNT_Pos 0U ?DWT_LSUCNT_LSUCNT_Msk (0xFFUL ) ?DWT_FOLDCNT_FOLDCNT_Pos 0U ?DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL ) ?DWT_MASK_MASK_Pos 0U ?DWT_MASK_MASK_Msk (0x1FUL ) ?DWT_FUNCTION_MATCHED_Pos 24U ?DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) €DWT_FUNCTION_DATAVADDR1_Pos 16U ?DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) ?DWT_FUNCTION_DATAVADDR0_Pos 12U ?DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) ?DWT_FUNCTION_DATAVSIZE_Pos 10U ?DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) ?DWT_FUNCTION_LNK1ENA_Pos 9U ?DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) ?DWT_FUNCTION_DATAVMATCH_Pos 8U ?DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) ?DWT_FUNCTION_CYCMATCH_Pos 7U ?DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) ?DWT_FUNCTION_EMITRANGE_Pos 5U ?DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) ?DWT_FUNCTION_FUNCTION_Pos 0U ?DWT_FUNCTION_FUNCTION_Msk (0xFUL ) ?TPI_ACPR_PRESCALER_Pos 0U ?TPI_ACPR_PRESCALER_Msk (0x1FFFUL ) ?TPI_SPPR_TXMODE_Pos 0U ?TPI_SPPR_TXMODE_Msk (0x3UL ) ?TPI_FFSR_FtNonStop_Pos 3U ?TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) ?TPI_FFSR_TCPresent_Pos 2U ?TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) ?TPI_FFSR_FtStopped_Pos 1U ?TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) ?TPI_FFSR_FlInProg_Pos 0U ?TPI_FFSR_FlInProg_Msk (0x1UL ) ?TPI_FFCR_TrigIn_Pos 8U ?TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) ?TPI_FFCR_EnFCont_Pos 1U ?TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) ?TPI_TRIGGER_TRIGGER_Pos 0U ?TPI_TRIGGER_TRIGGER_Msk (0x1UL ) ?TPI_FIFO0_ITM_ATVALID_Pos 29U ?TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) ?TPI_FIFO0_ITM_bytecount_Pos 27U ?TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) ?TPI_FIFO0_ETM_ATVALID_Pos 26U ?TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) ?TPI_FIFO0_ETM_bytecount_Pos 24U ?TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) ?TPI_FIFO0_ETM2_Pos 16U ?TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) ?TPI_FIFO0_ETM1_Pos 8U ?TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) ?TPI_FIFO0_ETM0_Pos 0U ?TPI_FIFO0_ETM0_Msk (0xFFUL ) ?TPI_ITATBCTR2_ATREADY2_Pos 0U ?TPI_ITATBCTR2_ATREADY2_Msk (0x1UL ) ?TPI_ITATBCTR2_ATREADY1_Pos 0U ?TPI_ITATBCTR2_ATREADY1_Msk (0x1UL ) ÿTPI_FIFO1_ITM_ATVALID_Pos 29U €	TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) ?TPI_FIFO1_ITM_bytecount_Pos 27U ?TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) ?TPI_FIFO1_ETM_ATVALID_Pos 26U ?TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) ?TPI_FIFO1_ETM_bytecount_Pos 24U ?TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) ?TPI_FIFO1_ITM2_Pos 16U ?TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) ?TPI_FIFO1_ITM1_Pos 8U ?TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) ?TPI_FIFO1_ITM0_Pos 0U ?TPI_FIFO1_ITM0_Msk (0xFFUL ) ?TPI_ITATBCTR0_ATREADY2_Pos 0U ?TPI_ITATBCTR0_ATREADY2_Msk (0x1UL ) ?TPI_ITATBCTR0_ATREADY1_Pos 0U ?TPI_ITATBCTR0_ATREADY1_Msk (0x1UL ) ?TPI_ITCTRL_Mode_Pos 0U ?TPI_ITCTRL_Mode_Msk (0x3UL ) ?TPI_DEVID_NRZVALID_Pos 11U ?TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) ?TPI_DEVID_MANCVALID_Pos 10U ?TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) ?TPI_DEVID_PTINVALID_Pos 9U ?TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) ?TPI_DEVID_MinBufSz_Pos 6U ?TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) ?TPI_DEVID_AsynClkIn_Pos 5U ?TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) ?TPI_DEVID_NrTraceInput_Pos 0U ?TPI_DEVID_NrTraceInput_Msk (0x1FUL ) ?TPI_DEVTYPE_SubType_Pos 4U ?TPI_DEVTYPE_SubType_Msk (0xFUL ) ?TPI_DEVTYPE_MajorType_Pos 0U ?TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) ?MPU_TYPE_RALIASES 4U ?MPU_TYPE_IREGION_Pos 16U ?MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) ?MPU_TYPE_DREGION_Pos 8U ?MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) ?MPU_TYPE_SEPARATE_Pos 0U ?MPU_TYPE_SEPARATE_Msk (1UL ) ?MPU_CTRL_PRIVDEFENA_Pos 2U ?MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) ?MPU_CTRL_HFNMIENA_Pos 1U ?MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) ?MPU_CTRL_ENABLE_Pos 0U ?MPU_CTRL_ENABLE_Msk (1UL ) ?MPU_RNR_REGION_Pos 0U ?MPU_RNR_REGION_Msk (0xFFUL ) ?MPU_RBAR_ADDR_Pos 5U ?MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) ?MPU_RBAR_VALID_Pos 4U ?MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) ?MPU_RBAR_REGION_Pos 0U ?MPU_RBAR_REGION_Msk (0xFUL ) ?MPU_RASR_ATTRS_Pos 16U ?MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) ?MPU_RASR_XN_Pos 28U ÿ	MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) ?MPU_RASR_AP_Pos 24U ?MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) ?MPU_RASR_TEX_Pos 19U ?MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) ?MPU_RASR_S_Pos 18U ?MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) ?MPU_RASR_C_Pos 17U ?MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) ?MPU_RASR_B_Pos 16U ?MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) ?MPU_RASR_SRD_Pos 8U ?MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) ?MPU_RASR_SIZE_Pos 1U ?MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) ?MPU_RASR_ENABLE_Pos 0U ?MPU_RASR_ENABLE_Msk (1UL ) ?FPU_FPCCR_ASPEN_Pos 31U ?FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) ?FPU_FPCCR_LSPEN_Pos 30U ?FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) ?FPU_FPCCR_MONRDY_Pos 8U ?FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) ?FPU_FPCCR_BFRDY_Pos 6U ?FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) ?FPU_FPCCR_MMRDY_Pos 5U ?FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) ?FPU_FPCCR_HFRDY_Pos 4U ?FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) ?FPU_FPCCR_THREAD_Pos 3U ?FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) ?FPU_FPCCR_USER_Pos 1U ?FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) ?FPU_FPCCR_LSPACT_Pos 0U ?FPU_FPCCR_LSPACT_Msk (1UL ) ?FPU_FPCAR_ADDRESS_Pos 3U ?FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) ?FPU_FPDSCR_AHP_Pos 26U ?FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) ?FPU_FPDSCR_DN_Pos 25U ?FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) ?FPU_FPDSCR_FZ_Pos 24U ?FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) ?FPU_FPDSCR_RMode_Pos 22U ?FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) ?FPU_MVFR0_FP_rounding_modes_Pos 28U ?FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) ?FPU_MVFR0_Short_vectors_Pos 24U ?FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) ?FPU_MVFR0_Square_root_Pos 20U ?FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) ?FPU_MVFR0_Divide_Pos 16U ?FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) ?FPU_MVFR0_FP_excep_trapping_Pos 12U ?FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) ?FPU_MVFR0_Double_precision_Pos 8U ?FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) ?FPU_MVFR0_Single_precision_Pos 4U ?FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) ?FPU_MVFR0_A_SIMD_registers_Pos 0U ?FPU_MVFR0_A_SIMD_registers_Msk (0xFUL ) ?FPU_MVFR1_FP_fused_MAC_Pos 28U ?FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) ?FPU_MVFR1_FP_HPFP_Pos 24U ?FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) ?FPU_MVFR1_D_NaN_mode_Pos 4U ÿ
FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) ?FPU_MVFR1_FtZ_mode_Pos 0U ?FPU_MVFR1_FtZ_mode_Msk (0xFUL ) ?CoreDebug_DHCSR_DBGKEY_Pos 16U ?CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) ?CoreDebug_DHCSR_S_RESET_ST_Pos 25U ?CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) ?CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U ?CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) ?CoreDebug_DHCSR_S_LOCKUP_Pos 19U ?CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) ?CoreDebug_DHCSR_S_SLEEP_Pos 18U ?CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) ?CoreDebug_DHCSR_S_HALT_Pos 17U ?CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) ?CoreDebug_DHCSR_S_REGRDY_Pos 16U ?CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) ?CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U ?CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) ?CoreDebug_DHCSR_C_MASKINTS_Pos 3U ?CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) ?CoreDebug_DHCSR_C_STEP_Pos 2U ?CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) ?CoreDebug_DHCSR_C_HALT_Pos 1U ?CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) ?CoreDebug_DHCSR_C_DEBUGEN_Pos 0U ?CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL ) ?CoreDebug_DCRSR_REGWnR_Pos 16U ?CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) ?CoreDebug_DCRSR_REGSEL_Pos 0U ?CoreDebug_DCRSR_REGSEL_Msk (0x1FUL ) ?CoreDebug_DEMCR_TRCENA_Pos 24U ?CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) ?CoreDebug_DEMCR_MON_REQ_Pos 19U ?CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) ?CoreDebug_DEMCR_MON_STEP_Pos 18U ?CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) ?CoreDebug_DEMCR_MON_PEND_Pos 17U ?CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) ?CoreDebug_DEMCR_MON_EN_Pos 16U ?CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) ?CoreDebug_DEMCR_VC_HARDERR_Pos 10U ?CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) ?CoreDebug_DEMCR_VC_INTERR_Pos 9U ?CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) ?CoreDebug_DEMCR_VC_BUSERR_Pos 8U ?CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) ?CoreDebug_DEMCR_VC_STATERR_Pos 7U ?CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) ?CoreDebug_DEMCR_VC_CHKERR_Pos 6U ?CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) ?CoreDebug_DEMCR_VC_NOCPERR_Pos 5U ?CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) ?CoreDebug_DEMCR_VC_MMERR_Pos 4U ?CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) ?CoreDebug_DEMCR_VC_CORERESET_Pos 0U ?CoreDebug_DEMCR_VC_CORERESET_Msk (1UL ) ?_VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) ?_FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) ?SCS_BASE (0xE000E000UL) ?ITM_BASE (0xE0000000UL) ?DWT_BASE (0xE0001000UL) ?TPI_BASE (0xE0040000UL) ?CoreDebug_BASE (0xE000EDF0UL) ?SysTick_BASE (SCS_BASE + 0x0010UL) ?NVIC_BASE (SCS_BASE + 0x0100UL) ?SCB_BASE (SCS_BASE + 0x0D00UL) ?SCnSCB ((SCnSCB_Type *) SCS_BASE ) ?SCB ((SCB_Type *) SCB_BASE ) ?SysTick ((SysTick_Type *) SysTick_BASE ) ?NVIC ((NVIC_Type *) NVIC_BASE ) ?ITM ((ITM_Type *) ITM_BASE ) ?DWT ((DWT_Type *) DWT_BASE ) ?TPI ((TPI_Type *) TPI_BASE ) ?CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) ?MPU_BASE (SCS_BASE + 0x0D90UL) ?MPU ((MPU_Type *) MPU_BASE ) ?FPU_BASE (SCS_BASE + 0x0F30UL) ?FPU ((FPU_Type *) FPU_BASE ) ?NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping ?NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping ?NVIC_EnableIRQ __NVIC_EnableIRQ ?NVIC_GetEnableIRQ __NVIC_GetEnableIRQ ?NVIC_DisableIRQ __NVIC_DisableIRQ ?NVIC_GetPendingIRQ __NVIC_GetPendingIRQ ?NVIC_SetPendingIRQ __NVIC_SetPendingIRQ ?NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ ?NVIC_GetActive __NVIC_GetActive ?NVIC_SetPriority __NVIC_SetPriority ?NVIC_GetPriority __NVIC_GetPriority ?NVIC_SystemReset __NVIC_SystemReset ?NVIC_SetVector __NVIC_SetVector ?NVIC_GetVector __NVIC_GetVector ?NVIC_USER_IRQ_OFFSET 16 ?EXC_RETURN_HANDLER (0xFFFFFFF1UL) ?EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) ?EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) ?EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) ?EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) ?EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) ??ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)    ?    ?            ../Drivers/CMSIS/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  core_cm4.h   stdint.h   cmsis_version.h   cmsis_compiler.h   mpu_armv7.h     ?       
../Drivers/CMSIS/Include/core_cm4.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?!_reserved0 Y  # !GE Y  # !_reserved1 Y  # !Q Y  # !V Y  # !C Y  # !Z Y  # !N Y  #   S?b ? w Y   PAPSR_Type A?*?!ISR Y  # 	!_reserved0 Y  #   S?b fw Y   PIPSR_Type ??*?!ISR Y  # 	!_reserved0 Y  # !ICI_IT_1 Y  # !GE Y  # !_reserved1 Y  # !T Y  # !ICI_IT_2 Y  # !Q Y  # !V Y  # !C Y  # !Z Y  # !N Y  #   S?b ?w Y   PxPSR_Type ??*?!nPRIV Y  # !SPSEL Y  # !FPCA Y  # !_reserved0 Y  #   S?b ?w Y   PCONTROL_Type ??*???g ISER *# ?Y   RESERVED0 ?# ?g ICER [#€?Y   RSERVED1 q#??g ISPR ?#€?Y   RESERVED2 ?#??g ICPR ?#€?Y   RESERVED3 ?#??g IABR ?#€?Y  7 RESERVED4 	#??m? IP &#€?Y  ? RESERVED5 ;#?STIR g#€ tY  t:  PNVIC_Type %?*??CPUID ?# ICSR g#VTOR g#AIRCR g#SCR g#CCR g#?m SHP ?#SHCSR g#$CFSR g#(HFSR g#,DFSR g#0MMFAR g#4BFAR g#8AFSR g#<?? PFR <#@DFR ?#HADR ?#L?? MMFR f#P?? ISAR {#`?Y   RESERVED0 ?#tCPACR g#? Y  t?PSCB_Type ??*??Y    RESERVED0 ?# ICTR ?#ACTLR g# PSCnSCB_Type ??*?CTRL g# LOAD g#VAL g#CALIB ?# PSysTick_Type $?S?u8 mu16 ?u32 g tI  *?€ ?W PORT ?# ?Y  ? RESERVED0 ?#€TER g#€?Y   RESERVED1 ?#?TPR g#??Y   RESERVED2 ?#?TCR g#€?Y   RESERVED3 &#?IWR g#?IRR ?#?IMCR g#€?Y  * RESERVED4 h#?LAR g#?LSR ?#??Y   RESERVED5 ?#?PID4 ?#?PID5 ?#?PID6 ?#?PID7 ?#?PID0 ?#?PID1 ?#?PID2 ?#?PID3 ?#?CID0 ?#?CID1 ?#?CID2 ?#?CID3 ?#? tnPITM_Type ??*?\CTRL g# CYCCNT g#CPICNT g#EXCCNT g#SLEEPCNT g#LSUCNT g#FOLDCNT g#PCSR ?#COMP0 g# MASK0 g#$FUNCTION0 g#(?Y    RESERVED0 
	#,COMP1 g#0MASK1 g#4FUNCTION1 g#8?Y    RESERVED1 Q	#<COMP2 g#@MASK2 g#DFUNCTION2 g#H?Y    RESERVED2 ?#LCOMP3 g#PMASK3 g#TFUNCTION3 g#X PDWT_Type l?*??SSPSR ?# CSPSR g#?Y   RESERVED0 
#ACPR g#?Y  6 RESERVED1 8
#SPPR g#??Y  ? RESERVED2 a
#?FFSR ?#€FFCR g#?FSCR ?#??Y  ? RESERVED3 ?#?TRIGGER ?#?FIFO0 ?#?ITATBCTR2 ?#?ÿY    RESERVED4 ?#?ITATBCTR0 ?#?FIFO1 ?#?ITCTRL g#€?Y  & RESERVED5 @#?CLAIMSET g#?CLAIMCLR g#??Y   RESERVED7 #?DEVID ?#?DEVTYPE ?#? PTPI_Type ??*?,TYPE ?# CTRL g#RNR g#RBAR g#RASR g#RBAR_A1 g#RASR_A1 g#RBAR_A2 g#RASR_A2 g# RBAR_A3 g#$RASR_A3 g#( PMPU_Type ??*??Y    RESERVED0 {# FPCCR g#FPCAR g#FPDSCR g#MVFR0 ?#MVFR1 ?# PFPU_Type w?*?DHCSR g# DCRSR g#DCRDR g#DEMCR g# PCoreDebug_Type ??t  qITM_RxBuffer ;<??__NVIC_SetPriorityGrouping  $Y  PriorityGroup \reg_value Y  \PriorityGroupTmp Y   ;??__NVIC_GetPriorityGrouping  Y  a__result Y   <??__NVIC_EnableIRQ  $?  IRQn  ;??__NVIC_GetEnableIRQ  Y  $?  IRQn a__result Y   <??__NVIC_DisableIRQ  $?  IRQn  ;??__NVIC_GetPendingIRQ  Y  $?  IRQn a__result Y   <??__NVIC_SetPendingIRQ  $?  IRQn  <??__NVIC_ClearPendingIRQ  $?  IRQn  ;??__NVIC_GetActive  Y  $?  IRQn a__result Y   <??__NVIC_SetPriority  $?  IRQn $Y  priority  ;??__NVIC_GetPriority  Y  $?  IRQn a__result Y   ;??NVIC_EncodePriority  Y  $Y  PriorityGroup $Y  PreemptPriority $Y  SubPriority a__result Y  \PriorityGroupTmp Y  \PreemptPriorityBits Y  \SubPriorityBits Y   <??NVIC_DecodePriority  $Y  Priority $Y  PriorityGroup $pPreemptPriority $pSubPriority \PriorityGroupTmp Y  \PreemptPriorityBits Y  \SubPriorityBits Y   "Y  <??__NVIC_SetVector  $?  IRQn $Y  vector \vectors  ;??__NVIC_GetVector  Y  $?  IRQn a__result Y  \vectors  <??"__NVIC_SystemReset   ;??SCB_GetFPUType  Y  a__result Y  \mvfr0 Y   ;??SysTick_Config  Y  $Y  ticks a__result Y   ;??ITM_SendChar  Y  $Y  ch a__result Y   ;??ITM_ReceiveChar    a__result   \ch    ;??ITM_CheckChar    a__result                 ?  A  ITM_RxBuffer         @   A   B   C    __SYSTEM_STM32F4XX_H      `    W            ../Drivers/CMSIS/Device/ST/STM32F4xx/Include/  system_stm32f4xx.h     ,       
../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         qSystemCoreClock Y  :  ??  qAHBPrescTable ? ??  qAPBPrescTable    F        0  ?   SystemCoreClock ?   AHBPrescTable   APBPrescTable          E   F   G    "__STM32F407xx_H  /__CM4_REV 0x0001U 0__MPU_PRESENT 1U 1__NVIC_PRIO_BITS 4U 2__Vendor_SysTickConfig 0U 3__FPU_PRESENT 1U ?HASH_RNG_IRQn RNG_IRQn ????FLASH_BASE 0x08000000UL ?CCMDATARAM_BASE 0x10000000UL ?SRAM1_BASE 0x20000000UL ?SRAM2_BASE 0x2001C000UL ?PERIPH_BASE 0x40000000UL ?BKPSRAM_BASE 0x40024000UL ?FSMC_R_BASE 0xA0000000UL ?SRAM1_BB_BASE 0x22000000UL ?SRAM2_BB_BASE 0x22380000UL ?PERIPH_BB_BASE 0x42000000UL ?BKPSRAM_BB_BASE 0x42480000UL ?FLASH_END 0x080FFFFFUL ?FLASH_OTP_BASE 0x1FFF7800UL ?FLASH_OTP_END 0x1FFF7A0FUL ?CCMDATARAM_END 0x1000FFFFUL ?SRAM_BASE SRAM1_BASE ?SRAM_BB_BASE SRAM1_BB_BASE ?APB1PERIPH_BASE PERIPH_BASE ?APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) ?AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) ?AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL) ?TIM2_BASE (APB1PERIPH_BASE + 0x0000UL) ?TIM3_BASE (APB1PERIPH_BASE + 0x0400UL) ?TIM4_BASE (APB1PERIPH_BASE + 0x0800UL) ?TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL) ?TIM6_BASE (APB1PERIPH_BASE + 0x1000UL) ?TIM7_BASE (APB1PERIPH_BASE + 0x1400UL) ?TIM12_BASE (APB1PERIPH_BASE + 0x1800UL) ?TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL) ?TIM14_BASE (APB1PERIPH_BASE + 0x2000UL) ?RTC_BASE (APB1PERIPH_BASE + 0x2800UL) ?WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL) ?IWDG_BASE (APB1PERIPH_BASE + 0x3000UL) ?I2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL) ?SPI2_BASE (APB1PERIPH_BASE + 0x3800UL) ?SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL) ?I2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL) ?USART2_BASE (APB1PERIPH_BASE + 0x4400UL) ?USART3_BASE (APB1PERIPH_BASE + 0x4800UL) ?UART4_BASE (APB1PERIPH_BASE + 0x4C00UL) ?UART5_BASE (APB1PERIPH_BASE + 0x5000UL) ?I2C1_BASE (APB1PERIPH_BASE + 0x5400UL) ?I2C2_BASE (APB1PERIPH_BASE + 0x5800UL) ?I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL) ?CAN1_BASE (APB1PERIPH_BASE + 0x6400UL) ?CAN2_BASE (APB1PERIPH_BASE + 0x6800UL) ?PWR_BASE (APB1PERIPH_BASE + 0x7000UL) ?DAC_BASE (APB1PERIPH_BASE + 0x7400UL) ?TIM1_BASE (APB2PERIPH_BASE + 0x0000UL) ?TIM8_BASE (APB2PERIPH_BASE + 0x0400UL) ?USART1_BASE (APB2PERIPH_BASE + 0x1000UL) ?USART6_BASE (APB2PERIPH_BASE + 0x1400UL) ?ADC1_BASE (APB2PERIPH_BASE + 0x2000UL) ?ADC2_BASE (APB2PERIPH_BASE + 0x2100UL) ?ADC3_BASE (APB2PERIPH_BASE + 0x2200UL) ?ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL) ?ADC_BASE ADC123_COMMON_BASE ?SDIO_BASE (APB2PERIPH_BASE + 0x2C00UL) ?SPI1_BASE (APB2PERIPH_BASE + 0x3000UL) ?SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL) ?EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL) ?TIM9_BASE (APB2PERIPH_BASE + 0x4000UL) ?TIM10_BASE (APB2PERIPH_BASE + 0x4400UL) ?TIM11_BASE (APB2PERIPH_BASE + 0x4800UL) ?GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL) ?GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL) ?GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL) ?GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL) ?GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL) ?GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL) ?GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL) ?GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL) ?GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL) ?CRC_BASE (AHB1PERIPH_BASE + 0x3000UL) ?RCC_BASE (AHB1PERIPH_BASE + 0x3800UL) ?FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL) ?DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL) ?DMA1_Stream0_BASE (DMA1_BASE + 0x010UL) ?DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) ?DMA1_Stream2_BASE (DMA1_BASE + 0x040UL) ?DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) ?DMA1_Stream4_BASE (DMA1_BASE + 0x070UL) ?DMA1_Stream5_BASE (DMA1_BASE + 0x088UL) ?DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL) ?DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL) ?DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL) ?DMA2_Stream0_BASE (DMA2_BASE + 0x010UL) ?DMA2_Stream1_BASE (DMA2_BASE + 0x028UL) ?DMA2_Stream2_BASE (DMA2_BASE + 0x040UL) ?DMA2_Stream3_BASE (DMA2_BASE + 0x058UL) ?DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) ?DMA2_Stream5_BASE (DMA2_BASE + 0x088UL) ?DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL) ?DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL) ?ETH_BASE (AHB1PERIPH_BASE + 0x8000UL) ?ETH_MAC_BASE (ETH_BASE) ?ETH_MMC_BASE (ETH_BASE + 0x0100UL) ?ETH_PTP_BASE (ETH_BASE + 0x0700UL) ?ETH_DMA_BASE (ETH_BASE + 0x1000UL) ?DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL) ?RNG_BASE (AHB2PERIPH_BASE + 0x60800UL) ?FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000UL) ÿFSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104UL) €FSMC_Bank2_3_R_BASE (FSMC_R_BASE + 0x0060UL) ?FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0UL) ?DBGMCU_BASE 0xE0042000UL ?USB_OTG_HS_PERIPH_BASE 0x40040000UL ?USB_OTG_FS_PERIPH_BASE 0x50000000UL ?USB_OTG_GLOBAL_BASE 0x000UL ?USB_OTG_DEVICE_BASE 0x800UL ?USB_OTG_IN_ENDPOINT_BASE 0x900UL ?USB_OTG_OUT_ENDPOINT_BASE 0xB00UL ?USB_OTG_EP_REG_SIZE 0x20UL ?USB_OTG_HOST_BASE 0x400UL ?USB_OTG_HOST_PORT_BASE 0x440UL ?USB_OTG_HOST_CHANNEL_BASE 0x500UL ?USB_OTG_HOST_CHANNEL_SIZE 0x20UL ?USB_OTG_PCGCCTL_BASE 0xE00UL ?USB_OTG_FIFO_BASE 0x1000UL ?USB_OTG_FIFO_SIZE 0x1000UL ?UID_BASE 0x1FFF7A10UL ?FLASHSIZE_BASE 0x1FFF7A22UL ?PACKAGE_BASE 0x1FFF7BF0UL ?TIM2 ((TIM_TypeDef *) TIM2_BASE) ?TIM3 ((TIM_TypeDef *) TIM3_BASE) ?TIM4 ((TIM_TypeDef *) TIM4_BASE) ?TIM5 ((TIM_TypeDef *) TIM5_BASE) ?TIM6 ((TIM_TypeDef *) TIM6_BASE) ?TIM7 ((TIM_TypeDef *) TIM7_BASE) ?TIM12 ((TIM_TypeDef *) TIM12_BASE) ?TIM13 ((TIM_TypeDef *) TIM13_BASE) ?TIM14 ((TIM_TypeDef *) TIM14_BASE) ?RTC ((RTC_TypeDef *) RTC_BASE) ?WWDG ((WWDG_TypeDef *) WWDG_BASE) ?IWDG ((IWDG_TypeDef *) IWDG_BASE) ?I2S2ext ((SPI_TypeDef *) I2S2ext_BASE) ?SPI2 ((SPI_TypeDef *) SPI2_BASE) ?SPI3 ((SPI_TypeDef *) SPI3_BASE) ?I2S3ext ((SPI_TypeDef *) I2S3ext_BASE) ?USART2 ((USART_TypeDef *) USART2_BASE) ?USART3 ((USART_TypeDef *) USART3_BASE) ?UART4 ((USART_TypeDef *) UART4_BASE) ?UART5 ((USART_TypeDef *) UART5_BASE) ?I2C1 ((I2C_TypeDef *) I2C1_BASE) ?I2C2 ((I2C_TypeDef *) I2C2_BASE) ?I2C3 ((I2C_TypeDef *) I2C3_BASE) ?CAN1 ((CAN_TypeDef *) CAN1_BASE) ?CAN2 ((CAN_TypeDef *) CAN2_BASE) ?PWR ((PWR_TypeDef *) PWR_BASE) ?DAC1 ((DAC_TypeDef *) DAC_BASE) ?DAC ((DAC_TypeDef *) DAC_BASE) ?TIM1 ((TIM_TypeDef *) TIM1_BASE) ?TIM8 ((TIM_TypeDef *) TIM8_BASE) ?USART1 ((USART_TypeDef *) USART1_BASE) ?USART6 ((USART_TypeDef *) USART6_BASE) ?ADC1 ((ADC_TypeDef *) ADC1_BASE) ?ADC2 ((ADC_TypeDef *) ADC2_BASE) ?ADC3 ((ADC_TypeDef *) ADC3_BASE) ?ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE) ?ADC ADC123_COMMON ?SDIO ((SDIO_TypeDef *) SDIO_BASE) ?SPI1 ((SPI_TypeDef *) SPI1_BASE) ?SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) ?EXTI ((EXTI_TypeDef *) EXTI_BASE) ?TIM9 ((TIM_TypeDef *) TIM9_BASE) ?TIM10 ((TIM_TypeDef *) TIM10_BASE) ?TIM11 ((TIM_TypeDef *) TIM11_BASE) ?GPIOA ((GPIO_TypeDef *) GPIOA_BASE) ?GPIOB ((GPIO_TypeDef *) GPIOB_BASE) ?GPIOC ((GPIO_TypeDef *) GPIOC_BASE) ?GPIOD ((GPIO_TypeDef *) GPIOD_BASE) ?GPIOE ((GPIO_TypeDef *) GPIOE_BASE) ?GPIOF ((GPIO_TypeDef *) GPIOF_BASE) ?GPIOG ((GPIO_TypeDef *) GPIOG_BASE) ?GPIOH ((GPIO_TypeDef *) GPIOH_BASE) ?GPIOI ((GPIO_TypeDef *) GPIOI_BASE) ?CRC ((CRC_TypeDef *) CRC_BASE) ?RCC ((RCC_TypeDef *) RCC_BASE) ?FLASH ((FLASH_TypeDef *) FLASH_R_BASE) ?DMA1 ((DMA_TypeDef *) DMA1_BASE) ?DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) ?DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) ?DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) ?DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) ?DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) ?DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) ?DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) ?DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) ?DMA2 ((DMA_TypeDef *) DMA2_BASE) ?DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) ?DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) ?DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) ?DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) ?DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) ?DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) ?DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) ?DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) ?ETH ((ETH_TypeDef *) ETH_BASE) ?DCMI ((DCMI_TypeDef *) DCMI_BASE) ?RNG ((RNG_TypeDef *) RNG_BASE) ?FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE) ?FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE) ?FSMC_Bank2_3 ((FSMC_Bank2_3_TypeDef *) FSMC_Bank2_3_R_BASE) ?FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE) ?DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) ?USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE) ?USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE) ?LSI_STARTUP_TIME 40U ?ADC_MULTIMODE_SUPPORT  ?ADC_SR_AWD_Pos (0U) ?ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos) ?ADC_SR_AWD ADC_SR_AWD_Msk ?ADC_SR_EOC_Pos (1U) ?ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos) ?ADC_SR_EOC ADC_SR_EOC_Msk ?ADC_SR_JEOC_Pos (2U) ?ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos) ?ADC_SR_JEOC ADC_SR_JEOC_Msk ?ADC_SR_JSTRT_Pos (3U) ?ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos) ?ADC_SR_JSTRT ADC_SR_JSTRT_Msk ?ADC_SR_STRT_Pos (4U) ?ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos) ?ADC_SR_STRT ADC_SR_STRT_Msk ?ADC_SR_OVR_Pos (5U) ?ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos) ?ADC_SR_OVR ADC_SR_OVR_Msk ?ADC_CR1_AWDCH_Pos (0U) ?ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos) ?ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk ?ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos) ?ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos) ?ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos) ?ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos) ?ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos) ?ADC_CR1_EOCIE_Pos (5U) ?ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos) ?ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk ?ADC_CR1_AWDIE_Pos (6U) ?ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos) ?ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk ?ADC_CR1_JEOCIE_Pos (7U) ?ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos) ?ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk ?ADC_CR1_SCAN_Pos (8U) ?ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos) ?ADC_CR1_SCAN ADC_CR1_SCAN_Msk ?ADC_CR1_AWDSGL_Pos (9U) ?ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos) ?ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk ?ADC_CR1_JAUTO_Pos (10U) ?ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos) ?ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk ?ADC_CR1_DISCEN_Pos (11U) ?ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) ?ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk ?ADC_CR1_JDISCEN_Pos (12U) ?ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos) ?ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk ?ADC_CR1_DISCNUM_Pos (13U) ?ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos) ?ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk ?ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos) ?ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos) ?ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos) ?ADC_CR1_JAWDEN_Pos (22U) ?ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos) ?ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk ?ADC_CR1_AWDEN_Pos (23U) ?ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos) ?ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk ?ADC_CR1_RES_Pos (24U) ?ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos) ?ADC_CR1_RES ADC_CR1_RES_Msk ?ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos) ?ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos) ?ADC_CR1_OVRIE_Pos (26U) ?ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos) ?ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk ?ADC_CR2_ADON_Pos (0U) ?ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos) ?ADC_CR2_ADON ADC_CR2_ADON_Msk ?ADC_CR2_CONT_Pos (1U) ?ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos) ?ADC_CR2_CONT ADC_CR2_CONT_Msk ?ADC_CR2_DMA_Pos (8U) ?ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos) ?ADC_CR2_DMA ADC_CR2_DMA_Msk ?ADC_CR2_DDS_Pos (9U) ?ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos) ?ADC_CR2_DDS ADC_CR2_DDS_Msk ?ADC_CR2_EOCS_Pos (10U) ?ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos) ?ADC_CR2_EOCS ADC_CR2_EOCS_Msk ?ADC_CR2_ALIGN_Pos (11U) ?ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos) ?ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk ?ADC_CR2_JEXTSEL_Pos (16U) ?ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos) ?ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk ?ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos) ?ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos) ?ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos) ?ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos) ?ADC_CR2_JEXTEN_Pos (20U) ?ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos) ÿ	ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk €
ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos) ?ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos) ?ADC_CR2_JSWSTART_Pos (22U) ?ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos) ?ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk ?ADC_CR2_EXTSEL_Pos (24U) ?ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos) ?ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk ?ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos) ?ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos) ?ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos) ?ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos) ?ADC_CR2_EXTEN_Pos (28U) ?ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos) ?ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk ?ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos) ?ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos) ?ADC_CR2_SWSTART_Pos (30U) ?ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos) ?ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk ?ADC_SMPR1_SMP10_Pos (0U) ?ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos) ?ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk ?ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos) ?ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos) ?ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos) ?ADC_SMPR1_SMP11_Pos (3U) ?ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos) ?ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk ?ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos) ?ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos) ?ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos) ?ADC_SMPR1_SMP12_Pos (6U) ?ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos) ?ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk ?ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos) ?ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos) ?ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos) ?ADC_SMPR1_SMP13_Pos (9U) ?ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos) ?ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk ?ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos) ?ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos) ?ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos) ?ADC_SMPR1_SMP14_Pos (12U) ?ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos) ?ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk ?ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos) ?ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos) ?ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos) ?ADC_SMPR1_SMP15_Pos (15U) ?ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos) ?ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk ?ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos) ?ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos) ?ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos) ?ADC_SMPR1_SMP16_Pos (18U) ?ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos) ?ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk ?ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos) ?ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos) ?ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos) ?ADC_SMPR1_SMP17_Pos (21U) ?ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos) ?ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk ?ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos) ?ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos) ?ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos) ?ADC_SMPR1_SMP18_Pos (24U) ?ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos) ?ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk ?ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos) ?ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos) ?ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos) ?ADC_SMPR2_SMP0_Pos (0U) ?ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos) ?ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk ?ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos) ?ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos) ?ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos) ?ADC_SMPR2_SMP1_Pos (3U) ?ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos) ?ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk ?ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos) ?ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos) ?ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos) ?ADC_SMPR2_SMP2_Pos (6U) ?ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos) ?ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk ?ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos) ?ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos) ?ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos) ?ADC_SMPR2_SMP3_Pos (9U) ?ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos) ?ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk ?ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos) ?ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos) ?ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos) ?ADC_SMPR2_SMP4_Pos (12U) ?ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos) ?ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk ?ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos) ?ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos) ?ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos) ?ADC_SMPR2_SMP5_Pos (15U) ?ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos) ?ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk ?ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos) ?ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos) ?ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos) ?ADC_SMPR2_SMP6_Pos (18U) ?ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos) ?ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk ?ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos) ?ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos) ?ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos) ?ADC_SMPR2_SMP7_Pos (21U) ?ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos) ?ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk ?ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos) ?ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos) ?ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos) ?ADC_SMPR2_SMP8_Pos (24U) ÿ
ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos) €ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk ?ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos) ?ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos) ?ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos) ?ADC_SMPR2_SMP9_Pos (27U) ?ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos) ?ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk ?ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos) ?ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos) ?ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos) ?ADC_JOFR1_JOFFSET1_Pos (0U) ?ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos) ?ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk ?ADC_JOFR2_JOFFSET2_Pos (0U) ?ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos) ?ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk ?ADC_JOFR3_JOFFSET3_Pos (0U) ?ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos) ?ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk ?ADC_JOFR4_JOFFSET4_Pos (0U) ?ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos) ?ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk ?ADC_HTR_HT_Pos (0U) ?ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos) ?ADC_HTR_HT ADC_HTR_HT_Msk ?ADC_LTR_LT_Pos (0U) ?ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos) ?ADC_LTR_LT ADC_LTR_LT_Msk ?ADC_SQR1_SQ13_Pos (0U) ?ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos) ?ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk ?ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos) ?ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos) ?ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos) ?ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos) ?ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos) ?ADC_SQR1_SQ14_Pos (5U) ?ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos) ?ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk ?ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos) ?ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos) ?ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos) ?ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos) ?ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos) ?ADC_SQR1_SQ15_Pos (10U) ?ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos) ?ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk ?ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos) ?ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos) ?ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos) ?ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos) ?ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos) ?ADC_SQR1_SQ16_Pos (15U) ?ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos) ?ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk ?ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos) ?ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos) ?ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos) ?ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos) ?ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos) ?ADC_SQR1_L_Pos (20U) ?ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) ?ADC_SQR1_L ADC_SQR1_L_Msk ?ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) ?ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) ?ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) ?ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) ?ADC_SQR2_SQ7_Pos (0U) ?ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) ?ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk ?ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) ?ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) ?ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) ?ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) ?ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) ?ADC_SQR2_SQ8_Pos (5U) ?ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) ?ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk ?ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) ?ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) ?ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) ?ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) ?ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) ?ADC_SQR2_SQ9_Pos (10U) ?ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) ?ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk ?ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) ?ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) ?ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) ?ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) ?ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) ?ADC_SQR2_SQ10_Pos (15U) ?ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos) ?ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk ?ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos) ?ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos) ?ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos) ?ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos) ?ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos) ?ADC_SQR2_SQ11_Pos (20U) ?ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos) ?ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk ?ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos) ?ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos) ?ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos) ?ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos) ?ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos) ?ADC_SQR2_SQ12_Pos (25U) ?ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos) ?ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk ?ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos) ÿADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos) €ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos) ?ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos) ?ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos) ?ADC_SQR3_SQ1_Pos (0U) ?ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos) ?ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk ?ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos) ?ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos) ?ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos) ?ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos) ?ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos) ?ADC_SQR3_SQ2_Pos (5U) ?ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos) ?ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk ?ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos) ?ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos) ?ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos) ?ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos) ?ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos) ?ADC_SQR3_SQ3_Pos (10U) ?ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos) ?ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk ?ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos) ?ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos) ?ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos) ?ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos) ?ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos) ?ADC_SQR3_SQ4_Pos (15U) ?ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos) ?ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk ?ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos) ?ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos) ?ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos) ?ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos) ?ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos) ?ADC_SQR3_SQ5_Pos (20U) ?ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos) ?ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk ?ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos) ?ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos) ?ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos) ?ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos) ?ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos) ?ADC_SQR3_SQ6_Pos (25U) ?ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos) ?ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk ?ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos) ?ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos) ?ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos) ?ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos) ?ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos) ?ADC_JSQR_JSQ1_Pos (0U) ?ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) ?ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk ?ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) ?ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) ?ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) ?ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) ?ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) ?ADC_JSQR_JSQ2_Pos (5U) ?ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) ?ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk ?ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) ?ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) ?ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) ?ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) ?ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) ?ADC_JSQR_JSQ3_Pos (10U) ?ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) ?ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk ?ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) ?ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) ?ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) ?ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) ?ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) ?ADC_JSQR_JSQ4_Pos (15U) ?ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) ?ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk ?ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) ?ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) ?ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) ?ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) ?ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) ?ADC_JSQR_JL_Pos (20U) ?ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) ?ADC_JSQR_JL ADC_JSQR_JL_Msk ?ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) ?ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) ?ADC_JDR1_JDATA_Pos (0U) ?ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) ?ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk ?ADC_JDR2_JDATA_Pos (0U) ?ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) ?ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk ?ADC_JDR3_JDATA_Pos (0U) ?ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) ?ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk ?ADC_JDR4_JDATA_Pos (0U) ?ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) ?ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk ?ADC_DR_DATA_Pos (0U) ?ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) ?ADC_DR_DATA ADC_DR_DATA_Msk ?ADC_DR_ADC2DATA_Pos (16U) ?ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos) ?ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk ?ADC_CSR_AWD1_Pos (0U) ?ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) ?ADC_CSR_AWD1 ADC_CSR_AWD1_Msk ?ADC_CSR_EOC1_Pos (1U) ?ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) ÿADC_CSR_EOC1 ADC_CSR_EOC1_Msk €ADC_CSR_JEOC1_Pos (2U) ?ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos) ?ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk ?ADC_CSR_JSTRT1_Pos (3U) ?ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos) ?ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk ?ADC_CSR_STRT1_Pos (4U) ?ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos) ?ADC_CSR_STRT1 ADC_CSR_STRT1_Msk ?ADC_CSR_OVR1_Pos (5U) ?ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) ?ADC_CSR_OVR1 ADC_CSR_OVR1_Msk ?ADC_CSR_AWD2_Pos (8U) ?ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos) ?ADC_CSR_AWD2 ADC_CSR_AWD2_Msk ?ADC_CSR_EOC2_Pos (9U) ?ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos) ?ADC_CSR_EOC2 ADC_CSR_EOC2_Msk ?ADC_CSR_JEOC2_Pos (10U) ?ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos) ?ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk ?ADC_CSR_JSTRT2_Pos (11U) ?ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos) ?ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk ?ADC_CSR_STRT2_Pos (12U) ?ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos) ?ADC_CSR_STRT2 ADC_CSR_STRT2_Msk ?ADC_CSR_OVR2_Pos (13U) ?ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos) ?ADC_CSR_OVR2 ADC_CSR_OVR2_Msk ?ADC_CSR_AWD3_Pos (16U) ?ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos) ?ADC_CSR_AWD3 ADC_CSR_AWD3_Msk ?ADC_CSR_EOC3_Pos (17U) ?ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) ?ADC_CSR_EOC3 ADC_CSR_EOC3_Msk ?ADC_CSR_JEOC3_Pos (18U) ?ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos) ?ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk ?ADC_CSR_JSTRT3_Pos (19U) ?ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos) ?ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk ?ADC_CSR_STRT3_Pos (20U) ?ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos) ?ADC_CSR_STRT3 ADC_CSR_STRT3_Msk ?ADC_CSR_OVR3_Pos (21U) ?ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) ?ADC_CSR_OVR3 ADC_CSR_OVR3_Msk ?ADC_CSR_DOVR1 ADC_CSR_OVR1 ?ADC_CSR_DOVR2 ADC_CSR_OVR2 ?ADC_CSR_DOVR3 ADC_CSR_OVR3 ?ADC_CCR_MULTI_Pos (0U) ?ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos) ?ADC_CCR_MULTI ADC_CCR_MULTI_Msk ?ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos) ?ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos) ?ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos) ?ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos) ?ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos) ?ADC_CCR_DELAY_Pos (8U) ?ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) ?ADC_CCR_DELAY ADC_CCR_DELAY_Msk ?ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) ?ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) ?ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) ?ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) ?ADC_CCR_DDS_Pos (13U) ?ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos) ?ADC_CCR_DDS ADC_CCR_DDS_Msk ?ADC_CCR_DMA_Pos (14U) ?ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos) ?ADC_CCR_DMA ADC_CCR_DMA_Msk ?ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos) ?ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos) ?ADC_CCR_ADCPRE_Pos (16U) ?ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos) ?ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk ?ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos) ?ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos) ?ADC_CCR_VBATE_Pos (22U) ?ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos) ?ADC_CCR_VBATE ADC_CCR_VBATE_Msk ?ADC_CCR_TSVREFE_Pos (23U) ?ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos) ?ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk ?ADC_CDR_DATA1_Pos (0U) ?ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) ?ADC_CDR_DATA1 ADC_CDR_DATA1_Msk ?ADC_CDR_DATA2_Pos (16U) ?ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos) ?ADC_CDR_DATA2 ADC_CDR_DATA2_Msk ?ADC_CDR_RDATA_MST ADC_CDR_DATA1 ?ADC_CDR_RDATA_SLV ADC_CDR_DATA2 ?CAN_MCR_INRQ_Pos (0U) ?CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos) ?CAN_MCR_INRQ CAN_MCR_INRQ_Msk ?CAN_MCR_SLEEP_Pos (1U) ?CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos) ?CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk ?CAN_MCR_TXFP_Pos (2U) ?CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos) ?CAN_MCR_TXFP CAN_MCR_TXFP_Msk ?CAN_MCR_RFLM_Pos (3U) ?CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos) ?CAN_MCR_RFLM CAN_MCR_RFLM_Msk ?CAN_MCR_NART_Pos (4U) ?CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos) ?CAN_MCR_NART CAN_MCR_NART_Msk ?CAN_MCR_AWUM_Pos (5U) ?CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos) ?CAN_MCR_AWUM CAN_MCR_AWUM_Msk ÿCAN_MCR_ABOM_Pos (6U) €CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos) ?CAN_MCR_ABOM CAN_MCR_ABOM_Msk ?CAN_MCR_TTCM_Pos (7U) ?CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos) ?CAN_MCR_TTCM CAN_MCR_TTCM_Msk ?CAN_MCR_RESET_Pos (15U) ?CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos) ?CAN_MCR_RESET CAN_MCR_RESET_Msk ?CAN_MCR_DBF_Pos (16U) ?CAN_MCR_DBF_Msk (0x1UL << CAN_MCR_DBF_Pos) ?CAN_MCR_DBF CAN_MCR_DBF_Msk ?CAN_MSR_INAK_Pos (0U) ?CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos) ?CAN_MSR_INAK CAN_MSR_INAK_Msk ?CAN_MSR_SLAK_Pos (1U) ?CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos) ?CAN_MSR_SLAK CAN_MSR_SLAK_Msk ?CAN_MSR_ERRI_Pos (2U) ?CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos) ?CAN_MSR_ERRI CAN_MSR_ERRI_Msk ?CAN_MSR_WKUI_Pos (3U) ?CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos) ?CAN_MSR_WKUI CAN_MSR_WKUI_Msk ?CAN_MSR_SLAKI_Pos (4U) ?CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos) ?CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk ?CAN_MSR_TXM_Pos (8U) ?CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos) ?CAN_MSR_TXM CAN_MSR_TXM_Msk ?CAN_MSR_RXM_Pos (9U) ?CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos) ?CAN_MSR_RXM CAN_MSR_RXM_Msk ?CAN_MSR_SAMP_Pos (10U) ?CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos) ?CAN_MSR_SAMP CAN_MSR_SAMP_Msk ?CAN_MSR_RX_Pos (11U) ?CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos) ?CAN_MSR_RX CAN_MSR_RX_Msk ?CAN_TSR_RQCP0_Pos (0U) ?CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos) ?CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk ?CAN_TSR_TXOK0_Pos (1U) ?CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos) ?CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk ?CAN_TSR_ALST0_Pos (2U) ?CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos) ?CAN_TSR_ALST0 CAN_TSR_ALST0_Msk ?CAN_TSR_TERR0_Pos (3U) ?CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos) ?CAN_TSR_TERR0 CAN_TSR_TERR0_Msk ?CAN_TSR_ABRQ0_Pos (7U) ?CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos) ?CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk ?CAN_TSR_RQCP1_Pos (8U) ?CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos) ?CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk ?CAN_TSR_TXOK1_Pos (9U) ?CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos) ?CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk ?CAN_TSR_ALST1_Pos (10U) ?CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos) ?CAN_TSR_ALST1 CAN_TSR_ALST1_Msk ?CAN_TSR_TERR1_Pos (11U) ?CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos) ?CAN_TSR_TERR1 CAN_TSR_TERR1_Msk ?CAN_TSR_ABRQ1_Pos (15U) ?CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos) ?CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk ?CAN_TSR_RQCP2_Pos (16U) ?CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos) ?CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk ?CAN_TSR_TXOK2_Pos (17U) ?CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos) ?CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk ?CAN_TSR_ALST2_Pos (18U) ?CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos) ?CAN_TSR_ALST2 CAN_TSR_ALST2_Msk ?CAN_TSR_TERR2_Pos (19U) ?CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos) ?CAN_TSR_TERR2 CAN_TSR_TERR2_Msk ?CAN_TSR_ABRQ2_Pos (23U) ?CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos) ?CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk ?CAN_TSR_CODE_Pos (24U) ?CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos) ?CAN_TSR_CODE CAN_TSR_CODE_Msk ?CAN_TSR_TME_Pos (26U) ?CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos) ?CAN_TSR_TME CAN_TSR_TME_Msk ?CAN_TSR_TME0_Pos (26U) ?CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos) ?CAN_TSR_TME0 CAN_TSR_TME0_Msk ?CAN_TSR_TME1_Pos (27U) ?CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos) ?CAN_TSR_TME1 CAN_TSR_TME1_Msk ?CAN_TSR_TME2_Pos (28U) ?CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos) ?CAN_TSR_TME2 CAN_TSR_TME2_Msk ?CAN_TSR_LOW_Pos (29U) ?CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos) ?CAN_TSR_LOW CAN_TSR_LOW_Msk ?CAN_TSR_LOW0_Pos (29U) ?CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos) ?CAN_TSR_LOW0 CAN_TSR_LOW0_Msk ?CAN_TSR_LOW1_Pos (30U) ?CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos) ?CAN_TSR_LOW1 CAN_TSR_LOW1_Msk ?CAN_TSR_LOW2_Pos (31U) ?CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos) ?CAN_TSR_LOW2 CAN_TSR_LOW2_Msk ?CAN_RF0R_FMP0_Pos (0U) ?CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos) ?CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk ?CAN_RF0R_FULL0_Pos (3U) ?CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos) ?CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk ?CAN_RF0R_FOVR0_Pos (4U) ?CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos) ?CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk ?CAN_RF0R_RFOM0_Pos (5U) ÿCAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos) €CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk ?CAN_RF1R_FMP1_Pos (0U) ?CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos) ?CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk ?CAN_RF1R_FULL1_Pos (3U) ?CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos) ?CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk ?CAN_RF1R_FOVR1_Pos (4U) ?CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos) ?CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk ?CAN_RF1R_RFOM1_Pos (5U) ?CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos) ?CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk ?CAN_IER_TMEIE_Pos (0U) ?CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos) ?CAN_IER_TMEIE CAN_IER_TMEIE_Msk ?CAN_IER_FMPIE0_Pos (1U) ?CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos) ?CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk ?CAN_IER_FFIE0_Pos (2U) ?CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos) ?CAN_IER_FFIE0 CAN_IER_FFIE0_Msk ?CAN_IER_FOVIE0_Pos (3U) ?CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos) ?CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk ?CAN_IER_FMPIE1_Pos (4U) ?CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos) ?CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk ?CAN_IER_FFIE1_Pos (5U) ?CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos) ?CAN_IER_FFIE1 CAN_IER_FFIE1_Msk ?CAN_IER_FOVIE1_Pos (6U) ?CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos) ?CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk ?CAN_IER_EWGIE_Pos (8U) ?CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos) ?CAN_IER_EWGIE CAN_IER_EWGIE_Msk ?CAN_IER_EPVIE_Pos (9U) ?CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos) ?CAN_IER_EPVIE CAN_IER_EPVIE_Msk ?CAN_IER_BOFIE_Pos (10U) ?CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos) ?CAN_IER_BOFIE CAN_IER_BOFIE_Msk ?CAN_IER_LECIE_Pos (11U) ?CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos) ?CAN_IER_LECIE CAN_IER_LECIE_Msk ?CAN_IER_ERRIE_Pos (15U) ?CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos) ?CAN_IER_ERRIE CAN_IER_ERRIE_Msk ?CAN_IER_WKUIE_Pos (16U) ?CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos) ?CAN_IER_WKUIE CAN_IER_WKUIE_Msk ?CAN_IER_SLKIE_Pos (17U) ?CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos) ?CAN_IER_SLKIE CAN_IER_SLKIE_Msk ?CAN_IER_EWGIE_Pos (8U) ?CAN_ESR_EWGF_Pos (0U) ?CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos) ?CAN_ESR_EWGF CAN_ESR_EWGF_Msk ?CAN_ESR_EPVF_Pos (1U) ?CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos) ?CAN_ESR_EPVF CAN_ESR_EPVF_Msk ?CAN_ESR_BOFF_Pos (2U) ?CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos) ?CAN_ESR_BOFF CAN_ESR_BOFF_Msk ?CAN_ESR_LEC_Pos (4U) ?CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos) ?CAN_ESR_LEC CAN_ESR_LEC_Msk ?CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos) ?CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos) ?CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos) ?CAN_ESR_TEC_Pos (16U) ?CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos) ?CAN_ESR_TEC CAN_ESR_TEC_Msk ?CAN_ESR_REC_Pos (24U) ?CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos) ?CAN_ESR_REC CAN_ESR_REC_Msk ?CAN_BTR_BRP_Pos (0U) ?CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos) ?CAN_BTR_BRP CAN_BTR_BRP_Msk ?CAN_BTR_TS1_Pos (16U) ?CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos) ?CAN_BTR_TS1 CAN_BTR_TS1_Msk ?CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos) ?CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos) ?CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos) ?CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos) ?CAN_BTR_TS2_Pos (20U) ?CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos) ?CAN_BTR_TS2 CAN_BTR_TS2_Msk ?CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos) ?CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos) ?CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos) ?CAN_BTR_SJW_Pos (24U) ?CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos) ?CAN_BTR_SJW CAN_BTR_SJW_Msk ?CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos) ?CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos) ?CAN_BTR_LBKM_Pos (30U) ?CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos) ?CAN_BTR_LBKM CAN_BTR_LBKM_Msk ?CAN_BTR_SILM_Pos (31U) ?CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos) ?CAN_BTR_SILM CAN_BTR_SILM_Msk ?CAN_TI0R_TXRQ_Pos (0U) ?CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos) ?CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk ?CAN_TI0R_RTR_Pos (1U) ?CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos) ?CAN_TI0R_RTR CAN_TI0R_RTR_Msk ?CAN_TI0R_IDE_Pos (2U) ?CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos) ?CAN_TI0R_IDE CAN_TI0R_IDE_Msk ÿCAN_TI0R_EXID_Pos (3U) €CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos) ?CAN_TI0R_EXID CAN_TI0R_EXID_Msk ?CAN_TI0R_STID_Pos (21U) ?CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos) ?CAN_TI0R_STID CAN_TI0R_STID_Msk ?CAN_TDT0R_DLC_Pos (0U) ?CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos) ?CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk ?CAN_TDT0R_TGT_Pos (8U) ?CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos) ?CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk ?CAN_TDT0R_TIME_Pos (16U) ?CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos) ?CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk ?CAN_TDL0R_DATA0_Pos (0U) ?CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos) ?CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk ?CAN_TDL0R_DATA1_Pos (8U) ?CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos) ?CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk ?CAN_TDL0R_DATA2_Pos (16U) ?CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos) ?CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk ?CAN_TDL0R_DATA3_Pos (24U) ?CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos) ?CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk ?CAN_TDH0R_DATA4_Pos (0U) ?CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos) ?CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk ?CAN_TDH0R_DATA5_Pos (8U) ?CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos) ?CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk ?CAN_TDH0R_DATA6_Pos (16U) ?CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos) ?CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk ?CAN_TDH0R_DATA7_Pos (24U) ?CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos) ?CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk ?CAN_TI1R_TXRQ_Pos (0U) ?CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos) ?CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk ?CAN_TI1R_RTR_Pos (1U) ?CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos) ?CAN_TI1R_RTR CAN_TI1R_RTR_Msk ?CAN_TI1R_IDE_Pos (2U) ?CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos) ?CAN_TI1R_IDE CAN_TI1R_IDE_Msk ?CAN_TI1R_EXID_Pos (3U) ?CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos) ?CAN_TI1R_EXID CAN_TI1R_EXID_Msk ?CAN_TI1R_STID_Pos (21U) ?CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos) ?CAN_TI1R_STID CAN_TI1R_STID_Msk ?CAN_TDT1R_DLC_Pos (0U) ?CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos) ?CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk ?CAN_TDT1R_TGT_Pos (8U) ?CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos) ?CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk ?CAN_TDT1R_TIME_Pos (16U) ?CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos) ?CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk ?CAN_TDL1R_DATA0_Pos (0U) ?CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos) ?CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk ?CAN_TDL1R_DATA1_Pos (8U) ?CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos) ?CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk ?CAN_TDL1R_DATA2_Pos (16U) ?CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos) ?CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk ?CAN_TDL1R_DATA3_Pos (24U) ?CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos) ?CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk ?CAN_TDH1R_DATA4_Pos (0U) ?CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos) ?CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk ?CAN_TDH1R_DATA5_Pos (8U) ?CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos) ?CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk ?CAN_TDH1R_DATA6_Pos (16U) ?CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos) ?CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk ?CAN_TDH1R_DATA7_Pos (24U) ?CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos) ?CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk ?CAN_TI2R_TXRQ_Pos (0U) ?CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos) ?CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk ?CAN_TI2R_RTR_Pos (1U) ?CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos) ?CAN_TI2R_RTR CAN_TI2R_RTR_Msk ?CAN_TI2R_IDE_Pos (2U) ?CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos) ?CAN_TI2R_IDE CAN_TI2R_IDE_Msk ?CAN_TI2R_EXID_Pos (3U) ?CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos) ?CAN_TI2R_EXID CAN_TI2R_EXID_Msk ?CAN_TI2R_STID_Pos (21U) ?CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos) ?CAN_TI2R_STID CAN_TI2R_STID_Msk ?CAN_TDT2R_DLC_Pos (0U) ?CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos) ?CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk ?CAN_TDT2R_TGT_Pos (8U) ?CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos) ?CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk ?CAN_TDT2R_TIME_Pos (16U) ?CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos) ÿCAN_TDT2R_TIME CAN_TDT2R_TIME_Msk ?CAN_TDL2R_DATA0_Pos (0U) ?CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos) ?CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk ?CAN_TDL2R_DATA1_Pos (8U) ?CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos) ?CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk ?CAN_TDL2R_DATA2_Pos (16U) ?CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos) ?CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk ?CAN_TDL2R_DATA3_Pos (24U) ?CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos) ?CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk ?CAN_TDH2R_DATA4_Pos (0U) ?CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos) ?CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk ?CAN_TDH2R_DATA5_Pos (8U) ?CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos) ?CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk ?CAN_TDH2R_DATA6_Pos (16U) ?CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos) ?CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk ?CAN_TDH2R_DATA7_Pos (24U) ?CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos) ?CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk ?CAN_RI0R_RTR_Pos (1U) ?CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos) ?CAN_RI0R_RTR CAN_RI0R_RTR_Msk ?CAN_RI0R_IDE_Pos (2U) ?CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos) ?CAN_RI0R_IDE CAN_RI0R_IDE_Msk ?CAN_RI0R_EXID_Pos (3U) ?CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos) ?CAN_RI0R_EXID CAN_RI0R_EXID_Msk ?CAN_RI0R_STID_Pos (21U) ?CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos) ?CAN_RI0R_STID CAN_RI0R_STID_Msk ?CAN_RDT0R_DLC_Pos (0U) ?CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos) ?CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk ?CAN_RDT0R_FMI_Pos (8U) ?CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos) ?CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk ?CAN_RDT0R_TIME_Pos (16U) ?CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos) ?CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk ?CAN_RDL0R_DATA0_Pos (0U) ?CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos) ?CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk ?CAN_RDL0R_DATA1_Pos (8U) ?CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos) ?CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk ?CAN_RDL0R_DATA2_Pos (16U) ?CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos) ?CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk ?CAN_RDL0R_DATA3_Pos (24U) ?CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos) ?CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk ?CAN_RDH0R_DATA4_Pos (0U) ?CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos) ?CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk ?CAN_RDH0R_DATA5_Pos (8U) ?CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos) ?CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk ?CAN_RDH0R_DATA6_Pos (16U) ?CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos) ?CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk ?CAN_RDH0R_DATA7_Pos (24U) ?CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos) ?CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk ?CAN_RI1R_RTR_Pos (1U) ?CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos) ?CAN_RI1R_RTR CAN_RI1R_RTR_Msk ?CAN_RI1R_IDE_Pos (2U) ?CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos) ?CAN_RI1R_IDE CAN_RI1R_IDE_Msk ?CAN_RI1R_EXID_Pos (3U) ?CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos) ?CAN_RI1R_EXID CAN_RI1R_EXID_Msk ?CAN_RI1R_STID_Pos (21U) ?CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos) ?CAN_RI1R_STID CAN_RI1R_STID_Msk ?CAN_RDT1R_DLC_Pos (0U) ?CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos) ?CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk ?CAN_RDT1R_FMI_Pos (8U) ?CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos) ?CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk ?CAN_RDT1R_TIME_Pos (16U) ?CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos) ?CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk ?CAN_RDL1R_DATA0_Pos (0U) ?CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos) ?CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk ?CAN_RDL1R_DATA1_Pos (8U) ?CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos) ?CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk ?CAN_RDL1R_DATA2_Pos (16U) ?CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos) ?CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk ?CAN_RDL1R_DATA3_Pos (24U) ?CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos) ?CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk ?CAN_RDH1R_DATA4_Pos (0U) ?CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos) ?CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk ?CAN_RDH1R_DATA5_Pos (8U) ?CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos) ÿCAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk €CAN_RDH1R_DATA6_Pos (16U) ?CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos) ?CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk ?CAN_RDH1R_DATA7_Pos (24U) ?CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos) ?CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk ?CAN_FMR_FINIT_Pos (0U) ?CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos) ?CAN_FMR_FINIT CAN_FMR_FINIT_Msk ?CAN_FMR_CAN2SB_Pos (8U) ?CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos) ?CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk ?CAN_FM1R_FBM_Pos (0U) ?CAN_FM1R_FBM_Msk (0xFFFFFFFUL << CAN_FM1R_FBM_Pos) ?CAN_FM1R_FBM CAN_FM1R_FBM_Msk ?CAN_FM1R_FBM0_Pos (0U) ?CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos) ?CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk ?CAN_FM1R_FBM1_Pos (1U) ?CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos) ?CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk ?CAN_FM1R_FBM2_Pos (2U) ?CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos) ?CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk ?CAN_FM1R_FBM3_Pos (3U) ?CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos) ?CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk ?CAN_FM1R_FBM4_Pos (4U) ?CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos) ?CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk ?CAN_FM1R_FBM5_Pos (5U) ?CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos) ?CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk ?CAN_FM1R_FBM6_Pos (6U) ?CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos) ?CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk ?CAN_FM1R_FBM7_Pos (7U) ?CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos) ?CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk ?CAN_FM1R_FBM8_Pos (8U) ?CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos) ?CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk ?CAN_FM1R_FBM9_Pos (9U) ?CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos) ?CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk ?CAN_FM1R_FBM10_Pos (10U) ?CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos) ?CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk ?CAN_FM1R_FBM11_Pos (11U) ?CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos) ?CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk ?CAN_FM1R_FBM12_Pos (12U) ?CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos) ?CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk ?CAN_FM1R_FBM13_Pos (13U) ?CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos) ?CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk ?CAN_FM1R_FBM14_Pos (14U) ?CAN_FM1R_FBM14_Msk (0x1UL << CAN_FM1R_FBM14_Pos) ?CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk ?CAN_FM1R_FBM15_Pos (15U) ?CAN_FM1R_FBM15_Msk (0x1UL << CAN_FM1R_FBM15_Pos) ?CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk ?CAN_FM1R_FBM16_Pos (16U) ?CAN_FM1R_FBM16_Msk (0x1UL << CAN_FM1R_FBM16_Pos) ?CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk ?CAN_FM1R_FBM17_Pos (17U) ?CAN_FM1R_FBM17_Msk (0x1UL << CAN_FM1R_FBM17_Pos) ?CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk ?CAN_FM1R_FBM18_Pos (18U) ?CAN_FM1R_FBM18_Msk (0x1UL << CAN_FM1R_FBM18_Pos) ?CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk ?CAN_FM1R_FBM19_Pos (19U) ?CAN_FM1R_FBM19_Msk (0x1UL << CAN_FM1R_FBM19_Pos) ?CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk ?CAN_FM1R_FBM20_Pos (20U) ?CAN_FM1R_FBM20_Msk (0x1UL << CAN_FM1R_FBM20_Pos) ?CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk ?CAN_FM1R_FBM21_Pos (21U) ?CAN_FM1R_FBM21_Msk (0x1UL << CAN_FM1R_FBM21_Pos) ?CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk ?CAN_FM1R_FBM22_Pos (22U) ?CAN_FM1R_FBM22_Msk (0x1UL << CAN_FM1R_FBM22_Pos) ?CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk ?CAN_FM1R_FBM23_Pos (23U) ?CAN_FM1R_FBM23_Msk (0x1UL << CAN_FM1R_FBM23_Pos) ?CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk ?CAN_FM1R_FBM24_Pos (24U) ?CAN_FM1R_FBM24_Msk (0x1UL << CAN_FM1R_FBM24_Pos) ?CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk ?CAN_FM1R_FBM25_Pos (25U) ?CAN_FM1R_FBM25_Msk (0x1UL << CAN_FM1R_FBM25_Pos) ?CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk ?CAN_FM1R_FBM26_Pos (26U) ?CAN_FM1R_FBM26_Msk (0x1UL << CAN_FM1R_FBM26_Pos) ?CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk ?CAN_FM1R_FBM27_Pos (27U) ?CAN_FM1R_FBM27_Msk (0x1UL << CAN_FM1R_FBM27_Pos) ?CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk ?CAN_FS1R_FSC_Pos (0U) ?CAN_FS1R_FSC_Msk (0xFFFFFFFUL << CAN_FS1R_FSC_Pos) ?CAN_FS1R_FSC CAN_FS1R_FSC_Msk ?CAN_FS1R_FSC0_Pos (0U) ?CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos) ?CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk ?CAN_FS1R_FSC1_Pos (1U) ?CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos) ?CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk ?CAN_FS1R_FSC2_Pos (2U) ?CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos) ?CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk ?CAN_FS1R_FSC3_Pos (3U) ?CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos) ?CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk ?CAN_FS1R_FSC4_Pos (4U) ?CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos) ?CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk ?CAN_FS1R_FSC5_Pos (5U) ?CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos) ?CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk ÿCAN_FS1R_FSC6_Pos (6U) €CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos) ?CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk ?CAN_FS1R_FSC7_Pos (7U) ?CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos) ?CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk ?CAN_FS1R_FSC8_Pos (8U) ?CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos) ?CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk ?CAN_FS1R_FSC9_Pos (9U) ?CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos) ?CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk ?CAN_FS1R_FSC10_Pos (10U) ?CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos) ?CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk ?CAN_FS1R_FSC11_Pos (11U) ?CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos) ?CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk ?CAN_FS1R_FSC12_Pos (12U) ?CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos) ?CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk ?CAN_FS1R_FSC13_Pos (13U) ?CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos) ?CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk ?CAN_FS1R_FSC14_Pos (14U) ?CAN_FS1R_FSC14_Msk (0x1UL << CAN_FS1R_FSC14_Pos) ?CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk ?CAN_FS1R_FSC15_Pos (15U) ?CAN_FS1R_FSC15_Msk (0x1UL << CAN_FS1R_FSC15_Pos) ?CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk ?CAN_FS1R_FSC16_Pos (16U) ?CAN_FS1R_FSC16_Msk (0x1UL << CAN_FS1R_FSC16_Pos) ?CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk ?CAN_FS1R_FSC17_Pos (17U) ?CAN_FS1R_FSC17_Msk (0x1UL << CAN_FS1R_FSC17_Pos) ?CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk ?CAN_FS1R_FSC18_Pos (18U) ?CAN_FS1R_FSC18_Msk (0x1UL << CAN_FS1R_FSC18_Pos) ?CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk ?CAN_FS1R_FSC19_Pos (19U) ?CAN_FS1R_FSC19_Msk (0x1UL << CAN_FS1R_FSC19_Pos) ?CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk ?CAN_FS1R_FSC20_Pos (20U) ?CAN_FS1R_FSC20_Msk (0x1UL << CAN_FS1R_FSC20_Pos) ?CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk ?CAN_FS1R_FSC21_Pos (21U) ?CAN_FS1R_FSC21_Msk (0x1UL << CAN_FS1R_FSC21_Pos) ?CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk ?CAN_FS1R_FSC22_Pos (22U) ?CAN_FS1R_FSC22_Msk (0x1UL << CAN_FS1R_FSC22_Pos) ?CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk ?CAN_FS1R_FSC23_Pos (23U) ?CAN_FS1R_FSC23_Msk (0x1UL << CAN_FS1R_FSC23_Pos) ?CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk ?CAN_FS1R_FSC24_Pos (24U) ?CAN_FS1R_FSC24_Msk (0x1UL << CAN_FS1R_FSC24_Pos) ?CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk ?CAN_FS1R_FSC25_Pos (25U) ?CAN_FS1R_FSC25_Msk (0x1UL << CAN_FS1R_FSC25_Pos) ?CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk ?CAN_FS1R_FSC26_Pos (26U) ?CAN_FS1R_FSC26_Msk (0x1UL << CAN_FS1R_FSC26_Pos) ?CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk ?CAN_FS1R_FSC27_Pos (27U) ?CAN_FS1R_FSC27_Msk (0x1UL << CAN_FS1R_FSC27_Pos) ?CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk ?CAN_FFA1R_FFA_Pos (0U) ?CAN_FFA1R_FFA_Msk (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos) ?CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk ?CAN_FFA1R_FFA0_Pos (0U) ?CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos) ?CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk ?CAN_FFA1R_FFA1_Pos (1U) ?CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos) ?CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk ?CAN_FFA1R_FFA2_Pos (2U) ?CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos) ?CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk ?CAN_FFA1R_FFA3_Pos (3U) ?CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos) ?CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk ?CAN_FFA1R_FFA4_Pos (4U) ?CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos) ?CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk ?CAN_FFA1R_FFA5_Pos (5U) ?CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos) ?CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk ?CAN_FFA1R_FFA6_Pos (6U) ?CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos) ?CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk ?CAN_FFA1R_FFA7_Pos (7U) ?CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos) ?CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk ?CAN_FFA1R_FFA8_Pos (8U) ?CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos) ?CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk ?CAN_FFA1R_FFA9_Pos (9U) ?CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos) ?CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk ?CAN_FFA1R_FFA10_Pos (10U) ?CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos) ?CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk ?CAN_FFA1R_FFA11_Pos (11U) ?CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos) ?CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk ?CAN_FFA1R_FFA12_Pos (12U) ?CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos) ?CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk ?CAN_FFA1R_FFA13_Pos (13U) ?CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos) ?CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk ?CAN_FFA1R_FFA14_Pos (14U) ?CAN_FFA1R_FFA14_Msk (0x1UL << CAN_FFA1R_FFA14_Pos) ?CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk ?CAN_FFA1R_FFA15_Pos (15U) ?CAN_FFA1R_FFA15_Msk (0x1UL << CAN_FFA1R_FFA15_Pos) ?CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk ?CAN_FFA1R_FFA16_Pos (16U) ?CAN_FFA1R_FFA16_Msk (0x1UL << CAN_FFA1R_FFA16_Pos) ?CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk ?CAN_FFA1R_FFA17_Pos (17U) ?CAN_FFA1R_FFA17_Msk (0x1UL << CAN_FFA1R_FFA17_Pos) ?CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk ?CAN_FFA1R_FFA18_Pos (18U) ?CAN_FFA1R_FFA18_Msk (0x1UL << CAN_FFA1R_FFA18_Pos) ?CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk ÿCAN_FFA1R_FFA19_Pos (19U) €CAN_FFA1R_FFA19_Msk (0x1UL << CAN_FFA1R_FFA19_Pos) ?CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk ?CAN_FFA1R_FFA20_Pos (20U) ?CAN_FFA1R_FFA20_Msk (0x1UL << CAN_FFA1R_FFA20_Pos) ?CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk ?CAN_FFA1R_FFA21_Pos (21U) ?CAN_FFA1R_FFA21_Msk (0x1UL << CAN_FFA1R_FFA21_Pos) ?CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk ?CAN_FFA1R_FFA22_Pos (22U) ?CAN_FFA1R_FFA22_Msk (0x1UL << CAN_FFA1R_FFA22_Pos) ?CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk ?CAN_FFA1R_FFA23_Pos (23U) ?CAN_FFA1R_FFA23_Msk (0x1UL << CAN_FFA1R_FFA23_Pos) ?CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk ?CAN_FFA1R_FFA24_Pos (24U) ?CAN_FFA1R_FFA24_Msk (0x1UL << CAN_FFA1R_FFA24_Pos) ?CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk ?CAN_FFA1R_FFA25_Pos (25U) ?CAN_FFA1R_FFA25_Msk (0x1UL << CAN_FFA1R_FFA25_Pos) ?CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk ?CAN_FFA1R_FFA26_Pos (26U) ?CAN_FFA1R_FFA26_Msk (0x1UL << CAN_FFA1R_FFA26_Pos) ?CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk ?CAN_FFA1R_FFA27_Pos (27U) ?CAN_FFA1R_FFA27_Msk (0x1UL << CAN_FFA1R_FFA27_Pos) ?CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk ?CAN_FA1R_FACT_Pos (0U) ?CAN_FA1R_FACT_Msk (0xFFFFFFFUL << CAN_FA1R_FACT_Pos) ?CAN_FA1R_FACT CAN_FA1R_FACT_Msk ?CAN_FA1R_FACT0_Pos (0U) ?CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos) ?CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk ?CAN_FA1R_FACT1_Pos (1U) ?CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos) ?CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk ?CAN_FA1R_FACT2_Pos (2U) ?CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos) ?CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk ?CAN_FA1R_FACT3_Pos (3U) ?CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos) ?CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk ?CAN_FA1R_FACT4_Pos (4U) ?CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos) ?CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk ?CAN_FA1R_FACT5_Pos (5U) ?CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos) ?CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk ?CAN_FA1R_FACT6_Pos (6U) ?CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos) ?CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk ?CAN_FA1R_FACT7_Pos (7U) ?CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos) ?CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk ?CAN_FA1R_FACT8_Pos (8U) ?CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos) ?CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk ?CAN_FA1R_FACT9_Pos (9U) ?CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos) ?CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk ?CAN_FA1R_FACT10_Pos (10U) ?CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos) ?CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk ?CAN_FA1R_FACT11_Pos (11U) ?CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos) ?CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk ?CAN_FA1R_FACT12_Pos (12U) ?CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos) ?CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk ?CAN_FA1R_FACT13_Pos (13U) ?CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos) ?CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk ?CAN_FA1R_FACT14_Pos (14U) ?CAN_FA1R_FACT14_Msk (0x1UL << CAN_FA1R_FACT14_Pos) ?CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk ?CAN_FA1R_FACT15_Pos (15U) ?CAN_FA1R_FACT15_Msk (0x1UL << CAN_FA1R_FACT15_Pos) ?CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk ?CAN_FA1R_FACT16_Pos (16U) ?CAN_FA1R_FACT16_Msk (0x1UL << CAN_FA1R_FACT16_Pos) ?CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk ?CAN_FA1R_FACT17_Pos (17U) ?CAN_FA1R_FACT17_Msk (0x1UL << CAN_FA1R_FACT17_Pos) ?CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk ?CAN_FA1R_FACT18_Pos (18U) ?CAN_FA1R_FACT18_Msk (0x1UL << CAN_FA1R_FACT18_Pos) ?CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk ?CAN_FA1R_FACT19_Pos (19U) ?CAN_FA1R_FACT19_Msk (0x1UL << CAN_FA1R_FACT19_Pos) ?CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk ?CAN_FA1R_FACT20_Pos (20U) ?CAN_FA1R_FACT20_Msk (0x1UL << CAN_FA1R_FACT20_Pos) ?CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk ?CAN_FA1R_FACT21_Pos (21U) ?CAN_FA1R_FACT21_Msk (0x1UL << CAN_FA1R_FACT21_Pos) ?CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk ?CAN_FA1R_FACT22_Pos (22U) ?CAN_FA1R_FACT22_Msk (0x1UL << CAN_FA1R_FACT22_Pos) ?CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk ?CAN_FA1R_FACT23_Pos (23U) ?CAN_FA1R_FACT23_Msk (0x1UL << CAN_FA1R_FACT23_Pos) ?CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk ?CAN_FA1R_FACT24_Pos (24U) ?CAN_FA1R_FACT24_Msk (0x1UL << CAN_FA1R_FACT24_Pos) ?CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk ?CAN_FA1R_FACT25_Pos (25U) ?CAN_FA1R_FACT25_Msk (0x1UL << CAN_FA1R_FACT25_Pos) ?CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk ?CAN_FA1R_FACT26_Pos (26U) ?CAN_FA1R_FACT26_Msk (0x1UL << CAN_FA1R_FACT26_Pos) ?CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk ?CAN_FA1R_FACT27_Pos (27U) ?CAN_FA1R_FACT27_Msk (0x1UL << CAN_FA1R_FACT27_Pos) ?CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk ?CAN_F0R1_FB0_Pos (0U) ?CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos) ?CAN_F0R1_FB0 CAN_F0R1_FB0_Msk ?CAN_F0R1_FB1_Pos (1U) ?CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos) ?CAN_F0R1_FB1 CAN_F0R1_FB1_Msk ?CAN_F0R1_FB2_Pos (2U) ?CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos) ?CAN_F0R1_FB2 CAN_F0R1_FB2_Msk ÿCAN_F0R1_FB3_Pos (3U) €CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos) ?CAN_F0R1_FB3 CAN_F0R1_FB3_Msk ?CAN_F0R1_FB4_Pos (4U) ?CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos) ?CAN_F0R1_FB4 CAN_F0R1_FB4_Msk ?CAN_F0R1_FB5_Pos (5U) ?CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos) ?CAN_F0R1_FB5 CAN_F0R1_FB5_Msk ?CAN_F0R1_FB6_Pos (6U) ?CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos) ?CAN_F0R1_FB6 CAN_F0R1_FB6_Msk ?CAN_F0R1_FB7_Pos (7U) ?CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos) ?CAN_F0R1_FB7 CAN_F0R1_FB7_Msk ?CAN_F0R1_FB8_Pos (8U) ?CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos) ?CAN_F0R1_FB8 CAN_F0R1_FB8_Msk ?CAN_F0R1_FB9_Pos (9U) ?CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos) ?CAN_F0R1_FB9 CAN_F0R1_FB9_Msk ?CAN_F0R1_FB10_Pos (10U) ?CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos) ?CAN_F0R1_FB10 CAN_F0R1_FB10_Msk ?CAN_F0R1_FB11_Pos (11U) ?CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos) ?CAN_F0R1_FB11 CAN_F0R1_FB11_Msk ?CAN_F0R1_FB12_Pos (12U) ?CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos) ?CAN_F0R1_FB12 CAN_F0R1_FB12_Msk ?CAN_F0R1_FB13_Pos (13U) ?CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos) ?CAN_F0R1_FB13 CAN_F0R1_FB13_Msk ?CAN_F0R1_FB14_Pos (14U) ?CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos) ?CAN_F0R1_FB14 CAN_F0R1_FB14_Msk ?CAN_F0R1_FB15_Pos (15U) ?CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos) ?CAN_F0R1_FB15 CAN_F0R1_FB15_Msk ?CAN_F0R1_FB16_Pos (16U) ?CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos) ?CAN_F0R1_FB16 CAN_F0R1_FB16_Msk ?CAN_F0R1_FB17_Pos (17U) ?CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos) ?CAN_F0R1_FB17 CAN_F0R1_FB17_Msk ?CAN_F0R1_FB18_Pos (18U) ?CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos) ?CAN_F0R1_FB18 CAN_F0R1_FB18_Msk ?CAN_F0R1_FB19_Pos (19U) ?CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos) ?CAN_F0R1_FB19 CAN_F0R1_FB19_Msk ?CAN_F0R1_FB20_Pos (20U) ?CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos) ?CAN_F0R1_FB20 CAN_F0R1_FB20_Msk ?CAN_F0R1_FB21_Pos (21U) ?CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos) ?CAN_F0R1_FB21 CAN_F0R1_FB21_Msk ?CAN_F0R1_FB22_Pos (22U) ?CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos) ?CAN_F0R1_FB22 CAN_F0R1_FB22_Msk ?CAN_F0R1_FB23_Pos (23U) ?CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos) ?CAN_F0R1_FB23 CAN_F0R1_FB23_Msk ?CAN_F0R1_FB24_Pos (24U) ?CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos) ?CAN_F0R1_FB24 CAN_F0R1_FB24_Msk ?CAN_F0R1_FB25_Pos (25U) ?CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos) ?CAN_F0R1_FB25 CAN_F0R1_FB25_Msk ?CAN_F0R1_FB26_Pos (26U) ?CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos) ?CAN_F0R1_FB26 CAN_F0R1_FB26_Msk ?CAN_F0R1_FB27_Pos (27U) ?CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos) ?CAN_F0R1_FB27 CAN_F0R1_FB27_Msk ?CAN_F0R1_FB28_Pos (28U) ?CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos) ?CAN_F0R1_FB28 CAN_F0R1_FB28_Msk ?CAN_F0R1_FB29_Pos (29U) ?CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos) ?CAN_F0R1_FB29 CAN_F0R1_FB29_Msk ?CAN_F0R1_FB30_Pos (30U) ?CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos) ?CAN_F0R1_FB30 CAN_F0R1_FB30_Msk ?CAN_F0R1_FB31_Pos (31U) ?CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos) ?CAN_F0R1_FB31 CAN_F0R1_FB31_Msk ?CAN_F1R1_FB0_Pos (0U) ?CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos) ?CAN_F1R1_FB0 CAN_F1R1_FB0_Msk ?CAN_F1R1_FB1_Pos (1U) ?CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos) ?CAN_F1R1_FB1 CAN_F1R1_FB1_Msk ?CAN_F1R1_FB2_Pos (2U) ?CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos) ?CAN_F1R1_FB2 CAN_F1R1_FB2_Msk ?CAN_F1R1_FB3_Pos (3U) ?CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos) ?CAN_F1R1_FB3 CAN_F1R1_FB3_Msk ?CAN_F1R1_FB4_Pos (4U) ?CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos) ?CAN_F1R1_FB4 CAN_F1R1_FB4_Msk ?CAN_F1R1_FB5_Pos (5U) ?CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos) ?CAN_F1R1_FB5 CAN_F1R1_FB5_Msk ?CAN_F1R1_FB6_Pos (6U) ?CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos) ?CAN_F1R1_FB6 CAN_F1R1_FB6_Msk ?CAN_F1R1_FB7_Pos (7U) ?CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos) ?CAN_F1R1_FB7 CAN_F1R1_FB7_Msk ?CAN_F1R1_FB8_Pos (8U) ?CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos) ?CAN_F1R1_FB8 CAN_F1R1_FB8_Msk ?CAN_F1R1_FB9_Pos (9U) ?CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos) ?CAN_F1R1_FB9 CAN_F1R1_FB9_Msk ?CAN_F1R1_FB10_Pos (10U) ?CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos) ?CAN_F1R1_FB10 CAN_F1R1_FB10_Msk ?CAN_F1R1_FB11_Pos (11U) ?CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos) ?CAN_F1R1_FB11 CAN_F1R1_FB11_Msk ?CAN_F1R1_FB12_Pos (12U) ?CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos) ?CAN_F1R1_FB12 CAN_F1R1_FB12_Msk ÿCAN_F1R1_FB13_Pos (13U) €CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos) ?CAN_F1R1_FB13 CAN_F1R1_FB13_Msk ?CAN_F1R1_FB14_Pos (14U) ?CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos) ?CAN_F1R1_FB14 CAN_F1R1_FB14_Msk ?CAN_F1R1_FB15_Pos (15U) ?CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos) ?CAN_F1R1_FB15 CAN_F1R1_FB15_Msk ?CAN_F1R1_FB16_Pos (16U) ?CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos) ?CAN_F1R1_FB16 CAN_F1R1_FB16_Msk ?CAN_F1R1_FB17_Pos (17U) ?CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos) ?CAN_F1R1_FB17 CAN_F1R1_FB17_Msk ?CAN_F1R1_FB18_Pos (18U) ?CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos) ?CAN_F1R1_FB18 CAN_F1R1_FB18_Msk ?CAN_F1R1_FB19_Pos (19U) ?CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos) ?CAN_F1R1_FB19 CAN_F1R1_FB19_Msk ?CAN_F1R1_FB20_Pos (20U) ?CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos) ?CAN_F1R1_FB20 CAN_F1R1_FB20_Msk ?CAN_F1R1_FB21_Pos (21U) ?CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos) ?CAN_F1R1_FB21 CAN_F1R1_FB21_Msk ?CAN_F1R1_FB22_Pos (22U) ?CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos) ?CAN_F1R1_FB22 CAN_F1R1_FB22_Msk ?CAN_F1R1_FB23_Pos (23U) ?CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos) ?CAN_F1R1_FB23 CAN_F1R1_FB23_Msk ?CAN_F1R1_FB24_Pos (24U) ?CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos) ?CAN_F1R1_FB24 CAN_F1R1_FB24_Msk ?CAN_F1R1_FB25_Pos (25U) ?CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos) ?CAN_F1R1_FB25 CAN_F1R1_FB25_Msk ?CAN_F1R1_FB26_Pos (26U) ?CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos) ?CAN_F1R1_FB26 CAN_F1R1_FB26_Msk ?CAN_F1R1_FB27_Pos (27U) ?CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos) ?CAN_F1R1_FB27 CAN_F1R1_FB27_Msk ?CAN_F1R1_FB28_Pos (28U) ?CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos) ?CAN_F1R1_FB28 CAN_F1R1_FB28_Msk ?CAN_F1R1_FB29_Pos (29U) ?CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos) ?CAN_F1R1_FB29 CAN_F1R1_FB29_Msk ?CAN_F1R1_FB30_Pos (30U) ?CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos) ?CAN_F1R1_FB30 CAN_F1R1_FB30_Msk ?CAN_F1R1_FB31_Pos (31U) ?CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos) ?CAN_F1R1_FB31 CAN_F1R1_FB31_Msk ?CAN_F2R1_FB0_Pos (0U) ?CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos) ?CAN_F2R1_FB0 CAN_F2R1_FB0_Msk ?CAN_F2R1_FB1_Pos (1U) ?CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos) ?CAN_F2R1_FB1 CAN_F2R1_FB1_Msk ?CAN_F2R1_FB2_Pos (2U) ?CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos) ?CAN_F2R1_FB2 CAN_F2R1_FB2_Msk ?CAN_F2R1_FB3_Pos (3U) ?CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos) ?CAN_F2R1_FB3 CAN_F2R1_FB3_Msk ?CAN_F2R1_FB4_Pos (4U) ?CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos) ?CAN_F2R1_FB4 CAN_F2R1_FB4_Msk ?CAN_F2R1_FB5_Pos (5U) ?CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos) ?CAN_F2R1_FB5 CAN_F2R1_FB5_Msk ?CAN_F2R1_FB6_Pos (6U) ?CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos) ?CAN_F2R1_FB6 CAN_F2R1_FB6_Msk ?CAN_F2R1_FB7_Pos (7U) ?CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos) ?CAN_F2R1_FB7 CAN_F2R1_FB7_Msk ?CAN_F2R1_FB8_Pos (8U) ?CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos) ?CAN_F2R1_FB8 CAN_F2R1_FB8_Msk ?CAN_F2R1_FB9_Pos (9U) ?CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos) ?CAN_F2R1_FB9 CAN_F2R1_FB9_Msk ?CAN_F2R1_FB10_Pos (10U) ?CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos) ?CAN_F2R1_FB10 CAN_F2R1_FB10_Msk ?CAN_F2R1_FB11_Pos (11U) ?CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos) ?CAN_F2R1_FB11 CAN_F2R1_FB11_Msk ?CAN_F2R1_FB12_Pos (12U) ?CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos) ?CAN_F2R1_FB12 CAN_F2R1_FB12_Msk ?CAN_F2R1_FB13_Pos (13U) ?CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos) ?CAN_F2R1_FB13 CAN_F2R1_FB13_Msk ?CAN_F2R1_FB14_Pos (14U) ?CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos) ?CAN_F2R1_FB14 CAN_F2R1_FB14_Msk ?CAN_F2R1_FB15_Pos (15U) ?CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos) ?CAN_F2R1_FB15 CAN_F2R1_FB15_Msk ?CAN_F2R1_FB16_Pos (16U) ?CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos) ?CAN_F2R1_FB16 CAN_F2R1_FB16_Msk ?CAN_F2R1_FB17_Pos (17U) ?CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos) ?CAN_F2R1_FB17 CAN_F2R1_FB17_Msk ?CAN_F2R1_FB18_Pos (18U) ?CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos) ?CAN_F2R1_FB18 CAN_F2R1_FB18_Msk ?CAN_F2R1_FB19_Pos (19U) ?CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos) ?CAN_F2R1_FB19 CAN_F2R1_FB19_Msk ?CAN_F2R1_FB20_Pos (20U) ?CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos) ?CAN_F2R1_FB20 CAN_F2R1_FB20_Msk ?CAN_F2R1_FB21_Pos (21U) ?CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos) ?CAN_F2R1_FB21 CAN_F2R1_FB21_Msk ?CAN_F2R1_FB22_Pos (22U) ?CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos) ?CAN_F2R1_FB22 CAN_F2R1_FB22_Msk ÿCAN_F2R1_FB23_Pos (23U) €CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos) ?CAN_F2R1_FB23 CAN_F2R1_FB23_Msk ?CAN_F2R1_FB24_Pos (24U) ?CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos) ?CAN_F2R1_FB24 CAN_F2R1_FB24_Msk ?CAN_F2R1_FB25_Pos (25U) ?CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos) ?CAN_F2R1_FB25 CAN_F2R1_FB25_Msk ?CAN_F2R1_FB26_Pos (26U) ?CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos) ?CAN_F2R1_FB26 CAN_F2R1_FB26_Msk ?CAN_F2R1_FB27_Pos (27U) ?CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos) ?CAN_F2R1_FB27 CAN_F2R1_FB27_Msk ?CAN_F2R1_FB28_Pos (28U) ?CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos) ?CAN_F2R1_FB28 CAN_F2R1_FB28_Msk ?CAN_F2R1_FB29_Pos (29U) ?CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos) ?CAN_F2R1_FB29 CAN_F2R1_FB29_Msk ?CAN_F2R1_FB30_Pos (30U) ?CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos) ?CAN_F2R1_FB30 CAN_F2R1_FB30_Msk ?CAN_F2R1_FB31_Pos (31U) ?CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos) ?CAN_F2R1_FB31 CAN_F2R1_FB31_Msk ?CAN_F3R1_FB0_Pos (0U) ?CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos) ?CAN_F3R1_FB0 CAN_F3R1_FB0_Msk ?CAN_F3R1_FB1_Pos (1U) ?CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos) ?CAN_F3R1_FB1 CAN_F3R1_FB1_Msk ?CAN_F3R1_FB2_Pos (2U) ?CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos) ?CAN_F3R1_FB2 CAN_F3R1_FB2_Msk ?CAN_F3R1_FB3_Pos (3U) ?CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos) ?CAN_F3R1_FB3 CAN_F3R1_FB3_Msk ?CAN_F3R1_FB4_Pos (4U) ?CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos) ?CAN_F3R1_FB4 CAN_F3R1_FB4_Msk ?CAN_F3R1_FB5_Pos (5U) ?CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos) ?CAN_F3R1_FB5 CAN_F3R1_FB5_Msk ?CAN_F3R1_FB6_Pos (6U) ?CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos) ?CAN_F3R1_FB6 CAN_F3R1_FB6_Msk ?CAN_F3R1_FB7_Pos (7U) ?CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos) ?CAN_F3R1_FB7 CAN_F3R1_FB7_Msk ?CAN_F3R1_FB8_Pos (8U) ?CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos) ?CAN_F3R1_FB8 CAN_F3R1_FB8_Msk ?CAN_F3R1_FB9_Pos (9U) ?CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos) ?CAN_F3R1_FB9 CAN_F3R1_FB9_Msk ?CAN_F3R1_FB10_Pos (10U) ?CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos) ?CAN_F3R1_FB10 CAN_F3R1_FB10_Msk ?CAN_F3R1_FB11_Pos (11U) ?CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos) ?CAN_F3R1_FB11 CAN_F3R1_FB11_Msk ?CAN_F3R1_FB12_Pos (12U) ?CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos) ?CAN_F3R1_FB12 CAN_F3R1_FB12_Msk ?CAN_F3R1_FB13_Pos (13U) ?CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos) ?CAN_F3R1_FB13 CAN_F3R1_FB13_Msk ?CAN_F3R1_FB14_Pos (14U) ?CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos) ?CAN_F3R1_FB14 CAN_F3R1_FB14_Msk ?CAN_F3R1_FB15_Pos (15U) ?CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos) ?CAN_F3R1_FB15 CAN_F3R1_FB15_Msk ?CAN_F3R1_FB16_Pos (16U) ?CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos) ?CAN_F3R1_FB16 CAN_F3R1_FB16_Msk ?CAN_F3R1_FB17_Pos (17U) ?CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos) ?CAN_F3R1_FB17 CAN_F3R1_FB17_Msk ?CAN_F3R1_FB18_Pos (18U) ?CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos) ?CAN_F3R1_FB18 CAN_F3R1_FB18_Msk ?CAN_F3R1_FB19_Pos (19U) ?CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos) ?CAN_F3R1_FB19 CAN_F3R1_FB19_Msk ?CAN_F3R1_FB20_Pos (20U) ?CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos) ?CAN_F3R1_FB20 CAN_F3R1_FB20_Msk ?CAN_F3R1_FB21_Pos (21U) ?CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos) ?CAN_F3R1_FB21 CAN_F3R1_FB21_Msk ?CAN_F3R1_FB22_Pos (22U) ?CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos) ?CAN_F3R1_FB22 CAN_F3R1_FB22_Msk ?CAN_F3R1_FB23_Pos (23U) ?CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos) ?CAN_F3R1_FB23 CAN_F3R1_FB23_Msk ?CAN_F3R1_FB24_Pos (24U) ?CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos) ?CAN_F3R1_FB24 CAN_F3R1_FB24_Msk ?CAN_F3R1_FB25_Pos (25U) ?CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos) ?CAN_F3R1_FB25 CAN_F3R1_FB25_Msk ?CAN_F3R1_FB26_Pos (26U) ?CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos) ?CAN_F3R1_FB26 CAN_F3R1_FB26_Msk ?CAN_F3R1_FB27_Pos (27U) ?CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos) ?CAN_F3R1_FB27 CAN_F3R1_FB27_Msk ?CAN_F3R1_FB28_Pos (28U) ?CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos) ?CAN_F3R1_FB28 CAN_F3R1_FB28_Msk ?CAN_F3R1_FB29_Pos (29U) ?CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos) ?CAN_F3R1_FB29 CAN_F3R1_FB29_Msk ?CAN_F3R1_FB30_Pos (30U) ?CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos) ?CAN_F3R1_FB30 CAN_F3R1_FB30_Msk ?CAN_F3R1_FB31_Pos (31U) ?CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos) ?CAN_F3R1_FB31 CAN_F3R1_FB31_Msk ?CAN_F4R1_FB0_Pos (0U) ÿCAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos) €CAN_F4R1_FB0 CAN_F4R1_FB0_Msk ?CAN_F4R1_FB1_Pos (1U) ?CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos) ?CAN_F4R1_FB1 CAN_F4R1_FB1_Msk ?CAN_F4R1_FB2_Pos (2U) ?CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos) ?CAN_F4R1_FB2 CAN_F4R1_FB2_Msk ?CAN_F4R1_FB3_Pos (3U) ?CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos) ?CAN_F4R1_FB3 CAN_F4R1_FB3_Msk ?CAN_F4R1_FB4_Pos (4U) ?CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos) ?CAN_F4R1_FB4 CAN_F4R1_FB4_Msk ?CAN_F4R1_FB5_Pos (5U) ?CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos) ?CAN_F4R1_FB5 CAN_F4R1_FB5_Msk ?CAN_F4R1_FB6_Pos (6U) ?CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos) ?CAN_F4R1_FB6 CAN_F4R1_FB6_Msk ?CAN_F4R1_FB7_Pos (7U) ?CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos) ?CAN_F4R1_FB7 CAN_F4R1_FB7_Msk ?CAN_F4R1_FB8_Pos (8U) ?CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos) ?CAN_F4R1_FB8 CAN_F4R1_FB8_Msk ?CAN_F4R1_FB9_Pos (9U) ?CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos) ?CAN_F4R1_FB9 CAN_F4R1_FB9_Msk ?CAN_F4R1_FB10_Pos (10U) ?CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos) ?CAN_F4R1_FB10 CAN_F4R1_FB10_Msk ?CAN_F4R1_FB11_Pos (11U) ?CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos) ?CAN_F4R1_FB11 CAN_F4R1_FB11_Msk ?CAN_F4R1_FB12_Pos (12U) ?CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos) ?CAN_F4R1_FB12 CAN_F4R1_FB12_Msk ?CAN_F4R1_FB13_Pos (13U) ?CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos) ?CAN_F4R1_FB13 CAN_F4R1_FB13_Msk ?CAN_F4R1_FB14_Pos (14U) ?CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos) ?CAN_F4R1_FB14 CAN_F4R1_FB14_Msk ?CAN_F4R1_FB15_Pos (15U) ?CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos) ?CAN_F4R1_FB15 CAN_F4R1_FB15_Msk ?CAN_F4R1_FB16_Pos (16U) ?CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos) ?CAN_F4R1_FB16 CAN_F4R1_FB16_Msk ?CAN_F4R1_FB17_Pos (17U) ?CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos) ?CAN_F4R1_FB17 CAN_F4R1_FB17_Msk ?CAN_F4R1_FB18_Pos (18U) ?CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos) ?CAN_F4R1_FB18 CAN_F4R1_FB18_Msk ?CAN_F4R1_FB19_Pos (19U) ?CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos) ?CAN_F4R1_FB19 CAN_F4R1_FB19_Msk ?CAN_F4R1_FB20_Pos (20U) ?CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos) ?CAN_F4R1_FB20 CAN_F4R1_FB20_Msk ?CAN_F4R1_FB21_Pos (21U) ?CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos) ?CAN_F4R1_FB21 CAN_F4R1_FB21_Msk ?CAN_F4R1_FB22_Pos (22U) ?CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos) ?CAN_F4R1_FB22 CAN_F4R1_FB22_Msk ?CAN_F4R1_FB23_Pos (23U) ?CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos) ?CAN_F4R1_FB23 CAN_F4R1_FB23_Msk ?CAN_F4R1_FB24_Pos (24U) ?CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos) ?CAN_F4R1_FB24 CAN_F4R1_FB24_Msk ?CAN_F4R1_FB25_Pos (25U) ?CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos) ?CAN_F4R1_FB25 CAN_F4R1_FB25_Msk ?CAN_F4R1_FB26_Pos (26U) ?CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos) ?CAN_F4R1_FB26 CAN_F4R1_FB26_Msk ?CAN_F4R1_FB27_Pos (27U) ?CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos) ?CAN_F4R1_FB27 CAN_F4R1_FB27_Msk ?CAN_F4R1_FB28_Pos (28U) ?CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos) ?CAN_F4R1_FB28 CAN_F4R1_FB28_Msk ?CAN_F4R1_FB29_Pos (29U) ?CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos) ?CAN_F4R1_FB29 CAN_F4R1_FB29_Msk ?CAN_F4R1_FB30_Pos (30U) ?CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos) ?CAN_F4R1_FB30 CAN_F4R1_FB30_Msk ?CAN_F4R1_FB31_Pos (31U) ?CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos) ?CAN_F4R1_FB31 CAN_F4R1_FB31_Msk ?CAN_F5R1_FB0_Pos (0U) ?CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos) ?CAN_F5R1_FB0 CAN_F5R1_FB0_Msk ?CAN_F5R1_FB1_Pos (1U) ?CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos) ?CAN_F5R1_FB1 CAN_F5R1_FB1_Msk ?CAN_F5R1_FB2_Pos (2U) ?CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos) ?CAN_F5R1_FB2 CAN_F5R1_FB2_Msk ?CAN_F5R1_FB3_Pos (3U) ?CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos) ?CAN_F5R1_FB3 CAN_F5R1_FB3_Msk ?CAN_F5R1_FB4_Pos (4U) ?CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos) ?CAN_F5R1_FB4 CAN_F5R1_FB4_Msk ?CAN_F5R1_FB5_Pos (5U) ?CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos) ?CAN_F5R1_FB5 CAN_F5R1_FB5_Msk ?CAN_F5R1_FB6_Pos (6U) ?CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos) ?CAN_F5R1_FB6 CAN_F5R1_FB6_Msk ?CAN_F5R1_FB7_Pos (7U) ?CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos) ?CAN_F5R1_FB7 CAN_F5R1_FB7_Msk ?CAN_F5R1_FB8_Pos (8U) ?CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos) ?CAN_F5R1_FB8 CAN_F5R1_FB8_Msk ?CAN_F5R1_FB9_Pos (9U) ?CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos) ?CAN_F5R1_FB9 CAN_F5R1_FB9_Msk ?CAN_F5R1_FB10_Pos (10U) ÿCAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos) €CAN_F5R1_FB10 CAN_F5R1_FB10_Msk ?CAN_F5R1_FB11_Pos (11U) ?CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos) ?CAN_F5R1_FB11 CAN_F5R1_FB11_Msk ?CAN_F5R1_FB12_Pos (12U) ?CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos) ?CAN_F5R1_FB12 CAN_F5R1_FB12_Msk ?CAN_F5R1_FB13_Pos (13U) ?CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos) ?CAN_F5R1_FB13 CAN_F5R1_FB13_Msk ?CAN_F5R1_FB14_Pos (14U) ?CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos) ?CAN_F5R1_FB14 CAN_F5R1_FB14_Msk ?CAN_F5R1_FB15_Pos (15U) ?CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos) ?CAN_F5R1_FB15 CAN_F5R1_FB15_Msk ?CAN_F5R1_FB16_Pos (16U) ?CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos) ?CAN_F5R1_FB16 CAN_F5R1_FB16_Msk ?CAN_F5R1_FB17_Pos (17U) ?CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos) ?CAN_F5R1_FB17 CAN_F5R1_FB17_Msk ?CAN_F5R1_FB18_Pos (18U) ?CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos) ?CAN_F5R1_FB18 CAN_F5R1_FB18_Msk ?CAN_F5R1_FB19_Pos (19U) ?CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos) ?CAN_F5R1_FB19 CAN_F5R1_FB19_Msk ?CAN_F5R1_FB20_Pos (20U) ?CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos) ?CAN_F5R1_FB20 CAN_F5R1_FB20_Msk ?CAN_F5R1_FB21_Pos (21U) ?CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos) ?CAN_F5R1_FB21 CAN_F5R1_FB21_Msk ?CAN_F5R1_FB22_Pos (22U) ?CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos) ?CAN_F5R1_FB22 CAN_F5R1_FB22_Msk ?CAN_F5R1_FB23_Pos (23U) ?CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos) ?CAN_F5R1_FB23 CAN_F5R1_FB23_Msk ?CAN_F5R1_FB24_Pos (24U) ?CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos) ?CAN_F5R1_FB24 CAN_F5R1_FB24_Msk ?CAN_F5R1_FB25_Pos (25U) ?CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos) ?CAN_F5R1_FB25 CAN_F5R1_FB25_Msk ?CAN_F5R1_FB26_Pos (26U) ?CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos) ?CAN_F5R1_FB26 CAN_F5R1_FB26_Msk ?CAN_F5R1_FB27_Pos (27U) ?CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos) ?CAN_F5R1_FB27 CAN_F5R1_FB27_Msk ?CAN_F5R1_FB28_Pos (28U) ?CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos) ?CAN_F5R1_FB28 CAN_F5R1_FB28_Msk ?CAN_F5R1_FB29_Pos (29U) ?CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos) ?CAN_F5R1_FB29 CAN_F5R1_FB29_Msk ?CAN_F5R1_FB30_Pos (30U) ?CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos) ?CAN_F5R1_FB30 CAN_F5R1_FB30_Msk ?CAN_F5R1_FB31_Pos (31U) ?CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos) ?CAN_F5R1_FB31 CAN_F5R1_FB31_Msk ?CAN_F6R1_FB0_Pos (0U) ?CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos) ?CAN_F6R1_FB0 CAN_F6R1_FB0_Msk ?CAN_F6R1_FB1_Pos (1U) ?CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos) ?CAN_F6R1_FB1 CAN_F6R1_FB1_Msk ?CAN_F6R1_FB2_Pos (2U) ?CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos) ?CAN_F6R1_FB2 CAN_F6R1_FB2_Msk ?CAN_F6R1_FB3_Pos (3U) ?CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos) ?CAN_F6R1_FB3 CAN_F6R1_FB3_Msk ?CAN_F6R1_FB4_Pos (4U) ?CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos) ?CAN_F6R1_FB4 CAN_F6R1_FB4_Msk ?CAN_F6R1_FB5_Pos (5U) ?CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos) ?CAN_F6R1_FB5 CAN_F6R1_FB5_Msk ?CAN_F6R1_FB6_Pos (6U) ?CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos) ?CAN_F6R1_FB6 CAN_F6R1_FB6_Msk ?CAN_F6R1_FB7_Pos (7U) ?CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos) ?CAN_F6R1_FB7 CAN_F6R1_FB7_Msk ?CAN_F6R1_FB8_Pos (8U) ?CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos) ?CAN_F6R1_FB8 CAN_F6R1_FB8_Msk ?CAN_F6R1_FB9_Pos (9U) ?CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos) ?CAN_F6R1_FB9 CAN_F6R1_FB9_Msk ?CAN_F6R1_FB10_Pos (10U) ?CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos) ?CAN_F6R1_FB10 CAN_F6R1_FB10_Msk ?CAN_F6R1_FB11_Pos (11U) ?CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos) ?CAN_F6R1_FB11 CAN_F6R1_FB11_Msk ?CAN_F6R1_FB12_Pos (12U) ?CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos) ?CAN_F6R1_FB12 CAN_F6R1_FB12_Msk ?CAN_F6R1_FB13_Pos (13U) ?CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos) ?CAN_F6R1_FB13 CAN_F6R1_FB13_Msk ?CAN_F6R1_FB14_Pos (14U) ?CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos) ?CAN_F6R1_FB14 CAN_F6R1_FB14_Msk ?CAN_F6R1_FB15_Pos (15U) ?CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos) ?CAN_F6R1_FB15 CAN_F6R1_FB15_Msk ?CAN_F6R1_FB16_Pos (16U) ?CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos) ?CAN_F6R1_FB16 CAN_F6R1_FB16_Msk ?CAN_F6R1_FB17_Pos (17U) ?CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos) ?CAN_F6R1_FB17 CAN_F6R1_FB17_Msk ?CAN_F6R1_FB18_Pos (18U) ?CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos) ?CAN_F6R1_FB18 CAN_F6R1_FB18_Msk ?CAN_F6R1_FB19_Pos (19U) ?CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos) ?CAN_F6R1_FB19 CAN_F6R1_FB19_Msk ?CAN_F6R1_FB20_Pos (20U) ÿCAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos) €CAN_F6R1_FB20 CAN_F6R1_FB20_Msk ?CAN_F6R1_FB21_Pos (21U) ?CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos) ?CAN_F6R1_FB21 CAN_F6R1_FB21_Msk ?CAN_F6R1_FB22_Pos (22U) ?CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos) ?CAN_F6R1_FB22 CAN_F6R1_FB22_Msk ?CAN_F6R1_FB23_Pos (23U) ?CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos) ?CAN_F6R1_FB23 CAN_F6R1_FB23_Msk ?CAN_F6R1_FB24_Pos (24U) ?CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos) ?CAN_F6R1_FB24 CAN_F6R1_FB24_Msk ?CAN_F6R1_FB25_Pos (25U) ?CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos) ?CAN_F6R1_FB25 CAN_F6R1_FB25_Msk ?CAN_F6R1_FB26_Pos (26U) ?CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos) ?CAN_F6R1_FB26 CAN_F6R1_FB26_Msk ?CAN_F6R1_FB27_Pos (27U) ?CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos) ?CAN_F6R1_FB27 CAN_F6R1_FB27_Msk ?CAN_F6R1_FB28_Pos (28U) ?CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos) ?CAN_F6R1_FB28 CAN_F6R1_FB28_Msk ?CAN_F6R1_FB29_Pos (29U) ?CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos) ?CAN_F6R1_FB29 CAN_F6R1_FB29_Msk ?CAN_F6R1_FB30_Pos (30U) ?CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos) ?CAN_F6R1_FB30 CAN_F6R1_FB30_Msk ?CAN_F6R1_FB31_Pos (31U) ?CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos) ?CAN_F6R1_FB31 CAN_F6R1_FB31_Msk ?CAN_F7R1_FB0_Pos (0U) ?CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos) ?CAN_F7R1_FB0 CAN_F7R1_FB0_Msk ?CAN_F7R1_FB1_Pos (1U) ?CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos) ?CAN_F7R1_FB1 CAN_F7R1_FB1_Msk ?CAN_F7R1_FB2_Pos (2U) ?CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos) ?CAN_F7R1_FB2 CAN_F7R1_FB2_Msk ?CAN_F7R1_FB3_Pos (3U) ?CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos) ?CAN_F7R1_FB3 CAN_F7R1_FB3_Msk ?CAN_F7R1_FB4_Pos (4U) ?CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos) ?CAN_F7R1_FB4 CAN_F7R1_FB4_Msk ?CAN_F7R1_FB5_Pos (5U) ?CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos) ?CAN_F7R1_FB5 CAN_F7R1_FB5_Msk ?CAN_F7R1_FB6_Pos (6U) ?CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos) ?CAN_F7R1_FB6 CAN_F7R1_FB6_Msk ?CAN_F7R1_FB7_Pos (7U) ?CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos) ?CAN_F7R1_FB7 CAN_F7R1_FB7_Msk ?CAN_F7R1_FB8_Pos (8U) ?CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos) ?CAN_F7R1_FB8 CAN_F7R1_FB8_Msk ?CAN_F7R1_FB9_Pos (9U) ?CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos) ?CAN_F7R1_FB9 CAN_F7R1_FB9_Msk ?CAN_F7R1_FB10_Pos (10U) ?CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos) ?CAN_F7R1_FB10 CAN_F7R1_FB10_Msk ?CAN_F7R1_FB11_Pos (11U) ?CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos) ?CAN_F7R1_FB11 CAN_F7R1_FB11_Msk ?CAN_F7R1_FB12_Pos (12U) ?CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos) ?CAN_F7R1_FB12 CAN_F7R1_FB12_Msk ?CAN_F7R1_FB13_Pos (13U) ?CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos) ?CAN_F7R1_FB13 CAN_F7R1_FB13_Msk ?CAN_F7R1_FB14_Pos (14U) ?CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos) ?CAN_F7R1_FB14 CAN_F7R1_FB14_Msk ?CAN_F7R1_FB15_Pos (15U) ?CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos) ?CAN_F7R1_FB15 CAN_F7R1_FB15_Msk ?CAN_F7R1_FB16_Pos (16U) ?CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos) ?CAN_F7R1_FB16 CAN_F7R1_FB16_Msk ?CAN_F7R1_FB17_Pos (17U) ?CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos) ?CAN_F7R1_FB17 CAN_F7R1_FB17_Msk ?CAN_F7R1_FB18_Pos (18U) ?CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos) ?CAN_F7R1_FB18 CAN_F7R1_FB18_Msk ?CAN_F7R1_FB19_Pos (19U) ?CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos) ?CAN_F7R1_FB19 CAN_F7R1_FB19_Msk ?CAN_F7R1_FB20_Pos (20U) ?CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos) ?CAN_F7R1_FB20 CAN_F7R1_FB20_Msk ?CAN_F7R1_FB21_Pos (21U) ?CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos) ?CAN_F7R1_FB21 CAN_F7R1_FB21_Msk ?CAN_F7R1_FB22_Pos (22U) ?CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos) ?CAN_F7R1_FB22 CAN_F7R1_FB22_Msk ?CAN_F7R1_FB23_Pos (23U) ?CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos) ?CAN_F7R1_FB23 CAN_F7R1_FB23_Msk ?CAN_F7R1_FB24_Pos (24U) ?CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos) ?CAN_F7R1_FB24 CAN_F7R1_FB24_Msk ?CAN_F7R1_FB25_Pos (25U) ?CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos) ?CAN_F7R1_FB25 CAN_F7R1_FB25_Msk ?CAN_F7R1_FB26_Pos (26U) ?CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos) ?CAN_F7R1_FB26 CAN_F7R1_FB26_Msk ?CAN_F7R1_FB27_Pos (27U) ?CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos) ?CAN_F7R1_FB27 CAN_F7R1_FB27_Msk ?CAN_F7R1_FB28_Pos (28U) ?CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos) ?CAN_F7R1_FB28 CAN_F7R1_FB28_Msk ?CAN_F7R1_FB29_Pos (29U) ?CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos) ?CAN_F7R1_FB29 CAN_F7R1_FB29_Msk ?CAN_F7R1_FB30_Pos (30U) ÿCAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos) €CAN_F7R1_FB30 CAN_F7R1_FB30_Msk ?CAN_F7R1_FB31_Pos (31U) ?CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos) ?CAN_F7R1_FB31 CAN_F7R1_FB31_Msk ?CAN_F8R1_FB0_Pos (0U) ?CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos) ?CAN_F8R1_FB0 CAN_F8R1_FB0_Msk ?CAN_F8R1_FB1_Pos (1U) ?CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos) ?CAN_F8R1_FB1 CAN_F8R1_FB1_Msk ?CAN_F8R1_FB2_Pos (2U) ?CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos) ?CAN_F8R1_FB2 CAN_F8R1_FB2_Msk ?CAN_F8R1_FB3_Pos (3U) ?CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos) ?CAN_F8R1_FB3 CAN_F8R1_FB3_Msk ?CAN_F8R1_FB4_Pos (4U) ?CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos) ?CAN_F8R1_FB4 CAN_F8R1_FB4_Msk ?CAN_F8R1_FB5_Pos (5U) ?CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos) ?CAN_F8R1_FB5 CAN_F8R1_FB5_Msk ?CAN_F8R1_FB6_Pos (6U) ?CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos) ?CAN_F8R1_FB6 CAN_F8R1_FB6_Msk ?CAN_F8R1_FB7_Pos (7U) ?CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos) ?CAN_F8R1_FB7 CAN_F8R1_FB7_Msk ?CAN_F8R1_FB8_Pos (8U) ?CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos) ?CAN_F8R1_FB8 CAN_F8R1_FB8_Msk ?CAN_F8R1_FB9_Pos (9U) ?CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos) ?CAN_F8R1_FB9 CAN_F8R1_FB9_Msk ?CAN_F8R1_FB10_Pos (10U) ?CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos) ?CAN_F8R1_FB10 CAN_F8R1_FB10_Msk ?CAN_F8R1_FB11_Pos (11U) ?CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos) ?CAN_F8R1_FB11 CAN_F8R1_FB11_Msk ?CAN_F8R1_FB12_Pos (12U) ?CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos) ?CAN_F8R1_FB12 CAN_F8R1_FB12_Msk ?CAN_F8R1_FB13_Pos (13U) ?CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos) ?CAN_F8R1_FB13 CAN_F8R1_FB13_Msk ?CAN_F8R1_FB14_Pos (14U) ?CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos) ?CAN_F8R1_FB14 CAN_F8R1_FB14_Msk ?CAN_F8R1_FB15_Pos (15U) ?CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos) ?CAN_F8R1_FB15 CAN_F8R1_FB15_Msk ?CAN_F8R1_FB16_Pos (16U) ?CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos) ?CAN_F8R1_FB16 CAN_F8R1_FB16_Msk ?CAN_F8R1_FB17_Pos (17U) ?CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos) ?CAN_F8R1_FB17 CAN_F8R1_FB17_Msk ?CAN_F8R1_FB18_Pos (18U) ?CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos) ?CAN_F8R1_FB18 CAN_F8R1_FB18_Msk ?CAN_F8R1_FB19_Pos (19U) ?CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos) ?CAN_F8R1_FB19 CAN_F8R1_FB19_Msk ?CAN_F8R1_FB20_Pos (20U) ?CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos) ?CAN_F8R1_FB20 CAN_F8R1_FB20_Msk ?CAN_F8R1_FB21_Pos (21U) ?CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos) ?CAN_F8R1_FB21 CAN_F8R1_FB21_Msk ?CAN_F8R1_FB22_Pos (22U) ?CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos) ?CAN_F8R1_FB22 CAN_F8R1_FB22_Msk ?CAN_F8R1_FB23_Pos (23U) ?CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos) ?CAN_F8R1_FB23 CAN_F8R1_FB23_Msk ?CAN_F8R1_FB24_Pos (24U) ?CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos) ?CAN_F8R1_FB24 CAN_F8R1_FB24_Msk ?CAN_F8R1_FB25_Pos (25U) ?CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos) ?CAN_F8R1_FB25 CAN_F8R1_FB25_Msk ?CAN_F8R1_FB26_Pos (26U) ?CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos) ?CAN_F8R1_FB26 CAN_F8R1_FB26_Msk ?CAN_F8R1_FB27_Pos (27U) ?CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos) ?CAN_F8R1_FB27 CAN_F8R1_FB27_Msk ?CAN_F8R1_FB28_Pos (28U) ?CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos) ?CAN_F8R1_FB28 CAN_F8R1_FB28_Msk ?CAN_F8R1_FB29_Pos (29U) ?CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos) ?CAN_F8R1_FB29 CAN_F8R1_FB29_Msk ?CAN_F8R1_FB30_Pos (30U) ?CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos) ?CAN_F8R1_FB30 CAN_F8R1_FB30_Msk ?CAN_F8R1_FB31_Pos (31U) ?CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos) ?CAN_F8R1_FB31 CAN_F8R1_FB31_Msk ?CAN_F9R1_FB0_Pos (0U) ?CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos) ?CAN_F9R1_FB0 CAN_F9R1_FB0_Msk ?CAN_F9R1_FB1_Pos (1U) ?CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos) ?CAN_F9R1_FB1 CAN_F9R1_FB1_Msk ?CAN_F9R1_FB2_Pos (2U) ?CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos) ?CAN_F9R1_FB2 CAN_F9R1_FB2_Msk ?CAN_F9R1_FB3_Pos (3U) ?CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos) ?CAN_F9R1_FB3 CAN_F9R1_FB3_Msk ?CAN_F9R1_FB4_Pos (4U) ?CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos) ?CAN_F9R1_FB4 CAN_F9R1_FB4_Msk ?CAN_F9R1_FB5_Pos (5U) ?CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos) ?CAN_F9R1_FB5 CAN_F9R1_FB5_Msk ?CAN_F9R1_FB6_Pos (6U) ?CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos) ?CAN_F9R1_FB6 CAN_F9R1_FB6_Msk ?CAN_F9R1_FB7_Pos (7U) ?CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos) ÿCAN_F9R1_FB7 CAN_F9R1_FB7_Msk €CAN_F9R1_FB8_Pos (8U) ?CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos) ?CAN_F9R1_FB8 CAN_F9R1_FB8_Msk ?CAN_F9R1_FB9_Pos (9U) ?CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos) ?CAN_F9R1_FB9 CAN_F9R1_FB9_Msk ?CAN_F9R1_FB10_Pos (10U) ?CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos) ?CAN_F9R1_FB10 CAN_F9R1_FB10_Msk ?CAN_F9R1_FB11_Pos (11U) ?CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos) ?CAN_F9R1_FB11 CAN_F9R1_FB11_Msk ?CAN_F9R1_FB12_Pos (12U) ?CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos) ?CAN_F9R1_FB12 CAN_F9R1_FB12_Msk ?CAN_F9R1_FB13_Pos (13U) ?CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos) ?CAN_F9R1_FB13 CAN_F9R1_FB13_Msk ?CAN_F9R1_FB14_Pos (14U) ?CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos) ?CAN_F9R1_FB14 CAN_F9R1_FB14_Msk ?CAN_F9R1_FB15_Pos (15U) ?CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos) ?CAN_F9R1_FB15 CAN_F9R1_FB15_Msk ?CAN_F9R1_FB16_Pos (16U) ?CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos) ?CAN_F9R1_FB16 CAN_F9R1_FB16_Msk ?CAN_F9R1_FB17_Pos (17U) ?CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos) ?CAN_F9R1_FB17 CAN_F9R1_FB17_Msk ?CAN_F9R1_FB18_Pos (18U) ?CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos) ?CAN_F9R1_FB18 CAN_F9R1_FB18_Msk ?CAN_F9R1_FB19_Pos (19U) ?CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos) ?CAN_F9R1_FB19 CAN_F9R1_FB19_Msk ?CAN_F9R1_FB20_Pos (20U) ?CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos) ?CAN_F9R1_FB20 CAN_F9R1_FB20_Msk ?CAN_F9R1_FB21_Pos (21U) ?CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos) ?CAN_F9R1_FB21 CAN_F9R1_FB21_Msk ?CAN_F9R1_FB22_Pos (22U) ?CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos) ?CAN_F9R1_FB22 CAN_F9R1_FB22_Msk ?CAN_F9R1_FB23_Pos (23U) ?CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos) ?CAN_F9R1_FB23 CAN_F9R1_FB23_Msk ?CAN_F9R1_FB24_Pos (24U) ?CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos) ?CAN_F9R1_FB24 CAN_F9R1_FB24_Msk ?CAN_F9R1_FB25_Pos (25U) ?CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos) ?CAN_F9R1_FB25 CAN_F9R1_FB25_Msk ?CAN_F9R1_FB26_Pos (26U) ?CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos) ?CAN_F9R1_FB26 CAN_F9R1_FB26_Msk ?CAN_F9R1_FB27_Pos (27U) ?CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos) ?CAN_F9R1_FB27 CAN_F9R1_FB27_Msk ?CAN_F9R1_FB28_Pos (28U) ?CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos) ?CAN_F9R1_FB28 CAN_F9R1_FB28_Msk ?CAN_F9R1_FB29_Pos (29U) ?CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos) ?CAN_F9R1_FB29 CAN_F9R1_FB29_Msk ?CAN_F9R1_FB30_Pos (30U) ?CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos) ?CAN_F9R1_FB30 CAN_F9R1_FB30_Msk ?CAN_F9R1_FB31_Pos (31U) ?CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos) ?CAN_F9R1_FB31 CAN_F9R1_FB31_Msk ?CAN_F10R1_FB0_Pos (0U) ?CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos) ?CAN_F10R1_FB0 CAN_F10R1_FB0_Msk ?CAN_F10R1_FB1_Pos (1U) ?CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos) ?CAN_F10R1_FB1 CAN_F10R1_FB1_Msk ?CAN_F10R1_FB2_Pos (2U) ?CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos) ?CAN_F10R1_FB2 CAN_F10R1_FB2_Msk ?CAN_F10R1_FB3_Pos (3U) ?CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos) ?CAN_F10R1_FB3 CAN_F10R1_FB3_Msk ?CAN_F10R1_FB4_Pos (4U) ?CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos) ?CAN_F10R1_FB4 CAN_F10R1_FB4_Msk ?CAN_F10R1_FB5_Pos (5U) ?CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos) ?CAN_F10R1_FB5 CAN_F10R1_FB5_Msk ?CAN_F10R1_FB6_Pos (6U) ?CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos) ?CAN_F10R1_FB6 CAN_F10R1_FB6_Msk ?CAN_F10R1_FB7_Pos (7U) ?CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos) ?CAN_F10R1_FB7 CAN_F10R1_FB7_Msk ?CAN_F10R1_FB8_Pos (8U) ?CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos) ?CAN_F10R1_FB8 CAN_F10R1_FB8_Msk ?CAN_F10R1_FB9_Pos (9U) ?CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos) ?CAN_F10R1_FB9 CAN_F10R1_FB9_Msk ?CAN_F10R1_FB10_Pos (10U) ?CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos) ?CAN_F10R1_FB10 CAN_F10R1_FB10_Msk ?CAN_F10R1_FB11_Pos (11U) ?CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos) ?CAN_F10R1_FB11 CAN_F10R1_FB11_Msk ?CAN_F10R1_FB12_Pos (12U) ?CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos) ?CAN_F10R1_FB12 CAN_F10R1_FB12_Msk ?CAN_F10R1_FB13_Pos (13U) ?CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos) ?CAN_F10R1_FB13 CAN_F10R1_FB13_Msk ?CAN_F10R1_FB14_Pos (14U) ?CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos) ?CAN_F10R1_FB14 CAN_F10R1_FB14_Msk ?CAN_F10R1_FB15_Pos (15U) ?CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos) ?CAN_F10R1_FB15 CAN_F10R1_FB15_Msk ?CAN_F10R1_FB16_Pos (16U) ?CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos) ?CAN_F10R1_FB16 CAN_F10R1_FB16_Msk ?CAN_F10R1_FB17_Pos (17U) ?CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos) ÿCAN_F10R1_FB17 CAN_F10R1_FB17_Msk €CAN_F10R1_FB18_Pos (18U) ?CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos) ?CAN_F10R1_FB18 CAN_F10R1_FB18_Msk ?CAN_F10R1_FB19_Pos (19U) ?CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos) ?CAN_F10R1_FB19 CAN_F10R1_FB19_Msk ?CAN_F10R1_FB20_Pos (20U) ?CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos) ?CAN_F10R1_FB20 CAN_F10R1_FB20_Msk ?CAN_F10R1_FB21_Pos (21U) ?CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos) ?CAN_F10R1_FB21 CAN_F10R1_FB21_Msk ?CAN_F10R1_FB22_Pos (22U) ?CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos) ?CAN_F10R1_FB22 CAN_F10R1_FB22_Msk ?CAN_F10R1_FB23_Pos (23U) ?CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos) ?CAN_F10R1_FB23 CAN_F10R1_FB23_Msk ?CAN_F10R1_FB24_Pos (24U) ?CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos) ?CAN_F10R1_FB24 CAN_F10R1_FB24_Msk ?CAN_F10R1_FB25_Pos (25U) ?CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos) ?CAN_F10R1_FB25 CAN_F10R1_FB25_Msk ?CAN_F10R1_FB26_Pos (26U) ?CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos) ?CAN_F10R1_FB26 CAN_F10R1_FB26_Msk ?CAN_F10R1_FB27_Pos (27U) ?CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos) ?CAN_F10R1_FB27 CAN_F10R1_FB27_Msk ?CAN_F10R1_FB28_Pos (28U) ?CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos) ?CAN_F10R1_FB28 CAN_F10R1_FB28_Msk ?CAN_F10R1_FB29_Pos (29U) ?CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos) ?CAN_F10R1_FB29 CAN_F10R1_FB29_Msk ?CAN_F10R1_FB30_Pos (30U) ?CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos) ?CAN_F10R1_FB30 CAN_F10R1_FB30_Msk ?CAN_F10R1_FB31_Pos (31U) ?CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos) ?CAN_F10R1_FB31 CAN_F10R1_FB31_Msk ?CAN_F11R1_FB0_Pos (0U) ?CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos) ?CAN_F11R1_FB0 CAN_F11R1_FB0_Msk ?CAN_F11R1_FB1_Pos (1U) ?CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos) ?CAN_F11R1_FB1 CAN_F11R1_FB1_Msk ?CAN_F11R1_FB2_Pos (2U) ?CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos) ?CAN_F11R1_FB2 CAN_F11R1_FB2_Msk ?CAN_F11R1_FB3_Pos (3U) ?CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos) ?CAN_F11R1_FB3 CAN_F11R1_FB3_Msk ?CAN_F11R1_FB4_Pos (4U) ?CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos) ?CAN_F11R1_FB4 CAN_F11R1_FB4_Msk ?CAN_F11R1_FB5_Pos (5U) ?CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos) ?CAN_F11R1_FB5 CAN_F11R1_FB5_Msk ?CAN_F11R1_FB6_Pos (6U) ?CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos) ?CAN_F11R1_FB6 CAN_F11R1_FB6_Msk ?CAN_F11R1_FB7_Pos (7U) ?CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos) ?CAN_F11R1_FB7 CAN_F11R1_FB7_Msk ?CAN_F11R1_FB8_Pos (8U) ?CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos) ?CAN_F11R1_FB8 CAN_F11R1_FB8_Msk ?CAN_F11R1_FB9_Pos (9U) ?CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos) ?CAN_F11R1_FB9 CAN_F11R1_FB9_Msk ?CAN_F11R1_FB10_Pos (10U) ?CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos) ?CAN_F11R1_FB10 CAN_F11R1_FB10_Msk ?CAN_F11R1_FB11_Pos (11U) ?CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos) ?CAN_F11R1_FB11 CAN_F11R1_FB11_Msk ?CAN_F11R1_FB12_Pos (12U) ?CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos) ?CAN_F11R1_FB12 CAN_F11R1_FB12_Msk ?CAN_F11R1_FB13_Pos (13U) ?CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos) ?CAN_F11R1_FB13 CAN_F11R1_FB13_Msk ?CAN_F11R1_FB14_Pos (14U) ?CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos) ?CAN_F11R1_FB14 CAN_F11R1_FB14_Msk ?CAN_F11R1_FB15_Pos (15U) ?CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos) ?CAN_F11R1_FB15 CAN_F11R1_FB15_Msk ?CAN_F11R1_FB16_Pos (16U) ?CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos) ?CAN_F11R1_FB16 CAN_F11R1_FB16_Msk ?CAN_F11R1_FB17_Pos (17U) ?CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos) ?CAN_F11R1_FB17 CAN_F11R1_FB17_Msk ?CAN_F11R1_FB18_Pos (18U) ?CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos) ?CAN_F11R1_FB18 CAN_F11R1_FB18_Msk ?CAN_F11R1_FB19_Pos (19U) ?CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos) ?CAN_F11R1_FB19 CAN_F11R1_FB19_Msk ?CAN_F11R1_FB20_Pos (20U) ?CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos) ?CAN_F11R1_FB20 CAN_F11R1_FB20_Msk ?CAN_F11R1_FB21_Pos (21U) ?CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos) ?CAN_F11R1_FB21 CAN_F11R1_FB21_Msk ?CAN_F11R1_FB22_Pos (22U) ?CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos) ?CAN_F11R1_FB22 CAN_F11R1_FB22_Msk ?CAN_F11R1_FB23_Pos (23U) ?CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos) ?CAN_F11R1_FB23 CAN_F11R1_FB23_Msk ?CAN_F11R1_FB24_Pos (24U) ?CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos) ?CAN_F11R1_FB24 CAN_F11R1_FB24_Msk ?CAN_F11R1_FB25_Pos (25U) ?CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos) ?CAN_F11R1_FB25 CAN_F11R1_FB25_Msk ?CAN_F11R1_FB26_Pos (26U) ?CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos) ?CAN_F11R1_FB26 CAN_F11R1_FB26_Msk ?CAN_F11R1_FB27_Pos (27U) ?CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos) ÿCAN_F11R1_FB27 CAN_F11R1_FB27_Msk €CAN_F11R1_FB28_Pos (28U) ?CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos) ?CAN_F11R1_FB28 CAN_F11R1_FB28_Msk ?CAN_F11R1_FB29_Pos (29U) ?CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos) ?CAN_F11R1_FB29 CAN_F11R1_FB29_Msk ?CAN_F11R1_FB30_Pos (30U) ?CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos) ?CAN_F11R1_FB30 CAN_F11R1_FB30_Msk ?CAN_F11R1_FB31_Pos (31U) ?CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos) ?CAN_F11R1_FB31 CAN_F11R1_FB31_Msk ?CAN_F12R1_FB0_Pos (0U) ?CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos) ?CAN_F12R1_FB0 CAN_F12R1_FB0_Msk ?CAN_F12R1_FB1_Pos (1U) ?CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos) ?CAN_F12R1_FB1 CAN_F12R1_FB1_Msk ?CAN_F12R1_FB2_Pos (2U) ?CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos) ?CAN_F12R1_FB2 CAN_F12R1_FB2_Msk ?CAN_F12R1_FB3_Pos (3U) ?CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos) ?CAN_F12R1_FB3 CAN_F12R1_FB3_Msk ?CAN_F12R1_FB4_Pos (4U) ?CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos) ?CAN_F12R1_FB4 CAN_F12R1_FB4_Msk ?CAN_F12R1_FB5_Pos (5U) ?CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos) ?CAN_F12R1_FB5 CAN_F12R1_FB5_Msk ?CAN_F12R1_FB6_Pos (6U) ?CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos) ?CAN_F12R1_FB6 CAN_F12R1_FB6_Msk ?CAN_F12R1_FB7_Pos (7U) ?CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos) ?CAN_F12R1_FB7 CAN_F12R1_FB7_Msk ?CAN_F12R1_FB8_Pos (8U) ?CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos) ?CAN_F12R1_FB8 CAN_F12R1_FB8_Msk ?CAN_F12R1_FB9_Pos (9U) ?CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos) ?CAN_F12R1_FB9 CAN_F12R1_FB9_Msk ?CAN_F12R1_FB10_Pos (10U) ?CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos) ?CAN_F12R1_FB10 CAN_F12R1_FB10_Msk ?CAN_F12R1_FB11_Pos (11U) ?CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos) ?CAN_F12R1_FB11 CAN_F12R1_FB11_Msk ?CAN_F12R1_FB12_Pos (12U) ?CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos) ?CAN_F12R1_FB12 CAN_F12R1_FB12_Msk ?CAN_F12R1_FB13_Pos (13U) ?CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos) ?CAN_F12R1_FB13 CAN_F12R1_FB13_Msk ?CAN_F12R1_FB14_Pos (14U) ?CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos) ?CAN_F12R1_FB14 CAN_F12R1_FB14_Msk ?CAN_F12R1_FB15_Pos (15U) ?CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos) ?CAN_F12R1_FB15 CAN_F12R1_FB15_Msk ?CAN_F12R1_FB16_Pos (16U) ?CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos) ?CAN_F12R1_FB16 CAN_F12R1_FB16_Msk ?CAN_F12R1_FB17_Pos (17U) ?CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos) ?CAN_F12R1_FB17 CAN_F12R1_FB17_Msk ?CAN_F12R1_FB18_Pos (18U) ?CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos) ?CAN_F12R1_FB18 CAN_F12R1_FB18_Msk ?CAN_F12R1_FB19_Pos (19U) ?CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos) ?CAN_F12R1_FB19 CAN_F12R1_FB19_Msk ?CAN_F12R1_FB20_Pos (20U) ?CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos) ?CAN_F12R1_FB20 CAN_F12R1_FB20_Msk ?CAN_F12R1_FB21_Pos (21U) ?CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos) ?CAN_F12R1_FB21 CAN_F12R1_FB21_Msk ?CAN_F12R1_FB22_Pos (22U) ?CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos) ?CAN_F12R1_FB22 CAN_F12R1_FB22_Msk ?CAN_F12R1_FB23_Pos (23U) ?CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos) ?CAN_F12R1_FB23 CAN_F12R1_FB23_Msk ?CAN_F12R1_FB24_Pos (24U) ?CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos) ?CAN_F12R1_FB24 CAN_F12R1_FB24_Msk ?CAN_F12R1_FB25_Pos (25U) ?CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos) ?CAN_F12R1_FB25 CAN_F12R1_FB25_Msk ?CAN_F12R1_FB26_Pos (26U) ?CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos) ?CAN_F12R1_FB26 CAN_F12R1_FB26_Msk ?CAN_F12R1_FB27_Pos (27U) ?CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos) ?CAN_F12R1_FB27 CAN_F12R1_FB27_Msk ?CAN_F12R1_FB28_Pos (28U) ?CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos) ?CAN_F12R1_FB28 CAN_F12R1_FB28_Msk ?CAN_F12R1_FB29_Pos (29U) ?CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos) ?CAN_F12R1_FB29 CAN_F12R1_FB29_Msk ?CAN_F12R1_FB30_Pos (30U) ?CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos) ?CAN_F12R1_FB30 CAN_F12R1_FB30_Msk ?CAN_F12R1_FB31_Pos (31U) ?CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos) ?CAN_F12R1_FB31 CAN_F12R1_FB31_Msk ?CAN_F13R1_FB0_Pos (0U) ?CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos) ?CAN_F13R1_FB0 CAN_F13R1_FB0_Msk ?CAN_F13R1_FB1_Pos (1U) ?CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos) ?CAN_F13R1_FB1 CAN_F13R1_FB1_Msk ?CAN_F13R1_FB2_Pos (2U) ?CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos) ?CAN_F13R1_FB2 CAN_F13R1_FB2_Msk ?CAN_F13R1_FB3_Pos (3U) ?CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos) ?CAN_F13R1_FB3 CAN_F13R1_FB3_Msk ?CAN_F13R1_FB4_Pos (4U) ?CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos) ?CAN_F13R1_FB4 CAN_F13R1_FB4_Msk ÿCAN_F13R1_FB5_Pos (5U) €CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos) ?CAN_F13R1_FB5 CAN_F13R1_FB5_Msk ?CAN_F13R1_FB6_Pos (6U) ?CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos) ?CAN_F13R1_FB6 CAN_F13R1_FB6_Msk ?CAN_F13R1_FB7_Pos (7U) ?CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos) ?CAN_F13R1_FB7 CAN_F13R1_FB7_Msk ?CAN_F13R1_FB8_Pos (8U) ?CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos) ?CAN_F13R1_FB8 CAN_F13R1_FB8_Msk ?CAN_F13R1_FB9_Pos (9U) ?CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos) ?CAN_F13R1_FB9 CAN_F13R1_FB9_Msk ?CAN_F13R1_FB10_Pos (10U) ?CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos) ?CAN_F13R1_FB10 CAN_F13R1_FB10_Msk ?CAN_F13R1_FB11_Pos (11U) ?CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos) ?CAN_F13R1_FB11 CAN_F13R1_FB11_Msk ?CAN_F13R1_FB12_Pos (12U) ?CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos) ?CAN_F13R1_FB12 CAN_F13R1_FB12_Msk ?CAN_F13R1_FB13_Pos (13U) ?CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos) ?CAN_F13R1_FB13 CAN_F13R1_FB13_Msk ?CAN_F13R1_FB14_Pos (14U) ?CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos) ?CAN_F13R1_FB14 CAN_F13R1_FB14_Msk ?CAN_F13R1_FB15_Pos (15U) ?CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos) ?CAN_F13R1_FB15 CAN_F13R1_FB15_Msk ?CAN_F13R1_FB16_Pos (16U) ?CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos) ?CAN_F13R1_FB16 CAN_F13R1_FB16_Msk ?CAN_F13R1_FB17_Pos (17U) ?CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos) ?CAN_F13R1_FB17 CAN_F13R1_FB17_Msk ?CAN_F13R1_FB18_Pos (18U) ?CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos) ?CAN_F13R1_FB18 CAN_F13R1_FB18_Msk ?CAN_F13R1_FB19_Pos (19U) ?CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos) ?CAN_F13R1_FB19 CAN_F13R1_FB19_Msk ?CAN_F13R1_FB20_Pos (20U) ?CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos) ?CAN_F13R1_FB20 CAN_F13R1_FB20_Msk ?CAN_F13R1_FB21_Pos (21U) ?CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos) ?CAN_F13R1_FB21 CAN_F13R1_FB21_Msk ?CAN_F13R1_FB22_Pos (22U) ?CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos) ?CAN_F13R1_FB22 CAN_F13R1_FB22_Msk ?CAN_F13R1_FB23_Pos (23U) ?CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos) ?CAN_F13R1_FB23 CAN_F13R1_FB23_Msk ?CAN_F13R1_FB24_Pos (24U) ?CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos) ?CAN_F13R1_FB24 CAN_F13R1_FB24_Msk ?CAN_F13R1_FB25_Pos (25U) ?CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos) ?CAN_F13R1_FB25 CAN_F13R1_FB25_Msk ?CAN_F13R1_FB26_Pos (26U) ?CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos) ?CAN_F13R1_FB26 CAN_F13R1_FB26_Msk ?CAN_F13R1_FB27_Pos (27U) ?CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos) ?CAN_F13R1_FB27 CAN_F13R1_FB27_Msk ?CAN_F13R1_FB28_Pos (28U) ?CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos) ?CAN_F13R1_FB28 CAN_F13R1_FB28_Msk ?CAN_F13R1_FB29_Pos (29U) ?CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos) ?CAN_F13R1_FB29 CAN_F13R1_FB29_Msk ?CAN_F13R1_FB30_Pos (30U) ?CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos) ?CAN_F13R1_FB30 CAN_F13R1_FB30_Msk ?CAN_F13R1_FB31_Pos (31U) ?CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos) ?CAN_F13R1_FB31 CAN_F13R1_FB31_Msk ?CAN_F0R2_FB0_Pos (0U) ?CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos) ?CAN_F0R2_FB0 CAN_F0R2_FB0_Msk ?CAN_F0R2_FB1_Pos (1U) ?CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos) ?CAN_F0R2_FB1 CAN_F0R2_FB1_Msk ?CAN_F0R2_FB2_Pos (2U) ?CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos) ?CAN_F0R2_FB2 CAN_F0R2_FB2_Msk ?CAN_F0R2_FB3_Pos (3U) ?CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos) ?CAN_F0R2_FB3 CAN_F0R2_FB3_Msk ?CAN_F0R2_FB4_Pos (4U) ?CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos) ?CAN_F0R2_FB4 CAN_F0R2_FB4_Msk ?CAN_F0R2_FB5_Pos (5U) ?CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos) ?CAN_F0R2_FB5 CAN_F0R2_FB5_Msk ?CAN_F0R2_FB6_Pos (6U) ?CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos) ?CAN_F0R2_FB6 CAN_F0R2_FB6_Msk ?CAN_F0R2_FB7_Pos (7U) ?CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos) ?CAN_F0R2_FB7 CAN_F0R2_FB7_Msk ?CAN_F0R2_FB8_Pos (8U) ?CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos) ?CAN_F0R2_FB8 CAN_F0R2_FB8_Msk ?CAN_F0R2_FB9_Pos (9U) ?CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos) ?CAN_F0R2_FB9 CAN_F0R2_FB9_Msk ?CAN_F0R2_FB10_Pos (10U) ?CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos) ?CAN_F0R2_FB10 CAN_F0R2_FB10_Msk ?CAN_F0R2_FB11_Pos (11U) ?CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos) ?CAN_F0R2_FB11 CAN_F0R2_FB11_Msk ?CAN_F0R2_FB12_Pos (12U) ?CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos) ?CAN_F0R2_FB12 CAN_F0R2_FB12_Msk ?CAN_F0R2_FB13_Pos (13U) ?CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos) ?CAN_F0R2_FB13 CAN_F0R2_FB13_Msk ?CAN_F0R2_FB14_Pos (14U) ?CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos) ?CAN_F0R2_FB14 CAN_F0R2_FB14_Msk ÿCAN_F0R2_FB15_Pos (15U) € CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos) ?CAN_F0R2_FB15 CAN_F0R2_FB15_Msk ?CAN_F0R2_FB16_Pos (16U) ?CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos) ?CAN_F0R2_FB16 CAN_F0R2_FB16_Msk ?CAN_F0R2_FB17_Pos (17U) ?CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos) ?CAN_F0R2_FB17 CAN_F0R2_FB17_Msk ?CAN_F0R2_FB18_Pos (18U) ?CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos) ?CAN_F0R2_FB18 CAN_F0R2_FB18_Msk ?CAN_F0R2_FB19_Pos (19U) ?CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos) ?CAN_F0R2_FB19 CAN_F0R2_FB19_Msk ?CAN_F0R2_FB20_Pos (20U) ?CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos) ?CAN_F0R2_FB20 CAN_F0R2_FB20_Msk ?CAN_F0R2_FB21_Pos (21U) ?CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos) ?CAN_F0R2_FB21 CAN_F0R2_FB21_Msk ?CAN_F0R2_FB22_Pos (22U) ?CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos) ?CAN_F0R2_FB22 CAN_F0R2_FB22_Msk ?CAN_F0R2_FB23_Pos (23U) ?CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos) ?CAN_F0R2_FB23 CAN_F0R2_FB23_Msk ?CAN_F0R2_FB24_Pos (24U) ?CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos) ?CAN_F0R2_FB24 CAN_F0R2_FB24_Msk ?CAN_F0R2_FB25_Pos (25U) ?CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos) ?CAN_F0R2_FB25 CAN_F0R2_FB25_Msk ?CAN_F0R2_FB26_Pos (26U) ?CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos) ?CAN_F0R2_FB26 CAN_F0R2_FB26_Msk ?CAN_F0R2_FB27_Pos (27U) ?CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos) ?CAN_F0R2_FB27 CAN_F0R2_FB27_Msk ?CAN_F0R2_FB28_Pos (28U) ?CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos) ?CAN_F0R2_FB28 CAN_F0R2_FB28_Msk ?CAN_F0R2_FB29_Pos (29U) ?CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos) ?CAN_F0R2_FB29 CAN_F0R2_FB29_Msk ?CAN_F0R2_FB30_Pos (30U) ?CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos) ?CAN_F0R2_FB30 CAN_F0R2_FB30_Msk ?CAN_F0R2_FB31_Pos (31U) ?CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos) ?CAN_F0R2_FB31 CAN_F0R2_FB31_Msk ?CAN_F1R2_FB0_Pos (0U) ?CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos) ?CAN_F1R2_FB0 CAN_F1R2_FB0_Msk ?CAN_F1R2_FB1_Pos (1U) ?CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos) ?CAN_F1R2_FB1 CAN_F1R2_FB1_Msk ?CAN_F1R2_FB2_Pos (2U) ?CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos) ?CAN_F1R2_FB2 CAN_F1R2_FB2_Msk ?CAN_F1R2_FB3_Pos (3U) ?CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos) ?CAN_F1R2_FB3 CAN_F1R2_FB3_Msk ?CAN_F1R2_FB4_Pos (4U) ?CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos) ?CAN_F1R2_FB4 CAN_F1R2_FB4_Msk ?CAN_F1R2_FB5_Pos (5U) ?CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos) ?CAN_F1R2_FB5 CAN_F1R2_FB5_Msk ?CAN_F1R2_FB6_Pos (6U) ?CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos) ?CAN_F1R2_FB6 CAN_F1R2_FB6_Msk ?CAN_F1R2_FB7_Pos (7U) ?CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos) ?CAN_F1R2_FB7 CAN_F1R2_FB7_Msk ?CAN_F1R2_FB8_Pos (8U) ?CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos) ?CAN_F1R2_FB8 CAN_F1R2_FB8_Msk ?CAN_F1R2_FB9_Pos (9U) ?CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos) ?CAN_F1R2_FB9 CAN_F1R2_FB9_Msk ?CAN_F1R2_FB10_Pos (10U) ?CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos) ?CAN_F1R2_FB10 CAN_F1R2_FB10_Msk ?CAN_F1R2_FB11_Pos (11U) ?CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos) ?CAN_F1R2_FB11 CAN_F1R2_FB11_Msk ?CAN_F1R2_FB12_Pos (12U) ?CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos) ?CAN_F1R2_FB12 CAN_F1R2_FB12_Msk ?CAN_F1R2_FB13_Pos (13U) ?CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos) ?CAN_F1R2_FB13 CAN_F1R2_FB13_Msk ?CAN_F1R2_FB14_Pos (14U) ?CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos) ?CAN_F1R2_FB14 CAN_F1R2_FB14_Msk ?CAN_F1R2_FB15_Pos (15U) ?CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos) ?CAN_F1R2_FB15 CAN_F1R2_FB15_Msk ?CAN_F1R2_FB16_Pos (16U) ?CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos) ?CAN_F1R2_FB16 CAN_F1R2_FB16_Msk ?CAN_F1R2_FB17_Pos (17U) ?CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos) ?CAN_F1R2_FB17 CAN_F1R2_FB17_Msk ?CAN_F1R2_FB18_Pos (18U) ?CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos) ?CAN_F1R2_FB18 CAN_F1R2_FB18_Msk ?CAN_F1R2_FB19_Pos (19U) ?CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos) ?CAN_F1R2_FB19 CAN_F1R2_FB19_Msk ?CAN_F1R2_FB20_Pos (20U) ?CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos) ?CAN_F1R2_FB20 CAN_F1R2_FB20_Msk ?CAN_F1R2_FB21_Pos (21U) ?CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos) ?CAN_F1R2_FB21 CAN_F1R2_FB21_Msk ?CAN_F1R2_FB22_Pos (22U) ?CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos) ?CAN_F1R2_FB22 CAN_F1R2_FB22_Msk ?CAN_F1R2_FB23_Pos (23U) ?CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos) ?CAN_F1R2_FB23 CAN_F1R2_FB23_Msk ?CAN_F1R2_FB24_Pos (24U) ?CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos) ?CAN_F1R2_FB24 CAN_F1R2_FB24_Msk ÿ CAN_F1R2_FB25_Pos (25U) €!CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos) ?CAN_F1R2_FB25 CAN_F1R2_FB25_Msk ?CAN_F1R2_FB26_Pos (26U) ?CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos) ?CAN_F1R2_FB26 CAN_F1R2_FB26_Msk ?CAN_F1R2_FB27_Pos (27U) ?CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos) ?CAN_F1R2_FB27 CAN_F1R2_FB27_Msk ?CAN_F1R2_FB28_Pos (28U) ?CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos) ?CAN_F1R2_FB28 CAN_F1R2_FB28_Msk ?CAN_F1R2_FB29_Pos (29U) ?CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos) ?CAN_F1R2_FB29 CAN_F1R2_FB29_Msk ?CAN_F1R2_FB30_Pos (30U) ?CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos) ?CAN_F1R2_FB30 CAN_F1R2_FB30_Msk ?CAN_F1R2_FB31_Pos (31U) ?CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos) ?CAN_F1R2_FB31 CAN_F1R2_FB31_Msk ?CAN_F2R2_FB0_Pos (0U) ?CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos) ?CAN_F2R2_FB0 CAN_F2R2_FB0_Msk ?CAN_F2R2_FB1_Pos (1U) ?CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos) ?CAN_F2R2_FB1 CAN_F2R2_FB1_Msk ?CAN_F2R2_FB2_Pos (2U) ?CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos) ?CAN_F2R2_FB2 CAN_F2R2_FB2_Msk ?CAN_F2R2_FB3_Pos (3U) ?CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos) ?CAN_F2R2_FB3 CAN_F2R2_FB3_Msk ?CAN_F2R2_FB4_Pos (4U) ?CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos) ?CAN_F2R2_FB4 CAN_F2R2_FB4_Msk ?CAN_F2R2_FB5_Pos (5U) ?CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos) ?CAN_F2R2_FB5 CAN_F2R2_FB5_Msk ?CAN_F2R2_FB6_Pos (6U) ?CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos) ?CAN_F2R2_FB6 CAN_F2R2_FB6_Msk ?CAN_F2R2_FB7_Pos (7U) ?CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos) ?CAN_F2R2_FB7 CAN_F2R2_FB7_Msk ?CAN_F2R2_FB8_Pos (8U) ?CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos) ?CAN_F2R2_FB8 CAN_F2R2_FB8_Msk ?CAN_F2R2_FB9_Pos (9U) ?CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos) ?CAN_F2R2_FB9 CAN_F2R2_FB9_Msk ?CAN_F2R2_FB10_Pos (10U) ?CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos) ?CAN_F2R2_FB10 CAN_F2R2_FB10_Msk ?CAN_F2R2_FB11_Pos (11U) ?CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos) ?CAN_F2R2_FB11 CAN_F2R2_FB11_Msk ?CAN_F2R2_FB12_Pos (12U) ?CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos) ?CAN_F2R2_FB12 CAN_F2R2_FB12_Msk ?CAN_F2R2_FB13_Pos (13U) ?CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos) ?CAN_F2R2_FB13 CAN_F2R2_FB13_Msk ?CAN_F2R2_FB14_Pos (14U) ?CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos) ?CAN_F2R2_FB14 CAN_F2R2_FB14_Msk ?CAN_F2R2_FB15_Pos (15U) ?CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos) ?CAN_F2R2_FB15 CAN_F2R2_FB15_Msk ?CAN_F2R2_FB16_Pos (16U) ?CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos) ?CAN_F2R2_FB16 CAN_F2R2_FB16_Msk ?CAN_F2R2_FB17_Pos (17U) ?CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos) ?CAN_F2R2_FB17 CAN_F2R2_FB17_Msk ?CAN_F2R2_FB18_Pos (18U) ?CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos) ?CAN_F2R2_FB18 CAN_F2R2_FB18_Msk ?CAN_F2R2_FB19_Pos (19U) ?CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos) ?CAN_F2R2_FB19 CAN_F2R2_FB19_Msk ?CAN_F2R2_FB20_Pos (20U) ?CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos) ?CAN_F2R2_FB20 CAN_F2R2_FB20_Msk ?CAN_F2R2_FB21_Pos (21U) ?CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos) ?CAN_F2R2_FB21 CAN_F2R2_FB21_Msk ?CAN_F2R2_FB22_Pos (22U) ?CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos) ?CAN_F2R2_FB22 CAN_F2R2_FB22_Msk ?CAN_F2R2_FB23_Pos (23U) ?CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos) ?CAN_F2R2_FB23 CAN_F2R2_FB23_Msk ?CAN_F2R2_FB24_Pos (24U) ?CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos) ?CAN_F2R2_FB24 CAN_F2R2_FB24_Msk ?CAN_F2R2_FB25_Pos (25U) ?CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos) ?CAN_F2R2_FB25 CAN_F2R2_FB25_Msk ?CAN_F2R2_FB26_Pos (26U) ?CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos) ?CAN_F2R2_FB26 CAN_F2R2_FB26_Msk ?CAN_F2R2_FB27_Pos (27U) ?CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos) ?CAN_F2R2_FB27 CAN_F2R2_FB27_Msk ?CAN_F2R2_FB28_Pos (28U) ?CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos) ?CAN_F2R2_FB28 CAN_F2R2_FB28_Msk ?CAN_F2R2_FB29_Pos (29U) ?CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos) ?CAN_F2R2_FB29 CAN_F2R2_FB29_Msk ?CAN_F2R2_FB30_Pos (30U) ?CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos) ?CAN_F2R2_FB30 CAN_F2R2_FB30_Msk ?CAN_F2R2_FB31_Pos (31U) ?CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos) ?CAN_F2R2_FB31 CAN_F2R2_FB31_Msk ?CAN_F3R2_FB0_Pos (0U) ?CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos) ?CAN_F3R2_FB0 CAN_F3R2_FB0_Msk ?CAN_F3R2_FB1_Pos (1U) ?CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos) ?CAN_F3R2_FB1 CAN_F3R2_FB1_Msk ?CAN_F3R2_FB2_Pos (2U) ÿ!CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos) €"CAN_F3R2_FB2 CAN_F3R2_FB2_Msk ?CAN_F3R2_FB3_Pos (3U) ?CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos) ?CAN_F3R2_FB3 CAN_F3R2_FB3_Msk ?CAN_F3R2_FB4_Pos (4U) ?CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos) ?CAN_F3R2_FB4 CAN_F3R2_FB4_Msk ?CAN_F3R2_FB5_Pos (5U) ?CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos) ?CAN_F3R2_FB5 CAN_F3R2_FB5_Msk ?CAN_F3R2_FB6_Pos (6U) ?CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos) ?CAN_F3R2_FB6 CAN_F3R2_FB6_Msk ?CAN_F3R2_FB7_Pos (7U) ?CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos) ?CAN_F3R2_FB7 CAN_F3R2_FB7_Msk ?CAN_F3R2_FB8_Pos (8U) ?CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos) ?CAN_F3R2_FB8 CAN_F3R2_FB8_Msk ?CAN_F3R2_FB9_Pos (9U) ?CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos) ?CAN_F3R2_FB9 CAN_F3R2_FB9_Msk ?CAN_F3R2_FB10_Pos (10U) ?CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos) ?CAN_F3R2_FB10 CAN_F3R2_FB10_Msk ?CAN_F3R2_FB11_Pos (11U) ?CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos) ?CAN_F3R2_FB11 CAN_F3R2_FB11_Msk ?CAN_F3R2_FB12_Pos (12U) ?CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos) ?CAN_F3R2_FB12 CAN_F3R2_FB12_Msk ?CAN_F3R2_FB13_Pos (13U) ?CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos) ?CAN_F3R2_FB13 CAN_F3R2_FB13_Msk ?CAN_F3R2_FB14_Pos (14U) ?CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos) ?CAN_F3R2_FB14 CAN_F3R2_FB14_Msk ?CAN_F3R2_FB15_Pos (15U) ?CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos) ?CAN_F3R2_FB15 CAN_F3R2_FB15_Msk ?CAN_F3R2_FB16_Pos (16U) ?CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos) ?CAN_F3R2_FB16 CAN_F3R2_FB16_Msk ?CAN_F3R2_FB17_Pos (17U) ?CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos) ?CAN_F3R2_FB17 CAN_F3R2_FB17_Msk ?CAN_F3R2_FB18_Pos (18U) ?CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos) ?CAN_F3R2_FB18 CAN_F3R2_FB18_Msk ?CAN_F3R2_FB19_Pos (19U) ?CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos) ?CAN_F3R2_FB19 CAN_F3R2_FB19_Msk ?CAN_F3R2_FB20_Pos (20U) ?CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos) ?CAN_F3R2_FB20 CAN_F3R2_FB20_Msk ?CAN_F3R2_FB21_Pos (21U) ?CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos) ?CAN_F3R2_FB21 CAN_F3R2_FB21_Msk ?CAN_F3R2_FB22_Pos (22U) ?CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos) ?CAN_F3R2_FB22 CAN_F3R2_FB22_Msk ?CAN_F3R2_FB23_Pos (23U) ?CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos) ?CAN_F3R2_FB23 CAN_F3R2_FB23_Msk ?CAN_F3R2_FB24_Pos (24U) ?CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos) ?CAN_F3R2_FB24 CAN_F3R2_FB24_Msk ?CAN_F3R2_FB25_Pos (25U) ?CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos) ?CAN_F3R2_FB25 CAN_F3R2_FB25_Msk ?CAN_F3R2_FB26_Pos (26U) ?CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos) ?CAN_F3R2_FB26 CAN_F3R2_FB26_Msk ?CAN_F3R2_FB27_Pos (27U) ?CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos) ?CAN_F3R2_FB27 CAN_F3R2_FB27_Msk ?CAN_F3R2_FB28_Pos (28U) ?CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos) ?CAN_F3R2_FB28 CAN_F3R2_FB28_Msk ?CAN_F3R2_FB29_Pos (29U) ?CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos) ?CAN_F3R2_FB29 CAN_F3R2_FB29_Msk ?CAN_F3R2_FB30_Pos (30U) ?CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos) ?CAN_F3R2_FB30 CAN_F3R2_FB30_Msk ?CAN_F3R2_FB31_Pos (31U) ?CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos) ?CAN_F3R2_FB31 CAN_F3R2_FB31_Msk ?CAN_F4R2_FB0_Pos (0U) ?CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos) ?CAN_F4R2_FB0 CAN_F4R2_FB0_Msk ?CAN_F4R2_FB1_Pos (1U) ?CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos) ?CAN_F4R2_FB1 CAN_F4R2_FB1_Msk ?CAN_F4R2_FB2_Pos (2U) ?CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos) ?CAN_F4R2_FB2 CAN_F4R2_FB2_Msk ?CAN_F4R2_FB3_Pos (3U) ?CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos) ?CAN_F4R2_FB3 CAN_F4R2_FB3_Msk ?CAN_F4R2_FB4_Pos (4U) ?CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos) ?CAN_F4R2_FB4 CAN_F4R2_FB4_Msk ?CAN_F4R2_FB5_Pos (5U) ?CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos) ?CAN_F4R2_FB5 CAN_F4R2_FB5_Msk ?CAN_F4R2_FB6_Pos (6U) ?CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos) ?CAN_F4R2_FB6 CAN_F4R2_FB6_Msk ?CAN_F4R2_FB7_Pos (7U) ?CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos) ?CAN_F4R2_FB7 CAN_F4R2_FB7_Msk ?CAN_F4R2_FB8_Pos (8U) ?CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos) ?CAN_F4R2_FB8 CAN_F4R2_FB8_Msk ?CAN_F4R2_FB9_Pos (9U) ?CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos) ?CAN_F4R2_FB9 CAN_F4R2_FB9_Msk ?CAN_F4R2_FB10_Pos (10U) ?CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos) ?CAN_F4R2_FB10 CAN_F4R2_FB10_Msk ?CAN_F4R2_FB11_Pos (11U) ?CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos) ?CAN_F4R2_FB11 CAN_F4R2_FB11_Msk ?CAN_F4R2_FB12_Pos (12U) ÿ"CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos) €#CAN_F4R2_FB12 CAN_F4R2_FB12_Msk ?CAN_F4R2_FB13_Pos (13U) ?CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos) ?CAN_F4R2_FB13 CAN_F4R2_FB13_Msk ?CAN_F4R2_FB14_Pos (14U) ?CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos) ?CAN_F4R2_FB14 CAN_F4R2_FB14_Msk ?CAN_F4R2_FB15_Pos (15U) ?CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos) ?CAN_F4R2_FB15 CAN_F4R2_FB15_Msk ?CAN_F4R2_FB16_Pos (16U) ?CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos) ?CAN_F4R2_FB16 CAN_F4R2_FB16_Msk ?CAN_F4R2_FB17_Pos (17U) ?CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos) ?CAN_F4R2_FB17 CAN_F4R2_FB17_Msk ?CAN_F4R2_FB18_Pos (18U) ?CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos) ?CAN_F4R2_FB18 CAN_F4R2_FB18_Msk ?CAN_F4R2_FB19_Pos (19U) ?CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos) ?CAN_F4R2_FB19 CAN_F4R2_FB19_Msk ?CAN_F4R2_FB20_Pos (20U) ?CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos) ?CAN_F4R2_FB20 CAN_F4R2_FB20_Msk ?CAN_F4R2_FB21_Pos (21U) ?CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos) ?CAN_F4R2_FB21 CAN_F4R2_FB21_Msk ?CAN_F4R2_FB22_Pos (22U) ?CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos) ?CAN_F4R2_FB22 CAN_F4R2_FB22_Msk ?CAN_F4R2_FB23_Pos (23U) ?CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos) ?CAN_F4R2_FB23 CAN_F4R2_FB23_Msk ?CAN_F4R2_FB24_Pos (24U) ?CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos) ?CAN_F4R2_FB24 CAN_F4R2_FB24_Msk ?CAN_F4R2_FB25_Pos (25U) ?CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos) ?CAN_F4R2_FB25 CAN_F4R2_FB25_Msk ?CAN_F4R2_FB26_Pos (26U) ?CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos) ?CAN_F4R2_FB26 CAN_F4R2_FB26_Msk ?CAN_F4R2_FB27_Pos (27U) ?CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos) ?CAN_F4R2_FB27 CAN_F4R2_FB27_Msk ?CAN_F4R2_FB28_Pos (28U) ?CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos) ?CAN_F4R2_FB28 CAN_F4R2_FB28_Msk ?CAN_F4R2_FB29_Pos (29U) ?CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos) ?CAN_F4R2_FB29 CAN_F4R2_FB29_Msk ?CAN_F4R2_FB30_Pos (30U) ?CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos) ?CAN_F4R2_FB30 CAN_F4R2_FB30_Msk ?CAN_F4R2_FB31_Pos (31U) ?CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos) ?CAN_F4R2_FB31 CAN_F4R2_FB31_Msk ?CAN_F5R2_FB0_Pos (0U) ?CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos) ?CAN_F5R2_FB0 CAN_F5R2_FB0_Msk ?CAN_F5R2_FB1_Pos (1U) ?CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos) ?CAN_F5R2_FB1 CAN_F5R2_FB1_Msk ?CAN_F5R2_FB2_Pos (2U) ?CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos) ?CAN_F5R2_FB2 CAN_F5R2_FB2_Msk ?CAN_F5R2_FB3_Pos (3U) ?CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos) ?CAN_F5R2_FB3 CAN_F5R2_FB3_Msk ?CAN_F5R2_FB4_Pos (4U) ?CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos) ?CAN_F5R2_FB4 CAN_F5R2_FB4_Msk ?CAN_F5R2_FB5_Pos (5U) ?CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos) ?CAN_F5R2_FB5 CAN_F5R2_FB5_Msk ?CAN_F5R2_FB6_Pos (6U) ?CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos) ?CAN_F5R2_FB6 CAN_F5R2_FB6_Msk ?CAN_F5R2_FB7_Pos (7U) ?CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos) ?CAN_F5R2_FB7 CAN_F5R2_FB7_Msk ?CAN_F5R2_FB8_Pos (8U) ?CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos) ?CAN_F5R2_FB8 CAN_F5R2_FB8_Msk ?CAN_F5R2_FB9_Pos (9U) ?CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos) ?CAN_F5R2_FB9 CAN_F5R2_FB9_Msk ?CAN_F5R2_FB10_Pos (10U) ?CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos) ?CAN_F5R2_FB10 CAN_F5R2_FB10_Msk ?CAN_F5R2_FB11_Pos (11U) ?CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos) ?CAN_F5R2_FB11 CAN_F5R2_FB11_Msk ?CAN_F5R2_FB12_Pos (12U) ?CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos) ?CAN_F5R2_FB12 CAN_F5R2_FB12_Msk ?CAN_F5R2_FB13_Pos (13U) ?CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos) ?CAN_F5R2_FB13 CAN_F5R2_FB13_Msk ?CAN_F5R2_FB14_Pos (14U) ?CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos) ?CAN_F5R2_FB14 CAN_F5R2_FB14_Msk ?CAN_F5R2_FB15_Pos (15U) ?CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos) ?CAN_F5R2_FB15 CAN_F5R2_FB15_Msk ?CAN_F5R2_FB16_Pos (16U) ?CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos) ?CAN_F5R2_FB16 CAN_F5R2_FB16_Msk ?CAN_F5R2_FB17_Pos (17U) ?CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos) ?CAN_F5R2_FB17 CAN_F5R2_FB17_Msk ?CAN_F5R2_FB18_Pos (18U) ?CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos) ?CAN_F5R2_FB18 CAN_F5R2_FB18_Msk ?CAN_F5R2_FB19_Pos (19U) ?CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos) ?CAN_F5R2_FB19 CAN_F5R2_FB19_Msk ?CAN_F5R2_FB20_Pos (20U) ?CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos) ?CAN_F5R2_FB20 CAN_F5R2_FB20_Msk ?CAN_F5R2_FB21_Pos (21U) ?CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos) ?CAN_F5R2_FB21 CAN_F5R2_FB21_Msk ?CAN_F5R2_FB22_Pos (22U) ÿ#CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos) €$CAN_F5R2_FB22 CAN_F5R2_FB22_Msk ?CAN_F5R2_FB23_Pos (23U) ?CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos) ?CAN_F5R2_FB23 CAN_F5R2_FB23_Msk ?CAN_F5R2_FB24_Pos (24U) ?CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos) ?CAN_F5R2_FB24 CAN_F5R2_FB24_Msk ?CAN_F5R2_FB25_Pos (25U) ?CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos) ?CAN_F5R2_FB25 CAN_F5R2_FB25_Msk ?CAN_F5R2_FB26_Pos (26U) ?CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos) ?CAN_F5R2_FB26 CAN_F5R2_FB26_Msk ?CAN_F5R2_FB27_Pos (27U) ?CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos) ?CAN_F5R2_FB27 CAN_F5R2_FB27_Msk ?CAN_F5R2_FB28_Pos (28U) ?CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos) ?CAN_F5R2_FB28 CAN_F5R2_FB28_Msk ?CAN_F5R2_FB29_Pos (29U) ?CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos) ?CAN_F5R2_FB29 CAN_F5R2_FB29_Msk ?CAN_F5R2_FB30_Pos (30U) ?CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos) ?CAN_F5R2_FB30 CAN_F5R2_FB30_Msk ?CAN_F5R2_FB31_Pos (31U) ?CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos) ?CAN_F5R2_FB31 CAN_F5R2_FB31_Msk ?CAN_F6R2_FB0_Pos (0U) ?CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos) ?CAN_F6R2_FB0 CAN_F6R2_FB0_Msk ?CAN_F6R2_FB1_Pos (1U) ?CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos) ?CAN_F6R2_FB1 CAN_F6R2_FB1_Msk ?CAN_F6R2_FB2_Pos (2U) ?CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos) ?CAN_F6R2_FB2 CAN_F6R2_FB2_Msk ?CAN_F6R2_FB3_Pos (3U) ?CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos) ?CAN_F6R2_FB3 CAN_F6R2_FB3_Msk ?CAN_F6R2_FB4_Pos (4U) ?CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos) ?CAN_F6R2_FB4 CAN_F6R2_FB4_Msk ?CAN_F6R2_FB5_Pos (5U) ?CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos) ?CAN_F6R2_FB5 CAN_F6R2_FB5_Msk ?CAN_F6R2_FB6_Pos (6U) ?CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos) ?CAN_F6R2_FB6 CAN_F6R2_FB6_Msk ?CAN_F6R2_FB7_Pos (7U) ?CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos) ?CAN_F6R2_FB7 CAN_F6R2_FB7_Msk ?CAN_F6R2_FB8_Pos (8U) ?CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos) ?CAN_F6R2_FB8 CAN_F6R2_FB8_Msk ?CAN_F6R2_FB9_Pos (9U) ?CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos) ?CAN_F6R2_FB9 CAN_F6R2_FB9_Msk ?CAN_F6R2_FB10_Pos (10U) ?CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos) ?CAN_F6R2_FB10 CAN_F6R2_FB10_Msk ?CAN_F6R2_FB11_Pos (11U) ?CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos) ?CAN_F6R2_FB11 CAN_F6R2_FB11_Msk ?CAN_F6R2_FB12_Pos (12U) ?CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos) ?CAN_F6R2_FB12 CAN_F6R2_FB12_Msk ?CAN_F6R2_FB13_Pos (13U) ?CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos) ?CAN_F6R2_FB13 CAN_F6R2_FB13_Msk ?CAN_F6R2_FB14_Pos (14U) ?CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos) ?CAN_F6R2_FB14 CAN_F6R2_FB14_Msk ?CAN_F6R2_FB15_Pos (15U) ?CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos) ?CAN_F6R2_FB15 CAN_F6R2_FB15_Msk ?CAN_F6R2_FB16_Pos (16U) ?CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos) ?CAN_F6R2_FB16 CAN_F6R2_FB16_Msk ?CAN_F6R2_FB17_Pos (17U) ?CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos) ?CAN_F6R2_FB17 CAN_F6R2_FB17_Msk ?CAN_F6R2_FB18_Pos (18U) ?CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos) ?CAN_F6R2_FB18 CAN_F6R2_FB18_Msk ?CAN_F6R2_FB19_Pos (19U) ?CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos) ?CAN_F6R2_FB19 CAN_F6R2_FB19_Msk ?CAN_F6R2_FB20_Pos (20U) ?CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos) ?CAN_F6R2_FB20 CAN_F6R2_FB20_Msk ?CAN_F6R2_FB21_Pos (21U) ?CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos) ?CAN_F6R2_FB21 CAN_F6R2_FB21_Msk ?CAN_F6R2_FB22_Pos (22U) ?CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos) ?CAN_F6R2_FB22 CAN_F6R2_FB22_Msk ?CAN_F6R2_FB23_Pos (23U) ?CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos) ?CAN_F6R2_FB23 CAN_F6R2_FB23_Msk ?CAN_F6R2_FB24_Pos (24U) ?CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos) ?CAN_F6R2_FB24 CAN_F6R2_FB24_Msk ?CAN_F6R2_FB25_Pos (25U) ?CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos) ?CAN_F6R2_FB25 CAN_F6R2_FB25_Msk ?CAN_F6R2_FB26_Pos (26U) ?CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos) ?CAN_F6R2_FB26 CAN_F6R2_FB26_Msk ?CAN_F6R2_FB27_Pos (27U) ?CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos) ?CAN_F6R2_FB27 CAN_F6R2_FB27_Msk ?CAN_F6R2_FB28_Pos (28U) ?CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos) ?CAN_F6R2_FB28 CAN_F6R2_FB28_Msk ?CAN_F6R2_FB29_Pos (29U) ?CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos) ?CAN_F6R2_FB29 CAN_F6R2_FB29_Msk ?CAN_F6R2_FB30_Pos (30U) ?CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos) ?CAN_F6R2_FB30 CAN_F6R2_FB30_Msk ?CAN_F6R2_FB31_Pos (31U) ?CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos) ?CAN_F6R2_FB31 CAN_F6R2_FB31_Msk €%CAN_F7R2_FB0_Pos (0U) ?CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos) ?CAN_F7R2_FB0 CAN_F7R2_FB0_Msk ?CAN_F7R2_FB1_Pos (1U) ?CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos) ?CAN_F7R2_FB1 CAN_F7R2_FB1_Msk ?CAN_F7R2_FB2_Pos (2U) ?CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos) ?CAN_F7R2_FB2 CAN_F7R2_FB2_Msk ?CAN_F7R2_FB3_Pos (3U) ?CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos) ?CAN_F7R2_FB3 CAN_F7R2_FB3_Msk ?CAN_F7R2_FB4_Pos (4U) ?CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos) ?CAN_F7R2_FB4 CAN_F7R2_FB4_Msk ?CAN_F7R2_FB5_Pos (5U) ?CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos) ?CAN_F7R2_FB5 CAN_F7R2_FB5_Msk ?CAN_F7R2_FB6_Pos (6U) ?CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos) ?CAN_F7R2_FB6 CAN_F7R2_FB6_Msk ?CAN_F7R2_FB7_Pos (7U) ?CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos) ?CAN_F7R2_FB7 CAN_F7R2_FB7_Msk ?CAN_F7R2_FB8_Pos (8U) ?CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos) ?CAN_F7R2_FB8 CAN_F7R2_FB8_Msk ?CAN_F7R2_FB9_Pos (9U) ?CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos) ?CAN_F7R2_FB9 CAN_F7R2_FB9_Msk ?CAN_F7R2_FB10_Pos (10U) ?CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos) ?CAN_F7R2_FB10 CAN_F7R2_FB10_Msk ?CAN_F7R2_FB11_Pos (11U) ?CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos) ?CAN_F7R2_FB11 CAN_F7R2_FB11_Msk ?CAN_F7R2_FB12_Pos (12U) ?CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos) ?CAN_F7R2_FB12 CAN_F7R2_FB12_Msk ?CAN_F7R2_FB13_Pos (13U) ?CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos) ?CAN_F7R2_FB13 CAN_F7R2_FB13_Msk ?CAN_F7R2_FB14_Pos (14U) ?CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos) ?CAN_F7R2_FB14 CAN_F7R2_FB14_Msk ?CAN_F7R2_FB15_Pos (15U) ?CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos) ?CAN_F7R2_FB15 CAN_F7R2_FB15_Msk ?CAN_F7R2_FB16_Pos (16U) ?CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos) ?CAN_F7R2_FB16 CAN_F7R2_FB16_Msk ?CAN_F7R2_FB17_Pos (17U) ?CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos) ?CAN_F7R2_FB17 CAN_F7R2_FB17_Msk ?CAN_F7R2_FB18_Pos (18U) ?CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos) ?CAN_F7R2_FB18 CAN_F7R2_FB18_Msk ?CAN_F7R2_FB19_Pos (19U) ?CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos) ?CAN_F7R2_FB19 CAN_F7R2_FB19_Msk ?CAN_F7R2_FB20_Pos (20U) ?CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos) ?CAN_F7R2_FB20 CAN_F7R2_FB20_Msk ?CAN_F7R2_FB21_Pos (21U) ?CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos) ?CAN_F7R2_FB21 CAN_F7R2_FB21_Msk ?CAN_F7R2_FB22_Pos (22U) ?CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos) ?CAN_F7R2_FB22 CAN_F7R2_FB22_Msk ?CAN_F7R2_FB23_Pos (23U) ?CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos) ?CAN_F7R2_FB23 CAN_F7R2_FB23_Msk ?CAN_F7R2_FB24_Pos (24U) ?CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos) ?CAN_F7R2_FB24 CAN_F7R2_FB24_Msk ?CAN_F7R2_FB25_Pos (25U) ?CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos) ?CAN_F7R2_FB25 CAN_F7R2_FB25_Msk ?CAN_F7R2_FB26_Pos (26U) ?CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos) ?CAN_F7R2_FB26 CAN_F7R2_FB26_Msk ?CAN_F7R2_FB27_Pos (27U) ?CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos) ?CAN_F7R2_FB27 CAN_F7R2_FB27_Msk ?CAN_F7R2_FB28_Pos (28U) ?CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos) ?CAN_F7R2_FB28 CAN_F7R2_FB28_Msk ?CAN_F7R2_FB29_Pos (29U) ?CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos) ?CAN_F7R2_FB29 CAN_F7R2_FB29_Msk ?CAN_F7R2_FB30_Pos (30U) ?CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos) ?CAN_F7R2_FB30 CAN_F7R2_FB30_Msk ?CAN_F7R2_FB31_Pos (31U) ?CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos) ?CAN_F7R2_FB31 CAN_F7R2_FB31_Msk ?CAN_F8R2_FB0_Pos (0U) ?CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos) ?CAN_F8R2_FB0 CAN_F8R2_FB0_Msk ?CAN_F8R2_FB1_Pos (1U) ?CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos) ?CAN_F8R2_FB1 CAN_F8R2_FB1_Msk ?CAN_F8R2_FB2_Pos (2U) ?CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos) ?CAN_F8R2_FB2 CAN_F8R2_FB2_Msk ?CAN_F8R2_FB3_Pos (3U) ?CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos) ?CAN_F8R2_FB3 CAN_F8R2_FB3_Msk ?CAN_F8R2_FB4_Pos (4U) ?CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos) ?CAN_F8R2_FB4 CAN_F8R2_FB4_Msk ?CAN_F8R2_FB5_Pos (5U) ?CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos) ?CAN_F8R2_FB5 CAN_F8R2_FB5_Msk ?CAN_F8R2_FB6_Pos (6U) ?CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos) ?CAN_F8R2_FB6 CAN_F8R2_FB6_Msk ?CAN_F8R2_FB7_Pos (7U) ?CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos) ?CAN_F8R2_FB7 CAN_F8R2_FB7_Msk ?CAN_F8R2_FB8_Pos (8U) ?CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos) ?CAN_F8R2_FB8 CAN_F8R2_FB8_Msk ?CAN_F8R2_FB9_Pos (9U) ?CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos) ÿ%CAN_F8R2_FB9 CAN_F8R2_FB9_Msk €&CAN_F8R2_FB10_Pos (10U) ?CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos) ?CAN_F8R2_FB10 CAN_F8R2_FB10_Msk ?CAN_F8R2_FB11_Pos (11U) ?CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos) ?CAN_F8R2_FB11 CAN_F8R2_FB11_Msk ?CAN_F8R2_FB12_Pos (12U) ?CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos) ?CAN_F8R2_FB12 CAN_F8R2_FB12_Msk ?CAN_F8R2_FB13_Pos (13U) ?CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos) ?CAN_F8R2_FB13 CAN_F8R2_FB13_Msk ?CAN_F8R2_FB14_Pos (14U) ?CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos) ?CAN_F8R2_FB14 CAN_F8R2_FB14_Msk ?CAN_F8R2_FB15_Pos (15U) ?CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos) ?CAN_F8R2_FB15 CAN_F8R2_FB15_Msk ?CAN_F8R2_FB16_Pos (16U) ?CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos) ?CAN_F8R2_FB16 CAN_F8R2_FB16_Msk ?CAN_F8R2_FB17_Pos (17U) ?CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos) ?CAN_F8R2_FB17 CAN_F8R2_FB17_Msk ?CAN_F8R2_FB18_Pos (18U) ?CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos) ?CAN_F8R2_FB18 CAN_F8R2_FB18_Msk ?CAN_F8R2_FB19_Pos (19U) ?CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos) ?CAN_F8R2_FB19 CAN_F8R2_FB19_Msk ?CAN_F8R2_FB20_Pos (20U) ?CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos) ?CAN_F8R2_FB20 CAN_F8R2_FB20_Msk ?CAN_F8R2_FB21_Pos (21U) ?CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos) ?CAN_F8R2_FB21 CAN_F8R2_FB21_Msk ?CAN_F8R2_FB22_Pos (22U) ?CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos) ?CAN_F8R2_FB22 CAN_F8R2_FB22_Msk ?CAN_F8R2_FB23_Pos (23U) ?CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos) ?CAN_F8R2_FB23 CAN_F8R2_FB23_Msk ?CAN_F8R2_FB24_Pos (24U) ?CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos) ?CAN_F8R2_FB24 CAN_F8R2_FB24_Msk ?CAN_F8R2_FB25_Pos (25U) ?CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos) ?CAN_F8R2_FB25 CAN_F8R2_FB25_Msk ?CAN_F8R2_FB26_Pos (26U) ?CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos) ?CAN_F8R2_FB26 CAN_F8R2_FB26_Msk ?CAN_F8R2_FB27_Pos (27U) ?CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos) ?CAN_F8R2_FB27 CAN_F8R2_FB27_Msk ?CAN_F8R2_FB28_Pos (28U) ?CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos) ?CAN_F8R2_FB28 CAN_F8R2_FB28_Msk ?CAN_F8R2_FB29_Pos (29U) ?CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos) ?CAN_F8R2_FB29 CAN_F8R2_FB29_Msk ?CAN_F8R2_FB30_Pos (30U) ?CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos) ?CAN_F8R2_FB30 CAN_F8R2_FB30_Msk ?CAN_F8R2_FB31_Pos (31U) ?CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos) ?CAN_F8R2_FB31 CAN_F8R2_FB31_Msk ?CAN_F9R2_FB0_Pos (0U) ?CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos) ?CAN_F9R2_FB0 CAN_F9R2_FB0_Msk ?CAN_F9R2_FB1_Pos (1U) ?CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos) ?CAN_F9R2_FB1 CAN_F9R2_FB1_Msk ?CAN_F9R2_FB2_Pos (2U) ?CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos) ?CAN_F9R2_FB2 CAN_F9R2_FB2_Msk ?CAN_F9R2_FB3_Pos (3U) ?CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos) ?CAN_F9R2_FB3 CAN_F9R2_FB3_Msk ?CAN_F9R2_FB4_Pos (4U) ?CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos) ?CAN_F9R2_FB4 CAN_F9R2_FB4_Msk ?CAN_F9R2_FB5_Pos (5U) ?CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos) ?CAN_F9R2_FB5 CAN_F9R2_FB5_Msk ?CAN_F9R2_FB6_Pos (6U) ?CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos) ?CAN_F9R2_FB6 CAN_F9R2_FB6_Msk ?CAN_F9R2_FB7_Pos (7U) ?CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos) ?CAN_F9R2_FB7 CAN_F9R2_FB7_Msk ?CAN_F9R2_FB8_Pos (8U) ?CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos) ?CAN_F9R2_FB8 CAN_F9R2_FB8_Msk ?CAN_F9R2_FB9_Pos (9U) ?CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos) ?CAN_F9R2_FB9 CAN_F9R2_FB9_Msk ?CAN_F9R2_FB10_Pos (10U) ?CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos) ?CAN_F9R2_FB10 CAN_F9R2_FB10_Msk ?CAN_F9R2_FB11_Pos (11U) ?CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos) ?CAN_F9R2_FB11 CAN_F9R2_FB11_Msk ?CAN_F9R2_FB12_Pos (12U) ?CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos) ?CAN_F9R2_FB12 CAN_F9R2_FB12_Msk ?CAN_F9R2_FB13_Pos (13U) ?CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos) ?CAN_F9R2_FB13 CAN_F9R2_FB13_Msk ?CAN_F9R2_FB14_Pos (14U) ?CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos) ?CAN_F9R2_FB14 CAN_F9R2_FB14_Msk ?CAN_F9R2_FB15_Pos (15U) ?CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos) ?CAN_F9R2_FB15 CAN_F9R2_FB15_Msk ?CAN_F9R2_FB16_Pos (16U) ?CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos) ?CAN_F9R2_FB16 CAN_F9R2_FB16_Msk ?CAN_F9R2_FB17_Pos (17U) ?CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos) ?CAN_F9R2_FB17 CAN_F9R2_FB17_Msk ?CAN_F9R2_FB18_Pos (18U) ?CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos) ?CAN_F9R2_FB18 CAN_F9R2_FB18_Msk ?CAN_F9R2_FB19_Pos (19U) ?CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos) ÿ&CAN_F9R2_FB19 CAN_F9R2_FB19_Msk €'CAN_F9R2_FB20_Pos (20U) ?CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos) ?CAN_F9R2_FB20 CAN_F9R2_FB20_Msk ?CAN_F9R2_FB21_Pos (21U) ?CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos) ?CAN_F9R2_FB21 CAN_F9R2_FB21_Msk ?CAN_F9R2_FB22_Pos (22U) ?CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos) ?CAN_F9R2_FB22 CAN_F9R2_FB22_Msk ?CAN_F9R2_FB23_Pos (23U) ?CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos) ?CAN_F9R2_FB23 CAN_F9R2_FB23_Msk ?CAN_F9R2_FB24_Pos (24U) ?CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos) ?CAN_F9R2_FB24 CAN_F9R2_FB24_Msk ?CAN_F9R2_FB25_Pos (25U) ?CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos) ?CAN_F9R2_FB25 CAN_F9R2_FB25_Msk ?CAN_F9R2_FB26_Pos (26U) ?CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos) ?CAN_F9R2_FB26 CAN_F9R2_FB26_Msk ?CAN_F9R2_FB27_Pos (27U) ?CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos) ?CAN_F9R2_FB27 CAN_F9R2_FB27_Msk ?CAN_F9R2_FB28_Pos (28U) ?CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos) ?CAN_F9R2_FB28 CAN_F9R2_FB28_Msk ?CAN_F9R2_FB29_Pos (29U) ?CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos) ?CAN_F9R2_FB29 CAN_F9R2_FB29_Msk ?CAN_F9R2_FB30_Pos (30U) ?CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos) ?CAN_F9R2_FB30 CAN_F9R2_FB30_Msk ?CAN_F9R2_FB31_Pos (31U) ?CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos) ?CAN_F9R2_FB31 CAN_F9R2_FB31_Msk ?CAN_F10R2_FB0_Pos (0U) ?CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos) ?CAN_F10R2_FB0 CAN_F10R2_FB0_Msk ?CAN_F10R2_FB1_Pos (1U) ?CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos) ?CAN_F10R2_FB1 CAN_F10R2_FB1_Msk ?CAN_F10R2_FB2_Pos (2U) ?CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos) ?CAN_F10R2_FB2 CAN_F10R2_FB2_Msk ?CAN_F10R2_FB3_Pos (3U) ?CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos) ?CAN_F10R2_FB3 CAN_F10R2_FB3_Msk ?CAN_F10R2_FB4_Pos (4U) ?CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos) ?CAN_F10R2_FB4 CAN_F10R2_FB4_Msk ?CAN_F10R2_FB5_Pos (5U) ?CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos) ?CAN_F10R2_FB5 CAN_F10R2_FB5_Msk ?CAN_F10R2_FB6_Pos (6U) ?CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos) ?CAN_F10R2_FB6 CAN_F10R2_FB6_Msk ?CAN_F10R2_FB7_Pos (7U) ?CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos) ?CAN_F10R2_FB7 CAN_F10R2_FB7_Msk ?CAN_F10R2_FB8_Pos (8U) ?CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos) ?CAN_F10R2_FB8 CAN_F10R2_FB8_Msk ?CAN_F10R2_FB9_Pos (9U) ?CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos) ?CAN_F10R2_FB9 CAN_F10R2_FB9_Msk ?CAN_F10R2_FB10_Pos (10U) ?CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos) ?CAN_F10R2_FB10 CAN_F10R2_FB10_Msk ?CAN_F10R2_FB11_Pos (11U) ?CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos) ?CAN_F10R2_FB11 CAN_F10R2_FB11_Msk ?CAN_F10R2_FB12_Pos (12U) ?CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos) ?CAN_F10R2_FB12 CAN_F10R2_FB12_Msk ?CAN_F10R2_FB13_Pos (13U) ?CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos) ?CAN_F10R2_FB13 CAN_F10R2_FB13_Msk ?CAN_F10R2_FB14_Pos (14U) ?CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos) ?CAN_F10R2_FB14 CAN_F10R2_FB14_Msk ?CAN_F10R2_FB15_Pos (15U) ?CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos) ?CAN_F10R2_FB15 CAN_F10R2_FB15_Msk ?CAN_F10R2_FB16_Pos (16U) ?CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos) ?CAN_F10R2_FB16 CAN_F10R2_FB16_Msk ?CAN_F10R2_FB17_Pos (17U) ?CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos) ?CAN_F10R2_FB17 CAN_F10R2_FB17_Msk ?CAN_F10R2_FB18_Pos (18U) ?CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos) ?CAN_F10R2_FB18 CAN_F10R2_FB18_Msk ?CAN_F10R2_FB19_Pos (19U) ?CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos) ?CAN_F10R2_FB19 CAN_F10R2_FB19_Msk ?CAN_F10R2_FB20_Pos (20U) ?CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos) ?CAN_F10R2_FB20 CAN_F10R2_FB20_Msk ?CAN_F10R2_FB21_Pos (21U) ?CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos) ?CAN_F10R2_FB21 CAN_F10R2_FB21_Msk ?CAN_F10R2_FB22_Pos (22U) ?CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos) ?CAN_F10R2_FB22 CAN_F10R2_FB22_Msk ?CAN_F10R2_FB23_Pos (23U) ?CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos) ?CAN_F10R2_FB23 CAN_F10R2_FB23_Msk ?CAN_F10R2_FB24_Pos (24U) ?CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos) ?CAN_F10R2_FB24 CAN_F10R2_FB24_Msk ?CAN_F10R2_FB25_Pos (25U) ?CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos) ?CAN_F10R2_FB25 CAN_F10R2_FB25_Msk ?CAN_F10R2_FB26_Pos (26U) ?CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos) ?CAN_F10R2_FB26 CAN_F10R2_FB26_Msk ?CAN_F10R2_FB27_Pos (27U) ?CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos) ?CAN_F10R2_FB27 CAN_F10R2_FB27_Msk ?CAN_F10R2_FB28_Pos (28U) ?CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos) ?CAN_F10R2_FB28 CAN_F10R2_FB28_Msk ?CAN_F10R2_FB29_Pos (29U) ?CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos) ÿ'CAN_F10R2_FB29 CAN_F10R2_FB29_Msk €(CAN_F10R2_FB30_Pos (30U) ?CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos) ?CAN_F10R2_FB30 CAN_F10R2_FB30_Msk ?CAN_F10R2_FB31_Pos (31U) ?CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos) ?CAN_F10R2_FB31 CAN_F10R2_FB31_Msk ?CAN_F11R2_FB0_Pos (0U) ?CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos) ?CAN_F11R2_FB0 CAN_F11R2_FB0_Msk ?CAN_F11R2_FB1_Pos (1U) ?CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos) ?CAN_F11R2_FB1 CAN_F11R2_FB1_Msk ?CAN_F11R2_FB2_Pos (2U) ?CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos) ?CAN_F11R2_FB2 CAN_F11R2_FB2_Msk ?CAN_F11R2_FB3_Pos (3U) ?CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos) ?CAN_F11R2_FB3 CAN_F11R2_FB3_Msk ?CAN_F11R2_FB4_Pos (4U) ?CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos) ?CAN_F11R2_FB4 CAN_F11R2_FB4_Msk ?CAN_F11R2_FB5_Pos (5U) ?CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos) ?CAN_F11R2_FB5 CAN_F11R2_FB5_Msk ?CAN_F11R2_FB6_Pos (6U) ?CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos) ?CAN_F11R2_FB6 CAN_F11R2_FB6_Msk ?CAN_F11R2_FB7_Pos (7U) ?CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos) ?CAN_F11R2_FB7 CAN_F11R2_FB7_Msk ?CAN_F11R2_FB8_Pos (8U) ?CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos) ?CAN_F11R2_FB8 CAN_F11R2_FB8_Msk ?CAN_F11R2_FB9_Pos (9U) ?CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos) ?CAN_F11R2_FB9 CAN_F11R2_FB9_Msk ?CAN_F11R2_FB10_Pos (10U) ?CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos) ?CAN_F11R2_FB10 CAN_F11R2_FB10_Msk ?CAN_F11R2_FB11_Pos (11U) ?CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos) ?CAN_F11R2_FB11 CAN_F11R2_FB11_Msk ?CAN_F11R2_FB12_Pos (12U) ?CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos) ?CAN_F11R2_FB12 CAN_F11R2_FB12_Msk ?CAN_F11R2_FB13_Pos (13U) ?CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos) ?CAN_F11R2_FB13 CAN_F11R2_FB13_Msk ?CAN_F11R2_FB14_Pos (14U) ?CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos) ?CAN_F11R2_FB14 CAN_F11R2_FB14_Msk ?CAN_F11R2_FB15_Pos (15U) ?CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos) ?CAN_F11R2_FB15 CAN_F11R2_FB15_Msk ?CAN_F11R2_FB16_Pos (16U) ?CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos) ?CAN_F11R2_FB16 CAN_F11R2_FB16_Msk ?CAN_F11R2_FB17_Pos (17U) ?CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos) ?CAN_F11R2_FB17 CAN_F11R2_FB17_Msk ?CAN_F11R2_FB18_Pos (18U) ?CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos) ?CAN_F11R2_FB18 CAN_F11R2_FB18_Msk ?CAN_F11R2_FB19_Pos (19U) ?CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos) ?CAN_F11R2_FB19 CAN_F11R2_FB19_Msk ?CAN_F11R2_FB20_Pos (20U) ?CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos) ?CAN_F11R2_FB20 CAN_F11R2_FB20_Msk ?CAN_F11R2_FB21_Pos (21U) ?CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos) ?CAN_F11R2_FB21 CAN_F11R2_FB21_Msk ?CAN_F11R2_FB22_Pos (22U) ?CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos) ?CAN_F11R2_FB22 CAN_F11R2_FB22_Msk ?CAN_F11R2_FB23_Pos (23U) ?CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos) ?CAN_F11R2_FB23 CAN_F11R2_FB23_Msk ?CAN_F11R2_FB24_Pos (24U) ?CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos) ?CAN_F11R2_FB24 CAN_F11R2_FB24_Msk ?CAN_F11R2_FB25_Pos (25U) ?CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos) ?CAN_F11R2_FB25 CAN_F11R2_FB25_Msk ?CAN_F11R2_FB26_Pos (26U) ?CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos) ?CAN_F11R2_FB26 CAN_F11R2_FB26_Msk ?CAN_F11R2_FB27_Pos (27U) ?CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos) ?CAN_F11R2_FB27 CAN_F11R2_FB27_Msk ?CAN_F11R2_FB28_Pos (28U) ?CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos) ?CAN_F11R2_FB28 CAN_F11R2_FB28_Msk ?CAN_F11R2_FB29_Pos (29U) ?CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos) ?CAN_F11R2_FB29 CAN_F11R2_FB29_Msk ?CAN_F11R2_FB30_Pos (30U) ?CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos) ?CAN_F11R2_FB30 CAN_F11R2_FB30_Msk ?CAN_F11R2_FB31_Pos (31U) ?CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos) ?CAN_F11R2_FB31 CAN_F11R2_FB31_Msk ?CAN_F12R2_FB0_Pos (0U) ?CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos) ?CAN_F12R2_FB0 CAN_F12R2_FB0_Msk ?CAN_F12R2_FB1_Pos (1U) ?CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos) ?CAN_F12R2_FB1 CAN_F12R2_FB1_Msk ?CAN_F12R2_FB2_Pos (2U) ?CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos) ?CAN_F12R2_FB2 CAN_F12R2_FB2_Msk ?CAN_F12R2_FB3_Pos (3U) ?CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos) ?CAN_F12R2_FB3 CAN_F12R2_FB3_Msk ?CAN_F12R2_FB4_Pos (4U) ?CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos) ?CAN_F12R2_FB4 CAN_F12R2_FB4_Msk ?CAN_F12R2_FB5_Pos (5U) ?CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos) ?CAN_F12R2_FB5 CAN_F12R2_FB5_Msk ?CAN_F12R2_FB6_Pos (6U) ?CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos) ?CAN_F12R2_FB6 CAN_F12R2_FB6_Msk ÿ(CAN_F12R2_FB7_Pos (7U) €)CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos) ?CAN_F12R2_FB7 CAN_F12R2_FB7_Msk ?CAN_F12R2_FB8_Pos (8U) ?CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos) ?CAN_F12R2_FB8 CAN_F12R2_FB8_Msk ?CAN_F12R2_FB9_Pos (9U) ?CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos) ?CAN_F12R2_FB9 CAN_F12R2_FB9_Msk ?CAN_F12R2_FB10_Pos (10U) ?CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos) ?CAN_F12R2_FB10 CAN_F12R2_FB10_Msk ?CAN_F12R2_FB11_Pos (11U) ?CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos) ?CAN_F12R2_FB11 CAN_F12R2_FB11_Msk ?CAN_F12R2_FB12_Pos (12U) ?CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos) ?CAN_F12R2_FB12 CAN_F12R2_FB12_Msk ?CAN_F12R2_FB13_Pos (13U) ?CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos) ?CAN_F12R2_FB13 CAN_F12R2_FB13_Msk ?CAN_F12R2_FB14_Pos (14U) ?CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos) ?CAN_F12R2_FB14 CAN_F12R2_FB14_Msk ?CAN_F12R2_FB15_Pos (15U) ?CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos) ?CAN_F12R2_FB15 CAN_F12R2_FB15_Msk ?CAN_F12R2_FB16_Pos (16U) ?CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos) ?CAN_F12R2_FB16 CAN_F12R2_FB16_Msk ?CAN_F12R2_FB17_Pos (17U) ?CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos) ?CAN_F12R2_FB17 CAN_F12R2_FB17_Msk ?CAN_F12R2_FB18_Pos (18U) ?CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos) ?CAN_F12R2_FB18 CAN_F12R2_FB18_Msk ?CAN_F12R2_FB19_Pos (19U) ?CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos) ?CAN_F12R2_FB19 CAN_F12R2_FB19_Msk ?CAN_F12R2_FB20_Pos (20U) ?CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos) ?CAN_F12R2_FB20 CAN_F12R2_FB20_Msk ?CAN_F12R2_FB21_Pos (21U) ?CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos) ?CAN_F12R2_FB21 CAN_F12R2_FB21_Msk ?CAN_F12R2_FB22_Pos (22U) ?CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos) ?CAN_F12R2_FB22 CAN_F12R2_FB22_Msk ?CAN_F12R2_FB23_Pos (23U) ?CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos) ?CAN_F12R2_FB23 CAN_F12R2_FB23_Msk ?CAN_F12R2_FB24_Pos (24U) ?CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos) ?CAN_F12R2_FB24 CAN_F12R2_FB24_Msk ?CAN_F12R2_FB25_Pos (25U) ?CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos) ?CAN_F12R2_FB25 CAN_F12R2_FB25_Msk ?CAN_F12R2_FB26_Pos (26U) ?CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos) ?CAN_F12R2_FB26 CAN_F12R2_FB26_Msk ?CAN_F12R2_FB27_Pos (27U) ?CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos) ?CAN_F12R2_FB27 CAN_F12R2_FB27_Msk ?CAN_F12R2_FB28_Pos (28U) ?CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos) ?CAN_F12R2_FB28 CAN_F12R2_FB28_Msk ?CAN_F12R2_FB29_Pos (29U) ?CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos) ?CAN_F12R2_FB29 CAN_F12R2_FB29_Msk ?CAN_F12R2_FB30_Pos (30U) ?CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos) ?CAN_F12R2_FB30 CAN_F12R2_FB30_Msk ?CAN_F12R2_FB31_Pos (31U) ?CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos) ?CAN_F12R2_FB31 CAN_F12R2_FB31_Msk ?CAN_F13R2_FB0_Pos (0U) ?CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos) ?CAN_F13R2_FB0 CAN_F13R2_FB0_Msk ?CAN_F13R2_FB1_Pos (1U) ?CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos) ?CAN_F13R2_FB1 CAN_F13R2_FB1_Msk ?CAN_F13R2_FB2_Pos (2U) ?CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos) ?CAN_F13R2_FB2 CAN_F13R2_FB2_Msk ?CAN_F13R2_FB3_Pos (3U) ?CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos) ?CAN_F13R2_FB3 CAN_F13R2_FB3_Msk ?CAN_F13R2_FB4_Pos (4U) ?CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos) ?CAN_F13R2_FB4 CAN_F13R2_FB4_Msk ?CAN_F13R2_FB5_Pos (5U) ?CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos) ?CAN_F13R2_FB5 CAN_F13R2_FB5_Msk ?CAN_F13R2_FB6_Pos (6U) ?CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos) ?CAN_F13R2_FB6 CAN_F13R2_FB6_Msk ?CAN_F13R2_FB7_Pos (7U) ?CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos) ?CAN_F13R2_FB7 CAN_F13R2_FB7_Msk ?CAN_F13R2_FB8_Pos (8U) ?CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos) ?CAN_F13R2_FB8 CAN_F13R2_FB8_Msk ?CAN_F13R2_FB9_Pos (9U) ?CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos) ?CAN_F13R2_FB9 CAN_F13R2_FB9_Msk ?CAN_F13R2_FB10_Pos (10U) ?CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos) ?CAN_F13R2_FB10 CAN_F13R2_FB10_Msk ?CAN_F13R2_FB11_Pos (11U) ?CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos) ?CAN_F13R2_FB11 CAN_F13R2_FB11_Msk ?CAN_F13R2_FB12_Pos (12U) ?CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos) ?CAN_F13R2_FB12 CAN_F13R2_FB12_Msk ?CAN_F13R2_FB13_Pos (13U) ?CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos) ?CAN_F13R2_FB13 CAN_F13R2_FB13_Msk ?CAN_F13R2_FB14_Pos (14U) ?CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos) ?CAN_F13R2_FB14 CAN_F13R2_FB14_Msk ?CAN_F13R2_FB15_Pos (15U) ?CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos) ?CAN_F13R2_FB15 CAN_F13R2_FB15_Msk ?CAN_F13R2_FB16_Pos (16U) ?CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos) ?CAN_F13R2_FB16 CAN_F13R2_FB16_Msk ÿ)CAN_F13R2_FB17_Pos (17U) €*CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos) ?CAN_F13R2_FB17 CAN_F13R2_FB17_Msk ?CAN_F13R2_FB18_Pos (18U) ?CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos) ?CAN_F13R2_FB18 CAN_F13R2_FB18_Msk ?CAN_F13R2_FB19_Pos (19U) ?CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos) ?CAN_F13R2_FB19 CAN_F13R2_FB19_Msk ?CAN_F13R2_FB20_Pos (20U) ?CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos) ?CAN_F13R2_FB20 CAN_F13R2_FB20_Msk ?CAN_F13R2_FB21_Pos (21U) ?CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos) ?CAN_F13R2_FB21 CAN_F13R2_FB21_Msk ?CAN_F13R2_FB22_Pos (22U) ?CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos) ?CAN_F13R2_FB22 CAN_F13R2_FB22_Msk ?CAN_F13R2_FB23_Pos (23U) ?CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos) ?CAN_F13R2_FB23 CAN_F13R2_FB23_Msk ?CAN_F13R2_FB24_Pos (24U) ?CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos) ?CAN_F13R2_FB24 CAN_F13R2_FB24_Msk ?CAN_F13R2_FB25_Pos (25U) ?CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos) ?CAN_F13R2_FB25 CAN_F13R2_FB25_Msk ?CAN_F13R2_FB26_Pos (26U) ?CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos) ?CAN_F13R2_FB26 CAN_F13R2_FB26_Msk ?CAN_F13R2_FB27_Pos (27U) ?CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos) ?CAN_F13R2_FB27 CAN_F13R2_FB27_Msk ?CAN_F13R2_FB28_Pos (28U) ?CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos) ?CAN_F13R2_FB28 CAN_F13R2_FB28_Msk ?CAN_F13R2_FB29_Pos (29U) ?CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos) ?CAN_F13R2_FB29 CAN_F13R2_FB29_Msk ?CAN_F13R2_FB30_Pos (30U) ?CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos) ?CAN_F13R2_FB30 CAN_F13R2_FB30_Msk ?CAN_F13R2_FB31_Pos (31U) ?CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos) ?CAN_F13R2_FB31 CAN_F13R2_FB31_Msk ?CRC_DR_DR_Pos (0U) ?CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) ?CRC_DR_DR CRC_DR_DR_Msk ?CRC_IDR_IDR_Pos (0U) ?CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos) ?CRC_IDR_IDR CRC_IDR_IDR_Msk ?CRC_CR_RESET_Pos (0U) ?CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) ?CRC_CR_RESET CRC_CR_RESET_Msk ?DAC_CHANNEL2_SUPPORT  ?DAC_CR_EN1_Pos (0U) ?DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) ?DAC_CR_EN1 DAC_CR_EN1_Msk ?DAC_CR_BOFF1_Pos (1U) ?DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos) ?DAC_CR_BOFF1 DAC_CR_BOFF1_Msk ?DAC_CR_TEN1_Pos (2U) ?DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) ?DAC_CR_TEN1 DAC_CR_TEN1_Msk ?DAC_CR_TSEL1_Pos (3U) ?DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos) ?DAC_CR_TSEL1 DAC_CR_TSEL1_Msk ?DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) ?DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) ?DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) ?DAC_CR_WAVE1_Pos (6U) ?DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) ?DAC_CR_WAVE1 DAC_CR_WAVE1_Msk ?DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) ?DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) ?DAC_CR_MAMP1_Pos (8U) ?DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) ?DAC_CR_MAMP1 DAC_CR_MAMP1_Msk ?DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) ?DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) ?DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) ?DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) ?DAC_CR_DMAEN1_Pos (12U) ?DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) ?DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk ?DAC_CR_DMAUDRIE1_Pos (13U) ?DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) ?DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk ?DAC_CR_EN2_Pos (16U) ?DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) ?DAC_CR_EN2 DAC_CR_EN2_Msk ?DAC_CR_BOFF2_Pos (17U) ?DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos) ?DAC_CR_BOFF2 DAC_CR_BOFF2_Msk ?DAC_CR_TEN2_Pos (18U) ?DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) ?DAC_CR_TEN2 DAC_CR_TEN2_Msk ?DAC_CR_TSEL2_Pos (19U) ?DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos) ?DAC_CR_TSEL2 DAC_CR_TSEL2_Msk ÿ*DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) €+DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) ?DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) ?DAC_CR_WAVE2_Pos (22U) ?DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) ?DAC_CR_WAVE2 DAC_CR_WAVE2_Msk ?DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) ?DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) ?DAC_CR_MAMP2_Pos (24U) ?DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) ?DAC_CR_MAMP2 DAC_CR_MAMP2_Msk ?DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) ?DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) ?DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) ?DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) ?DAC_CR_DMAEN2_Pos (28U) ?DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) ?DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk ?DAC_CR_DMAUDRIE2_Pos (29U) ?DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) ?DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk ?DAC_SWTRIGR_SWTRIG1_Pos (0U) ?DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) ?DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk ?DAC_SWTRIGR_SWTRIG2_Pos (1U) ?DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) ?DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk ?DAC_DHR12R1_DACC1DHR_Pos (0U) ?DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) ?DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk ?DAC_DHR12L1_DACC1DHR_Pos (4U) ?DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) ?DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk ?DAC_DHR8R1_DACC1DHR_Pos (0U) ?DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) ?DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk ?DAC_DHR12R2_DACC2DHR_Pos (0U) ?DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) ?DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk ?DAC_DHR12L2_DACC2DHR_Pos (4U) ?DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) ?DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk ?DAC_DHR8R2_DACC2DHR_Pos (0U) ?DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) ?DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk ?DAC_DHR12RD_DACC1DHR_Pos (0U) ?DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) ?DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk ?DAC_DHR12RD_DACC2DHR_Pos (16U) ?DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) ?DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk ?DAC_DHR12LD_DACC1DHR_Pos (4U) ?DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) ?DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk ?DAC_DHR12LD_DACC2DHR_Pos (20U) ?DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) ?DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk ?DAC_DHR8RD_DACC1DHR_Pos (0U) ?DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) ?DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk ?DAC_DHR8RD_DACC2DHR_Pos (8U) ?DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) ?DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk ?DAC_DOR1_DACC1DOR_Pos (0U) ?DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) ?DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk ?DAC_DOR2_DACC2DOR_Pos (0U) ?DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) ?DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk ?DAC_SR_DMAUDR1_Pos (13U) ?DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) ?DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk ?DAC_SR_DMAUDR2_Pos (29U) ?DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) ?DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk ?DCMI_CR_CAPTURE_Pos (0U) ?DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos) ?DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk ?DCMI_CR_CM_Pos (1U) ?DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos) ?DCMI_CR_CM DCMI_CR_CM_Msk ?DCMI_CR_CROP_Pos (2U) ?DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos) ?DCMI_CR_CROP DCMI_CR_CROP_Msk ?DCMI_CR_JPEG_Pos (3U) ?DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos) ?DCMI_CR_JPEG DCMI_CR_JPEG_Msk ?DCMI_CR_ESS_Pos (4U) ?DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos) ?DCMI_CR_ESS DCMI_CR_ESS_Msk ?DCMI_CR_PCKPOL_Pos (5U) ?DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos) ÿ+DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk €,DCMI_CR_HSPOL_Pos (6U) ?DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos) ?DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk ?DCMI_CR_VSPOL_Pos (7U) ?DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos) ?DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk ?DCMI_CR_FCRC_0 0x00000100U ?DCMI_CR_FCRC_1 0x00000200U ?DCMI_CR_EDM_0 0x00000400U ?DCMI_CR_EDM_1 0x00000800U ?DCMI_CR_CRE_Pos (12U) ?DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos) ?DCMI_CR_CRE DCMI_CR_CRE_Msk ?DCMI_CR_ENABLE_Pos (14U) ?DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos) ?DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk ?DCMI_SR_HSYNC_Pos (0U) ?DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos) ?DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk ?DCMI_SR_VSYNC_Pos (1U) ?DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos) ?DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk ?DCMI_SR_FNE_Pos (2U) ?DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos) ?DCMI_SR_FNE DCMI_SR_FNE_Msk ?DCMI_RIS_FRAME_RIS_Pos (0U) ?DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos) ?DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk ?DCMI_RIS_OVR_RIS_Pos (1U) ?DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos) ?DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk ?DCMI_RIS_ERR_RIS_Pos (2U) ?DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos) ?DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk ?DCMI_RIS_VSYNC_RIS_Pos (3U) ?DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos) ?DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk ?DCMI_RIS_LINE_RIS_Pos (4U) ?DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos) ?DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk ?DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS ?DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS ?DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS ?DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS ?DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS ?DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS ?DCMI_IER_FRAME_IE_Pos (0U) ?DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos) ?DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk ?DCMI_IER_OVR_IE_Pos (1U) ?DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos) ?DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk ?DCMI_IER_ERR_IE_Pos (2U) ?DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos) ?DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk ?DCMI_IER_VSYNC_IE_Pos (3U) ?DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos) ?DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk ?DCMI_IER_LINE_IE_Pos (4U) ?DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos) ?DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk ?DCMI_IER_OVF_IE DCMI_IER_OVR_IE ?DCMI_MIS_FRAME_MIS_Pos (0U) ?DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos) ?DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk ?DCMI_MIS_OVR_MIS_Pos (1U) ?DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos) ?DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk ?DCMI_MIS_ERR_MIS_Pos (2U) ?DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos) ?DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk ?DCMI_MIS_VSYNC_MIS_Pos (3U) ?DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos) ?DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk ?DCMI_MIS_LINE_MIS_Pos (4U) ?DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos) ?DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk ?DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS ?DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS ?DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS ?DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS ?DCMI_MISR_LINE_MIS DCMI_MIS_LINE_MIS ?DCMI_ICR_FRAME_ISC_Pos (0U) ?DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos) ?DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk ?DCMI_ICR_OVR_ISC_Pos (1U) ?DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos) ?DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk ?DCMI_ICR_ERR_ISC_Pos (2U) ?DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos) ?DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk ?DCMI_ICR_VSYNC_ISC_Pos (3U) ?DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos) ?DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk ?DCMI_ICR_LINE_ISC_Pos (4U) ?DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos) ?DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk ?DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC ?DCMI_ESCR_FSC_Pos (0U) ?DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos) ?DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk ?DCMI_ESCR_LSC_Pos (8U) ?DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos) ?DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk ?DCMI_ESCR_LEC_Pos (16U) ?DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos) ?DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk ?DCMI_ESCR_FEC_Pos (24U) ?DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos) ÿ,DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk ?DCMI_ESUR_FSU_Pos (0U) ?DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos) ?DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk ?DCMI_ESUR_LSU_Pos (8U) ?DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos) ?DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk ?DCMI_ESUR_LEU_Pos (16U) ?DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos) ?DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk ?DCMI_ESUR_FEU_Pos (24U) ?DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos) ?DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk ?DCMI_CWSTRT_HOFFCNT_Pos (0U) ?DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos) ?DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk ?DCMI_CWSTRT_VST_Pos (16U) ?DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos) ?DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk ?DCMI_CWSIZE_CAPCNT_Pos (0U) ?DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos) ?DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk ?DCMI_CWSIZE_VLINE_Pos (16U) ?DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos) ?DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk ?DCMI_DR_BYTE0_Pos (0U) ?DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos) ?DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk ?DCMI_DR_BYTE1_Pos (8U) ?DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos) ?DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk ?DCMI_DR_BYTE2_Pos (16U) ?DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos) ?DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk ?DCMI_DR_BYTE3_Pos (24U) ?DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos) ?DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk ?DMA_SxCR_CHSEL_Pos (25U) ?DMA_SxCR_CHSEL_Msk (0x7UL << DMA_SxCR_CHSEL_Pos) ?DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk ?DMA_SxCR_CHSEL_0 0x02000000U ?DMA_SxCR_CHSEL_1 0x04000000U ?DMA_SxCR_CHSEL_2 0x08000000U ?DMA_SxCR_MBURST_Pos (23U) ?DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) ?DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk ?DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) ?DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) ?DMA_SxCR_PBURST_Pos (21U) ?DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) ?DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk ?DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) ?DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) ?DMA_SxCR_CT_Pos (19U) ?DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) ?DMA_SxCR_CT DMA_SxCR_CT_Msk ?DMA_SxCR_DBM_Pos (18U) ?DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) ?DMA_SxCR_DBM DMA_SxCR_DBM_Msk ?DMA_SxCR_PL_Pos (16U) ?DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) ?DMA_SxCR_PL DMA_SxCR_PL_Msk ?DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) ?DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) ?DMA_SxCR_PINCOS_Pos (15U) ?DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) ?DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk ?DMA_SxCR_MSIZE_Pos (13U) ?DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) ?DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk ?DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) ?DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) ?DMA_SxCR_PSIZE_Pos (11U) ?DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) ?DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk ?DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) ?DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) ?DMA_SxCR_MINC_Pos (10U) ?DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) ?DMA_SxCR_MINC DMA_SxCR_MINC_Msk ?DMA_SxCR_PINC_Pos (9U) ?DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) ?DMA_SxCR_PINC DMA_SxCR_PINC_Msk ?DMA_SxCR_CIRC_Pos (8U) ?DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) ?DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk ?DMA_SxCR_DIR_Pos (6U) ?DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) ?DMA_SxCR_DIR DMA_SxCR_DIR_Msk ?DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) ?DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) ?DMA_SxCR_PFCTRL_Pos (5U) ?DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) ?DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk ?DMA_SxCR_TCIE_Pos (4U) ?DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) ?DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk ?DMA_SxCR_HTIE_Pos (3U) ?DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) ?DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk ?DMA_SxCR_TEIE_Pos (2U) ?DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) ?DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk ?DMA_SxCR_DMEIE_Pos (1U) ?DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) ?DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk ?DMA_SxCR_EN_Pos (0U) ?DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) ?DMA_SxCR_EN DMA_SxCR_EN_Msk ?DMA_SxCR_ACK_Pos (20U) ?DMA_SxCR_ACK_Msk (0x1UL << DMA_SxCR_ACK_Pos) ÿ-DMA_SxCR_ACK DMA_SxCR_ACK_Msk ?DMA_SxNDT_Pos (0U) ?DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) ?DMA_SxNDT DMA_SxNDT_Msk ?DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) ?DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) ?DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) ?DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) ?DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) ?DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) ?DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) ?DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) ?DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) ?DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) ?DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) ?DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) ?DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) ?DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) ?DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) ?DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) ?DMA_SxFCR_FEIE_Pos (7U) ?DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) ?DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk ?DMA_SxFCR_FS_Pos (3U) ?DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) ?DMA_SxFCR_FS DMA_SxFCR_FS_Msk ?DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) ?DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) ?DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) ?DMA_SxFCR_DMDIS_Pos (2U) ?DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) ?DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk ?DMA_SxFCR_FTH_Pos (0U) ?DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) ?DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk ?DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) ?DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) ?DMA_LISR_TCIF3_Pos (27U) ?DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) ?DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk ?DMA_LISR_HTIF3_Pos (26U) ?DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) ?DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk ?DMA_LISR_TEIF3_Pos (25U) ?DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) ?DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk ?DMA_LISR_DMEIF3_Pos (24U) ?DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) ?DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk ?DMA_LISR_FEIF3_Pos (22U) ?DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) ?DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk ?DMA_LISR_TCIF2_Pos (21U) ?DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) ?DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk ?DMA_LISR_HTIF2_Pos (20U) ?DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) ?DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk ?DMA_LISR_TEIF2_Pos (19U) ?DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) ?DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk ?DMA_LISR_DMEIF2_Pos (18U) ?DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) ?DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk ?DMA_LISR_FEIF2_Pos (16U) ?DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) ?DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk ?DMA_LISR_TCIF1_Pos (11U) ?DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) ?DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk ?DMA_LISR_HTIF1_Pos (10U) ?DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) ?DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk ?DMA_LISR_TEIF1_Pos (9U) ?DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) ?DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk ?DMA_LISR_DMEIF1_Pos (8U) ?DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) ?DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk ?DMA_LISR_FEIF1_Pos (6U) ?DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) ?DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk ?DMA_LISR_TCIF0_Pos (5U) ?DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) ?DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk ?DMA_LISR_HTIF0_Pos (4U) ?DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) ?DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk ?DMA_LISR_TEIF0_Pos (3U) ?DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) ?DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk ?DMA_LISR_DMEIF0_Pos (2U) ?DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) ?DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk ?DMA_LISR_FEIF0_Pos (0U) ?DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) ?DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk ?DMA_HISR_TCIF7_Pos (27U) ?DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) ?DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk ?DMA_HISR_HTIF7_Pos (26U) ?DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) ?DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk ?DMA_HISR_TEIF7_Pos (25U) ?DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) ?DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk ?DMA_HISR_DMEIF7_Pos (24U) ?DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) ?DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk ?DMA_HISR_FEIF7_Pos (22U) ?DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) ?DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk ?DMA_HISR_TCIF6_Pos (21U) ?DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) ?DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk ?DMA_HISR_HTIF6_Pos (20U) ?DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) ?DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk ?DMA_HISR_TEIF6_Pos (19U) ?DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) ÿ.DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk €/DMA_HISR_DMEIF6_Pos (18U) ?DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) ?DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk ?DMA_HISR_FEIF6_Pos (16U) ?DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) ?DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk ?DMA_HISR_TCIF5_Pos (11U) ?DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) ?DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk ?DMA_HISR_HTIF5_Pos (10U) ?DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) ?DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk ?DMA_HISR_TEIF5_Pos (9U) ?DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) ?DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk ?DMA_HISR_DMEIF5_Pos (8U) ?DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) ?DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk ?DMA_HISR_FEIF5_Pos (6U) ?DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) ?DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk ?DMA_HISR_TCIF4_Pos (5U) ?DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) ?DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk ?DMA_HISR_HTIF4_Pos (4U) ?DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) ?DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk ?DMA_HISR_TEIF4_Pos (3U) ?DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) ?DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk ?DMA_HISR_DMEIF4_Pos (2U) ?DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) ?DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk ?DMA_HISR_FEIF4_Pos (0U) ?DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) ?DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk ?DMA_LIFCR_CTCIF3_Pos (27U) ?DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) ?DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk ?DMA_LIFCR_CHTIF3_Pos (26U) ?DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) ?DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk ?DMA_LIFCR_CTEIF3_Pos (25U) ?DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) ?DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk ?DMA_LIFCR_CDMEIF3_Pos (24U) ?DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) ?DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk ?DMA_LIFCR_CFEIF3_Pos (22U) ?DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) ?DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk ?DMA_LIFCR_CTCIF2_Pos (21U) ?DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) ?DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk ?DMA_LIFCR_CHTIF2_Pos (20U) ?DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) ?DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk ?DMA_LIFCR_CTEIF2_Pos (19U) ?DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) ?DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk ?DMA_LIFCR_CDMEIF2_Pos (18U) ?DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) ?DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk ?DMA_LIFCR_CFEIF2_Pos (16U) ?DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) ?DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk ?DMA_LIFCR_CTCIF1_Pos (11U) ?DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) ?DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk ?DMA_LIFCR_CHTIF1_Pos (10U) ?DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) ?DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk ?DMA_LIFCR_CTEIF1_Pos (9U) ?DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) ?DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk ?DMA_LIFCR_CDMEIF1_Pos (8U) ?DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) ?DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk ?DMA_LIFCR_CFEIF1_Pos (6U) ?DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) ?DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk ?DMA_LIFCR_CTCIF0_Pos (5U) ?DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) ?DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk ?DMA_LIFCR_CHTIF0_Pos (4U) ?DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) ?DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk ?DMA_LIFCR_CTEIF0_Pos (3U) ?DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) ?DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk ?DMA_LIFCR_CDMEIF0_Pos (2U) ?DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) ?DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk ?DMA_LIFCR_CFEIF0_Pos (0U) ?DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) ?DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk ?DMA_HIFCR_CTCIF7_Pos (27U) ?DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) ?DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk ?DMA_HIFCR_CHTIF7_Pos (26U) ?DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) ?DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk ?DMA_HIFCR_CTEIF7_Pos (25U) ?DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) ?DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk ?DMA_HIFCR_CDMEIF7_Pos (24U) ?DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) ?DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk ?DMA_HIFCR_CFEIF7_Pos (22U) ?DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) ?DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk ?DMA_HIFCR_CTCIF6_Pos (21U) ?DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) ?DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk ?DMA_HIFCR_CHTIF6_Pos (20U) ?DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) ?DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk ?DMA_HIFCR_CTEIF6_Pos (19U) ?DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) ?DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk ?DMA_HIFCR_CDMEIF6_Pos (18U) ?DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) ?DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk ÿ/DMA_HIFCR_CFEIF6_Pos (16U) €0DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) ?DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk ?DMA_HIFCR_CTCIF5_Pos (11U) ?DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) ?DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk ?DMA_HIFCR_CHTIF5_Pos (10U) ?DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) ?DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk ?DMA_HIFCR_CTEIF5_Pos (9U) ?DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) ?DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk ?DMA_HIFCR_CDMEIF5_Pos (8U) ?DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) ?DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk ?DMA_HIFCR_CFEIF5_Pos (6U) ?DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) ?DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk ?DMA_HIFCR_CTCIF4_Pos (5U) ?DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) ?DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk ?DMA_HIFCR_CHTIF4_Pos (4U) ?DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) ?DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk ?DMA_HIFCR_CTEIF4_Pos (3U) ?DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) ?DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk ?DMA_HIFCR_CDMEIF4_Pos (2U) ?DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) ?DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk ?DMA_HIFCR_CFEIF4_Pos (0U) ?DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) ?DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk ?DMA_SxPAR_PA_Pos (0U) ?DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) ?DMA_SxPAR_PA DMA_SxPAR_PA_Msk ?DMA_SxM0AR_M0A_Pos (0U) ?DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) ?DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk ?DMA_SxM1AR_M1A_Pos (0U) ?DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) ?DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk ?EXTI_IMR_MR0_Pos (0U) ?EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos) ?EXTI_IMR_MR0 EXTI_IMR_MR0_Msk ?EXTI_IMR_MR1_Pos (1U) ?EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos) ?EXTI_IMR_MR1 EXTI_IMR_MR1_Msk ?EXTI_IMR_MR2_Pos (2U) ?EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos) ?EXTI_IMR_MR2 EXTI_IMR_MR2_Msk ?EXTI_IMR_MR3_Pos (3U) ?EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos) ?EXTI_IMR_MR3 EXTI_IMR_MR3_Msk ?EXTI_IMR_MR4_Pos (4U) ?EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos) ?EXTI_IMR_MR4 EXTI_IMR_MR4_Msk ?EXTI_IMR_MR5_Pos (5U) ?EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos) ?EXTI_IMR_MR5 EXTI_IMR_MR5_Msk ?EXTI_IMR_MR6_Pos (6U) ?EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos) ?EXTI_IMR_MR6 EXTI_IMR_MR6_Msk ?EXTI_IMR_MR7_Pos (7U) ?EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos) ?EXTI_IMR_MR7 EXTI_IMR_MR7_Msk ?EXTI_IMR_MR8_Pos (8U) ?EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos) ?EXTI_IMR_MR8 EXTI_IMR_MR8_Msk ?EXTI_IMR_MR9_Pos (9U) ?EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos) ?EXTI_IMR_MR9 EXTI_IMR_MR9_Msk ?EXTI_IMR_MR10_Pos (10U) ?EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos) ?EXTI_IMR_MR10 EXTI_IMR_MR10_Msk ?EXTI_IMR_MR11_Pos (11U) ?EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos) ?EXTI_IMR_MR11 EXTI_IMR_MR11_Msk ?EXTI_IMR_MR12_Pos (12U) ?EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos) ?EXTI_IMR_MR12 EXTI_IMR_MR12_Msk ?EXTI_IMR_MR13_Pos (13U) ?EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos) ?EXTI_IMR_MR13 EXTI_IMR_MR13_Msk ?EXTI_IMR_MR14_Pos (14U) ?EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos) ?EXTI_IMR_MR14 EXTI_IMR_MR14_Msk ?EXTI_IMR_MR15_Pos (15U) ?EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos) ?EXTI_IMR_MR15 EXTI_IMR_MR15_Msk ?EXTI_IMR_MR16_Pos (16U) ?EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos) ?EXTI_IMR_MR16 EXTI_IMR_MR16_Msk ?EXTI_IMR_MR17_Pos (17U) ?EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos) ?EXTI_IMR_MR17 EXTI_IMR_MR17_Msk ?EXTI_IMR_MR18_Pos (18U) ?EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos) ?EXTI_IMR_MR18 EXTI_IMR_MR18_Msk ?EXTI_IMR_MR19_Pos (19U) ?EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos) ?EXTI_IMR_MR19 EXTI_IMR_MR19_Msk ?EXTI_IMR_MR20_Pos (20U) ?EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos) ?EXTI_IMR_MR20 EXTI_IMR_MR20_Msk ?EXTI_IMR_MR21_Pos (21U) ?EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos) ?EXTI_IMR_MR21 EXTI_IMR_MR21_Msk ?EXTI_IMR_MR22_Pos (22U) ?EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos) ?EXTI_IMR_MR22 EXTI_IMR_MR22_Msk ?EXTI_IMR_IM0 EXTI_IMR_MR0 ÿ0EXTI_IMR_IM1 EXTI_IMR_MR1 €1EXTI_IMR_IM2 EXTI_IMR_MR2 ?EXTI_IMR_IM3 EXTI_IMR_MR3 ?EXTI_IMR_IM4 EXTI_IMR_MR4 ?EXTI_IMR_IM5 EXTI_IMR_MR5 ?EXTI_IMR_IM6 EXTI_IMR_MR6 ?EXTI_IMR_IM7 EXTI_IMR_MR7 ?EXTI_IMR_IM8 EXTI_IMR_MR8 ?EXTI_IMR_IM9 EXTI_IMR_MR9 ?EXTI_IMR_IM10 EXTI_IMR_MR10 ?EXTI_IMR_IM11 EXTI_IMR_MR11 ?EXTI_IMR_IM12 EXTI_IMR_MR12 ?EXTI_IMR_IM13 EXTI_IMR_MR13 ?EXTI_IMR_IM14 EXTI_IMR_MR14 ?EXTI_IMR_IM15 EXTI_IMR_MR15 ?EXTI_IMR_IM16 EXTI_IMR_MR16 ?EXTI_IMR_IM17 EXTI_IMR_MR17 ?EXTI_IMR_IM18 EXTI_IMR_MR18 ?EXTI_IMR_IM19 EXTI_IMR_MR19 ?EXTI_IMR_IM20 EXTI_IMR_MR20 ?EXTI_IMR_IM21 EXTI_IMR_MR21 ?EXTI_IMR_IM22 EXTI_IMR_MR22 ?EXTI_IMR_IM_Pos (0U) ?EXTI_IMR_IM_Msk (0x7FFFFFUL << EXTI_IMR_IM_Pos) ?EXTI_IMR_IM EXTI_IMR_IM_Msk ?EXTI_EMR_MR0_Pos (0U) ?EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos) ?EXTI_EMR_MR0 EXTI_EMR_MR0_Msk ?EXTI_EMR_MR1_Pos (1U) ?EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos) ?EXTI_EMR_MR1 EXTI_EMR_MR1_Msk ?EXTI_EMR_MR2_Pos (2U) ?EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos) ?EXTI_EMR_MR2 EXTI_EMR_MR2_Msk ?EXTI_EMR_MR3_Pos (3U) ?EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos) ?EXTI_EMR_MR3 EXTI_EMR_MR3_Msk ?EXTI_EMR_MR4_Pos (4U) ?EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos) ?EXTI_EMR_MR4 EXTI_EMR_MR4_Msk ?EXTI_EMR_MR5_Pos (5U) ?EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos) ?EXTI_EMR_MR5 EXTI_EMR_MR5_Msk ?EXTI_EMR_MR6_Pos (6U) ?EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos) ?EXTI_EMR_MR6 EXTI_EMR_MR6_Msk ?EXTI_EMR_MR7_Pos (7U) ?EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos) ?EXTI_EMR_MR7 EXTI_EMR_MR7_Msk ?EXTI_EMR_MR8_Pos (8U) ?EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos) ?EXTI_EMR_MR8 EXTI_EMR_MR8_Msk ?EXTI_EMR_MR9_Pos (9U) ?EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos) ?EXTI_EMR_MR9 EXTI_EMR_MR9_Msk ?EXTI_EMR_MR10_Pos (10U) ?EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos) ?EXTI_EMR_MR10 EXTI_EMR_MR10_Msk ?EXTI_EMR_MR11_Pos (11U) ?EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos) ?EXTI_EMR_MR11 EXTI_EMR_MR11_Msk ?EXTI_EMR_MR12_Pos (12U) ?EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos) ?EXTI_EMR_MR12 EXTI_EMR_MR12_Msk ?EXTI_EMR_MR13_Pos (13U) ?EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos) ?EXTI_EMR_MR13 EXTI_EMR_MR13_Msk ?EXTI_EMR_MR14_Pos (14U) ?EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos) ?EXTI_EMR_MR14 EXTI_EMR_MR14_Msk ?EXTI_EMR_MR15_Pos (15U) ?EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos) ?EXTI_EMR_MR15 EXTI_EMR_MR15_Msk ?EXTI_EMR_MR16_Pos (16U) ?EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos) ?EXTI_EMR_MR16 EXTI_EMR_MR16_Msk ?EXTI_EMR_MR17_Pos (17U) ?EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos) ?EXTI_EMR_MR17 EXTI_EMR_MR17_Msk ?EXTI_EMR_MR18_Pos (18U) ?EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos) ?EXTI_EMR_MR18 EXTI_EMR_MR18_Msk ?EXTI_EMR_MR19_Pos (19U) ?EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos) ?EXTI_EMR_MR19 EXTI_EMR_MR19_Msk ?EXTI_EMR_MR20_Pos (20U) ?EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos) ?EXTI_EMR_MR20 EXTI_EMR_MR20_Msk ?EXTI_EMR_MR21_Pos (21U) ?EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos) ?EXTI_EMR_MR21 EXTI_EMR_MR21_Msk ?EXTI_EMR_MR22_Pos (22U) ?EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos) ?EXTI_EMR_MR22 EXTI_EMR_MR22_Msk ?EXTI_EMR_EM0 EXTI_EMR_MR0 ?EXTI_EMR_EM1 EXTI_EMR_MR1 ?EXTI_EMR_EM2 EXTI_EMR_MR2 ?EXTI_EMR_EM3 EXTI_EMR_MR3 ?EXTI_EMR_EM4 EXTI_EMR_MR4 ?EXTI_EMR_EM5 EXTI_EMR_MR5 ?EXTI_EMR_EM6 EXTI_EMR_MR6 ?EXTI_EMR_EM7 EXTI_EMR_MR7 ?EXTI_EMR_EM8 EXTI_EMR_MR8 ?EXTI_EMR_EM9 EXTI_EMR_MR9 ?EXTI_EMR_EM10 EXTI_EMR_MR10 ?EXTI_EMR_EM11 EXTI_EMR_MR11 ?EXTI_EMR_EM12 EXTI_EMR_MR12 ?EXTI_EMR_EM13 EXTI_EMR_MR13 ?EXTI_EMR_EM14 EXTI_EMR_MR14 ?EXTI_EMR_EM15 EXTI_EMR_MR15 ?EXTI_EMR_EM16 EXTI_EMR_MR16 ?EXTI_EMR_EM17 EXTI_EMR_MR17 ?EXTI_EMR_EM18 EXTI_EMR_MR18 ?EXTI_EMR_EM19 EXTI_EMR_MR19 ?EXTI_EMR_EM20 EXTI_EMR_MR20 ?EXTI_EMR_EM21 EXTI_EMR_MR21 ?EXTI_EMR_EM22 EXTI_EMR_MR22 ?EXTI_RTSR_TR0_Pos (0U) ?EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos) ?EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk ?EXTI_RTSR_TR1_Pos (1U) ?EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos) ÿ1EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk €2EXTI_RTSR_TR2_Pos (2U) ?EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos) ?EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk ?EXTI_RTSR_TR3_Pos (3U) ?EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos) ?EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk ?EXTI_RTSR_TR4_Pos (4U) ?EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos) ?EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk ?EXTI_RTSR_TR5_Pos (5U) ?EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos) ?EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk ?EXTI_RTSR_TR6_Pos (6U) ?EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos) ?EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk ?EXTI_RTSR_TR7_Pos (7U) ?EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos) ?EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk ?EXTI_RTSR_TR8_Pos (8U) ?EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos) ?EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk ?EXTI_RTSR_TR9_Pos (9U) ?EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos) ?EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk ?EXTI_RTSR_TR10_Pos (10U) ?EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos) ?EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk ?EXTI_RTSR_TR11_Pos (11U) ?EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos) ?EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk ?EXTI_RTSR_TR12_Pos (12U) ?EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos) ?EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk ?EXTI_RTSR_TR13_Pos (13U) ?EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos) ?EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk ?EXTI_RTSR_TR14_Pos (14U) ?EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos) ?EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk ?EXTI_RTSR_TR15_Pos (15U) ?EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos) ?EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk ?EXTI_RTSR_TR16_Pos (16U) ?EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos) ?EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk ?EXTI_RTSR_TR17_Pos (17U) ?EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos) ?EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk ?EXTI_RTSR_TR18_Pos (18U) ?EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos) ?EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk ?EXTI_RTSR_TR19_Pos (19U) ?EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos) ?EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk ?EXTI_RTSR_TR20_Pos (20U) ?EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos) ?EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk ?EXTI_RTSR_TR21_Pos (21U) ?EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos) ?EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk ?EXTI_RTSR_TR22_Pos (22U) ?EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos) ?EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk ?EXTI_FTSR_TR0_Pos (0U) ?EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos) ?EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk ?EXTI_FTSR_TR1_Pos (1U) ?EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos) ?EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk ?EXTI_FTSR_TR2_Pos (2U) ?EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos) ?EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk ?EXTI_FTSR_TR3_Pos (3U) ?EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos) ?EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk ?EXTI_FTSR_TR4_Pos (4U) ?EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos) ?EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk ?EXTI_FTSR_TR5_Pos (5U) ?EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos) ?EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk ?EXTI_FTSR_TR6_Pos (6U) ?EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos) ?EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk ?EXTI_FTSR_TR7_Pos (7U) ?EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos) ?EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk ?EXTI_FTSR_TR8_Pos (8U) ?EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos) ?EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk ?EXTI_FTSR_TR9_Pos (9U) ?EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos) ?EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk ?EXTI_FTSR_TR10_Pos (10U) ?EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos) ?EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk ?EXTI_FTSR_TR11_Pos (11U) ?EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos) ?EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk ?EXTI_FTSR_TR12_Pos (12U) ?EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos) ?EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk ?EXTI_FTSR_TR13_Pos (13U) ?EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos) ?EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk ?EXTI_FTSR_TR14_Pos (14U) ?EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos) ?EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk ?EXTI_FTSR_TR15_Pos (15U) ?EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos) ?EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk ?EXTI_FTSR_TR16_Pos (16U) ?EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos) ?EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk ?EXTI_FTSR_TR17_Pos (17U) ?EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos) ?EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk ?EXTI_FTSR_TR18_Pos (18U) ?EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos) ?EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk ?EXTI_FTSR_TR19_Pos (19U) ?EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos) ?EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk ?EXTI_FTSR_TR20_Pos (20U) ?EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos) ÿ2EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk €3EXTI_FTSR_TR21_Pos (21U) ?EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos) ?EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk ?EXTI_FTSR_TR22_Pos (22U) ?EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos) ?EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk ?EXTI_SWIER_SWIER0_Pos (0U) ?EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos) ?EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk ?EXTI_SWIER_SWIER1_Pos (1U) ?EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos) ?EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk ?EXTI_SWIER_SWIER2_Pos (2U) ?EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos) ?EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk ?EXTI_SWIER_SWIER3_Pos (3U) ?EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos) ?EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk ?EXTI_SWIER_SWIER4_Pos (4U) ?EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos) ?EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk ?EXTI_SWIER_SWIER5_Pos (5U) ?EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos) ?EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk ?EXTI_SWIER_SWIER6_Pos (6U) ?EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos) ?EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk ?EXTI_SWIER_SWIER7_Pos (7U) ?EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos) ?EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk ?EXTI_SWIER_SWIER8_Pos (8U) ?EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos) ?EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk ?EXTI_SWIER_SWIER9_Pos (9U) ?EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos) ?EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk ?EXTI_SWIER_SWIER10_Pos (10U) ?EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos) ?EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk ?EXTI_SWIER_SWIER11_Pos (11U) ?EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos) ?EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk ?EXTI_SWIER_SWIER12_Pos (12U) ?EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos) ?EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk ?EXTI_SWIER_SWIER13_Pos (13U) ?EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos) ?EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk ?EXTI_SWIER_SWIER14_Pos (14U) ?EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos) ?EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk ?EXTI_SWIER_SWIER15_Pos (15U) ?EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos) ?EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk ?EXTI_SWIER_SWIER16_Pos (16U) ?EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos) ?EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk ?EXTI_SWIER_SWIER17_Pos (17U) ?EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos) ?EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk ?EXTI_SWIER_SWIER18_Pos (18U) ?EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos) ?EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk ?EXTI_SWIER_SWIER19_Pos (19U) ?EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos) ?EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk ?EXTI_SWIER_SWIER20_Pos (20U) ?EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos) ?EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk ?EXTI_SWIER_SWIER21_Pos (21U) ?EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos) ?EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk ?EXTI_SWIER_SWIER22_Pos (22U) ?EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos) ?EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk ?EXTI_PR_PR0_Pos (0U) ?EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos) ?EXTI_PR_PR0 EXTI_PR_PR0_Msk ?EXTI_PR_PR1_Pos (1U) ?EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos) ?EXTI_PR_PR1 EXTI_PR_PR1_Msk ?EXTI_PR_PR2_Pos (2U) ?EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos) ?EXTI_PR_PR2 EXTI_PR_PR2_Msk ?EXTI_PR_PR3_Pos (3U) ?EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos) ?EXTI_PR_PR3 EXTI_PR_PR3_Msk ?EXTI_PR_PR4_Pos (4U) ?EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos) ?EXTI_PR_PR4 EXTI_PR_PR4_Msk ?EXTI_PR_PR5_Pos (5U) ?EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos) ?EXTI_PR_PR5 EXTI_PR_PR5_Msk ?EXTI_PR_PR6_Pos (6U) ?EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos) ?EXTI_PR_PR6 EXTI_PR_PR6_Msk ?EXTI_PR_PR7_Pos (7U) ?EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos) ?EXTI_PR_PR7 EXTI_PR_PR7_Msk ?EXTI_PR_PR8_Pos (8U) ?EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos) ?EXTI_PR_PR8 EXTI_PR_PR8_Msk ?EXTI_PR_PR9_Pos (9U) ?EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos) ?EXTI_PR_PR9 EXTI_PR_PR9_Msk ?EXTI_PR_PR10_Pos (10U) ?EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos) ?EXTI_PR_PR10 EXTI_PR_PR10_Msk ?EXTI_PR_PR11_Pos (11U) ?EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos) ?EXTI_PR_PR11 EXTI_PR_PR11_Msk ?EXTI_PR_PR12_Pos (12U) ?EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos) ?EXTI_PR_PR12 EXTI_PR_PR12_Msk ?EXTI_PR_PR13_Pos (13U) ?EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos) ?EXTI_PR_PR13 EXTI_PR_PR13_Msk ?EXTI_PR_PR14_Pos (14U) ?EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos) ?EXTI_PR_PR14 EXTI_PR_PR14_Msk ?EXTI_PR_PR15_Pos (15U) ?EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos) ?EXTI_PR_PR15 EXTI_PR_PR15_Msk ÿ3EXTI_PR_PR16_Pos (16U) €4EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos) ?EXTI_PR_PR16 EXTI_PR_PR16_Msk ?EXTI_PR_PR17_Pos (17U) ?EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos) ?EXTI_PR_PR17 EXTI_PR_PR17_Msk ?EXTI_PR_PR18_Pos (18U) ?EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos) ?EXTI_PR_PR18 EXTI_PR_PR18_Msk ?EXTI_PR_PR19_Pos (19U) ?EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos) ?EXTI_PR_PR19 EXTI_PR_PR19_Msk ?EXTI_PR_PR20_Pos (20U) ?EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos) ?EXTI_PR_PR20 EXTI_PR_PR20_Msk ?EXTI_PR_PR21_Pos (21U) ?EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos) ?EXTI_PR_PR21 EXTI_PR_PR21_Msk ?EXTI_PR_PR22_Pos (22U) ?EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos) ?EXTI_PR_PR22 EXTI_PR_PR22_Msk ?FLASH_ACR_LATENCY_Pos (0U) ?FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) ?FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk ?FLASH_ACR_LATENCY_0WS 0x00000000U ?FLASH_ACR_LATENCY_1WS 0x00000001U ?FLASH_ACR_LATENCY_2WS 0x00000002U ?FLASH_ACR_LATENCY_3WS 0x00000003U ?FLASH_ACR_LATENCY_4WS 0x00000004U ?FLASH_ACR_LATENCY_5WS 0x00000005U ?FLASH_ACR_LATENCY_6WS 0x00000006U ?FLASH_ACR_LATENCY_7WS 0x00000007U ?FLASH_ACR_PRFTEN_Pos (8U) ?FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) ?FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk ?FLASH_ACR_ICEN_Pos (9U) ?FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) ?FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk ?FLASH_ACR_DCEN_Pos (10U) ?FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) ?FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk ?FLASH_ACR_ICRST_Pos (11U) ?FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) ?FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk ?FLASH_ACR_DCRST_Pos (12U) ?FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) ?FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk ?FLASH_ACR_BYTE0_ADDRESS_Pos (10U) ?FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos) ?FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk ?FLASH_ACR_BYTE2_ADDRESS_Pos (0U) ?FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos) ?FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk ?FLASH_SR_EOP_Pos (0U) ?FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) ?FLASH_SR_EOP FLASH_SR_EOP_Msk ?FLASH_SR_SOP_Pos (1U) ?FLASH_SR_SOP_Msk (0x1UL << FLASH_SR_SOP_Pos) ?FLASH_SR_SOP FLASH_SR_SOP_Msk ?FLASH_SR_WRPERR_Pos (4U) ?FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) ?FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk ?FLASH_SR_PGAERR_Pos (5U) ?FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) ?FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk ?FLASH_SR_PGPERR_Pos (6U) ?FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos) ?FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk ?FLASH_SR_PGSERR_Pos (7U) ?FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) ?FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk ?FLASH_SR_BSY_Pos (16U) ?FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) ?FLASH_SR_BSY FLASH_SR_BSY_Msk ?FLASH_CR_PG_Pos (0U) ?FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) ?FLASH_CR_PG FLASH_CR_PG_Msk ?FLASH_CR_SER_Pos (1U) ?FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) ?FLASH_CR_SER FLASH_CR_SER_Msk ?FLASH_CR_MER_Pos (2U) ?FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) ?FLASH_CR_MER FLASH_CR_MER_Msk ?FLASH_CR_SNB_Pos (3U) ?FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos) ?FLASH_CR_SNB FLASH_CR_SNB_Msk ?FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos) ?FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos) ?FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos) ?FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos) ?FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos) ?FLASH_CR_PSIZE_Pos (8U) ?FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) ?FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk ?FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) ?FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) ?FLASH_CR_STRT_Pos (16U) ?FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) ?FLASH_CR_STRT FLASH_CR_STRT_Msk ?FLASH_CR_EOPIE_Pos (24U) ?FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) ?FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk ?FLASH_CR_ERRIE_Pos (25U) ?FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) ?FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk ?FLASH_CR_LOCK_Pos (31U) ?FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) ?FLASH_CR_LOCK FLASH_CR_LOCK_Msk ?FLASH_OPTCR_OPTLOCK_Pos (0U) ?FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) ?FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk ?FLASH_OPTCR_OPTSTRT_Pos (1U) ?FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos) ÿ4FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk ?FLASH_OPTCR_BOR_LEV_0 0x00000004U ?FLASH_OPTCR_BOR_LEV_1 0x00000008U ?FLASH_OPTCR_BOR_LEV_Pos (2U) ?FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos) ?FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk ?FLASH_OPTCR_WDG_SW_Pos (5U) ?FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) ?FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk ?FLASH_OPTCR_nRST_STOP_Pos (6U) ?FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos) ?FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk ?FLASH_OPTCR_nRST_STDBY_Pos (7U) ?FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos) ?FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk ?FLASH_OPTCR_RDP_Pos (8U) ?FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk ?FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos) ?FLASH_OPTCR_nWRP_Pos (16U) ?FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos) ?FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk ?FLASH_OPTCR_nWRP_0 0x00010000U ?FLASH_OPTCR_nWRP_1 0x00020000U ?FLASH_OPTCR_nWRP_2 0x00040000U ?FLASH_OPTCR_nWRP_3 0x00080000U ?FLASH_OPTCR_nWRP_4 0x00100000U ?FLASH_OPTCR_nWRP_5 0x00200000U ?FLASH_OPTCR_nWRP_6 0x00400000U ?FLASH_OPTCR_nWRP_7 0x00800000U ?FLASH_OPTCR_nWRP_8 0x01000000U ?FLASH_OPTCR_nWRP_9 0x02000000U ?FLASH_OPTCR_nWRP_10 0x04000000U ?FLASH_OPTCR_nWRP_11 0x08000000U ?FLASH_OPTCR1_nWRP_Pos (16U) ?FLASH_OPTCR1_nWRP_Msk (0xFFFUL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk ?FLASH_OPTCR1_nWRP_0 (0x001UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_1 (0x002UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_2 (0x004UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_3 (0x008UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_4 (0x010UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_5 (0x020UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_6 (0x040UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_7 (0x080UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_8 (0x100UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_9 (0x200UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_10 (0x400UL << FLASH_OPTCR1_nWRP_Pos) ?FLASH_OPTCR1_nWRP_11 (0x800UL << FLASH_OPTCR1_nWRP_Pos) ?FSMC_BCR1_MBKEN_Pos (0U) ?FSMC_BCR1_MBKEN_Msk (0x1UL << FSMC_BCR1_MBKEN_Pos) ?FSMC_BCR1_MBKEN FSMC_BCR1_MBKEN_Msk ?FSMC_BCR1_MUXEN_Pos (1U) ?FSMC_BCR1_MUXEN_Msk (0x1UL << FSMC_BCR1_MUXEN_Pos) ?FSMC_BCR1_MUXEN FSMC_BCR1_MUXEN_Msk ?FSMC_BCR1_MTYP_Pos (2U) ?FSMC_BCR1_MTYP_Msk (0x3UL << FSMC_BCR1_MTYP_Pos) ?FSMC_BCR1_MTYP FSMC_BCR1_MTYP_Msk ?FSMC_BCR1_MTYP_0 (0x1UL << FSMC_BCR1_MTYP_Pos) ?FSMC_BCR1_MTYP_1 (0x2UL << FSMC_BCR1_MTYP_Pos) ?FSMC_BCR1_MWID_Pos (4U) ?FSMC_BCR1_MWID_Msk (0x3UL << FSMC_BCR1_MWID_Pos) ?FSMC_BCR1_MWID FSMC_BCR1_MWID_Msk ?FSMC_BCR1_MWID_0 (0x1UL << FSMC_BCR1_MWID_Pos) ?FSMC_BCR1_MWID_1 (0x2UL << FSMC_BCR1_MWID_Pos) ?FSMC_BCR1_FACCEN_Pos (6U) ?FSMC_BCR1_FACCEN_Msk (0x1UL << FSMC_BCR1_FACCEN_Pos) ?FSMC_BCR1_FACCEN FSMC_BCR1_FACCEN_Msk ?FSMC_BCR1_BURSTEN_Pos (8U) ?FSMC_BCR1_BURSTEN_Msk (0x1UL << FSMC_BCR1_BURSTEN_Pos) ?FSMC_BCR1_BURSTEN FSMC_BCR1_BURSTEN_Msk ?FSMC_BCR1_WAITPOL_Pos (9U) ?FSMC_BCR1_WAITPOL_Msk (0x1UL << FSMC_BCR1_WAITPOL_Pos) ?FSMC_BCR1_WAITPOL FSMC_BCR1_WAITPOL_Msk ?FSMC_BCR1_WRAPMOD_Pos (10U) ?FSMC_BCR1_WRAPMOD_Msk (0x1UL << FSMC_BCR1_WRAPMOD_Pos) ?FSMC_BCR1_WRAPMOD FSMC_BCR1_WRAPMOD_Msk ?FSMC_BCR1_WAITCFG_Pos (11U) ?FSMC_BCR1_WAITCFG_Msk (0x1UL << FSMC_BCR1_WAITCFG_Pos) ?FSMC_BCR1_WAITCFG FSMC_BCR1_WAITCFG_Msk ?FSMC_BCR1_WREN_Pos (12U) ?FSMC_BCR1_WREN_Msk (0x1UL << FSMC_BCR1_WREN_Pos) ?FSMC_BCR1_WREN FSMC_BCR1_WREN_Msk ?FSMC_BCR1_WAITEN_Pos (13U) ?FSMC_BCR1_WAITEN_Msk (0x1UL << FSMC_BCR1_WAITEN_Pos) ?FSMC_BCR1_WAITEN FSMC_BCR1_WAITEN_Msk ?FSMC_BCR1_EXTMOD_Pos (14U) ?FSMC_BCR1_EXTMOD_Msk (0x1UL << FSMC_BCR1_EXTMOD_Pos) ?FSMC_BCR1_EXTMOD FSMC_BCR1_EXTMOD_Msk ?FSMC_BCR1_ASYNCWAIT_Pos (15U) ?FSMC_BCR1_ASYNCWAIT_Msk (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos) ?FSMC_BCR1_ASYNCWAIT FSMC_BCR1_ASYNCWAIT_Msk ?FSMC_BCR1_CPSIZE_Pos (16U) ?FSMC_BCR1_CPSIZE_Msk (0x7UL << FSMC_BCR1_CPSIZE_Pos) ?FSMC_BCR1_CPSIZE FSMC_BCR1_CPSIZE_Msk ?FSMC_BCR1_CPSIZE_0 (0x1UL << FSMC_BCR1_CPSIZE_Pos) ?FSMC_BCR1_CPSIZE_1 (0x2UL << FSMC_BCR1_CPSIZE_Pos) ?FSMC_BCR1_CPSIZE_2 (0x4UL << FSMC_BCR1_CPSIZE_Pos) ?FSMC_BCR1_CBURSTRW_Pos (19U) ?FSMC_BCR1_CBURSTRW_Msk (0x1UL << FSMC_BCR1_CBURSTRW_Pos) ?FSMC_BCR1_CBURSTRW FSMC_BCR1_CBURSTRW_Msk ?FSMC_BCR2_MBKEN_Pos (0U) ?FSMC_BCR2_MBKEN_Msk (0x1UL << FSMC_BCR2_MBKEN_Pos) ?FSMC_BCR2_MBKEN FSMC_BCR2_MBKEN_Msk ?FSMC_BCR2_MUXEN_Pos (1U) ?FSMC_BCR2_MUXEN_Msk (0x1UL << FSMC_BCR2_MUXEN_Pos) ÿ5FSMC_BCR2_MUXEN FSMC_BCR2_MUXEN_Msk ?FSMC_BCR2_MTYP_Pos (2U) ?FSMC_BCR2_MTYP_Msk (0x3UL << FSMC_BCR2_MTYP_Pos) ?FSMC_BCR2_MTYP FSMC_BCR2_MTYP_Msk ?FSMC_BCR2_MTYP_0 (0x1UL << FSMC_BCR2_MTYP_Pos) ?FSMC_BCR2_MTYP_1 (0x2UL << FSMC_BCR2_MTYP_Pos) ?FSMC_BCR2_MWID_Pos (4U) ?FSMC_BCR2_MWID_Msk (0x3UL << FSMC_BCR2_MWID_Pos) ?FSMC_BCR2_MWID FSMC_BCR2_MWID_Msk ?FSMC_BCR2_MWID_0 (0x1UL << FSMC_BCR2_MWID_Pos) ?FSMC_BCR2_MWID_1 (0x2UL << FSMC_BCR2_MWID_Pos) ?FSMC_BCR2_FACCEN_Pos (6U) ?FSMC_BCR2_FACCEN_Msk (0x1UL << FSMC_BCR2_FACCEN_Pos) ?FSMC_BCR2_FACCEN FSMC_BCR2_FACCEN_Msk ?FSMC_BCR2_BURSTEN_Pos (8U) ?FSMC_BCR2_BURSTEN_Msk (0x1UL << FSMC_BCR2_BURSTEN_Pos) ?FSMC_BCR2_BURSTEN FSMC_BCR2_BURSTEN_Msk ?FSMC_BCR2_WAITPOL_Pos (9U) ?FSMC_BCR2_WAITPOL_Msk (0x1UL << FSMC_BCR2_WAITPOL_Pos) ?FSMC_BCR2_WAITPOL FSMC_BCR2_WAITPOL_Msk ?FSMC_BCR2_WRAPMOD_Pos (10U) ?FSMC_BCR2_WRAPMOD_Msk (0x1UL << FSMC_BCR2_WRAPMOD_Pos) ?FSMC_BCR2_WRAPMOD FSMC_BCR2_WRAPMOD_Msk ?FSMC_BCR2_WAITCFG_Pos (11U) ?FSMC_BCR2_WAITCFG_Msk (0x1UL << FSMC_BCR2_WAITCFG_Pos) ?FSMC_BCR2_WAITCFG FSMC_BCR2_WAITCFG_Msk ?FSMC_BCR2_WREN_Pos (12U) ?FSMC_BCR2_WREN_Msk (0x1UL << FSMC_BCR2_WREN_Pos) ?FSMC_BCR2_WREN FSMC_BCR2_WREN_Msk ?FSMC_BCR2_WAITEN_Pos (13U) ?FSMC_BCR2_WAITEN_Msk (0x1UL << FSMC_BCR2_WAITEN_Pos) ?FSMC_BCR2_WAITEN FSMC_BCR2_WAITEN_Msk ?FSMC_BCR2_EXTMOD_Pos (14U) ?FSMC_BCR2_EXTMOD_Msk (0x1UL << FSMC_BCR2_EXTMOD_Pos) ?FSMC_BCR2_EXTMOD FSMC_BCR2_EXTMOD_Msk ?FSMC_BCR2_ASYNCWAIT_Pos (15U) ?FSMC_BCR2_ASYNCWAIT_Msk (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos) ?FSMC_BCR2_ASYNCWAIT FSMC_BCR2_ASYNCWAIT_Msk ?FSMC_BCR2_CPSIZE_Pos (16U) ?FSMC_BCR2_CPSIZE_Msk (0x7UL << FSMC_BCR2_CPSIZE_Pos) ?FSMC_BCR2_CPSIZE FSMC_BCR2_CPSIZE_Msk ?FSMC_BCR2_CPSIZE_0 (0x1UL << FSMC_BCR2_CPSIZE_Pos) ?FSMC_BCR2_CPSIZE_1 (0x2UL << FSMC_BCR2_CPSIZE_Pos) ?FSMC_BCR2_CPSIZE_2 (0x4UL << FSMC_BCR2_CPSIZE_Pos) ?FSMC_BCR2_CBURSTRW_Pos (19U) ?FSMC_BCR2_CBURSTRW_Msk (0x1UL << FSMC_BCR2_CBURSTRW_Pos) ?FSMC_BCR2_CBURSTRW FSMC_BCR2_CBURSTRW_Msk ?FSMC_BCR3_MBKEN_Pos (0U) ?FSMC_BCR3_MBKEN_Msk (0x1UL << FSMC_BCR3_MBKEN_Pos) ?FSMC_BCR3_MBKEN FSMC_BCR3_MBKEN_Msk ?FSMC_BCR3_MUXEN_Pos (1U) ?FSMC_BCR3_MUXEN_Msk (0x1UL << FSMC_BCR3_MUXEN_Pos) ?FSMC_BCR3_MUXEN FSMC_BCR3_MUXEN_Msk ?FSMC_BCR3_MTYP_Pos (2U) ?FSMC_BCR3_MTYP_Msk (0x3UL << FSMC_BCR3_MTYP_Pos) ?FSMC_BCR3_MTYP FSMC_BCR3_MTYP_Msk ?FSMC_BCR3_MTYP_0 (0x1UL << FSMC_BCR3_MTYP_Pos) ?FSMC_BCR3_MTYP_1 (0x2UL << FSMC_BCR3_MTYP_Pos) ?FSMC_BCR3_MWID_Pos (4U) ?FSMC_BCR3_MWID_Msk (0x3UL << FSMC_BCR3_MWID_Pos) ?FSMC_BCR3_MWID FSMC_BCR3_MWID_Msk ?FSMC_BCR3_MWID_0 (0x1UL << FSMC_BCR3_MWID_Pos) ?FSMC_BCR3_MWID_1 (0x2UL << FSMC_BCR3_MWID_Pos) ?FSMC_BCR3_FACCEN_Pos (6U) ?FSMC_BCR3_FACCEN_Msk (0x1UL << FSMC_BCR3_FACCEN_Pos) ?FSMC_BCR3_FACCEN FSMC_BCR3_FACCEN_Msk ?FSMC_BCR3_BURSTEN_Pos (8U) ?FSMC_BCR3_BURSTEN_Msk (0x1UL << FSMC_BCR3_BURSTEN_Pos) ?FSMC_BCR3_BURSTEN FSMC_BCR3_BURSTEN_Msk ?FSMC_BCR3_WAITPOL_Pos (9U) ?FSMC_BCR3_WAITPOL_Msk (0x1UL << FSMC_BCR3_WAITPOL_Pos) ?FSMC_BCR3_WAITPOL FSMC_BCR3_WAITPOL_Msk ?FSMC_BCR3_WRAPMOD_Pos (10U) ?FSMC_BCR3_WRAPMOD_Msk (0x1UL << FSMC_BCR3_WRAPMOD_Pos) ?FSMC_BCR3_WRAPMOD FSMC_BCR3_WRAPMOD_Msk ?FSMC_BCR3_WAITCFG_Pos (11U) ?FSMC_BCR3_WAITCFG_Msk (0x1UL << FSMC_BCR3_WAITCFG_Pos) ?FSMC_BCR3_WAITCFG FSMC_BCR3_WAITCFG_Msk ?FSMC_BCR3_WREN_Pos (12U) ?FSMC_BCR3_WREN_Msk (0x1UL << FSMC_BCR3_WREN_Pos) ?FSMC_BCR3_WREN FSMC_BCR3_WREN_Msk ?FSMC_BCR3_WAITEN_Pos (13U) ?FSMC_BCR3_WAITEN_Msk (0x1UL << FSMC_BCR3_WAITEN_Pos) ?FSMC_BCR3_WAITEN FSMC_BCR3_WAITEN_Msk ?FSMC_BCR3_EXTMOD_Pos (14U) ?FSMC_BCR3_EXTMOD_Msk (0x1UL << FSMC_BCR3_EXTMOD_Pos) ?FSMC_BCR3_EXTMOD FSMC_BCR3_EXTMOD_Msk ?FSMC_BCR3_ASYNCWAIT_Pos (15U) ?FSMC_BCR3_ASYNCWAIT_Msk (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos) ?FSMC_BCR3_ASYNCWAIT FSMC_BCR3_ASYNCWAIT_Msk ?FSMC_BCR3_CPSIZE_Pos (16U) ?FSMC_BCR3_CPSIZE_Msk (0x7UL << FSMC_BCR3_CPSIZE_Pos) ?FSMC_BCR3_CPSIZE FSMC_BCR3_CPSIZE_Msk ?FSMC_BCR3_CPSIZE_0 (0x1UL << FSMC_BCR3_CPSIZE_Pos) ?FSMC_BCR3_CPSIZE_1 (0x2UL << FSMC_BCR3_CPSIZE_Pos) ?FSMC_BCR3_CPSIZE_2 (0x4UL << FSMC_BCR3_CPSIZE_Pos) ?FSMC_BCR3_CBURSTRW_Pos (19U) ?FSMC_BCR3_CBURSTRW_Msk (0x1UL << FSMC_BCR3_CBURSTRW_Pos) ?FSMC_BCR3_CBURSTRW FSMC_BCR3_CBURSTRW_Msk ?FSMC_BCR4_MBKEN_Pos (0U) ?FSMC_BCR4_MBKEN_Msk (0x1UL << FSMC_BCR4_MBKEN_Pos) ?FSMC_BCR4_MBKEN FSMC_BCR4_MBKEN_Msk ?FSMC_BCR4_MUXEN_Pos (1U) ?FSMC_BCR4_MUXEN_Msk (0x1UL << FSMC_BCR4_MUXEN_Pos) ?FSMC_BCR4_MUXEN FSMC_BCR4_MUXEN_Msk ?FSMC_BCR4_MTYP_Pos (2U) ?FSMC_BCR4_MTYP_Msk (0x3UL << FSMC_BCR4_MTYP_Pos) ?FSMC_BCR4_MTYP FSMC_BCR4_MTYP_Msk ?FSMC_BCR4_MTYP_0 (0x1UL << FSMC_BCR4_MTYP_Pos) ?FSMC_BCR4_MTYP_1 (0x2UL << FSMC_BCR4_MTYP_Pos) ?FSMC_BCR4_MWID_Pos (4U) ?FSMC_BCR4_MWID_Msk (0x3UL << FSMC_BCR4_MWID_Pos) ?FSMC_BCR4_MWID FSMC_BCR4_MWID_Msk ?FSMC_BCR4_MWID_0 (0x1UL << FSMC_BCR4_MWID_Pos) ?FSMC_BCR4_MWID_1 (0x2UL << FSMC_BCR4_MWID_Pos) ÿ6FSMC_BCR4_FACCEN_Pos (6U) €7FSMC_BCR4_FACCEN_Msk (0x1UL << FSMC_BCR4_FACCEN_Pos) ?FSMC_BCR4_FACCEN FSMC_BCR4_FACCEN_Msk ?FSMC_BCR4_BURSTEN_Pos (8U) ?FSMC_BCR4_BURSTEN_Msk (0x1UL << FSMC_BCR4_BURSTEN_Pos) ?FSMC_BCR4_BURSTEN FSMC_BCR4_BURSTEN_Msk ?FSMC_BCR4_WAITPOL_Pos (9U) ?FSMC_BCR4_WAITPOL_Msk (0x1UL << FSMC_BCR4_WAITPOL_Pos) ?FSMC_BCR4_WAITPOL FSMC_BCR4_WAITPOL_Msk ?FSMC_BCR4_WRAPMOD_Pos (10U) ?FSMC_BCR4_WRAPMOD_Msk (0x1UL << FSMC_BCR4_WRAPMOD_Pos) ?FSMC_BCR4_WRAPMOD FSMC_BCR4_WRAPMOD_Msk ?FSMC_BCR4_WAITCFG_Pos (11U) ?FSMC_BCR4_WAITCFG_Msk (0x1UL << FSMC_BCR4_WAITCFG_Pos) ?FSMC_BCR4_WAITCFG FSMC_BCR4_WAITCFG_Msk ?FSMC_BCR4_WREN_Pos (12U) ?FSMC_BCR4_WREN_Msk (0x1UL << FSMC_BCR4_WREN_Pos) ?FSMC_BCR4_WREN FSMC_BCR4_WREN_Msk ?FSMC_BCR4_WAITEN_Pos (13U) ?FSMC_BCR4_WAITEN_Msk (0x1UL << FSMC_BCR4_WAITEN_Pos) ?FSMC_BCR4_WAITEN FSMC_BCR4_WAITEN_Msk ?FSMC_BCR4_EXTMOD_Pos (14U) ?FSMC_BCR4_EXTMOD_Msk (0x1UL << FSMC_BCR4_EXTMOD_Pos) ?FSMC_BCR4_EXTMOD FSMC_BCR4_EXTMOD_Msk ?FSMC_BCR4_ASYNCWAIT_Pos (15U) ?FSMC_BCR4_ASYNCWAIT_Msk (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos) ?FSMC_BCR4_ASYNCWAIT FSMC_BCR4_ASYNCWAIT_Msk ?FSMC_BCR4_CPSIZE_Pos (16U) ?FSMC_BCR4_CPSIZE_Msk (0x7UL << FSMC_BCR4_CPSIZE_Pos) ?FSMC_BCR4_CPSIZE FSMC_BCR4_CPSIZE_Msk ?FSMC_BCR4_CPSIZE_0 (0x1UL << FSMC_BCR4_CPSIZE_Pos) ?FSMC_BCR4_CPSIZE_1 (0x2UL << FSMC_BCR4_CPSIZE_Pos) ?FSMC_BCR4_CPSIZE_2 (0x4UL << FSMC_BCR4_CPSIZE_Pos) ?FSMC_BCR4_CBURSTRW_Pos (19U) ?FSMC_BCR4_CBURSTRW_Msk (0x1UL << FSMC_BCR4_CBURSTRW_Pos) ?FSMC_BCR4_CBURSTRW FSMC_BCR4_CBURSTRW_Msk ?FSMC_BTR1_ADDSET_Pos (0U) ?FSMC_BTR1_ADDSET_Msk (0xFUL << FSMC_BTR1_ADDSET_Pos) ?FSMC_BTR1_ADDSET FSMC_BTR1_ADDSET_Msk ?FSMC_BTR1_ADDSET_0 (0x1UL << FSMC_BTR1_ADDSET_Pos) ?FSMC_BTR1_ADDSET_1 (0x2UL << FSMC_BTR1_ADDSET_Pos) ?FSMC_BTR1_ADDSET_2 (0x4UL << FSMC_BTR1_ADDSET_Pos) ?FSMC_BTR1_ADDSET_3 (0x8UL << FSMC_BTR1_ADDSET_Pos) ?FSMC_BTR1_ADDHLD_Pos (4U) ?FSMC_BTR1_ADDHLD_Msk (0xFUL << FSMC_BTR1_ADDHLD_Pos) ?FSMC_BTR1_ADDHLD FSMC_BTR1_ADDHLD_Msk ?FSMC_BTR1_ADDHLD_0 (0x1UL << FSMC_BTR1_ADDHLD_Pos) ?FSMC_BTR1_ADDHLD_1 (0x2UL << FSMC_BTR1_ADDHLD_Pos) ?FSMC_BTR1_ADDHLD_2 (0x4UL << FSMC_BTR1_ADDHLD_Pos) ?FSMC_BTR1_ADDHLD_3 (0x8UL << FSMC_BTR1_ADDHLD_Pos) ?FSMC_BTR1_DATAST_Pos (8U) ?FSMC_BTR1_DATAST_Msk (0xFFUL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST FSMC_BTR1_DATAST_Msk ?FSMC_BTR1_DATAST_0 (0x01UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST_1 (0x02UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST_2 (0x04UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST_3 (0x08UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST_4 (0x10UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST_5 (0x20UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST_6 (0x40UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_DATAST_7 (0x80UL << FSMC_BTR1_DATAST_Pos) ?FSMC_BTR1_BUSTURN_Pos (16U) ?FSMC_BTR1_BUSTURN_Msk (0xFUL << FSMC_BTR1_BUSTURN_Pos) ?FSMC_BTR1_BUSTURN FSMC_BTR1_BUSTURN_Msk ?FSMC_BTR1_BUSTURN_0 (0x1UL << FSMC_BTR1_BUSTURN_Pos) ?FSMC_BTR1_BUSTURN_1 (0x2UL << FSMC_BTR1_BUSTURN_Pos) ?FSMC_BTR1_BUSTURN_2 (0x4UL << FSMC_BTR1_BUSTURN_Pos) ?FSMC_BTR1_BUSTURN_3 (0x8UL << FSMC_BTR1_BUSTURN_Pos) ?FSMC_BTR1_CLKDIV_Pos (20U) ?FSMC_BTR1_CLKDIV_Msk (0xFUL << FSMC_BTR1_CLKDIV_Pos) ?FSMC_BTR1_CLKDIV FSMC_BTR1_CLKDIV_Msk ?FSMC_BTR1_CLKDIV_0 (0x1UL << FSMC_BTR1_CLKDIV_Pos) ?FSMC_BTR1_CLKDIV_1 (0x2UL << FSMC_BTR1_CLKDIV_Pos) ?FSMC_BTR1_CLKDIV_2 (0x4UL << FSMC_BTR1_CLKDIV_Pos) ?FSMC_BTR1_CLKDIV_3 (0x8UL << FSMC_BTR1_CLKDIV_Pos) ?FSMC_BTR1_DATLAT_Pos (24U) ?FSMC_BTR1_DATLAT_Msk (0xFUL << FSMC_BTR1_DATLAT_Pos) ?FSMC_BTR1_DATLAT FSMC_BTR1_DATLAT_Msk ?FSMC_BTR1_DATLAT_0 (0x1UL << FSMC_BTR1_DATLAT_Pos) ?FSMC_BTR1_DATLAT_1 (0x2UL << FSMC_BTR1_DATLAT_Pos) ?FSMC_BTR1_DATLAT_2 (0x4UL << FSMC_BTR1_DATLAT_Pos) ?FSMC_BTR1_DATLAT_3 (0x8UL << FSMC_BTR1_DATLAT_Pos) ?FSMC_BTR1_ACCMOD_Pos (28U) ?FSMC_BTR1_ACCMOD_Msk (0x3UL << FSMC_BTR1_ACCMOD_Pos) ?FSMC_BTR1_ACCMOD FSMC_BTR1_ACCMOD_Msk ?FSMC_BTR1_ACCMOD_0 (0x1UL << FSMC_BTR1_ACCMOD_Pos) ?FSMC_BTR1_ACCMOD_1 (0x2UL << FSMC_BTR1_ACCMOD_Pos) ?FSMC_BTR2_ADDSET_Pos (0U) ?FSMC_BTR2_ADDSET_Msk (0xFUL << FSMC_BTR2_ADDSET_Pos) ?FSMC_BTR2_ADDSET FSMC_BTR2_ADDSET_Msk ?FSMC_BTR2_ADDSET_0 (0x1UL << FSMC_BTR2_ADDSET_Pos) ?FSMC_BTR2_ADDSET_1 (0x2UL << FSMC_BTR2_ADDSET_Pos) ?FSMC_BTR2_ADDSET_2 (0x4UL << FSMC_BTR2_ADDSET_Pos) ?FSMC_BTR2_ADDSET_3 (0x8UL << FSMC_BTR2_ADDSET_Pos) ?FSMC_BTR2_ADDHLD_Pos (4U) ?FSMC_BTR2_ADDHLD_Msk (0xFUL << FSMC_BTR2_ADDHLD_Pos) ?FSMC_BTR2_ADDHLD FSMC_BTR2_ADDHLD_Msk ?FSMC_BTR2_ADDHLD_0 (0x1UL << FSMC_BTR2_ADDHLD_Pos) ?FSMC_BTR2_ADDHLD_1 (0x2UL << FSMC_BTR2_ADDHLD_Pos) ?FSMC_BTR2_ADDHLD_2 (0x4UL << FSMC_BTR2_ADDHLD_Pos) ?FSMC_BTR2_ADDHLD_3 (0x8UL << FSMC_BTR2_ADDHLD_Pos) ?FSMC_BTR2_DATAST_Pos (8U) ?FSMC_BTR2_DATAST_Msk (0xFFUL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST FSMC_BTR2_DATAST_Msk ?FSMC_BTR2_DATAST_0 (0x01UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST_1 (0x02UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST_2 (0x04UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST_3 (0x08UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST_4 (0x10UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST_5 (0x20UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST_6 (0x40UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_DATAST_7 (0x80UL << FSMC_BTR2_DATAST_Pos) ?FSMC_BTR2_BUSTURN_Pos (16U) ?FSMC_BTR2_BUSTURN_Msk (0xFUL << FSMC_BTR2_BUSTURN_Pos) ?FSMC_BTR2_BUSTURN FSMC_BTR2_BUSTURN_Msk ÿ7FSMC_BTR2_BUSTURN_0 (0x1UL << FSMC_BTR2_BUSTURN_Pos) €8FSMC_BTR2_BUSTURN_1 (0x2UL << FSMC_BTR2_BUSTURN_Pos) ?FSMC_BTR2_BUSTURN_2 (0x4UL << FSMC_BTR2_BUSTURN_Pos) ?FSMC_BTR2_BUSTURN_3 (0x8UL << FSMC_BTR2_BUSTURN_Pos) ?FSMC_BTR2_CLKDIV_Pos (20U) ?FSMC_BTR2_CLKDIV_Msk (0xFUL << FSMC_BTR2_CLKDIV_Pos) ?FSMC_BTR2_CLKDIV FSMC_BTR2_CLKDIV_Msk ?FSMC_BTR2_CLKDIV_0 (0x1UL << FSMC_BTR2_CLKDIV_Pos) ?FSMC_BTR2_CLKDIV_1 (0x2UL << FSMC_BTR2_CLKDIV_Pos) ?FSMC_BTR2_CLKDIV_2 (0x4UL << FSMC_BTR2_CLKDIV_Pos) ?FSMC_BTR2_CLKDIV_3 (0x8UL << FSMC_BTR2_CLKDIV_Pos) ?FSMC_BTR2_DATLAT_Pos (24U) ?FSMC_BTR2_DATLAT_Msk (0xFUL << FSMC_BTR2_DATLAT_Pos) ?FSMC_BTR2_DATLAT FSMC_BTR2_DATLAT_Msk ?FSMC_BTR2_DATLAT_0 (0x1UL << FSMC_BTR2_DATLAT_Pos) ?FSMC_BTR2_DATLAT_1 (0x2UL << FSMC_BTR2_DATLAT_Pos) ?FSMC_BTR2_DATLAT_2 (0x4UL << FSMC_BTR2_DATLAT_Pos) ?FSMC_BTR2_DATLAT_3 (0x8UL << FSMC_BTR2_DATLAT_Pos) ?FSMC_BTR2_ACCMOD_Pos (28U) ?FSMC_BTR2_ACCMOD_Msk (0x3UL << FSMC_BTR2_ACCMOD_Pos) ?FSMC_BTR2_ACCMOD FSMC_BTR2_ACCMOD_Msk ?FSMC_BTR2_ACCMOD_0 (0x1UL << FSMC_BTR2_ACCMOD_Pos) ?FSMC_BTR2_ACCMOD_1 (0x2UL << FSMC_BTR2_ACCMOD_Pos) ?FSMC_BTR3_ADDSET_Pos (0U) ?FSMC_BTR3_ADDSET_Msk (0xFUL << FSMC_BTR3_ADDSET_Pos) ?FSMC_BTR3_ADDSET FSMC_BTR3_ADDSET_Msk ?FSMC_BTR3_ADDSET_0 (0x1UL << FSMC_BTR3_ADDSET_Pos) ?FSMC_BTR3_ADDSET_1 (0x2UL << FSMC_BTR3_ADDSET_Pos) ?FSMC_BTR3_ADDSET_2 (0x4UL << FSMC_BTR3_ADDSET_Pos) ?FSMC_BTR3_ADDSET_3 (0x8UL << FSMC_BTR3_ADDSET_Pos) ?FSMC_BTR3_ADDHLD_Pos (4U) ?FSMC_BTR3_ADDHLD_Msk (0xFUL << FSMC_BTR3_ADDHLD_Pos) ?FSMC_BTR3_ADDHLD FSMC_BTR3_ADDHLD_Msk ?FSMC_BTR3_ADDHLD_0 (0x1UL << FSMC_BTR3_ADDHLD_Pos) ?FSMC_BTR3_ADDHLD_1 (0x2UL << FSMC_BTR3_ADDHLD_Pos) ?FSMC_BTR3_ADDHLD_2 (0x4UL << FSMC_BTR3_ADDHLD_Pos) ?FSMC_BTR3_ADDHLD_3 (0x8UL << FSMC_BTR3_ADDHLD_Pos) ?FSMC_BTR3_DATAST_Pos (8U) ?FSMC_BTR3_DATAST_Msk (0xFFUL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST FSMC_BTR3_DATAST_Msk ?FSMC_BTR3_DATAST_0 (0x01UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST_1 (0x02UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST_2 (0x04UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST_3 (0x08UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST_4 (0x10UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST_5 (0x20UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST_6 (0x40UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_DATAST_7 (0x80UL << FSMC_BTR3_DATAST_Pos) ?FSMC_BTR3_BUSTURN_Pos (16U) ?FSMC_BTR3_BUSTURN_Msk (0xFUL << FSMC_BTR3_BUSTURN_Pos) ?FSMC_BTR3_BUSTURN FSMC_BTR3_BUSTURN_Msk ?FSMC_BTR3_BUSTURN_0 (0x1UL << FSMC_BTR3_BUSTURN_Pos) ?FSMC_BTR3_BUSTURN_1 (0x2UL << FSMC_BTR3_BUSTURN_Pos) ?FSMC_BTR3_BUSTURN_2 (0x4UL << FSMC_BTR3_BUSTURN_Pos) ?FSMC_BTR3_BUSTURN_3 (0x8UL << FSMC_BTR3_BUSTURN_Pos) ?FSMC_BTR3_CLKDIV_Pos (20U) ?FSMC_BTR3_CLKDIV_Msk (0xFUL << FSMC_BTR3_CLKDIV_Pos) ?FSMC_BTR3_CLKDIV FSMC_BTR3_CLKDIV_Msk ?FSMC_BTR3_CLKDIV_0 (0x1UL << FSMC_BTR3_CLKDIV_Pos) ?FSMC_BTR3_CLKDIV_1 (0x2UL << FSMC_BTR3_CLKDIV_Pos) ?FSMC_BTR3_CLKDIV_2 (0x4UL << FSMC_BTR3_CLKDIV_Pos) ?FSMC_BTR3_CLKDIV_3 (0x8UL << FSMC_BTR3_CLKDIV_Pos) ?FSMC_BTR3_DATLAT_Pos (24U) ?FSMC_BTR3_DATLAT_Msk (0xFUL << FSMC_BTR3_DATLAT_Pos) ?FSMC_BTR3_DATLAT FSMC_BTR3_DATLAT_Msk ?FSMC_BTR3_DATLAT_0 (0x1UL << FSMC_BTR3_DATLAT_Pos) ?FSMC_BTR3_DATLAT_1 (0x2UL << FSMC_BTR3_DATLAT_Pos) ?FSMC_BTR3_DATLAT_2 (0x4UL << FSMC_BTR3_DATLAT_Pos) ?FSMC_BTR3_DATLAT_3 (0x8UL << FSMC_BTR3_DATLAT_Pos) ?FSMC_BTR3_ACCMOD_Pos (28U) ?FSMC_BTR3_ACCMOD_Msk (0x3UL << FSMC_BTR3_ACCMOD_Pos) ?FSMC_BTR3_ACCMOD FSMC_BTR3_ACCMOD_Msk ?FSMC_BTR3_ACCMOD_0 (0x1UL << FSMC_BTR3_ACCMOD_Pos) ?FSMC_BTR3_ACCMOD_1 (0x2UL << FSMC_BTR3_ACCMOD_Pos) ?FSMC_BTR4_ADDSET_Pos (0U) ?FSMC_BTR4_ADDSET_Msk (0xFUL << FSMC_BTR4_ADDSET_Pos) ?FSMC_BTR4_ADDSET FSMC_BTR4_ADDSET_Msk ?FSMC_BTR4_ADDSET_0 (0x1UL << FSMC_BTR4_ADDSET_Pos) ?FSMC_BTR4_ADDSET_1 (0x2UL << FSMC_BTR4_ADDSET_Pos) ?FSMC_BTR4_ADDSET_2 (0x4UL << FSMC_BTR4_ADDSET_Pos) ?FSMC_BTR4_ADDSET_3 (0x8UL << FSMC_BTR4_ADDSET_Pos) ?FSMC_BTR4_ADDHLD_Pos (4U) ?FSMC_BTR4_ADDHLD_Msk (0xFUL << FSMC_BTR4_ADDHLD_Pos) ?FSMC_BTR4_ADDHLD FSMC_BTR4_ADDHLD_Msk ?FSMC_BTR4_ADDHLD_0 (0x1UL << FSMC_BTR4_ADDHLD_Pos) ?FSMC_BTR4_ADDHLD_1 (0x2UL << FSMC_BTR4_ADDHLD_Pos) ?FSMC_BTR4_ADDHLD_2 (0x4UL << FSMC_BTR4_ADDHLD_Pos) ?FSMC_BTR4_ADDHLD_3 (0x8UL << FSMC_BTR4_ADDHLD_Pos) ?FSMC_BTR4_DATAST_Pos (8U) ?FSMC_BTR4_DATAST_Msk (0xFFUL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST FSMC_BTR4_DATAST_Msk ?FSMC_BTR4_DATAST_0 (0x01UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST_1 (0x02UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST_2 (0x04UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST_3 (0x08UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST_4 (0x10UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST_5 (0x20UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST_6 (0x40UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_DATAST_7 (0x80UL << FSMC_BTR4_DATAST_Pos) ?FSMC_BTR4_BUSTURN_Pos (16U) ?FSMC_BTR4_BUSTURN_Msk (0xFUL << FSMC_BTR4_BUSTURN_Pos) ?FSMC_BTR4_BUSTURN FSMC_BTR4_BUSTURN_Msk ?FSMC_BTR4_BUSTURN_0 (0x1UL << FSMC_BTR4_BUSTURN_Pos) ?FSMC_BTR4_BUSTURN_1 (0x2UL << FSMC_BTR4_BUSTURN_Pos) ?FSMC_BTR4_BUSTURN_2 (0x4UL << FSMC_BTR4_BUSTURN_Pos) ?FSMC_BTR4_BUSTURN_3 (0x8UL << FSMC_BTR4_BUSTURN_Pos) ?FSMC_BTR4_CLKDIV_Pos (20U) ?FSMC_BTR4_CLKDIV_Msk (0xFUL << FSMC_BTR4_CLKDIV_Pos) ?FSMC_BTR4_CLKDIV FSMC_BTR4_CLKDIV_Msk ?FSMC_BTR4_CLKDIV_0 (0x1UL << FSMC_BTR4_CLKDIV_Pos) ?FSMC_BTR4_CLKDIV_1 (0x2UL << FSMC_BTR4_CLKDIV_Pos) ÿ8FSMC_BTR4_CLKDIV_2 (0x4UL << FSMC_BTR4_CLKDIV_Pos) €9FSMC_BTR4_CLKDIV_3 (0x8UL << FSMC_BTR4_CLKDIV_Pos) ?FSMC_BTR4_DATLAT_Pos (24U) ?FSMC_BTR4_DATLAT_Msk (0xFUL << FSMC_BTR4_DATLAT_Pos) ?FSMC_BTR4_DATLAT FSMC_BTR4_DATLAT_Msk ?FSMC_BTR4_DATLAT_0 (0x1UL << FSMC_BTR4_DATLAT_Pos) ?FSMC_BTR4_DATLAT_1 (0x2UL << FSMC_BTR4_DATLAT_Pos) ?FSMC_BTR4_DATLAT_2 (0x4UL << FSMC_BTR4_DATLAT_Pos) ?FSMC_BTR4_DATLAT_3 (0x8UL << FSMC_BTR4_DATLAT_Pos) ?FSMC_BTR4_ACCMOD_Pos (28U) ?FSMC_BTR4_ACCMOD_Msk (0x3UL << FSMC_BTR4_ACCMOD_Pos) ?FSMC_BTR4_ACCMOD FSMC_BTR4_ACCMOD_Msk ?FSMC_BTR4_ACCMOD_0 (0x1UL << FSMC_BTR4_ACCMOD_Pos) ?FSMC_BTR4_ACCMOD_1 (0x2UL << FSMC_BTR4_ACCMOD_Pos) ?FSMC_BWTR1_ADDSET_Pos (0U) ?FSMC_BWTR1_ADDSET_Msk (0xFUL << FSMC_BWTR1_ADDSET_Pos) ?FSMC_BWTR1_ADDSET FSMC_BWTR1_ADDSET_Msk ?FSMC_BWTR1_ADDSET_0 (0x1UL << FSMC_BWTR1_ADDSET_Pos) ?FSMC_BWTR1_ADDSET_1 (0x2UL << FSMC_BWTR1_ADDSET_Pos) ?FSMC_BWTR1_ADDSET_2 (0x4UL << FSMC_BWTR1_ADDSET_Pos) ?FSMC_BWTR1_ADDSET_3 (0x8UL << FSMC_BWTR1_ADDSET_Pos) ?FSMC_BWTR1_ADDHLD_Pos (4U) ?FSMC_BWTR1_ADDHLD_Msk (0xFUL << FSMC_BWTR1_ADDHLD_Pos) ?FSMC_BWTR1_ADDHLD FSMC_BWTR1_ADDHLD_Msk ?FSMC_BWTR1_ADDHLD_0 (0x1UL << FSMC_BWTR1_ADDHLD_Pos) ?FSMC_BWTR1_ADDHLD_1 (0x2UL << FSMC_BWTR1_ADDHLD_Pos) ?FSMC_BWTR1_ADDHLD_2 (0x4UL << FSMC_BWTR1_ADDHLD_Pos) ?FSMC_BWTR1_ADDHLD_3 (0x8UL << FSMC_BWTR1_ADDHLD_Pos) ?FSMC_BWTR1_DATAST_Pos (8U) ?FSMC_BWTR1_DATAST_Msk (0xFFUL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST FSMC_BWTR1_DATAST_Msk ?FSMC_BWTR1_DATAST_0 (0x01UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST_1 (0x02UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST_2 (0x04UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST_3 (0x08UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST_4 (0x10UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST_5 (0x20UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST_6 (0x40UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_DATAST_7 (0x80UL << FSMC_BWTR1_DATAST_Pos) ?FSMC_BWTR1_BUSTURN_Pos (16U) ?FSMC_BWTR1_BUSTURN_Msk (0xFUL << FSMC_BWTR1_BUSTURN_Pos) ?FSMC_BWTR1_BUSTURN FSMC_BWTR1_BUSTURN_Msk ?FSMC_BWTR1_BUSTURN_0 (0x1UL << FSMC_BWTR1_BUSTURN_Pos) ?FSMC_BWTR1_BUSTURN_1 (0x2UL << FSMC_BWTR1_BUSTURN_Pos) ?FSMC_BWTR1_BUSTURN_2 (0x4UL << FSMC_BWTR1_BUSTURN_Pos) ?FSMC_BWTR1_BUSTURN_3 (0x8UL << FSMC_BWTR1_BUSTURN_Pos) ?FSMC_BWTR1_ACCMOD_Pos (28U) ?FSMC_BWTR1_ACCMOD_Msk (0x3UL << FSMC_BWTR1_ACCMOD_Pos) ?FSMC_BWTR1_ACCMOD FSMC_BWTR1_ACCMOD_Msk ?FSMC_BWTR1_ACCMOD_0 (0x1UL << FSMC_BWTR1_ACCMOD_Pos) ?FSMC_BWTR1_ACCMOD_1 (0x2UL << FSMC_BWTR1_ACCMOD_Pos) ?FSMC_BWTR2_ADDSET_Pos (0U) ?FSMC_BWTR2_ADDSET_Msk (0xFUL << FSMC_BWTR2_ADDSET_Pos) ?FSMC_BWTR2_ADDSET FSMC_BWTR2_ADDSET_Msk ?FSMC_BWTR2_ADDSET_0 (0x1UL << FSMC_BWTR2_ADDSET_Pos) ?FSMC_BWTR2_ADDSET_1 (0x2UL << FSMC_BWTR2_ADDSET_Pos) ?FSMC_BWTR2_ADDSET_2 (0x4UL << FSMC_BWTR2_ADDSET_Pos) ?FSMC_BWTR2_ADDSET_3 (0x8UL << FSMC_BWTR2_ADDSET_Pos) ?FSMC_BWTR2_ADDHLD_Pos (4U) ?FSMC_BWTR2_ADDHLD_Msk (0xFUL << FSMC_BWTR2_ADDHLD_Pos) ?FSMC_BWTR2_ADDHLD FSMC_BWTR2_ADDHLD_Msk ?FSMC_BWTR2_ADDHLD_0 (0x1UL << FSMC_BWTR2_ADDHLD_Pos) ?FSMC_BWTR2_ADDHLD_1 (0x2UL << FSMC_BWTR2_ADDHLD_Pos) ?FSMC_BWTR2_ADDHLD_2 (0x4UL << FSMC_BWTR2_ADDHLD_Pos) ?FSMC_BWTR2_ADDHLD_3 (0x8UL << FSMC_BWTR2_ADDHLD_Pos) ?FSMC_BWTR2_DATAST_Pos (8U) ?FSMC_BWTR2_DATAST_Msk (0xFFUL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST FSMC_BWTR2_DATAST_Msk ?FSMC_BWTR2_DATAST_0 (0x01UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST_1 (0x02UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST_2 (0x04UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST_3 (0x08UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST_4 (0x10UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST_5 (0x20UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST_6 (0x40UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_DATAST_7 (0x80UL << FSMC_BWTR2_DATAST_Pos) ?FSMC_BWTR2_BUSTURN_Pos (16U) ?FSMC_BWTR2_BUSTURN_Msk (0xFUL << FSMC_BWTR2_BUSTURN_Pos) ?FSMC_BWTR2_BUSTURN FSMC_BWTR2_BUSTURN_Msk ?FSMC_BWTR2_BUSTURN_0 (0x1UL << FSMC_BWTR2_BUSTURN_Pos) ?FSMC_BWTR2_BUSTURN_1 (0x2UL << FSMC_BWTR2_BUSTURN_Pos) ?FSMC_BWTR2_BUSTURN_2 (0x4UL << FSMC_BWTR2_BUSTURN_Pos) ?FSMC_BWTR2_BUSTURN_3 (0x8UL << FSMC_BWTR2_BUSTURN_Pos) ?FSMC_BWTR2_ACCMOD_Pos (28U) ?FSMC_BWTR2_ACCMOD_Msk (0x3UL << FSMC_BWTR2_ACCMOD_Pos) ?FSMC_BWTR2_ACCMOD FSMC_BWTR2_ACCMOD_Msk ?FSMC_BWTR2_ACCMOD_0 (0x1UL << FSMC_BWTR2_ACCMOD_Pos) ?FSMC_BWTR2_ACCMOD_1 (0x2UL << FSMC_BWTR2_ACCMOD_Pos) ?FSMC_BWTR3_ADDSET_Pos (0U) ?FSMC_BWTR3_ADDSET_Msk (0xFUL << FSMC_BWTR3_ADDSET_Pos) ?FSMC_BWTR3_ADDSET FSMC_BWTR3_ADDSET_Msk ?FSMC_BWTR3_ADDSET_0 (0x1UL << FSMC_BWTR3_ADDSET_Pos) ?FSMC_BWTR3_ADDSET_1 (0x2UL << FSMC_BWTR3_ADDSET_Pos) ?FSMC_BWTR3_ADDSET_2 (0x4UL << FSMC_BWTR3_ADDSET_Pos) ?FSMC_BWTR3_ADDSET_3 (0x8UL << FSMC_BWTR3_ADDSET_Pos) ?FSMC_BWTR3_ADDHLD_Pos (4U) ?FSMC_BWTR3_ADDHLD_Msk (0xFUL << FSMC_BWTR3_ADDHLD_Pos) ?FSMC_BWTR3_ADDHLD FSMC_BWTR3_ADDHLD_Msk ?FSMC_BWTR3_ADDHLD_0 (0x1UL << FSMC_BWTR3_ADDHLD_Pos) ?FSMC_BWTR3_ADDHLD_1 (0x2UL << FSMC_BWTR3_ADDHLD_Pos) ?FSMC_BWTR3_ADDHLD_2 (0x4UL << FSMC_BWTR3_ADDHLD_Pos) ?FSMC_BWTR3_ADDHLD_3 (0x8UL << FSMC_BWTR3_ADDHLD_Pos) ?FSMC_BWTR3_DATAST_Pos (8U) ?FSMC_BWTR3_DATAST_Msk (0xFFUL << FSMC_BWTR3_DATAST_Pos) ?FSMC_BWTR3_DATAST FSMC_BWTR3_DATAST_Msk ?FSMC_BWTR3_DATAST_0 (0x01UL << FSMC_BWTR3_DATAST_Pos) ?FSMC_BWTR3_DATAST_1 (0x02UL << FSMC_BWTR3_DATAST_Pos) ?FSMC_BWTR3_DATAST_2 (0x04UL << FSMC_BWTR3_DATAST_Pos) ?FSMC_BWTR3_DATAST_3 (0x08UL << FSMC_BWTR3_DATAST_Pos) ?FSMC_BWTR3_DATAST_4 (0x10UL << FSMC_BWTR3_DATAST_Pos) ÿ9FSMC_BWTR3_DATAST_5 (0x20UL << FSMC_BWTR3_DATAST_Pos) €:FSMC_BWTR3_DATAST_6 (0x40UL << FSMC_BWTR3_DATAST_Pos) ?FSMC_BWTR3_DATAST_7 (0x80UL << FSMC_BWTR3_DATAST_Pos) ?FSMC_BWTR3_BUSTURN_Pos (16U) ?FSMC_BWTR3_BUSTURN_Msk (0xFUL << FSMC_BWTR3_BUSTURN_Pos) ?FSMC_BWTR3_BUSTURN FSMC_BWTR3_BUSTURN_Msk ?FSMC_BWTR3_BUSTURN_0 (0x1UL << FSMC_BWTR3_BUSTURN_Pos) ?FSMC_BWTR3_BUSTURN_1 (0x2UL << FSMC_BWTR3_BUSTURN_Pos) ?FSMC_BWTR3_BUSTURN_2 (0x4UL << FSMC_BWTR3_BUSTURN_Pos) ?FSMC_BWTR3_BUSTURN_3 (0x8UL << FSMC_BWTR3_BUSTURN_Pos) ?FSMC_BWTR3_ACCMOD_Pos (28U) ?FSMC_BWTR3_ACCMOD_Msk (0x3UL << FSMC_BWTR3_ACCMOD_Pos) ?FSMC_BWTR3_ACCMOD FSMC_BWTR3_ACCMOD_Msk ?FSMC_BWTR3_ACCMOD_0 (0x1UL << FSMC_BWTR3_ACCMOD_Pos) ?FSMC_BWTR3_ACCMOD_1 (0x2UL << FSMC_BWTR3_ACCMOD_Pos) ?FSMC_BWTR4_ADDSET_Pos (0U) ?FSMC_BWTR4_ADDSET_Msk (0xFUL << FSMC_BWTR4_ADDSET_Pos) ?FSMC_BWTR4_ADDSET FSMC_BWTR4_ADDSET_Msk ?FSMC_BWTR4_ADDSET_0 (0x1UL << FSMC_BWTR4_ADDSET_Pos) ?FSMC_BWTR4_ADDSET_1 (0x2UL << FSMC_BWTR4_ADDSET_Pos) ?FSMC_BWTR4_ADDSET_2 (0x4UL << FSMC_BWTR4_ADDSET_Pos) ?FSMC_BWTR4_ADDSET_3 (0x8UL << FSMC_BWTR4_ADDSET_Pos) ?FSMC_BWTR4_ADDHLD_Pos (4U) ?FSMC_BWTR4_ADDHLD_Msk (0xFUL << FSMC_BWTR4_ADDHLD_Pos) ?FSMC_BWTR4_ADDHLD FSMC_BWTR4_ADDHLD_Msk ?FSMC_BWTR4_ADDHLD_0 (0x1UL << FSMC_BWTR4_ADDHLD_Pos) ?FSMC_BWTR4_ADDHLD_1 (0x2UL << FSMC_BWTR4_ADDHLD_Pos) ?FSMC_BWTR4_ADDHLD_2 (0x4UL << FSMC_BWTR4_ADDHLD_Pos) ?FSMC_BWTR4_ADDHLD_3 (0x8UL << FSMC_BWTR4_ADDHLD_Pos) ?FSMC_BWTR4_DATAST_Pos (8U) ?FSMC_BWTR4_DATAST_Msk (0xFFUL << FSMC_BWTR4_DATAST_Pos) ?FSMC_BWTR4_DATAST FSMC_BWTR4_DATAST_Msk ?FSMC_BWTR4_DATAST_0 0x00000100U ?FSMC_BWTR4_DATAST_1 0x00000200U ?FSMC_BWTR4_DATAST_2 0x00000400U ?FSMC_BWTR4_DATAST_3 0x00000800U ?FSMC_BWTR4_DATAST_4 0x00001000U ?FSMC_BWTR4_DATAST_5 0x00002000U ?FSMC_BWTR4_DATAST_6 0x00004000U ?FSMC_BWTR4_DATAST_7 0x00008000U ?FSMC_BWTR4_BUSTURN_Pos (16U) ?FSMC_BWTR4_BUSTURN_Msk (0xFUL << FSMC_BWTR4_BUSTURN_Pos) ?FSMC_BWTR4_BUSTURN FSMC_BWTR4_BUSTURN_Msk ?FSMC_BWTR4_BUSTURN_0 (0x1UL << FSMC_BWTR4_BUSTURN_Pos) ?FSMC_BWTR4_BUSTURN_1 (0x2UL << FSMC_BWTR4_BUSTURN_Pos) ?FSMC_BWTR4_BUSTURN_2 (0x4UL << FSMC_BWTR4_BUSTURN_Pos) ?FSMC_BWTR4_BUSTURN_3 (0x8UL << FSMC_BWTR4_BUSTURN_Pos) ?FSMC_BWTR4_ACCMOD_Pos (28U) ?FSMC_BWTR4_ACCMOD_Msk (0x3UL << FSMC_BWTR4_ACCMOD_Pos) ?FSMC_BWTR4_ACCMOD FSMC_BWTR4_ACCMOD_Msk ?FSMC_BWTR4_ACCMOD_0 (0x1UL << FSMC_BWTR4_ACCMOD_Pos) ?FSMC_BWTR4_ACCMOD_1 (0x2UL << FSMC_BWTR4_ACCMOD_Pos) ?FSMC_PCR2_PWAITEN_Pos (1U) ?FSMC_PCR2_PWAITEN_Msk (0x1UL << FSMC_PCR2_PWAITEN_Pos) ?FSMC_PCR2_PWAITEN FSMC_PCR2_PWAITEN_Msk ?FSMC_PCR2_PBKEN_Pos (2U) ?FSMC_PCR2_PBKEN_Msk (0x1UL << FSMC_PCR2_PBKEN_Pos) ?FSMC_PCR2_PBKEN FSMC_PCR2_PBKEN_Msk ?FSMC_PCR2_PTYP_Pos (3U) ?FSMC_PCR2_PTYP_Msk (0x1UL << FSMC_PCR2_PTYP_Pos) ?FSMC_PCR2_PTYP FSMC_PCR2_PTYP_Msk ?FSMC_PCR2_PWID_Pos (4U) ?FSMC_PCR2_PWID_Msk (0x3UL << FSMC_PCR2_PWID_Pos) ?FSMC_PCR2_PWID FSMC_PCR2_PWID_Msk ?FSMC_PCR2_PWID_0 (0x1UL << FSMC_PCR2_PWID_Pos) ?FSMC_PCR2_PWID_1 (0x2UL << FSMC_PCR2_PWID_Pos) ?FSMC_PCR2_ECCEN_Pos (6U) ?FSMC_PCR2_ECCEN_Msk (0x1UL << FSMC_PCR2_ECCEN_Pos) ?FSMC_PCR2_ECCEN FSMC_PCR2_ECCEN_Msk ?FSMC_PCR2_TCLR_Pos (9U) ?FSMC_PCR2_TCLR_Msk (0xFUL << FSMC_PCR2_TCLR_Pos) ?FSMC_PCR2_TCLR FSMC_PCR2_TCLR_Msk ?FSMC_PCR2_TCLR_0 (0x1UL << FSMC_PCR2_TCLR_Pos) ?FSMC_PCR2_TCLR_1 (0x2UL << FSMC_PCR2_TCLR_Pos) ?FSMC_PCR2_TCLR_2 (0x4UL << FSMC_PCR2_TCLR_Pos) ?FSMC_PCR2_TCLR_3 (0x8UL << FSMC_PCR2_TCLR_Pos) ?FSMC_PCR2_TAR_Pos (13U) ?FSMC_PCR2_TAR_Msk (0xFUL << FSMC_PCR2_TAR_Pos) ?FSMC_PCR2_TAR FSMC_PCR2_TAR_Msk ?FSMC_PCR2_TAR_0 (0x1UL << FSMC_PCR2_TAR_Pos) ?FSMC_PCR2_TAR_1 (0x2UL << FSMC_PCR2_TAR_Pos) ?FSMC_PCR2_TAR_2 (0x4UL << FSMC_PCR2_TAR_Pos) ?FSMC_PCR2_TAR_3 (0x8UL << FSMC_PCR2_TAR_Pos) ?FSMC_PCR2_ECCPS_Pos (17U) ?FSMC_PCR2_ECCPS_Msk (0x7UL << FSMC_PCR2_ECCPS_Pos) ?FSMC_PCR2_ECCPS FSMC_PCR2_ECCPS_Msk ?FSMC_PCR2_ECCPS_0 (0x1UL << FSMC_PCR2_ECCPS_Pos) ?FSMC_PCR2_ECCPS_1 (0x2UL << FSMC_PCR2_ECCPS_Pos) ?FSMC_PCR2_ECCPS_2 (0x4UL << FSMC_PCR2_ECCPS_Pos) ?FSMC_PCR3_PWAITEN_Pos (1U) ?FSMC_PCR3_PWAITEN_Msk (0x1UL << FSMC_PCR3_PWAITEN_Pos) ?FSMC_PCR3_PWAITEN FSMC_PCR3_PWAITEN_Msk ?FSMC_PCR3_PBKEN_Pos (2U) ?FSMC_PCR3_PBKEN_Msk (0x1UL << FSMC_PCR3_PBKEN_Pos) ?FSMC_PCR3_PBKEN FSMC_PCR3_PBKEN_Msk ?FSMC_PCR3_PTYP_Pos (3U) ?FSMC_PCR3_PTYP_Msk (0x1UL << FSMC_PCR3_PTYP_Pos) ?FSMC_PCR3_PTYP FSMC_PCR3_PTYP_Msk ?FSMC_PCR3_PWID_Pos (4U) ?FSMC_PCR3_PWID_Msk (0x3UL << FSMC_PCR3_PWID_Pos) ?FSMC_PCR3_PWID FSMC_PCR3_PWID_Msk ?FSMC_PCR3_PWID_0 (0x1UL << FSMC_PCR3_PWID_Pos) ?FSMC_PCR3_PWID_1 (0x2UL << FSMC_PCR3_PWID_Pos) ?FSMC_PCR3_ECCEN_Pos (6U) ?FSMC_PCR3_ECCEN_Msk (0x1UL << FSMC_PCR3_ECCEN_Pos) ?FSMC_PCR3_ECCEN FSMC_PCR3_ECCEN_Msk ?FSMC_PCR3_TCLR_Pos (9U) ?FSMC_PCR3_TCLR_Msk (0xFUL << FSMC_PCR3_TCLR_Pos) ÿ:FSMC_PCR3_TCLR FSMC_PCR3_TCLR_Msk €;FSMC_PCR3_TCLR_0 (0x1UL << FSMC_PCR3_TCLR_Pos) ?FSMC_PCR3_TCLR_1 (0x2UL << FSMC_PCR3_TCLR_Pos) ?FSMC_PCR3_TCLR_2 (0x4UL << FSMC_PCR3_TCLR_Pos) ?FSMC_PCR3_TCLR_3 (0x8UL << FSMC_PCR3_TCLR_Pos) ?FSMC_PCR3_TAR_Pos (13U) ?FSMC_PCR3_TAR_Msk (0xFUL << FSMC_PCR3_TAR_Pos) ?FSMC_PCR3_TAR FSMC_PCR3_TAR_Msk ?FSMC_PCR3_TAR_0 (0x1UL << FSMC_PCR3_TAR_Pos) ?FSMC_PCR3_TAR_1 (0x2UL << FSMC_PCR3_TAR_Pos) ?FSMC_PCR3_TAR_2 (0x4UL << FSMC_PCR3_TAR_Pos) ?FSMC_PCR3_TAR_3 (0x8UL << FSMC_PCR3_TAR_Pos) ?FSMC_PCR3_ECCPS_Pos (17U) ?FSMC_PCR3_ECCPS_Msk (0x7UL << FSMC_PCR3_ECCPS_Pos) ?FSMC_PCR3_ECCPS FSMC_PCR3_ECCPS_Msk ?FSMC_PCR3_ECCPS_0 (0x1UL << FSMC_PCR3_ECCPS_Pos) ?FSMC_PCR3_ECCPS_1 (0x2UL << FSMC_PCR3_ECCPS_Pos) ?FSMC_PCR3_ECCPS_2 (0x4UL << FSMC_PCR3_ECCPS_Pos) ?FSMC_PCR4_PWAITEN_Pos (1U) ?FSMC_PCR4_PWAITEN_Msk (0x1UL << FSMC_PCR4_PWAITEN_Pos) ?FSMC_PCR4_PWAITEN FSMC_PCR4_PWAITEN_Msk ?FSMC_PCR4_PBKEN_Pos (2U) ?FSMC_PCR4_PBKEN_Msk (0x1UL << FSMC_PCR4_PBKEN_Pos) ?FSMC_PCR4_PBKEN FSMC_PCR4_PBKEN_Msk ?FSMC_PCR4_PTYP_Pos (3U) ?FSMC_PCR4_PTYP_Msk (0x1UL << FSMC_PCR4_PTYP_Pos) ?FSMC_PCR4_PTYP FSMC_PCR4_PTYP_Msk ?FSMC_PCR4_PWID_Pos (4U) ?FSMC_PCR4_PWID_Msk (0x3UL << FSMC_PCR4_PWID_Pos) ?FSMC_PCR4_PWID FSMC_PCR4_PWID_Msk ?FSMC_PCR4_PWID_0 (0x1UL << FSMC_PCR4_PWID_Pos) ?FSMC_PCR4_PWID_1 (0x2UL << FSMC_PCR4_PWID_Pos) ?FSMC_PCR4_ECCEN_Pos (6U) ?FSMC_PCR4_ECCEN_Msk (0x1UL << FSMC_PCR4_ECCEN_Pos) ?FSMC_PCR4_ECCEN FSMC_PCR4_ECCEN_Msk ?FSMC_PCR4_TCLR_Pos (9U) ?FSMC_PCR4_TCLR_Msk (0xFUL << FSMC_PCR4_TCLR_Pos) ?FSMC_PCR4_TCLR FSMC_PCR4_TCLR_Msk ?FSMC_PCR4_TCLR_0 (0x1UL << FSMC_PCR4_TCLR_Pos) ?FSMC_PCR4_TCLR_1 (0x2UL << FSMC_PCR4_TCLR_Pos) ?FSMC_PCR4_TCLR_2 (0x4UL << FSMC_PCR4_TCLR_Pos) ?FSMC_PCR4_TCLR_3 (0x8UL << FSMC_PCR4_TCLR_Pos) ?FSMC_PCR4_TAR_Pos (13U) ?FSMC_PCR4_TAR_Msk (0xFUL << FSMC_PCR4_TAR_Pos) ?FSMC_PCR4_TAR FSMC_PCR4_TAR_Msk ?FSMC_PCR4_TAR_0 (0x1UL << FSMC_PCR4_TAR_Pos) ?FSMC_PCR4_TAR_1 (0x2UL << FSMC_PCR4_TAR_Pos) ?FSMC_PCR4_TAR_2 (0x4UL << FSMC_PCR4_TAR_Pos) ?FSMC_PCR4_TAR_3 (0x8UL << FSMC_PCR4_TAR_Pos) ?FSMC_PCR4_ECCPS_Pos (17U) ?FSMC_PCR4_ECCPS_Msk (0x7UL << FSMC_PCR4_ECCPS_Pos) ?FSMC_PCR4_ECCPS FSMC_PCR4_ECCPS_Msk ?FSMC_PCR4_ECCPS_0 (0x1UL << FSMC_PCR4_ECCPS_Pos) ?FSMC_PCR4_ECCPS_1 (0x2UL << FSMC_PCR4_ECCPS_Pos) ?FSMC_PCR4_ECCPS_2 (0x4UL << FSMC_PCR4_ECCPS_Pos) ?FSMC_SR2_IRS_Pos (0U) ?FSMC_SR2_IRS_Msk (0x1UL << FSMC_SR2_IRS_Pos) ?FSMC_SR2_IRS FSMC_SR2_IRS_Msk ?FSMC_SR2_ILS_Pos (1U) ?FSMC_SR2_ILS_Msk (0x1UL << FSMC_SR2_ILS_Pos) ?FSMC_SR2_ILS FSMC_SR2_ILS_Msk ?FSMC_SR2_IFS_Pos (2U) ?FSMC_SR2_IFS_Msk (0x1UL << FSMC_SR2_IFS_Pos) ?FSMC_SR2_IFS FSMC_SR2_IFS_Msk ?FSMC_SR2_IREN_Pos (3U) ?FSMC_SR2_IREN_Msk (0x1UL << FSMC_SR2_IREN_Pos) ?FSMC_SR2_IREN FSMC_SR2_IREN_Msk ?FSMC_SR2_ILEN_Pos (4U) ?FSMC_SR2_ILEN_Msk (0x1UL << FSMC_SR2_ILEN_Pos) ?FSMC_SR2_ILEN FSMC_SR2_ILEN_Msk ?FSMC_SR2_IFEN_Pos (5U) ?FSMC_SR2_IFEN_Msk (0x1UL << FSMC_SR2_IFEN_Pos) ?FSMC_SR2_IFEN FSMC_SR2_IFEN_Msk ?FSMC_SR2_FEMPT_Pos (6U) ?FSMC_SR2_FEMPT_Msk (0x1UL << FSMC_SR2_FEMPT_Pos) ?FSMC_SR2_FEMPT FSMC_SR2_FEMPT_Msk ?FSMC_SR3_IRS_Pos (0U) ?FSMC_SR3_IRS_Msk (0x1UL << FSMC_SR3_IRS_Pos) ?FSMC_SR3_IRS FSMC_SR3_IRS_Msk ?FSMC_SR3_ILS_Pos (1U) ?FSMC_SR3_ILS_Msk (0x1UL << FSMC_SR3_ILS_Pos) ?FSMC_SR3_ILS FSMC_SR3_ILS_Msk ?FSMC_SR3_IFS_Pos (2U) ?FSMC_SR3_IFS_Msk (0x1UL << FSMC_SR3_IFS_Pos) ?FSMC_SR3_IFS FSMC_SR3_IFS_Msk ?FSMC_SR3_IREN_Pos (3U) ?FSMC_SR3_IREN_Msk (0x1UL << FSMC_SR3_IREN_Pos) ?FSMC_SR3_IREN FSMC_SR3_IREN_Msk ?FSMC_SR3_ILEN_Pos (4U) ?FSMC_SR3_ILEN_Msk (0x1UL << FSMC_SR3_ILEN_Pos) ?FSMC_SR3_ILEN FSMC_SR3_ILEN_Msk ?FSMC_SR3_IFEN_Pos (5U) ?FSMC_SR3_IFEN_Msk (0x1UL << FSMC_SR3_IFEN_Pos) ?FSMC_SR3_IFEN FSMC_SR3_IFEN_Msk ?FSMC_SR3_FEMPT_Pos (6U) ?FSMC_SR3_FEMPT_Msk (0x1UL << FSMC_SR3_FEMPT_Pos) ?FSMC_SR3_FEMPT FSMC_SR3_FEMPT_Msk ?FSMC_SR4_IRS_Pos (0U) ?FSMC_SR4_IRS_Msk (0x1UL << FSMC_SR4_IRS_Pos) ?FSMC_SR4_IRS FSMC_SR4_IRS_Msk ?FSMC_SR4_ILS_Pos (1U) ?FSMC_SR4_ILS_Msk (0x1UL << FSMC_SR4_ILS_Pos) ?FSMC_SR4_ILS FSMC_SR4_ILS_Msk ?FSMC_SR4_IFS_Pos (2U) ?FSMC_SR4_IFS_Msk (0x1UL << FSMC_SR4_IFS_Pos) ?FSMC_SR4_IFS FSMC_SR4_IFS_Msk ?FSMC_SR4_IREN_Pos (3U) ?FSMC_SR4_IREN_Msk (0x1UL << FSMC_SR4_IREN_Pos) ?FSMC_SR4_IREN FSMC_SR4_IREN_Msk ?FSMC_SR4_ILEN_Pos (4U) ?FSMC_SR4_ILEN_Msk (0x1UL << FSMC_SR4_ILEN_Pos) ?FSMC_SR4_ILEN FSMC_SR4_ILEN_Msk ?FSMC_SR4_IFEN_Pos (5U) ÿ;FSMC_SR4_IFEN_Msk (0x1UL << FSMC_SR4_IFEN_Pos) €<FSMC_SR4_IFEN FSMC_SR4_IFEN_Msk ?FSMC_SR4_FEMPT_Pos (6U) ?FSMC_SR4_FEMPT_Msk (0x1UL << FSMC_SR4_FEMPT_Pos) ?FSMC_SR4_FEMPT FSMC_SR4_FEMPT_Msk ?FSMC_PMEM2_MEMSET2_Pos (0U) ?FSMC_PMEM2_MEMSET2_Msk (0xFFUL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2 FSMC_PMEM2_MEMSET2_Msk ?FSMC_PMEM2_MEMSET2_0 (0x01UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2_1 (0x02UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2_2 (0x04UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2_3 (0x08UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2_4 (0x10UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2_5 (0x20UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2_6 (0x40UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMSET2_7 (0x80UL << FSMC_PMEM2_MEMSET2_Pos) ?FSMC_PMEM2_MEMWAIT2_Pos (8U) ?FSMC_PMEM2_MEMWAIT2_Msk (0xFFUL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2 FSMC_PMEM2_MEMWAIT2_Msk ?FSMC_PMEM2_MEMWAIT2_0 (0x01UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2_1 (0x02UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2_2 (0x04UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2_3 (0x08UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2_4 (0x10UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2_5 (0x20UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2_6 (0x40UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMWAIT2_7 (0x80UL << FSMC_PMEM2_MEMWAIT2_Pos) ?FSMC_PMEM2_MEMHOLD2_Pos (16U) ?FSMC_PMEM2_MEMHOLD2_Msk (0xFFUL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2 FSMC_PMEM2_MEMHOLD2_Msk ?FSMC_PMEM2_MEMHOLD2_0 (0x01UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2_1 (0x02UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2_2 (0x04UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2_3 (0x08UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2_4 (0x10UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2_5 (0x20UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2_6 (0x40UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHOLD2_7 (0x80UL << FSMC_PMEM2_MEMHOLD2_Pos) ?FSMC_PMEM2_MEMHIZ2_Pos (24U) ?FSMC_PMEM2_MEMHIZ2_Msk (0xFFUL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2 FSMC_PMEM2_MEMHIZ2_Msk ?FSMC_PMEM2_MEMHIZ2_0 (0x01UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2_1 (0x02UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2_2 (0x04UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2_3 (0x08UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2_4 (0x10UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2_5 (0x20UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2_6 (0x40UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM2_MEMHIZ2_7 (0x80UL << FSMC_PMEM2_MEMHIZ2_Pos) ?FSMC_PMEM3_MEMSET3_Pos (0U) ?FSMC_PMEM3_MEMSET3_Msk (0xFFUL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3 FSMC_PMEM3_MEMSET3_Msk ?FSMC_PMEM3_MEMSET3_0 (0x01UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3_1 (0x02UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3_2 (0x04UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3_3 (0x08UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3_4 (0x10UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3_5 (0x20UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3_6 (0x40UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMSET3_7 (0x80UL << FSMC_PMEM3_MEMSET3_Pos) ?FSMC_PMEM3_MEMWAIT3_Pos (8U) ?FSMC_PMEM3_MEMWAIT3_Msk (0xFFUL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3 FSMC_PMEM3_MEMWAIT3_Msk ?FSMC_PMEM3_MEMWAIT3_0 (0x01UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3_1 (0x02UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3_2 (0x04UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3_3 (0x08UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3_4 (0x10UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3_5 (0x20UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3_6 (0x40UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMWAIT3_7 (0x80UL << FSMC_PMEM3_MEMWAIT3_Pos) ?FSMC_PMEM3_MEMHOLD3_Pos (16U) ?FSMC_PMEM3_MEMHOLD3_Msk (0xFFUL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3 FSMC_PMEM3_MEMHOLD3_Msk ?FSMC_PMEM3_MEMHOLD3_0 (0x01UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3_1 (0x02UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3_2 (0x04UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3_3 (0x08UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3_4 (0x10UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3_5 (0x20UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3_6 (0x40UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHOLD3_7 (0x80UL << FSMC_PMEM3_MEMHOLD3_Pos) ?FSMC_PMEM3_MEMHIZ3_Pos (24U) ?FSMC_PMEM3_MEMHIZ3_Msk (0xFFUL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3 FSMC_PMEM3_MEMHIZ3_Msk ?FSMC_PMEM3_MEMHIZ3_0 (0x01UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3_1 (0x02UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3_2 (0x04UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3_3 (0x08UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3_4 (0x10UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3_5 (0x20UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3_6 (0x40UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM3_MEMHIZ3_7 (0x80UL << FSMC_PMEM3_MEMHIZ3_Pos) ?FSMC_PMEM4_MEMSET4_Pos (0U) ?FSMC_PMEM4_MEMSET4_Msk (0xFFUL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4 FSMC_PMEM4_MEMSET4_Msk ?FSMC_PMEM4_MEMSET4_0 (0x01UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4_1 (0x02UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4_2 (0x04UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4_3 (0x08UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4_4 (0x10UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4_5 (0x20UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4_6 (0x40UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMSET4_7 (0x80UL << FSMC_PMEM4_MEMSET4_Pos) ?FSMC_PMEM4_MEMWAIT4_Pos (8U) ?FSMC_PMEM4_MEMWAIT4_Msk (0xFFUL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4 FSMC_PMEM4_MEMWAIT4_Msk ?FSMC_PMEM4_MEMWAIT4_0 (0x01UL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4_1 (0x02UL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4_2 (0x04UL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4_3 (0x08UL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4_4 (0x10UL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4_5 (0x20UL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4_6 (0x40UL << FSMC_PMEM4_MEMWAIT4_Pos) ?FSMC_PMEM4_MEMWAIT4_7 (0x80UL << FSMC_PMEM4_MEMWAIT4_Pos) €=FSMC_PMEM4_MEMHOLD4_Pos (16U) ?FSMC_PMEM4_MEMHOLD4_Msk (0xFFUL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4 FSMC_PMEM4_MEMHOLD4_Msk ?FSMC_PMEM4_MEMHOLD4_0 (0x01UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4_1 (0x02UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4_2 (0x04UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4_3 (0x08UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4_4 (0x10UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4_5 (0x20UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4_6 (0x40UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHOLD4_7 (0x80UL << FSMC_PMEM4_MEMHOLD4_Pos) ?FSMC_PMEM4_MEMHIZ4_Pos (24U) ?FSMC_PMEM4_MEMHIZ4_Msk (0xFFUL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4 FSMC_PMEM4_MEMHIZ4_Msk ?FSMC_PMEM4_MEMHIZ4_0 (0x01UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4_1 (0x02UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4_2 (0x04UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4_3 (0x08UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4_4 (0x10UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4_5 (0x20UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4_6 (0x40UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PMEM4_MEMHIZ4_7 (0x80UL << FSMC_PMEM4_MEMHIZ4_Pos) ?FSMC_PATT2_ATTSET2_Pos (0U) ?FSMC_PATT2_ATTSET2_Msk (0xFFUL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2 FSMC_PATT2_ATTSET2_Msk ?FSMC_PATT2_ATTSET2_0 (0x01UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2_1 (0x02UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2_2 (0x04UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2_3 (0x08UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2_4 (0x10UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2_5 (0x20UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2_6 (0x40UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTSET2_7 (0x80UL << FSMC_PATT2_ATTSET2_Pos) ?FSMC_PATT2_ATTWAIT2_Pos (8U) ?FSMC_PATT2_ATTWAIT2_Msk (0xFFUL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2 FSMC_PATT2_ATTWAIT2_Msk ?FSMC_PATT2_ATTWAIT2_0 (0x01UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2_1 (0x02UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2_2 (0x04UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2_3 (0x08UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2_4 (0x10UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2_5 (0x20UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2_6 (0x40UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTWAIT2_7 (0x80UL << FSMC_PATT2_ATTWAIT2_Pos) ?FSMC_PATT2_ATTHOLD2_Pos (16U) ?FSMC_PATT2_ATTHOLD2_Msk (0xFFUL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2 FSMC_PATT2_ATTHOLD2_Msk ?FSMC_PATT2_ATTHOLD2_0 (0x01UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2_1 (0x02UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2_2 (0x04UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2_3 (0x08UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2_4 (0x10UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2_5 (0x20UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2_6 (0x40UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHOLD2_7 (0x80UL << FSMC_PATT2_ATTHOLD2_Pos) ?FSMC_PATT2_ATTHIZ2_Pos (24U) ?FSMC_PATT2_ATTHIZ2_Msk (0xFFUL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2 FSMC_PATT2_ATTHIZ2_Msk ?FSMC_PATT2_ATTHIZ2_0 (0x01UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2_1 (0x02UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2_2 (0x04UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2_3 (0x08UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2_4 (0x10UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2_5 (0x20UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2_6 (0x40UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT2_ATTHIZ2_7 (0x80UL << FSMC_PATT2_ATTHIZ2_Pos) ?FSMC_PATT3_ATTSET3_Pos (0U) ?FSMC_PATT3_ATTSET3_Msk (0xFFUL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3 FSMC_PATT3_ATTSET3_Msk ?FSMC_PATT3_ATTSET3_0 (0x01UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3_1 (0x02UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3_2 (0x04UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3_3 (0x08UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3_4 (0x10UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3_5 (0x20UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3_6 (0x40UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTSET3_7 (0x80UL << FSMC_PATT3_ATTSET3_Pos) ?FSMC_PATT3_ATTWAIT3_Pos (8U) ?FSMC_PATT3_ATTWAIT3_Msk (0xFFUL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3 FSMC_PATT3_ATTWAIT3_Msk ?FSMC_PATT3_ATTWAIT3_0 (0x01UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3_1 (0x02UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3_2 (0x04UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3_3 (0x08UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3_4 (0x10UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3_5 (0x20UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3_6 (0x40UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTWAIT3_7 (0x80UL << FSMC_PATT3_ATTWAIT3_Pos) ?FSMC_PATT3_ATTHOLD3_Pos (16U) ?FSMC_PATT3_ATTHOLD3_Msk (0xFFUL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3 FSMC_PATT3_ATTHOLD3_Msk ?FSMC_PATT3_ATTHOLD3_0 (0x01UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3_1 (0x02UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3_2 (0x04UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3_3 (0x08UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3_4 (0x10UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3_5 (0x20UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3_6 (0x40UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHOLD3_7 (0x80UL << FSMC_PATT3_ATTHOLD3_Pos) ?FSMC_PATT3_ATTHIZ3_Pos (24U) ?FSMC_PATT3_ATTHIZ3_Msk (0xFFUL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3 FSMC_PATT3_ATTHIZ3_Msk ?FSMC_PATT3_ATTHIZ3_0 (0x01UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3_1 (0x02UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3_2 (0x04UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3_3 (0x08UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3_4 (0x10UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3_5 (0x20UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3_6 (0x40UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT3_ATTHIZ3_7 (0x80UL << FSMC_PATT3_ATTHIZ3_Pos) ?FSMC_PATT4_ATTSET4_Pos (0U) ?FSMC_PATT4_ATTSET4_Msk (0xFFUL << FSMC_PATT4_ATTSET4_Pos) ?FSMC_PATT4_ATTSET4 FSMC_PATT4_ATTSET4_Msk ?FSMC_PATT4_ATTSET4_0 (0x01UL << FSMC_PATT4_ATTSET4_Pos) ÿ=FSMC_PATT4_ATTSET4_1 (0x02UL << FSMC_PATT4_ATTSET4_Pos) €>FSMC_PATT4_ATTSET4_2 (0x04UL << FSMC_PATT4_ATTSET4_Pos) ?FSMC_PATT4_ATTSET4_3 (0x08UL << FSMC_PATT4_ATTSET4_Pos) ?FSMC_PATT4_ATTSET4_4 (0x10UL << FSMC_PATT4_ATTSET4_Pos) ?FSMC_PATT4_ATTSET4_5 (0x20UL << FSMC_PATT4_ATTSET4_Pos) ?FSMC_PATT4_ATTSET4_6 (0x40UL << FSMC_PATT4_ATTSET4_Pos) ?FSMC_PATT4_ATTSET4_7 (0x80UL << FSMC_PATT4_ATTSET4_Pos) ?FSMC_PATT4_ATTWAIT4_Pos (8U) ?FSMC_PATT4_ATTWAIT4_Msk (0xFFUL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4 FSMC_PATT4_ATTWAIT4_Msk ?FSMC_PATT4_ATTWAIT4_0 (0x01UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4_1 (0x02UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4_2 (0x04UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4_3 (0x08UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4_4 (0x10UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4_5 (0x20UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4_6 (0x40UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTWAIT4_7 (0x80UL << FSMC_PATT4_ATTWAIT4_Pos) ?FSMC_PATT4_ATTHOLD4_Pos (16U) ?FSMC_PATT4_ATTHOLD4_Msk (0xFFUL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4 FSMC_PATT4_ATTHOLD4_Msk ?FSMC_PATT4_ATTHOLD4_0 (0x01UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4_1 (0x02UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4_2 (0x04UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4_3 (0x08UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4_4 (0x10UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4_5 (0x20UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4_6 (0x40UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHOLD4_7 (0x80UL << FSMC_PATT4_ATTHOLD4_Pos) ?FSMC_PATT4_ATTHIZ4_Pos (24U) ?FSMC_PATT4_ATTHIZ4_Msk (0xFFUL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4 FSMC_PATT4_ATTHIZ4_Msk ?FSMC_PATT4_ATTHIZ4_0 (0x01UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4_1 (0x02UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4_2 (0x04UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4_3 (0x08UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4_4 (0x10UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4_5 (0x20UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4_6 (0x40UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PATT4_ATTHIZ4_7 (0x80UL << FSMC_PATT4_ATTHIZ4_Pos) ?FSMC_PIO4_IOSET4_Pos (0U) ?FSMC_PIO4_IOSET4_Msk (0xFFUL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4 FSMC_PIO4_IOSET4_Msk ?FSMC_PIO4_IOSET4_0 (0x01UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4_1 (0x02UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4_2 (0x04UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4_3 (0x08UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4_4 (0x10UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4_5 (0x20UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4_6 (0x40UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOSET4_7 (0x80UL << FSMC_PIO4_IOSET4_Pos) ?FSMC_PIO4_IOWAIT4_Pos (8U) ?FSMC_PIO4_IOWAIT4_Msk (0xFFUL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4 FSMC_PIO4_IOWAIT4_Msk ?FSMC_PIO4_IOWAIT4_0 (0x01UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4_1 (0x02UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4_2 (0x04UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4_3 (0x08UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4_4 (0x10UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4_5 (0x20UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4_6 (0x40UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOWAIT4_7 (0x80UL << FSMC_PIO4_IOWAIT4_Pos) ?FSMC_PIO4_IOHOLD4_Pos (16U) ?FSMC_PIO4_IOHOLD4_Msk (0xFFUL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4 FSMC_PIO4_IOHOLD4_Msk ?FSMC_PIO4_IOHOLD4_0 (0x01UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4_1 (0x02UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4_2 (0x04UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4_3 (0x08UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4_4 (0x10UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4_5 (0x20UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4_6 (0x40UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHOLD4_7 (0x80UL << FSMC_PIO4_IOHOLD4_Pos) ?FSMC_PIO4_IOHIZ4_Pos (24U) ?FSMC_PIO4_IOHIZ4_Msk (0xFFUL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4 FSMC_PIO4_IOHIZ4_Msk ?FSMC_PIO4_IOHIZ4_0 (0x01UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4_1 (0x02UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4_2 (0x04UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4_3 (0x08UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4_4 (0x10UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4_5 (0x20UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4_6 (0x40UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_PIO4_IOHIZ4_7 (0x80UL << FSMC_PIO4_IOHIZ4_Pos) ?FSMC_ECCR2_ECC2_Pos (0U) ?FSMC_ECCR2_ECC2_Msk (0xFFFFFFFFUL << FSMC_ECCR2_ECC2_Pos) ?FSMC_ECCR2_ECC2 FSMC_ECCR2_ECC2_Msk ?FSMC_ECCR3_ECC3_Pos (0U) ?FSMC_ECCR3_ECC3_Msk (0xFFFFFFFFUL << FSMC_ECCR3_ECC3_Pos) ?FSMC_ECCR3_ECC3 FSMC_ECCR3_ECC3_Msk ?GPIO_MODER_MODER0_Pos (0U) ?GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos) ?GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk ?GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos) ?GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos) ?GPIO_MODER_MODER1_Pos (2U) ?GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos) ?GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk ?GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos) ?GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos) ?GPIO_MODER_MODER2_Pos (4U) ?GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos) ?GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk ?GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos) ?GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos) ?GPIO_MODER_MODER3_Pos (6U) ?GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos) ?GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk ?GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos) ÿ>GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos) €?GPIO_MODER_MODER4_Pos (8U) ?GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos) ?GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk ?GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos) ?GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos) ?GPIO_MODER_MODER5_Pos (10U) ?GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos) ?GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk ?GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos) ?GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos) ?GPIO_MODER_MODER6_Pos (12U) ?GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos) ?GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk ?GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos) ?GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos) ?GPIO_MODER_MODER7_Pos (14U) ?GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos) ?GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk ?GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos) ?GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos) ?GPIO_MODER_MODER8_Pos (16U) ?GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos) ?GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk ?GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos) ?GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos) ?GPIO_MODER_MODER9_Pos (18U) ?GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos) ?GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk ?GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos) ?GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos) ?GPIO_MODER_MODER10_Pos (20U) ?GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos) ?GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk ?GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos) ?GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos) ?GPIO_MODER_MODER11_Pos (22U) ?GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos) ?GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk ?GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos) ?GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos) ?GPIO_MODER_MODER12_Pos (24U) ?GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos) ?GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk ?GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos) ?GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos) ?GPIO_MODER_MODER13_Pos (26U) ?GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos) ?GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk ?GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos) ?GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos) ?GPIO_MODER_MODER14_Pos (28U) ?GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos) ?GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk ?GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos) ?GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos) ?GPIO_MODER_MODER15_Pos (30U) ?GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos) ?GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk ?GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos) ?GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos) ?GPIO_MODER_MODE0_Pos GPIO_MODER_MODER0_Pos ?GPIO_MODER_MODE0_Msk GPIO_MODER_MODER0_Msk ?GPIO_MODER_MODE0 GPIO_MODER_MODER0 ?GPIO_MODER_MODE0_0 GPIO_MODER_MODER0_0 ?GPIO_MODER_MODE0_1 GPIO_MODER_MODER0_1 ?GPIO_MODER_MODE1_Pos GPIO_MODER_MODER1_Pos ?GPIO_MODER_MODE1_Msk GPIO_MODER_MODER1_Msk ?GPIO_MODER_MODE1 GPIO_MODER_MODER1 ?GPIO_MODER_MODE1_0 GPIO_MODER_MODER1_0 ?GPIO_MODER_MODE1_1 GPIO_MODER_MODER1_1 ?GPIO_MODER_MODE2_Pos GPIO_MODER_MODER2_Pos ?GPIO_MODER_MODE2_Msk GPIO_MODER_MODER2_Msk ?GPIO_MODER_MODE2 GPIO_MODER_MODER2 ?GPIO_MODER_MODE2_0 GPIO_MODER_MODER2_0 ?GPIO_MODER_MODE2_1 GPIO_MODER_MODER2_1 ?GPIO_MODER_MODE3_Pos GPIO_MODER_MODER3_Pos ?GPIO_MODER_MODE3_Msk GPIO_MODER_MODER3_Msk ?GPIO_MODER_MODE3 GPIO_MODER_MODER3 ?GPIO_MODER_MODE3_0 GPIO_MODER_MODER3_0 ?GPIO_MODER_MODE3_1 GPIO_MODER_MODER3_1 ?GPIO_MODER_MODE4_Pos GPIO_MODER_MODER4_Pos ?GPIO_MODER_MODE4_Msk GPIO_MODER_MODER4_Msk ?GPIO_MODER_MODE4 GPIO_MODER_MODER4 ?GPIO_MODER_MODE4_0 GPIO_MODER_MODER4_0 ?GPIO_MODER_MODE4_1 GPIO_MODER_MODER4_1 ?GPIO_MODER_MODE5_Pos GPIO_MODER_MODER5_Pos ?GPIO_MODER_MODE5_Msk GPIO_MODER_MODER5_Msk ?GPIO_MODER_MODE5 GPIO_MODER_MODER5 ?GPIO_MODER_MODE5_0 GPIO_MODER_MODER5_0 ?GPIO_MODER_MODE5_1 GPIO_MODER_MODER5_1 ?GPIO_MODER_MODE6_Pos GPIO_MODER_MODER6_Pos ?GPIO_MODER_MODE6_Msk GPIO_MODER_MODER6_Msk ?GPIO_MODER_MODE6 GPIO_MODER_MODER6 ?GPIO_MODER_MODE6_0 GPIO_MODER_MODER6_0 ?GPIO_MODER_MODE6_1 GPIO_MODER_MODER6_1 ?GPIO_MODER_MODE7_Pos GPIO_MODER_MODER7_Pos ?GPIO_MODER_MODE7_Msk GPIO_MODER_MODER7_Msk ?GPIO_MODER_MODE7 GPIO_MODER_MODER7 ?GPIO_MODER_MODE7_0 GPIO_MODER_MODER7_0 ?GPIO_MODER_MODE7_1 GPIO_MODER_MODER7_1 ?GPIO_MODER_MODE8_Pos GPIO_MODER_MODER8_Pos ?GPIO_MODER_MODE8_Msk GPIO_MODER_MODER8_Msk ?GPIO_MODER_MODE8 GPIO_MODER_MODER8 ?GPIO_MODER_MODE8_0 GPIO_MODER_MODER8_0 ?GPIO_MODER_MODE8_1 GPIO_MODER_MODER8_1 ?GPIO_MODER_MODE9_Pos GPIO_MODER_MODER9_Pos ?GPIO_MODER_MODE9_Msk GPIO_MODER_MODER9_Msk ?GPIO_MODER_MODE9 GPIO_MODER_MODER9 ?GPIO_MODER_MODE9_0 GPIO_MODER_MODER9_0 ?GPIO_MODER_MODE9_1 GPIO_MODER_MODER9_1 ?GPIO_MODER_MODE10_Pos GPIO_MODER_MODER10_Pos ?GPIO_MODER_MODE10_Msk GPIO_MODER_MODER10_Msk ?GPIO_MODER_MODE10 GPIO_MODER_MODER10 ?GPIO_MODER_MODE10_0 GPIO_MODER_MODER10_0 ?GPIO_MODER_MODE10_1 GPIO_MODER_MODER10_1 ?GPIO_MODER_MODE11_Pos GPIO_MODER_MODER11_Pos ?GPIO_MODER_MODE11_Msk GPIO_MODER_MODER11_Msk ?GPIO_MODER_MODE11 GPIO_MODER_MODER11 ?GPIO_MODER_MODE11_0 GPIO_MODER_MODER11_0 ?GPIO_MODER_MODE11_1 GPIO_MODER_MODER11_1 ?GPIO_MODER_MODE12_Pos GPIO_MODER_MODER12_Pos ?GPIO_MODER_MODE12_Msk GPIO_MODER_MODER12_Msk ?GPIO_MODER_MODE12 GPIO_MODER_MODER12 ?GPIO_MODER_MODE12_0 GPIO_MODER_MODER12_0 ?GPIO_MODER_MODE12_1 GPIO_MODER_MODER12_1 ÿ?GPIO_MODER_MODE13_Pos GPIO_MODER_MODER13_Pos €@GPIO_MODER_MODE13_Msk GPIO_MODER_MODER13_Msk @GPIO_MODER_MODE13 GPIO_MODER_MODER13 ‚@GPIO_MODER_MODE13_0 GPIO_MODER_MODER13_0 ƒ@GPIO_MODER_MODE13_1 GPIO_MODER_MODER13_1 „@GPIO_MODER_MODE14_Pos GPIO_MODER_MODER14_Pos …@GPIO_MODER_MODE14_Msk GPIO_MODER_MODER14_Msk †@GPIO_MODER_MODE14 GPIO_MODER_MODER14 ‡@GPIO_MODER_MODE14_0 GPIO_MODER_MODER14_0 ˆ@GPIO_MODER_MODE14_1 GPIO_MODER_MODER14_1 ‰@GPIO_MODER_MODE15_Pos GPIO_MODER_MODER15_Pos Š@GPIO_MODER_MODE15_Msk GPIO_MODER_MODER15_Msk ‹@GPIO_MODER_MODE15 GPIO_MODER_MODER15 Œ@GPIO_MODER_MODE15_0 GPIO_MODER_MODER15_0 @GPIO_MODER_MODE15_1 GPIO_MODER_MODER15_1 @GPIO_OTYPER_OT0_Pos (0U) ‘@GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) ’@GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk “@GPIO_OTYPER_OT1_Pos (1U) ”@GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) •@GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk –@GPIO_OTYPER_OT2_Pos (2U) —@GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) ˜@GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk ™@GPIO_OTYPER_OT3_Pos (3U) š@GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) ›@GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk œ@GPIO_OTYPER_OT4_Pos (4U) @GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) ž@GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk Ÿ@GPIO_OTYPER_OT5_Pos (5U)  @GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) ¡@GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk ¢@GPIO_OTYPER_OT6_Pos (6U) £@GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) ¤@GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk ¥@GPIO_OTYPER_OT7_Pos (7U) ¦@GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) §@GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk ¨@GPIO_OTYPER_OT8_Pos (8U) ©@GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) ª@GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk «@GPIO_OTYPER_OT9_Pos (9U) ¬@GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) ­@GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk ®@GPIO_OTYPER_OT10_Pos (10U) ¯@GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) °@GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk ±@GPIO_OTYPER_OT11_Pos (11U) ²@GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) ³@GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk ´@GPIO_OTYPER_OT12_Pos (12U) µ@GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) ¶@GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk ·@GPIO_OTYPER_OT13_Pos (13U) ¸@GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) ¹@GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk º@GPIO_OTYPER_OT14_Pos (14U) »@GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) ¼@GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk ½@GPIO_OTYPER_OT15_Pos (15U) ¾@GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) ¿@GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk Â@GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0 Ã@GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1 Ä@GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2 Å@GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3 Æ@GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4 Ç@GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5 È@GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6 É@GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7 Ê@GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8 Ë@GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9 Ì@GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10 Í@GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11 Î@GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12 Ï@GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13 Ð@GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14 Ñ@GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15 Ô@GPIO_OSPEEDR_OSPEED0_Pos (0U) Õ@GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) Ö@GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk ×@GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) Ø@GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) Ù@GPIO_OSPEEDR_OSPEED1_Pos (2U) Ú@GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) Û@GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk Ü@GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) Ý@GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) Þ@GPIO_OSPEEDR_OSPEED2_Pos (4U) ß@GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) à@GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk á@GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) â@GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) ã@GPIO_OSPEEDR_OSPEED3_Pos (6U) ä@GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) å@GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk æ@GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) ç@GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) è@GPIO_OSPEEDR_OSPEED4_Pos (8U) é@GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) ê@GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk ë@GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) ì@GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) í@GPIO_OSPEEDR_OSPEED5_Pos (10U) î@GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) ï@GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk ð@GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) ñ@GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) ò@GPIO_OSPEEDR_OSPEED6_Pos (12U) ó@GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) ô@GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk õ@GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) ö@GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) ÷@GPIO_OSPEEDR_OSPEED7_Pos (14U) ø@GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) ù@GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk ú@GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) û@GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) ü@GPIO_OSPEEDR_OSPEED8_Pos (16U) ý@GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) þ@GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk ÿ@GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) €AGPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) AGPIO_OSPEEDR_OSPEED9_Pos (18U) ‚AGPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) ƒAGPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk „AGPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) …AGPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) †AGPIO_OSPEEDR_OSPEED10_Pos (20U) ‡AGPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) ˆAGPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk ‰AGPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) ŠAGPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) ‹AGPIO_OSPEEDR_OSPEED11_Pos (22U) ŒAGPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) AGPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk ŽAGPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) AGPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) AGPIO_OSPEEDR_OSPEED12_Pos (24U) ‘AGPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) ’AGPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk “AGPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) ”AGPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) •AGPIO_OSPEEDR_OSPEED13_Pos (26U) –AGPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) —AGPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk ˜AGPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) ™AGPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) šAGPIO_OSPEEDR_OSPEED14_Pos (28U) ›AGPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) œAGPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk AGPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) žAGPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) ŸAGPIO_OSPEEDR_OSPEED15_Pos (30U)  AGPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) ¡AGPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk ¢AGPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) £AGPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) ¦AGPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0 §AGPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0 ¨AGPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1 ©AGPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1 ªAGPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0 «AGPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1 ¬AGPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2 ­AGPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0 ®AGPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1 ¯AGPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3 °AGPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0 ±AGPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1 ²AGPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4 ³AGPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0 ´AGPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1 µAGPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5 ¶AGPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0 ·AGPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1 ¸AGPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6 ¹AGPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0 ºAGPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1 »AGPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7 ¼AGPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0 ½AGPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1 ¾AGPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8 ¿AGPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0 ÀAGPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1 ÁAGPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9 ÂAGPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0 ÃAGPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1 ÄAGPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10 ÅAGPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0 ÆAGPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1 ÇAGPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11 ÈAGPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0 ÉAGPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1 ÊAGPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12 ËAGPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0 ÌAGPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1 ÍAGPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13 ÎAGPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0 ÏAGPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1 ÐAGPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14 ÑAGPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0 ÒAGPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1 ÓAGPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15 ÔAGPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0 ÕAGPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1 ØAGPIO_PUPDR_PUPD0_Pos (0U) ÙAGPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) ÚAGPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk ÛAGPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) ÜAGPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) ÝAGPIO_PUPDR_PUPD1_Pos (2U) ÞAGPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) ßAGPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk àAGPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) áAGPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) âAGPIO_PUPDR_PUPD2_Pos (4U) ãAGPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) äAGPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk åAGPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) æAGPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) çAGPIO_PUPDR_PUPD3_Pos (6U) èAGPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) éAGPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk êAGPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) ëAGPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) ìAGPIO_PUPDR_PUPD4_Pos (8U) íAGPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) îAGPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk ïAGPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) ðAGPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) ñAGPIO_PUPDR_PUPD5_Pos (10U) òAGPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) óAGPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk ôAGPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) õAGPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) öAGPIO_PUPDR_PUPD6_Pos (12U) ÷AGPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) øAGPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk ùAGPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) úAGPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) ûAGPIO_PUPDR_PUPD7_Pos (14U) üAGPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) ýAGPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk þAGPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) ÿAGPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) €BGPIO_PUPDR_PUPD8_Pos (16U) BGPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) ‚BGPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk ƒBGPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) „BGPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) …BGPIO_PUPDR_PUPD9_Pos (18U) †BGPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) ‡BGPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk ˆBGPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) ‰BGPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) ŠBGPIO_PUPDR_PUPD10_Pos (20U) ‹BGPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) ŒBGPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk BGPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) ŽBGPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) BGPIO_PUPDR_PUPD11_Pos (22U) BGPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) ‘BGPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk ’BGPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) “BGPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) ”BGPIO_PUPDR_PUPD12_Pos (24U) •BGPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) –BGPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk —BGPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) ˜BGPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) ™BGPIO_PUPDR_PUPD13_Pos (26U) šBGPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) ›BGPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk œBGPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) BGPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) žBGPIO_PUPDR_PUPD14_Pos (28U) ŸBGPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos)  BGPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk ¡BGPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) ¢BGPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) £BGPIO_PUPDR_PUPD15_Pos (30U) ¤BGPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) ¥BGPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk ¦BGPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) §BGPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) ªBGPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0 «BGPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0 ¬BGPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1 ­BGPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1 ®BGPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0 ¯BGPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1 °BGPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2 ±BGPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0 ²BGPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1 ³BGPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3 ´BGPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0 µBGPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1 ¶BGPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4 ·BGPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0 ¸BGPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1 ¹BGPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5 ºBGPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0 »BGPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1 ¼BGPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6 ½BGPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0 ¾BGPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1 ¿BGPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7 ÀBGPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0 ÁBGPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1 ÂBGPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8 ÃBGPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0 ÄBGPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1 ÅBGPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9 ÆBGPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0 ÇBGPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1 ÈBGPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10 ÉBGPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0 ÊBGPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1 ËBGPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11 ÌBGPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0 ÍBGPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1 ÎBGPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12 ÏBGPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0 ÐBGPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1 ÑBGPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13 ÒBGPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0 ÓBGPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1 ÔBGPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14 ÕBGPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0 ÖBGPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1 ×BGPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15 ØBGPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0 ÙBGPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1 ÜBGPIO_IDR_ID0_Pos (0U) ÝBGPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) ÞBGPIO_IDR_ID0 GPIO_IDR_ID0_Msk ßBGPIO_IDR_ID1_Pos (1U) àBGPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) áBGPIO_IDR_ID1 GPIO_IDR_ID1_Msk âBGPIO_IDR_ID2_Pos (2U) ãBGPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) äBGPIO_IDR_ID2 GPIO_IDR_ID2_Msk åBGPIO_IDR_ID3_Pos (3U) æBGPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) çBGPIO_IDR_ID3 GPIO_IDR_ID3_Msk èBGPIO_IDR_ID4_Pos (4U) éBGPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) êBGPIO_IDR_ID4 GPIO_IDR_ID4_Msk ëBGPIO_IDR_ID5_Pos (5U) ìBGPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) íBGPIO_IDR_ID5 GPIO_IDR_ID5_Msk îBGPIO_IDR_ID6_Pos (6U) ïBGPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) ðBGPIO_IDR_ID6 GPIO_IDR_ID6_Msk ñBGPIO_IDR_ID7_Pos (7U) òBGPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) óBGPIO_IDR_ID7 GPIO_IDR_ID7_Msk ôBGPIO_IDR_ID8_Pos (8U) õBGPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) öBGPIO_IDR_ID8 GPIO_IDR_ID8_Msk ÷BGPIO_IDR_ID9_Pos (9U) øBGPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) ùBGPIO_IDR_ID9 GPIO_IDR_ID9_Msk úBGPIO_IDR_ID10_Pos (10U) ûBGPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) üBGPIO_IDR_ID10 GPIO_IDR_ID10_Msk ýBGPIO_IDR_ID11_Pos (11U) þBGPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) ÿBGPIO_IDR_ID11 GPIO_IDR_ID11_Msk €CGPIO_IDR_ID12_Pos (12U) CGPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) ‚CGPIO_IDR_ID12 GPIO_IDR_ID12_Msk ƒCGPIO_IDR_ID13_Pos (13U) „CGPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) …CGPIO_IDR_ID13 GPIO_IDR_ID13_Msk †CGPIO_IDR_ID14_Pos (14U) ‡CGPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) ˆCGPIO_IDR_ID14 GPIO_IDR_ID14_Msk ‰CGPIO_IDR_ID15_Pos (15U) ŠCGPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) ‹CGPIO_IDR_ID15 GPIO_IDR_ID15_Msk ŽCGPIO_IDR_IDR_0 GPIO_IDR_ID0 CGPIO_IDR_IDR_1 GPIO_IDR_ID1 CGPIO_IDR_IDR_2 GPIO_IDR_ID2 ‘CGPIO_IDR_IDR_3 GPIO_IDR_ID3 ’CGPIO_IDR_IDR_4 GPIO_IDR_ID4 “CGPIO_IDR_IDR_5 GPIO_IDR_ID5 ”CGPIO_IDR_IDR_6 GPIO_IDR_ID6 •CGPIO_IDR_IDR_7 GPIO_IDR_ID7 –CGPIO_IDR_IDR_8 GPIO_IDR_ID8 —CGPIO_IDR_IDR_9 GPIO_IDR_ID9 ˜CGPIO_IDR_IDR_10 GPIO_IDR_ID10 ™CGPIO_IDR_IDR_11 GPIO_IDR_ID11 šCGPIO_IDR_IDR_12 GPIO_IDR_ID12 ›CGPIO_IDR_IDR_13 GPIO_IDR_ID13 œCGPIO_IDR_IDR_14 GPIO_IDR_ID14 CGPIO_IDR_IDR_15 GPIO_IDR_ID15  CGPIO_ODR_OD0_Pos (0U) ¡CGPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) ¢CGPIO_ODR_OD0 GPIO_ODR_OD0_Msk £CGPIO_ODR_OD1_Pos (1U) ¤CGPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) ¥CGPIO_ODR_OD1 GPIO_ODR_OD1_Msk ¦CGPIO_ODR_OD2_Pos (2U) §CGPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) ¨CGPIO_ODR_OD2 GPIO_ODR_OD2_Msk ©CGPIO_ODR_OD3_Pos (3U) ªCGPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) «CGPIO_ODR_OD3 GPIO_ODR_OD3_Msk ¬CGPIO_ODR_OD4_Pos (4U) ­CGPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) ®CGPIO_ODR_OD4 GPIO_ODR_OD4_Msk ¯CGPIO_ODR_OD5_Pos (5U) °CGPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) ±CGPIO_ODR_OD5 GPIO_ODR_OD5_Msk ²CGPIO_ODR_OD6_Pos (6U) ³CGPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) ´CGPIO_ODR_OD6 GPIO_ODR_OD6_Msk µCGPIO_ODR_OD7_Pos (7U) ¶CGPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) ·CGPIO_ODR_OD7 GPIO_ODR_OD7_Msk ¸CGPIO_ODR_OD8_Pos (8U) ¹CGPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) ºCGPIO_ODR_OD8 GPIO_ODR_OD8_Msk »CGPIO_ODR_OD9_Pos (9U) ¼CGPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) ½CGPIO_ODR_OD9 GPIO_ODR_OD9_Msk ¾CGPIO_ODR_OD10_Pos (10U) ¿CGPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) ÀCGPIO_ODR_OD10 GPIO_ODR_OD10_Msk ÁCGPIO_ODR_OD11_Pos (11U) ÂCGPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) ÃCGPIO_ODR_OD11 GPIO_ODR_OD11_Msk ÄCGPIO_ODR_OD12_Pos (12U) ÅCGPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) ÆCGPIO_ODR_OD12 GPIO_ODR_OD12_Msk ÇCGPIO_ODR_OD13_Pos (13U) ÈCGPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) ÉCGPIO_ODR_OD13 GPIO_ODR_OD13_Msk ÊCGPIO_ODR_OD14_Pos (14U) ËCGPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) ÌCGPIO_ODR_OD14 GPIO_ODR_OD14_Msk ÍCGPIO_ODR_OD15_Pos (15U) ÎCGPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) ÏCGPIO_ODR_OD15 GPIO_ODR_OD15_Msk ÑCGPIO_ODR_ODR_0 GPIO_ODR_OD0 ÒCGPIO_ODR_ODR_1 GPIO_ODR_OD1 ÓCGPIO_ODR_ODR_2 GPIO_ODR_OD2 ÔCGPIO_ODR_ODR_3 GPIO_ODR_OD3 ÕCGPIO_ODR_ODR_4 GPIO_ODR_OD4 ÖCGPIO_ODR_ODR_5 GPIO_ODR_OD5 ×CGPIO_ODR_ODR_6 GPIO_ODR_OD6 ØCGPIO_ODR_ODR_7 GPIO_ODR_OD7 ÙCGPIO_ODR_ODR_8 GPIO_ODR_OD8 ÚCGPIO_ODR_ODR_9 GPIO_ODR_OD9 ÛCGPIO_ODR_ODR_10 GPIO_ODR_OD10 ÜCGPIO_ODR_ODR_11 GPIO_ODR_OD11 ÝCGPIO_ODR_ODR_12 GPIO_ODR_OD12 ÞCGPIO_ODR_ODR_13 GPIO_ODR_OD13 ßCGPIO_ODR_ODR_14 GPIO_ODR_OD14 àCGPIO_ODR_ODR_15 GPIO_ODR_OD15 ãCGPIO_BSRR_BS0_Pos (0U) äCGPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) åCGPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk æCGPIO_BSRR_BS1_Pos (1U) çCGPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) èCGPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk éCGPIO_BSRR_BS2_Pos (2U) êCGPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) ëCGPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk ìCGPIO_BSRR_BS3_Pos (3U) íCGPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) îCGPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk ïCGPIO_BSRR_BS4_Pos (4U) ðCGPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) ñCGPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk òCGPIO_BSRR_BS5_Pos (5U) óCGPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) ôCGPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk õCGPIO_BSRR_BS6_Pos (6U) öCGPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) ÷CGPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk øCGPIO_BSRR_BS7_Pos (7U) ùCGPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) úCGPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk ûCGPIO_BSRR_BS8_Pos (8U) üCGPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) ýCGPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk þCGPIO_BSRR_BS9_Pos (9U) ÿCGPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) €DGPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk DGPIO_BSRR_BS10_Pos (10U) ‚DGPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) ƒDGPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk „DGPIO_BSRR_BS11_Pos (11U) …DGPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) †DGPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk ‡DGPIO_BSRR_BS12_Pos (12U) ˆDGPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) ‰DGPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk ŠDGPIO_BSRR_BS13_Pos (13U) ‹DGPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) ŒDGPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk DGPIO_BSRR_BS14_Pos (14U) ŽDGPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) DGPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk DGPIO_BSRR_BS15_Pos (15U) ‘DGPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) ’DGPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk “DGPIO_BSRR_BR0_Pos (16U) ”DGPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) •DGPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk –DGPIO_BSRR_BR1_Pos (17U) —DGPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) ˜DGPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk ™DGPIO_BSRR_BR2_Pos (18U) šDGPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) ›DGPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk œDGPIO_BSRR_BR3_Pos (19U) DGPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) žDGPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk ŸDGPIO_BSRR_BR4_Pos (20U)  DGPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) ¡DGPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk ¢DGPIO_BSRR_BR5_Pos (21U) £DGPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) ¤DGPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk ¥DGPIO_BSRR_BR6_Pos (22U) ¦DGPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) §DGPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk ¨DGPIO_BSRR_BR7_Pos (23U) ©DGPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) ªDGPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk «DGPIO_BSRR_BR8_Pos (24U) ¬DGPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) ­DGPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk ®DGPIO_BSRR_BR9_Pos (25U) ¯DGPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) °DGPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk ±DGPIO_BSRR_BR10_Pos (26U) ²DGPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) ³DGPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk ´DGPIO_BSRR_BR11_Pos (27U) µDGPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) ¶DGPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk ·DGPIO_BSRR_BR12_Pos (28U) ¸DGPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) ¹DGPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk ºDGPIO_BSRR_BR13_Pos (29U) »DGPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) ¼DGPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk ½DGPIO_BSRR_BR14_Pos (30U) ¾DGPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) ¿DGPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk ÀDGPIO_BSRR_BR15_Pos (31U) ÁDGPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) ÂDGPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk ÅDGPIO_BSRR_BS_0 GPIO_BSRR_BS0 ÆDGPIO_BSRR_BS_1 GPIO_BSRR_BS1 ÇDGPIO_BSRR_BS_2 GPIO_BSRR_BS2 ÈDGPIO_BSRR_BS_3 GPIO_BSRR_BS3 ÉDGPIO_BSRR_BS_4 GPIO_BSRR_BS4 ÊDGPIO_BSRR_BS_5 GPIO_BSRR_BS5 ËDGPIO_BSRR_BS_6 GPIO_BSRR_BS6 ÌDGPIO_BSRR_BS_7 GPIO_BSRR_BS7 ÍDGPIO_BSRR_BS_8 GPIO_BSRR_BS8 ÎDGPIO_BSRR_BS_9 GPIO_BSRR_BS9 ÏDGPIO_BSRR_BS_10 GPIO_BSRR_BS10 ÐDGPIO_BSRR_BS_11 GPIO_BSRR_BS11 ÑDGPIO_BSRR_BS_12 GPIO_BSRR_BS12 ÒDGPIO_BSRR_BS_13 GPIO_BSRR_BS13 ÓDGPIO_BSRR_BS_14 GPIO_BSRR_BS14 ÔDGPIO_BSRR_BS_15 GPIO_BSRR_BS15 ÕDGPIO_BSRR_BR_0 GPIO_BSRR_BR0 ÖDGPIO_BSRR_BR_1 GPIO_BSRR_BR1 ×DGPIO_BSRR_BR_2 GPIO_BSRR_BR2 ØDGPIO_BSRR_BR_3 GPIO_BSRR_BR3 ÙDGPIO_BSRR_BR_4 GPIO_BSRR_BR4 ÚDGPIO_BSRR_BR_5 GPIO_BSRR_BR5 ÛDGPIO_BSRR_BR_6 GPIO_BSRR_BR6 ÜDGPIO_BSRR_BR_7 GPIO_BSRR_BR7 ÝDGPIO_BSRR_BR_8 GPIO_BSRR_BR8 ÞDGPIO_BSRR_BR_9 GPIO_BSRR_BR9 ßDGPIO_BSRR_BR_10 GPIO_BSRR_BR10 àDGPIO_BSRR_BR_11 GPIO_BSRR_BR11 áDGPIO_BSRR_BR_12 GPIO_BSRR_BR12 âDGPIO_BSRR_BR_13 GPIO_BSRR_BR13 ãDGPIO_BSRR_BR_14 GPIO_BSRR_BR14 äDGPIO_BSRR_BR_15 GPIO_BSRR_BR15 åDGPIO_BRR_BR0 GPIO_BSRR_BR0 æDGPIO_BRR_BR0_Pos GPIO_BSRR_BR0_Pos çDGPIO_BRR_BR0_Msk GPIO_BSRR_BR0_Msk èDGPIO_BRR_BR1 GPIO_BSRR_BR1 éDGPIO_BRR_BR1_Pos GPIO_BSRR_BR1_Pos êDGPIO_BRR_BR1_Msk GPIO_BSRR_BR1_Msk ëDGPIO_BRR_BR2 GPIO_BSRR_BR2 ìDGPIO_BRR_BR2_Pos GPIO_BSRR_BR2_Pos íDGPIO_BRR_BR2_Msk GPIO_BSRR_BR2_Msk îDGPIO_BRR_BR3 GPIO_BSRR_BR3 ïDGPIO_BRR_BR3_Pos GPIO_BSRR_BR3_Pos ðDGPIO_BRR_BR3_Msk GPIO_BSRR_BR3_Msk ñDGPIO_BRR_BR4 GPIO_BSRR_BR4 òDGPIO_BRR_BR4_Pos GPIO_BSRR_BR4_Pos óDGPIO_BRR_BR4_Msk GPIO_BSRR_BR4_Msk ôDGPIO_BRR_BR5 GPIO_BSRR_BR5 õDGPIO_BRR_BR5_Pos GPIO_BSRR_BR5_Pos öDGPIO_BRR_BR5_Msk GPIO_BSRR_BR5_Msk ÷DGPIO_BRR_BR6 GPIO_BSRR_BR6 øDGPIO_BRR_BR6_Pos GPIO_BSRR_BR6_Pos ùDGPIO_BRR_BR6_Msk GPIO_BSRR_BR6_Msk úDGPIO_BRR_BR7 GPIO_BSRR_BR7 ûDGPIO_BRR_BR7_Pos GPIO_BSRR_BR7_Pos üDGPIO_BRR_BR7_Msk GPIO_BSRR_BR7_Msk ýDGPIO_BRR_BR8 GPIO_BSRR_BR8 þDGPIO_BRR_BR8_Pos GPIO_BSRR_BR8_Pos ÿDGPIO_BRR_BR8_Msk GPIO_BSRR_BR8_Msk €EGPIO_BRR_BR9 GPIO_BSRR_BR9 EGPIO_BRR_BR9_Pos GPIO_BSRR_BR9_Pos ‚EGPIO_BRR_BR9_Msk GPIO_BSRR_BR9_Msk ƒEGPIO_BRR_BR10 GPIO_BSRR_BR10 „EGPIO_BRR_BR10_Pos GPIO_BSRR_BR10_Pos …EGPIO_BRR_BR10_Msk GPIO_BSRR_BR10_Msk †EGPIO_BRR_BR11 GPIO_BSRR_BR11 ‡EGPIO_BRR_BR11_Pos GPIO_BSRR_BR11_Pos ˆEGPIO_BRR_BR11_Msk GPIO_BSRR_BR11_Msk ‰EGPIO_BRR_BR12 GPIO_BSRR_BR12 ŠEGPIO_BRR_BR12_Pos GPIO_BSRR_BR12_Pos ‹EGPIO_BRR_BR12_Msk GPIO_BSRR_BR12_Msk ŒEGPIO_BRR_BR13 GPIO_BSRR_BR13 EGPIO_BRR_BR13_Pos GPIO_BSRR_BR13_Pos ŽEGPIO_BRR_BR13_Msk GPIO_BSRR_BR13_Msk EGPIO_BRR_BR14 GPIO_BSRR_BR14 EGPIO_BRR_BR14_Pos GPIO_BSRR_BR14_Pos ‘EGPIO_BRR_BR14_Msk GPIO_BSRR_BR14_Msk ’EGPIO_BRR_BR15 GPIO_BSRR_BR15 “EGPIO_BRR_BR15_Pos GPIO_BSRR_BR15_Pos ”EGPIO_BRR_BR15_Msk GPIO_BSRR_BR15_Msk –EGPIO_LCKR_LCK0_Pos (0U) —EGPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) ˜EGPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk ™EGPIO_LCKR_LCK1_Pos (1U) šEGPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) ›EGPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk œEGPIO_LCKR_LCK2_Pos (2U) EGPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) žEGPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk ŸEGPIO_LCKR_LCK3_Pos (3U)  EGPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) ¡EGPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk ¢EGPIO_LCKR_LCK4_Pos (4U) £EGPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) ¤EGPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk ¥EGPIO_LCKR_LCK5_Pos (5U) ¦EGPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) §EGPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk ¨EGPIO_LCKR_LCK6_Pos (6U) ©EGPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) ªEGPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk «EGPIO_LCKR_LCK7_Pos (7U) ¬EGPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) ­EGPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk ®EGPIO_LCKR_LCK8_Pos (8U) ¯EGPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) °EGPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk ±EGPIO_LCKR_LCK9_Pos (9U) ²EGPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) ³EGPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk ´EGPIO_LCKR_LCK10_Pos (10U) µEGPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) ¶EGPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk ·EGPIO_LCKR_LCK11_Pos (11U) ¸EGPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) ¹EGPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk ºEGPIO_LCKR_LCK12_Pos (12U) »EGPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) ¼EGPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk ½EGPIO_LCKR_LCK13_Pos (13U) ¾EGPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) ¿EGPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk ÀEGPIO_LCKR_LCK14_Pos (14U) ÁEGPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) ÂEGPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk ÃEGPIO_LCKR_LCK15_Pos (15U) ÄEGPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) ÅEGPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk ÆEGPIO_LCKR_LCKK_Pos (16U) ÇEGPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) ÈEGPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk ÊEGPIO_AFRL_AFSEL0_Pos (0U) ËEGPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) ÌEGPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk ÍEGPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) ÎEGPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) ÏEGPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) ÐEGPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) ÑEGPIO_AFRL_AFSEL1_Pos (4U) ÒEGPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) ÓEGPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk ÔEGPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) ÕEGPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) ÖEGPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) ×EGPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) ØEGPIO_AFRL_AFSEL2_Pos (8U) ÙEGPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) ÚEGPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk ÛEGPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) ÜEGPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) ÝEGPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) ÞEGPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) ßEGPIO_AFRL_AFSEL3_Pos (12U) àEGPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) áEGPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk âEGPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) ãEGPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) äEGPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) åEGPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) æEGPIO_AFRL_AFSEL4_Pos (16U) çEGPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) èEGPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk éEGPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) êEGPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) ëEGPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) ìEGPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) íEGPIO_AFRL_AFSEL5_Pos (20U) îEGPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) ïEGPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk ðEGPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) ñEGPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) òEGPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) óEGPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) ôEGPIO_AFRL_AFSEL6_Pos (24U) õEGPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) öEGPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk ÷EGPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) øEGPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) ùEGPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) úEGPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) ûEGPIO_AFRL_AFSEL7_Pos (28U) üEGPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) ýEGPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk þEGPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) ÿEGPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) €FGPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) FGPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) „FGPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0 …FGPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0 †FGPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1 ‡FGPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2 ˆFGPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3 ‰FGPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 ŠFGPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0 ‹FGPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1 ŒFGPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2 FGPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3 ŽFGPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 FGPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0 FGPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1 ‘FGPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2 ’FGPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3 “FGPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3 ”FGPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0 •FGPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1 –FGPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2 —FGPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3 ˜FGPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 ™FGPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0 šFGPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1 ›FGPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2 œFGPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3 FGPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 žFGPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0 ŸFGPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1  FGPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2 ¡FGPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3 ¢FGPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6 £FGPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0 ¤FGPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1 ¥FGPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2 ¦FGPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3 §FGPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 ¨FGPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0 ©FGPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1 ªFGPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2 «FGPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3 ®FGPIO_AFRH_AFSEL8_Pos (0U) ¯FGPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) °FGPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk ±FGPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) ²FGPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) ³FGPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) ´FGPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) µFGPIO_AFRH_AFSEL9_Pos (4U) ¶FGPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) ·FGPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk ¸FGPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) ¹FGPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) ºFGPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) »FGPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) ¼FGPIO_AFRH_AFSEL10_Pos (8U) ½FGPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) ¾FGPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk ¿FGPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) ÀFGPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) ÁFGPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) ÂFGPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) ÃFGPIO_AFRH_AFSEL11_Pos (12U) ÄFGPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) ÅFGPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk ÆFGPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) ÇFGPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) ÈFGPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) ÉFGPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) ÊFGPIO_AFRH_AFSEL12_Pos (16U) ËFGPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) ÌFGPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk ÍFGPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) ÎFGPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) ÏFGPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) ÐFGPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) ÑFGPIO_AFRH_AFSEL13_Pos (20U) ÒFGPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) ÓFGPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk ÔFGPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) ÕFGPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) ÖFGPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) ×FGPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) ØFGPIO_AFRH_AFSEL14_Pos (24U) ÙFGPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) ÚFGPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk ÛFGPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) ÜFGPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) ÝFGPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) ÞFGPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) ßFGPIO_AFRH_AFSEL15_Pos (28U) àFGPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) áFGPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk âFGPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) ãFGPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) äFGPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) åFGPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) èFGPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 éFGPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0 êFGPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1 ëFGPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2 ìFGPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3 íFGPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 îFGPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0 ïFGPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1 ðFGPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2 ñFGPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3 òFGPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 óFGPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0 ôFGPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1 õFGPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2 öFGPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3 ÷FGPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 øFGPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0 ùFGPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1 úFGPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2 ûFGPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3 üFGPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 ýFGPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0 þFGPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1 ÿFGPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2 €GGPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3 GGPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 ‚GGPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0 ƒGGPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1 „GGPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2 …GGPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3 †GGPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14 ‡GGPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0 ˆGGPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1 ‰GGPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2 ŠGGPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3 ‹GGPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 ŒGGPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0 GGPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1 ŽGGPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2 GGPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3 ˜GI2C_CR1_PE_Pos (0U) ™GI2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) šGI2C_CR1_PE I2C_CR1_PE_Msk ›GI2C_CR1_SMBUS_Pos (1U) œGI2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos) GI2C_CR1_SMBUS I2C_CR1_SMBUS_Msk žGI2C_CR1_SMBTYPE_Pos (3U) ŸGI2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos)  GI2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk ¡GI2C_CR1_ENARP_Pos (4U) ¢GI2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos) £GI2C_CR1_ENARP I2C_CR1_ENARP_Msk ¤GI2C_CR1_ENPEC_Pos (5U) ¥GI2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos) ¦GI2C_CR1_ENPEC I2C_CR1_ENPEC_Msk §GI2C_CR1_ENGC_Pos (6U) ¨GI2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos) ©GI2C_CR1_ENGC I2C_CR1_ENGC_Msk ªGI2C_CR1_NOSTRETCH_Pos (7U) «GI2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) ¬GI2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk ­GI2C_CR1_START_Pos (8U) ®GI2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos) ¯GI2C_CR1_START I2C_CR1_START_Msk °GI2C_CR1_STOP_Pos (9U) ±GI2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos) ²GI2C_CR1_STOP I2C_CR1_STOP_Msk ³GI2C_CR1_ACK_Pos (10U) ´GI2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos) µGI2C_CR1_ACK I2C_CR1_ACK_Msk ¶GI2C_CR1_POS_Pos (11U) ·GI2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos) ¸GI2C_CR1_POS I2C_CR1_POS_Msk ¹GI2C_CR1_PEC_Pos (12U) ºGI2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos) »GI2C_CR1_PEC I2C_CR1_PEC_Msk ¼GI2C_CR1_ALERT_Pos (13U) ½GI2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos) ¾GI2C_CR1_ALERT I2C_CR1_ALERT_Msk ¿GI2C_CR1_SWRST_Pos (15U) ÀGI2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) ÁGI2C_CR1_SWRST I2C_CR1_SWRST_Msk ÄGI2C_CR2_FREQ_Pos (0U) ÅGI2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos) ÆGI2C_CR2_FREQ I2C_CR2_FREQ_Msk ÇGI2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos) ÈGI2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos) ÉGI2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos) ÊGI2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos) ËGI2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos) ÌGI2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos) ÎGI2C_CR2_ITERREN_Pos (8U) ÏGI2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos) ÐGI2C_CR2_ITERREN I2C_CR2_ITERREN_Msk ÑGI2C_CR2_ITEVTEN_Pos (9U) ÒGI2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos) ÓGI2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk ÔGI2C_CR2_ITBUFEN_Pos (10U) ÕGI2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos) ÖGI2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk ×GI2C_CR2_DMAEN_Pos (11U) ØGI2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos) ÙGI2C_CR2_DMAEN I2C_CR2_DMAEN_Msk ÚGI2C_CR2_LAST_Pos (12U) ÛGI2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos) ÜGI2C_CR2_LAST I2C_CR2_LAST_Msk ßGI2C_OAR1_ADD1_7 0x000000FEU àGI2C_OAR1_ADD8_9 0x00000300U âGI2C_OAR1_ADD0_Pos (0U) ãGI2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos) äGI2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk åGI2C_OAR1_ADD1_Pos (1U) æGI2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos) çGI2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk èGI2C_OAR1_ADD2_Pos (2U) éGI2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos) êGI2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk ëGI2C_OAR1_ADD3_Pos (3U) ìGI2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos) íGI2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk îGI2C_OAR1_ADD4_Pos (4U) ïGI2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos) ðGI2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk ñGI2C_OAR1_ADD5_Pos (5U) òGI2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos) óGI2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk ôGI2C_OAR1_ADD6_Pos (6U) õGI2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos) öGI2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk ÷GI2C_OAR1_ADD7_Pos (7U) øGI2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos) ùGI2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk úGI2C_OAR1_ADD8_Pos (8U) ûGI2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos) üGI2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk ýGI2C_OAR1_ADD9_Pos (9U) þGI2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos) ÿGI2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk HI2C_OAR1_ADDMODE_Pos (15U) ‚HI2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos) ƒHI2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk †HI2C_OAR2_ENDUAL_Pos (0U) ‡HI2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos) ˆHI2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk ‰HI2C_OAR2_ADD2_Pos (1U) ŠHI2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos) ‹HI2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk ŽHI2C_DR_DR_Pos (0U) HI2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos) HI2C_DR_DR I2C_DR_DR_Msk “HI2C_SR1_SB_Pos (0U) ”HI2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos) •HI2C_SR1_SB I2C_SR1_SB_Msk –HI2C_SR1_ADDR_Pos (1U) —HI2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos) ˜HI2C_SR1_ADDR I2C_SR1_ADDR_Msk ™HI2C_SR1_BTF_Pos (2U) šHI2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos) ›HI2C_SR1_BTF I2C_SR1_BTF_Msk œHI2C_SR1_ADD10_Pos (3U) HI2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos) žHI2C_SR1_ADD10 I2C_SR1_ADD10_Msk ŸHI2C_SR1_STOPF_Pos (4U)  HI2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos) ¡HI2C_SR1_STOPF I2C_SR1_STOPF_Msk ¢HI2C_SR1_RXNE_Pos (6U) £HI2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos) ¤HI2C_SR1_RXNE I2C_SR1_RXNE_Msk ¥HI2C_SR1_TXE_Pos (7U) ¦HI2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos) §HI2C_SR1_TXE I2C_SR1_TXE_Msk ¨HI2C_SR1_BERR_Pos (8U) ©HI2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos) ªHI2C_SR1_BERR I2C_SR1_BERR_Msk «HI2C_SR1_ARLO_Pos (9U) ¬HI2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos) ­HI2C_SR1_ARLO I2C_SR1_ARLO_Msk ®HI2C_SR1_AF_Pos (10U) ¯HI2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos) °HI2C_SR1_AF I2C_SR1_AF_Msk ±HI2C_SR1_OVR_Pos (11U) ²HI2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos) ³HI2C_SR1_OVR I2C_SR1_OVR_Msk ´HI2C_SR1_PECERR_Pos (12U) µHI2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos) ¶HI2C_SR1_PECERR I2C_SR1_PECERR_Msk ·HI2C_SR1_TIMEOUT_Pos (14U) ¸HI2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos) ¹HI2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk ºHI2C_SR1_SMBALERT_Pos (15U) »HI2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos) ¼HI2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk ¿HI2C_SR2_MSL_Pos (0U) ÀHI2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos) ÁHI2C_SR2_MSL I2C_SR2_MSL_Msk ÂHI2C_SR2_BUSY_Pos (1U) ÃHI2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos) ÄHI2C_SR2_BUSY I2C_SR2_BUSY_Msk ÅHI2C_SR2_TRA_Pos (2U) ÆHI2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos) ÇHI2C_SR2_TRA I2C_SR2_TRA_Msk ÈHI2C_SR2_GENCALL_Pos (4U) ÉHI2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos) ÊHI2C_SR2_GENCALL I2C_SR2_GENCALL_Msk ËHI2C_SR2_SMBDEFAULT_Pos (5U) ÌHI2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) ÍHI2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk ÎHI2C_SR2_SMBHOST_Pos (6U) ÏHI2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos) ÐHI2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk ÑHI2C_SR2_DUALF_Pos (7U) ÒHI2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos) ÓHI2C_SR2_DUALF I2C_SR2_DUALF_Msk ÔHI2C_SR2_PEC_Pos (8U) ÕHI2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos) ÖHI2C_SR2_PEC I2C_SR2_PEC_Msk ÙHI2C_CCR_CCR_Pos (0U) ÚHI2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos) ÛHI2C_CCR_CCR I2C_CCR_CCR_Msk ÜHI2C_CCR_DUTY_Pos (14U) ÝHI2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos) ÞHI2C_CCR_DUTY I2C_CCR_DUTY_Msk ßHI2C_CCR_FS_Pos (15U) àHI2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos) áHI2C_CCR_FS I2C_CCR_FS_Msk äHI2C_TRISE_TRISE_Pos (0U) åHI2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos) æHI2C_TRISE_TRISE I2C_TRISE_TRISE_Msk ïHIWDG_KR_KEY_Pos (0U) ðHIWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) ñHIWDG_KR_KEY IWDG_KR_KEY_Msk ôHIWDG_PR_PR_Pos (0U) õHIWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) öHIWDG_PR_PR IWDG_PR_PR_Msk ÷HIWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) øHIWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) ùHIWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) üHIWDG_RLR_RL_Pos (0U) ýHIWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) þHIWDG_RLR_RL IWDG_RLR_RL_Msk IIWDG_SR_PVU_Pos (0U) ‚IIWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) ƒIIWDG_SR_PVU IWDG_SR_PVU_Msk „IIWDG_SR_RVU_Pos (1U) …IIWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) †IIWDG_SR_RVU IWDG_SR_RVU_Msk IPWR_CR_LPDS_Pos (0U) ‘IPWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos) ’IPWR_CR_LPDS PWR_CR_LPDS_Msk “IPWR_CR_PDDS_Pos (1U) ”IPWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) •IPWR_CR_PDDS PWR_CR_PDDS_Msk –IPWR_CR_CWUF_Pos (2U) —IPWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) ˜IPWR_CR_CWUF PWR_CR_CWUF_Msk ™IPWR_CR_CSBF_Pos (3U) šIPWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) ›IPWR_CR_CSBF PWR_CR_CSBF_Msk œIPWR_CR_PVDE_Pos (4U) IPWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) žIPWR_CR_PVDE PWR_CR_PVDE_Msk  IPWR_CR_PLS_Pos (5U) ¡IPWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) ¢IPWR_CR_PLS PWR_CR_PLS_Msk £IPWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) ¤IPWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) ¥IPWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) ¨IPWR_CR_PLS_LEV0 0x00000000U ©IPWR_CR_PLS_LEV1 0x00000020U ªIPWR_CR_PLS_LEV2 0x00000040U «IPWR_CR_PLS_LEV3 0x00000060U ¬IPWR_CR_PLS_LEV4 0x00000080U ­IPWR_CR_PLS_LEV5 0x000000A0U ®IPWR_CR_PLS_LEV6 0x000000C0U ¯IPWR_CR_PLS_LEV7 0x000000E0U °IPWR_CR_DBP_Pos (8U) ±IPWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) ²IPWR_CR_DBP PWR_CR_DBP_Msk ³IPWR_CR_FPDS_Pos (9U) ´IPWR_CR_FPDS_Msk (0x1UL << PWR_CR_FPDS_Pos) µIPWR_CR_FPDS PWR_CR_FPDS_Msk ¶IPWR_CR_VOS_Pos (14U) ·IPWR_CR_VOS_Msk (0x1UL << PWR_CR_VOS_Pos) ¸IPWR_CR_VOS PWR_CR_VOS_Msk »IPWR_CR_PMODE PWR_CR_VOS ¾IPWR_CSR_WUF_Pos (0U) ¿IPWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) ÀIPWR_CSR_WUF PWR_CSR_WUF_Msk ÁIPWR_CSR_SBF_Pos (1U) ÂIPWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) ÃIPWR_CSR_SBF PWR_CSR_SBF_Msk ÄIPWR_CSR_PVDO_Pos (2U) ÅIPWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) ÆIPWR_CSR_PVDO PWR_CSR_PVDO_Msk ÇIPWR_CSR_BRR_Pos (3U) ÈIPWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) ÉIPWR_CSR_BRR PWR_CSR_BRR_Msk ÊIPWR_CSR_EWUP_Pos (8U) ËIPWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos) ÌIPWR_CSR_EWUP PWR_CSR_EWUP_Msk ÍIPWR_CSR_BRE_Pos (9U) ÎIPWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) ÏIPWR_CSR_BRE PWR_CSR_BRE_Msk ÐIPWR_CSR_VOSRDY_Pos (14U) ÑIPWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos) ÒIPWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk ÕIPWR_CSR_REGRDY PWR_CSR_VOSRDY ÝIRCC_CR_HSION_Pos (0U) ÞIRCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) ßIRCC_CR_HSION RCC_CR_HSION_Msk àIRCC_CR_HSIRDY_Pos (1U) áIRCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) âIRCC_CR_HSIRDY RCC_CR_HSIRDY_Msk äIRCC_CR_HSITRIM_Pos (3U) åIRCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) æIRCC_CR_HSITRIM RCC_CR_HSITRIM_Msk çIRCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos) èIRCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos) éIRCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos) êIRCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos) ëIRCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) íIRCC_CR_HSICAL_Pos (8U) îIRCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) ïIRCC_CR_HSICAL RCC_CR_HSICAL_Msk ðIRCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos) ñIRCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos) òIRCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos) óIRCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos) ôIRCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos) õIRCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos) öIRCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos) ÷IRCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos) ùIRCC_CR_HSEON_Pos (16U) úIRCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) ûIRCC_CR_HSEON RCC_CR_HSEON_Msk üIRCC_CR_HSERDY_Pos (17U) ýIRCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) þIRCC_CR_HSERDY RCC_CR_HSERDY_Msk ÿIRCC_CR_HSEBYP_Pos (18U) €JRCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) JRCC_CR_HSEBYP RCC_CR_HSEBYP_Msk ‚JRCC_CR_CSSON_Pos (19U) ƒJRCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) „JRCC_CR_CSSON RCC_CR_CSSON_Msk …JRCC_CR_PLLON_Pos (24U) †JRCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) ‡JRCC_CR_PLLON RCC_CR_PLLON_Msk ˆJRCC_CR_PLLRDY_Pos (25U) ‰JRCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) ŠJRCC_CR_PLLRDY RCC_CR_PLLRDY_Msk ŽJRCC_PLLI2S_SUPPORT  JRCC_CR_PLLI2SON_Pos (26U) ‘JRCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos) ’JRCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk “JRCC_CR_PLLI2SRDY_Pos (27U) ”JRCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos) •JRCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk ˜JRCC_PLLCFGR_PLLM_Pos (0U) ™JRCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos) šJRCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk ›JRCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos) œJRCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos) JRCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos) žJRCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos) ŸJRCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos)  JRCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos) ¢JRCC_PLLCFGR_PLLN_Pos (6U) £JRCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos) ¤JRCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk ¥JRCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos) ¦JRCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos) §JRCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos) ¨JRCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos) ©JRCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos) ªJRCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos) «JRCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos) ¬JRCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos) ­JRCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos) ¯JRCC_PLLCFGR_PLLP_Pos (16U) °JRCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) ±JRCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk ²JRCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) ³JRCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos) µJRCC_PLLCFGR_PLLSRC_Pos (22U) ¶JRCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) ·JRCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk ¸JRCC_PLLCFGR_PLLSRC_HSE_Pos (22U) ¹JRCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) ºJRCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk »JRCC_PLLCFGR_PLLSRC_HSI 0x00000000U ½JRCC_PLLCFGR_PLLQ_Pos (24U) ¾JRCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos) ¿JRCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk ÀJRCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) ÁJRCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) ÂJRCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos) ÃJRCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos) ÈJRCC_CFGR_SW_Pos (0U) ÉJRCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) ÊJRCC_CFGR_SW RCC_CFGR_SW_Msk ËJRCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) ÌJRCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) ÎJRCC_CFGR_SW_HSI 0x00000000U ÏJRCC_CFGR_SW_HSE 0x00000001U ÐJRCC_CFGR_SW_PLL 0x00000002U ÓJRCC_CFGR_SWS_Pos (2U) ÔJRCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) ÕJRCC_CFGR_SWS RCC_CFGR_SWS_Msk ÖJRCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) ×JRCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) ÙJRCC_CFGR_SWS_HSI 0x00000000U ÚJRCC_CFGR_SWS_HSE 0x00000004U ÛJRCC_CFGR_SWS_PLL 0x00000008U ÞJRCC_CFGR_HPRE_Pos (4U) ßJRCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) àJRCC_CFGR_HPRE RCC_CFGR_HPRE_Msk áJRCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) âJRCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) ãJRCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) äJRCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) æJRCC_CFGR_HPRE_DIV1 0x00000000U çJRCC_CFGR_HPRE_DIV2 0x00000080U èJRCC_CFGR_HPRE_DIV4 0x00000090U éJRCC_CFGR_HPRE_DIV8 0x000000A0U êJRCC_CFGR_HPRE_DIV16 0x000000B0U ëJRCC_CFGR_HPRE_DIV64 0x000000C0U ìJRCC_CFGR_HPRE_DIV128 0x000000D0U íJRCC_CFGR_HPRE_DIV256 0x000000E0U îJRCC_CFGR_HPRE_DIV512 0x000000F0U ñJRCC_CFGR_PPRE1_Pos (10U) òJRCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) óJRCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk ôJRCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) õJRCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) öJRCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) øJRCC_CFGR_PPRE1_DIV1 0x00000000U ùJRCC_CFGR_PPRE1_DIV2 0x00001000U úJRCC_CFGR_PPRE1_DIV4 0x00001400U ûJRCC_CFGR_PPRE1_DIV8 0x00001800U üJRCC_CFGR_PPRE1_DIV16 0x00001C00U ÿJRCC_CFGR_PPRE2_Pos (13U) €KRCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) KRCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk ‚KRCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) ƒKRCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) „KRCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) †KRCC_CFGR_PPRE2_DIV1 0x00000000U ‡KRCC_CFGR_PPRE2_DIV2 0x00008000U ˆKRCC_CFGR_PPRE2_DIV4 0x0000A000U ‰KRCC_CFGR_PPRE2_DIV8 0x0000C000U ŠKRCC_CFGR_PPRE2_DIV16 0x0000E000U KRCC_CFGR_RTCPRE_Pos (16U) ŽKRCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos) KRCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk KRCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos) ‘KRCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos) ’KRCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos) “KRCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos) ”KRCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) —KRCC_CFGR_MCO1_Pos (21U) ˜KRCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos) ™KRCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk šKRCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) ›KRCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) KRCC_CFGR_I2SSRC_Pos (23U) žKRCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos) ŸKRCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk ¡KRCC_CFGR_MCO1PRE_Pos (24U) ¢KRCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos) £KRCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk ¤KRCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) ¥KRCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) ¦KRCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) ¨KRCC_CFGR_MCO2PRE_Pos (27U) ©KRCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos) ªKRCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk «KRCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) ¬KRCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) ­KRCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) ¯KRCC_CFGR_MCO2_Pos (30U) °KRCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos) ±KRCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk ²KRCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) ³KRCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) ¶KRCC_CIR_LSIRDYF_Pos (0U) ·KRCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) ¸KRCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk ¹KRCC_CIR_LSERDYF_Pos (1U) ºKRCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) »KRCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk ¼KRCC_CIR_HSIRDYF_Pos (2U) ½KRCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) ¾KRCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk ¿KRCC_CIR_HSERDYF_Pos (3U) ÀKRCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) ÁKRCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk ÂKRCC_CIR_PLLRDYF_Pos (4U) ÃKRCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) ÄKRCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk ÅKRCC_CIR_PLLI2SRDYF_Pos (5U) ÆKRCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos) ÇKRCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk ÉKRCC_CIR_CSSF_Pos (7U) ÊKRCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) ËKRCC_CIR_CSSF RCC_CIR_CSSF_Msk ÌKRCC_CIR_LSIRDYIE_Pos (8U) ÍKRCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) ÎKRCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk ÏKRCC_CIR_LSERDYIE_Pos (9U) ÐKRCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) ÑKRCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk ÒKRCC_CIR_HSIRDYIE_Pos (10U) ÓKRCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) ÔKRCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk ÕKRCC_CIR_HSERDYIE_Pos (11U) ÖKRCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) ×KRCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk ØKRCC_CIR_PLLRDYIE_Pos (12U) ÙKRCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos) ÚKRCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk ÛKRCC_CIR_PLLI2SRDYIE_Pos (13U) ÜKRCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos) ÝKRCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk ßKRCC_CIR_LSIRDYC_Pos (16U) àKRCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos) áKRCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk âKRCC_CIR_LSERDYC_Pos (17U) ãKRCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos) äKRCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk åKRCC_CIR_HSIRDYC_Pos (18U) æKRCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos) çKRCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk èKRCC_CIR_HSERDYC_Pos (19U) éKRCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos) êKRCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk ëKRCC_CIR_PLLRDYC_Pos (20U) ìKRCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos) íKRCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk îKRCC_CIR_PLLI2SRDYC_Pos (21U) ïKRCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos) ðKRCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk òKRCC_CIR_CSSC_Pos (23U) óKRCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos) ôKRCC_CIR_CSSC RCC_CIR_CSSC_Msk ÷KRCC_AHB1RSTR_GPIOARST_Pos (0U) øKRCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) ùKRCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk úKRCC_AHB1RSTR_GPIOBRST_Pos (1U) ûKRCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) üKRCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk ýKRCC_AHB1RSTR_GPIOCRST_Pos (2U) þKRCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) ÿKRCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk €LRCC_AHB1RSTR_GPIODRST_Pos (3U) LRCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) ‚LRCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk ƒLRCC_AHB1RSTR_GPIOERST_Pos (4U) „LRCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos) …LRCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk †LRCC_AHB1RSTR_GPIOFRST_Pos (5U) ‡LRCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos) ˆLRCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk ‰LRCC_AHB1RSTR_GPIOGRST_Pos (6U) ŠLRCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos) ‹LRCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk ŒLRCC_AHB1RSTR_GPIOHRST_Pos (7U) LRCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) ŽLRCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk LRCC_AHB1RSTR_GPIOIRST_Pos (8U) LRCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos) ‘LRCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk ’LRCC_AHB1RSTR_CRCRST_Pos (12U) “LRCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos) ”LRCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk •LRCC_AHB1RSTR_DMA1RST_Pos (21U) –LRCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) —LRCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk ˜LRCC_AHB1RSTR_DMA2RST_Pos (22U) ™LRCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) šLRCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk ›LRCC_AHB1RSTR_ETHMACRST_Pos (25U) œLRCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos) LRCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk žLRCC_AHB1RSTR_OTGHRST_Pos (29U) ŸLRCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)  LRCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk £LRCC_AHB2RSTR_DCMIRST_Pos (0U) ¤LRCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos) ¥LRCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk ¦LRCC_AHB2RSTR_RNGRST_Pos (6U) §LRCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos) ¨LRCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk ©LRCC_AHB2RSTR_OTGFSRST_Pos (7U) ªLRCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) «LRCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk ­LRCC_AHB3RSTR_FSMCRST_Pos (0U) ®LRCC_AHB3RSTR_FSMCRST_Msk (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos) ¯LRCC_AHB3RSTR_FSMCRST RCC_AHB3RSTR_FSMCRST_Msk ³LRCC_APB1RSTR_TIM2RST_Pos (0U) ´LRCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) µLRCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk ¶LRCC_APB1RSTR_TIM3RST_Pos (1U) ·LRCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) ¸LRCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk ¹LRCC_APB1RSTR_TIM4RST_Pos (2U) ºLRCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) »LRCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk ¼LRCC_APB1RSTR_TIM5RST_Pos (3U) ½LRCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos) ¾LRCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk ¿LRCC_APB1RSTR_TIM6RST_Pos (4U) ÀLRCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) ÁLRCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk ÂLRCC_APB1RSTR_TIM7RST_Pos (5U) ÃLRCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) ÄLRCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk ÅLRCC_APB1RSTR_TIM12RST_Pos (6U) ÆLRCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos) ÇLRCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk ÈLRCC_APB1RSTR_TIM13RST_Pos (7U) ÉLRCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos) ÊLRCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk ËLRCC_APB1RSTR_TIM14RST_Pos (8U) ÌLRCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos) ÍLRCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk ÎLRCC_APB1RSTR_WWDGRST_Pos (11U) ÏLRCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) ÐLRCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk ÑLRCC_APB1RSTR_SPI2RST_Pos (14U) ÒLRCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) ÓLRCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk ÔLRCC_APB1RSTR_SPI3RST_Pos (15U) ÕLRCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos) ÖLRCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk ×LRCC_APB1RSTR_USART2RST_Pos (17U) ØLRCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) ÙLRCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk ÚLRCC_APB1RSTR_USART3RST_Pos (18U) ÛLRCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos) ÜLRCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk ÝLRCC_APB1RSTR_UART4RST_Pos (19U) ÞLRCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos) ßLRCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk àLRCC_APB1RSTR_UART5RST_Pos (20U) áLRCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos) âLRCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk ãLRCC_APB1RSTR_I2C1RST_Pos (21U) äLRCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) åLRCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk æLRCC_APB1RSTR_I2C2RST_Pos (22U) çLRCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) èLRCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk éLRCC_APB1RSTR_I2C3RST_Pos (23U) êLRCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) ëLRCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk ìLRCC_APB1RSTR_CAN1RST_Pos (25U) íLRCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos) îLRCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk ïLRCC_APB1RSTR_CAN2RST_Pos (26U) ðLRCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos) ñLRCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk òLRCC_APB1RSTR_PWRRST_Pos (28U) óLRCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) ôLRCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk õLRCC_APB1RSTR_DACRST_Pos (29U) öLRCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos) ÷LRCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk úLRCC_APB2RSTR_TIM1RST_Pos (0U) ûLRCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) üLRCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk ýLRCC_APB2RSTR_TIM8RST_Pos (1U) þLRCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos) ÿLRCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk €MRCC_APB2RSTR_USART1RST_Pos (4U) MRCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) ‚MRCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk ƒMRCC_APB2RSTR_USART6RST_Pos (5U) „MRCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) …MRCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk †MRCC_APB2RSTR_ADCRST_Pos (8U) ‡MRCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) ˆMRCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk ‰MRCC_APB2RSTR_SDIORST_Pos (11U) ŠMRCC_APB2RSTR_SDIORST_Msk (0x1UL << RCC_APB2RSTR_SDIORST_Pos) ‹MRCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk ŒMRCC_APB2RSTR_SPI1RST_Pos (12U) MRCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) ŽMRCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk MRCC_APB2RSTR_SYSCFGRST_Pos (14U) MRCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) ‘MRCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk ’MRCC_APB2RSTR_TIM9RST_Pos (16U) “MRCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos) ”MRCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk •MRCC_APB2RSTR_TIM10RST_Pos (17U) –MRCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos) —MRCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk ˜MRCC_APB2RSTR_TIM11RST_Pos (18U) ™MRCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos) šMRCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk MRCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST  MRCC_AHB1ENR_GPIOAEN_Pos (0U) ¡MRCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos) ¢MRCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk £MRCC_AHB1ENR_GPIOBEN_Pos (1U) ¤MRCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos) ¥MRCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk ¦MRCC_AHB1ENR_GPIOCEN_Pos (2U) §MRCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos) ¨MRCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk ©MRCC_AHB1ENR_GPIODEN_Pos (3U) ªMRCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos) «MRCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk ¬MRCC_AHB1ENR_GPIOEEN_Pos (4U) ­MRCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos) ®MRCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk ¯MRCC_AHB1ENR_GPIOFEN_Pos (5U) °MRCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos) ±MRCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk ²MRCC_AHB1ENR_GPIOGEN_Pos (6U) ³MRCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos) ´MRCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk µMRCC_AHB1ENR_GPIOHEN_Pos (7U) ¶MRCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos) ·MRCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk ¸MRCC_AHB1ENR_GPIOIEN_Pos (8U) ¹MRCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos) ºMRCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk »MRCC_AHB1ENR_CRCEN_Pos (12U) ¼MRCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos) ½MRCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk ¾MRCC_AHB1ENR_BKPSRAMEN_Pos (18U) ¿MRCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos) ÀMRCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk ÁMRCC_AHB1ENR_CCMDATARAMEN_Pos (20U) ÂMRCC_AHB1ENR_CCMDATARAMEN_Msk (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos) ÃMRCC_AHB1ENR_CCMDATARAMEN RCC_AHB1ENR_CCMDATARAMEN_Msk ÄMRCC_AHB1ENR_DMA1EN_Pos (21U) ÅMRCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) ÆMRCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk ÇMRCC_AHB1ENR_DMA2EN_Pos (22U) ÈMRCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) ÉMRCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk ÊMRCC_AHB1ENR_ETHMACEN_Pos (25U) ËMRCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos) ÌMRCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk ÍMRCC_AHB1ENR_ETHMACTXEN_Pos (26U) ÎMRCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos) ÏMRCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk ÐMRCC_AHB1ENR_ETHMACRXEN_Pos (27U) ÑMRCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos) ÒMRCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk ÓMRCC_AHB1ENR_ETHMACPTPEN_Pos (28U) ÔMRCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos) ÕMRCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk ÖMRCC_AHB1ENR_OTGHSEN_Pos (29U) ×MRCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos) ØMRCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk ÙMRCC_AHB1ENR_OTGHSULPIEN_Pos (30U) ÚMRCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos) ÛMRCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk àMRCC_AHB2_SUPPORT  âMRCC_AHB2ENR_DCMIEN_Pos (0U) ãMRCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos) äMRCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk åMRCC_AHB2ENR_RNGEN_Pos (6U) æMRCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos) çMRCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk èMRCC_AHB2ENR_OTGFSEN_Pos (7U) éMRCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos) êMRCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk ðMRCC_AHB3_SUPPORT  òMRCC_AHB3ENR_FSMCEN_Pos (0U) óMRCC_AHB3ENR_FSMCEN_Msk (0x1UL << RCC_AHB3ENR_FSMCEN_Pos) ôMRCC_AHB3ENR_FSMCEN RCC_AHB3ENR_FSMCEN_Msk ÷MRCC_APB1ENR_TIM2EN_Pos (0U) øMRCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) ùMRCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk úMRCC_APB1ENR_TIM3EN_Pos (1U) ûMRCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) üMRCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk ýMRCC_APB1ENR_TIM4EN_Pos (2U) þMRCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos) ÿMRCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk €NRCC_APB1ENR_TIM5EN_Pos (3U) NRCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos) ‚NRCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk ƒNRCC_APB1ENR_TIM6EN_Pos (4U) „NRCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) …NRCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk †NRCC_APB1ENR_TIM7EN_Pos (5U) ‡NRCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) ˆNRCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk ‰NRCC_APB1ENR_TIM12EN_Pos (6U) ŠNRCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos) ‹NRCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk ŒNRCC_APB1ENR_TIM13EN_Pos (7U) NRCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos) ŽNRCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk NRCC_APB1ENR_TIM14EN_Pos (8U) NRCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos) ‘NRCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk ’NRCC_APB1ENR_WWDGEN_Pos (11U) “NRCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) ”NRCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk •NRCC_APB1ENR_SPI2EN_Pos (14U) –NRCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) —NRCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk ˜NRCC_APB1ENR_SPI3EN_Pos (15U) ™NRCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos) šNRCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk ›NRCC_APB1ENR_USART2EN_Pos (17U) œNRCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) NRCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk žNRCC_APB1ENR_USART3EN_Pos (18U) ŸNRCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)  NRCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk ¡NRCC_APB1ENR_UART4EN_Pos (19U) ¢NRCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos) £NRCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk ¤NRCC_APB1ENR_UART5EN_Pos (20U) ¥NRCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos) ¦NRCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk §NRCC_APB1ENR_I2C1EN_Pos (21U) ¨NRCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) ©NRCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk ªNRCC_APB1ENR_I2C2EN_Pos (22U) «NRCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) ¬NRCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk ­NRCC_APB1ENR_I2C3EN_Pos (23U) ®NRCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) ¯NRCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk °NRCC_APB1ENR_CAN1EN_Pos (25U) ±NRCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos) ²NRCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk ³NRCC_APB1ENR_CAN2EN_Pos (26U) ´NRCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos) µNRCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk ¶NRCC_APB1ENR_PWREN_Pos (28U) ·NRCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) ¸NRCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk ¹NRCC_APB1ENR_DACEN_Pos (29U) ºNRCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos) »NRCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk ¾NRCC_APB2ENR_TIM1EN_Pos (0U) ¿NRCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) ÀNRCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk ÁNRCC_APB2ENR_TIM8EN_Pos (1U) ÂNRCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) ÃNRCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk ÄNRCC_APB2ENR_USART1EN_Pos (4U) ÅNRCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) ÆNRCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk ÇNRCC_APB2ENR_USART6EN_Pos (5U) ÈNRCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) ÉNRCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk ÊNRCC_APB2ENR_ADC1EN_Pos (8U) ËNRCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos) ÌNRCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk ÍNRCC_APB2ENR_ADC2EN_Pos (9U) ÎNRCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos) ÏNRCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk ÐNRCC_APB2ENR_ADC3EN_Pos (10U) ÑNRCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos) ÒNRCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk ÓNRCC_APB2ENR_SDIOEN_Pos (11U) ÔNRCC_APB2ENR_SDIOEN_Msk (0x1UL << RCC_APB2ENR_SDIOEN_Pos) ÕNRCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk ÖNRCC_APB2ENR_SPI1EN_Pos (12U) ×NRCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) ØNRCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk ÙNRCC_APB2ENR_SYSCFGEN_Pos (14U) ÚNRCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) ÛNRCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk ÜNRCC_APB2ENR_TIM9EN_Pos (16U) ÝNRCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos) ÞNRCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk ßNRCC_APB2ENR_TIM10EN_Pos (17U) àNRCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos) áNRCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk âNRCC_APB2ENR_TIM11EN_Pos (18U) ãNRCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos) äNRCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk çNRCC_AHB1LPENR_GPIOALPEN_Pos (0U) èNRCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) éNRCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk êNRCC_AHB1LPENR_GPIOBLPEN_Pos (1U) ëNRCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) ìNRCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk íNRCC_AHB1LPENR_GPIOCLPEN_Pos (2U) îNRCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) ïNRCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk ðNRCC_AHB1LPENR_GPIODLPEN_Pos (3U) ñNRCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) òNRCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk óNRCC_AHB1LPENR_GPIOELPEN_Pos (4U) ôNRCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos) õNRCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk öNRCC_AHB1LPENR_GPIOFLPEN_Pos (5U) ÷NRCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos) øNRCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk ùNRCC_AHB1LPENR_GPIOGLPEN_Pos (6U) úNRCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos) ûNRCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk üNRCC_AHB1LPENR_GPIOHLPEN_Pos (7U) ýNRCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) þNRCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk ÿNRCC_AHB1LPENR_GPIOILPEN_Pos (8U) €ORCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos) ORCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk ‚ORCC_AHB1LPENR_CRCLPEN_Pos (12U) ƒORCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos) „ORCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk …ORCC_AHB1LPENR_FLITFLPEN_Pos (15U) †ORCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) ‡ORCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk ˆORCC_AHB1LPENR_SRAM1LPEN_Pos (16U) ‰ORCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) ŠORCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk ‹ORCC_AHB1LPENR_SRAM2LPEN_Pos (17U) ŒORCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos) ORCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk ŽORCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U) ORCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) ORCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk ‘ORCC_AHB1LPENR_DMA1LPEN_Pos (21U) ’ORCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) “ORCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk ”ORCC_AHB1LPENR_DMA2LPEN_Pos (22U) •ORCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) –ORCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk ˜ORCC_AHB1LPENR_ETHMACLPEN_Pos (25U) ™ORCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos) šORCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk ›ORCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U) œORCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos) ORCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk žORCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U) ŸORCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)  ORCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk ¡ORCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U) ¢ORCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos) £ORCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk ¤ORCC_AHB1LPENR_OTGHSLPEN_Pos (29U) ¥ORCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos) ¦ORCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk §ORCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U) ¨ORCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) ©ORCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk ¬ORCC_AHB2LPENR_DCMILPEN_Pos (0U) ­ORCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos) ®ORCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk ¯ORCC_AHB2LPENR_RNGLPEN_Pos (6U) °ORCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos) ±ORCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk ²ORCC_AHB2LPENR_OTGFSLPEN_Pos (7U) ³ORCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) ´ORCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk ·ORCC_AHB3LPENR_FSMCLPEN_Pos (0U) ¸ORCC_AHB3LPENR_FSMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos) ¹ORCC_AHB3LPENR_FSMCLPEN RCC_AHB3LPENR_FSMCLPEN_Msk ¼ORCC_APB1LPENR_TIM2LPEN_Pos (0U) ½ORCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) ¾ORCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk ¿ORCC_APB1LPENR_TIM3LPEN_Pos (1U) ÀORCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) ÁORCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk ÂORCC_APB1LPENR_TIM4LPEN_Pos (2U) ÃORCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) ÄORCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk ÅORCC_APB1LPENR_TIM5LPEN_Pos (3U) ÆORCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) ÇORCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk ÈORCC_APB1LPENR_TIM6LPEN_Pos (4U) ÉORCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos) ÊORCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk ËORCC_APB1LPENR_TIM7LPEN_Pos (5U) ÌORCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos) ÍORCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk ÎORCC_APB1LPENR_TIM12LPEN_Pos (6U) ÏORCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos) ÐORCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk ÑORCC_APB1LPENR_TIM13LPEN_Pos (7U) ÒORCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos) ÓORCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk ÔORCC_APB1LPENR_TIM14LPEN_Pos (8U) ÕORCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos) ÖORCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk ×ORCC_APB1LPENR_WWDGLPEN_Pos (11U) ØORCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) ÙORCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk ÚORCC_APB1LPENR_SPI2LPEN_Pos (14U) ÛORCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) ÜORCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk ÝORCC_APB1LPENR_SPI3LPEN_Pos (15U) ÞORCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) ßORCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk àORCC_APB1LPENR_USART2LPEN_Pos (17U) áORCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) âORCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk ãORCC_APB1LPENR_USART3LPEN_Pos (18U) äORCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos) åORCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk æORCC_APB1LPENR_UART4LPEN_Pos (19U) çORCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos) èORCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk éORCC_APB1LPENR_UART5LPEN_Pos (20U) êORCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos) ëORCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk ìORCC_APB1LPENR_I2C1LPEN_Pos (21U) íORCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos) îORCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk ïORCC_APB1LPENR_I2C2LPEN_Pos (22U) ðORCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos) ñORCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk òORCC_APB1LPENR_I2C3LPEN_Pos (23U) óORCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos) ôORCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk õORCC_APB1LPENR_CAN1LPEN_Pos (25U) öORCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos) ÷ORCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk øORCC_APB1LPENR_CAN2LPEN_Pos (26U) ùORCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos) úORCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk ûORCC_APB1LPENR_PWRLPEN_Pos (28U) üORCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) ýORCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk þORCC_APB1LPENR_DACLPEN_Pos (29U) ÿORCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos) €PRCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk ƒPRCC_APB2LPENR_TIM1LPEN_Pos (0U) „PRCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) …PRCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk †PRCC_APB2LPENR_TIM8LPEN_Pos (1U) ‡PRCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) ˆPRCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk ‰PRCC_APB2LPENR_USART1LPEN_Pos (4U) ŠPRCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) ‹PRCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk ŒPRCC_APB2LPENR_USART6LPEN_Pos (5U) PRCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) ŽPRCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk PRCC_APB2LPENR_ADC1LPEN_Pos (8U) PRCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) ‘PRCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk ’PRCC_APB2LPENR_ADC2LPEN_Pos (9U) “PRCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos) ”PRCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk •PRCC_APB2LPENR_ADC3LPEN_Pos (10U) –PRCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos) —PRCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk ˜PRCC_APB2LPENR_SDIOLPEN_Pos (11U) ™PRCC_APB2LPENR_SDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos) šPRCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk ›PRCC_APB2LPENR_SPI1LPEN_Pos (12U) œPRCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) PRCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk žPRCC_APB2LPENR_SYSCFGLPEN_Pos (14U) ŸPRCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)  PRCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk ¡PRCC_APB2LPENR_TIM9LPEN_Pos (16U) ¢PRCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) £PRCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk ¤PRCC_APB2LPENR_TIM10LPEN_Pos (17U) ¥PRCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) ¦PRCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk §PRCC_APB2LPENR_TIM11LPEN_Pos (18U) ¨PRCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) ©PRCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk ¬PRCC_BDCR_LSEON_Pos (0U) ­PRCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) ®PRCC_BDCR_LSEON RCC_BDCR_LSEON_Msk ¯PRCC_BDCR_LSERDY_Pos (1U) °PRCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) ±PRCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk ²PRCC_BDCR_LSEBYP_Pos (2U) ³PRCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) ´PRCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk ¶PRCC_BDCR_RTCSEL_Pos (8U) ·PRCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) ¸PRCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk ¹PRCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) ºPRCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) ¼PRCC_BDCR_RTCEN_Pos (15U) ½PRCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) ¾PRCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk ¿PRCC_BDCR_BDRST_Pos (16U) ÀPRCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) ÁPRCC_BDCR_BDRST RCC_BDCR_BDRST_Msk ÄPRCC_CSR_LSION_Pos (0U) ÅPRCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) ÆPRCC_CSR_LSION RCC_CSR_LSION_Msk ÇPRCC_CSR_LSIRDY_Pos (1U) ÈPRCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) ÉPRCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk ÊPRCC_CSR_RMVF_Pos (24U) ËPRCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) ÌPRCC_CSR_RMVF RCC_CSR_RMVF_Msk ÍPRCC_CSR_BORRSTF_Pos (25U) ÎPRCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos) ÏPRCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk ÐPRCC_CSR_PINRSTF_Pos (26U) ÑPRCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) ÒPRCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk ÓPRCC_CSR_PORRSTF_Pos (27U) ÔPRCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) ÕPRCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk ÖPRCC_CSR_SFTRSTF_Pos (28U) ×PRCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) ØPRCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk ÙPRCC_CSR_IWDGRSTF_Pos (29U) ÚPRCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) ÛPRCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk ÜPRCC_CSR_WWDGRSTF_Pos (30U) ÝPRCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) ÞPRCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk ßPRCC_CSR_LPWRRSTF_Pos (31U) àPRCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) áPRCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk ãPRCC_CSR_PADRSTF RCC_CSR_PINRSTF äPRCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF çPRCC_SSCGR_MODPER_Pos (0U) èPRCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos) éPRCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk êPRCC_SSCGR_INCSTEP_Pos (13U) ëPRCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos) ìPRCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk íPRCC_SSCGR_SPREADSEL_Pos (30U) îPRCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos) ïPRCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk ðPRCC_SSCGR_SSCGEN_Pos (31U) ñPRCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos) òPRCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk õPRCC_PLLI2SCFGR_PLLI2SN_Pos (6U) öPRCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ÷PRCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk øPRCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ùPRCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) úPRCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ûPRCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) üPRCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ýPRCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) þPRCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ÿPRCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) €QRCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) ‚QRCC_PLLI2SCFGR_PLLI2SR_Pos (28U) ƒQRCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) „QRCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk …QRCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) †QRCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) ‡QRCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) QRNG_CR_RNGEN_Pos (2U) ‘QRNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) ’QRNG_CR_RNGEN RNG_CR_RNGEN_Msk “QRNG_CR_IE_Pos (3U) ”QRNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) •QRNG_CR_IE RNG_CR_IE_Msk ˜QRNG_SR_DRDY_Pos (0U) ™QRNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) šQRNG_SR_DRDY RNG_SR_DRDY_Msk ›QRNG_SR_CECS_Pos (1U) œQRNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) QRNG_SR_CECS RNG_SR_CECS_Msk žQRNG_SR_SECS_Pos (2U) ŸQRNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)  QRNG_SR_SECS RNG_SR_SECS_Msk ¡QRNG_SR_CEIS_Pos (5U) ¢QRNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) £QRNG_SR_CEIS RNG_SR_CEIS_Msk ¤QRNG_SR_SEIS_Pos (6U) ¥QRNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) ¦QRNG_SR_SEIS RNG_SR_SEIS_Msk °QRTC_TAMPER2_SUPPORT  ±QRTC_AF2_SUPPORT  ³QRTC_TR_PM_Pos (22U) ´QRTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) µQRTC_TR_PM RTC_TR_PM_Msk ¶QRTC_TR_HT_Pos (20U) ·QRTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) ¸QRTC_TR_HT RTC_TR_HT_Msk ¹QRTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) ºQRTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) »QRTC_TR_HU_Pos (16U) ¼QRTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) ½QRTC_TR_HU RTC_TR_HU_Msk ¾QRTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) ¿QRTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) ÀQRTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) ÁQRTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) ÂQRTC_TR_MNT_Pos (12U) ÃQRTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) ÄQRTC_TR_MNT RTC_TR_MNT_Msk ÅQRTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) ÆQRTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) ÇQRTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) ÈQRTC_TR_MNU_Pos (8U) ÉQRTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) ÊQRTC_TR_MNU RTC_TR_MNU_Msk ËQRTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) ÌQRTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) ÍQRTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) ÎQRTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) ÏQRTC_TR_ST_Pos (4U) ÐQRTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) ÑQRTC_TR_ST RTC_TR_ST_Msk ÒQRTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) ÓQRTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) ÔQRTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) ÕQRTC_TR_SU_Pos (0U) ÖQRTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) ×QRTC_TR_SU RTC_TR_SU_Msk ØQRTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) ÙQRTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) ÚQRTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) ÛQRTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) ÞQRTC_DR_YT_Pos (20U) ßQRTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) àQRTC_DR_YT RTC_DR_YT_Msk áQRTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) âQRTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) ãQRTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) äQRTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) åQRTC_DR_YU_Pos (16U) æQRTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) çQRTC_DR_YU RTC_DR_YU_Msk èQRTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) éQRTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) êQRTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) ëQRTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) ìQRTC_DR_WDU_Pos (13U) íQRTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) îQRTC_DR_WDU RTC_DR_WDU_Msk ïQRTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) ðQRTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) ñQRTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) òQRTC_DR_MT_Pos (12U) óQRTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) ôQRTC_DR_MT RTC_DR_MT_Msk õQRTC_DR_MU_Pos (8U) öQRTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) ÷QRTC_DR_MU RTC_DR_MU_Msk øQRTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) ùQRTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) úQRTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) ûQRTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) üQRTC_DR_DT_Pos (4U) ýQRTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) þQRTC_DR_DT RTC_DR_DT_Msk ÿQRTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) €RRTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) RRTC_DR_DU_Pos (0U) ‚RRTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) ƒRRTC_DR_DU RTC_DR_DU_Msk „RRTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) …RRTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) †RRTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) ‡RRTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) ŠRRTC_CR_COE_Pos (23U) ‹RRTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) ŒRRTC_CR_COE RTC_CR_COE_Msk RRTC_CR_OSEL_Pos (21U) ŽRRTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) RRTC_CR_OSEL RTC_CR_OSEL_Msk RRTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) ‘RRTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) ’RRTC_CR_POL_Pos (20U) “RRTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) ”RRTC_CR_POL RTC_CR_POL_Msk •RRTC_CR_COSEL_Pos (19U) –RRTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) —RRTC_CR_COSEL RTC_CR_COSEL_Msk ˜RRTC_CR_BKP_Pos (18U) ™RRTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) šRRTC_CR_BKP RTC_CR_BKP_Msk ›RRTC_CR_SUB1H_Pos (17U) œRRTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) RRTC_CR_SUB1H RTC_CR_SUB1H_Msk žRRTC_CR_ADD1H_Pos (16U) ŸRRTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)  RRTC_CR_ADD1H RTC_CR_ADD1H_Msk ¡RRTC_CR_TSIE_Pos (15U) ¢RRTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) £RRTC_CR_TSIE RTC_CR_TSIE_Msk ¤RRTC_CR_WUTIE_Pos (14U) ¥RRTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) ¦RRTC_CR_WUTIE RTC_CR_WUTIE_Msk §RRTC_CR_ALRBIE_Pos (13U) ¨RRTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) ©RRTC_CR_ALRBIE RTC_CR_ALRBIE_Msk ªRRTC_CR_ALRAIE_Pos (12U) «RRTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) ¬RRTC_CR_ALRAIE RTC_CR_ALRAIE_Msk ­RRTC_CR_TSE_Pos (11U) ®RRTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) ¯RRTC_CR_TSE RTC_CR_TSE_Msk °RRTC_CR_WUTE_Pos (10U) ±RRTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) ²RRTC_CR_WUTE RTC_CR_WUTE_Msk ³RRTC_CR_ALRBE_Pos (9U) ´RRTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) µRRTC_CR_ALRBE RTC_CR_ALRBE_Msk ¶RRTC_CR_ALRAE_Pos (8U) ·RRTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) ¸RRTC_CR_ALRAE RTC_CR_ALRAE_Msk ¹RRTC_CR_DCE_Pos (7U) ºRRTC_CR_DCE_Msk (0x1UL << RTC_CR_DCE_Pos) »RRTC_CR_DCE RTC_CR_DCE_Msk ¼RRTC_CR_FMT_Pos (6U) ½RRTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) ¾RRTC_CR_FMT RTC_CR_FMT_Msk ¿RRTC_CR_BYPSHAD_Pos (5U) ÀRRTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) ÁRRTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk ÂRRTC_CR_REFCKON_Pos (4U) ÃRRTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) ÄRRTC_CR_REFCKON RTC_CR_REFCKON_Msk ÅRRTC_CR_TSEDGE_Pos (3U) ÆRRTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) ÇRRTC_CR_TSEDGE RTC_CR_TSEDGE_Msk ÈRRTC_CR_WUCKSEL_Pos (0U) ÉRRTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) ÊRRTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk ËRRTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) ÌRRTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) ÍRRTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) ÐRRTC_CR_BCK RTC_CR_BKP ÓRRTC_ISR_RECALPF_Pos (16U) ÔRRTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) ÕRRTC_ISR_RECALPF RTC_ISR_RECALPF_Msk ÖRRTC_ISR_TAMP1F_Pos (13U) ×RRTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) ØRRTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk ÙRRTC_ISR_TAMP2F_Pos (14U) ÚRRTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) ÛRRTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk ÜRRTC_ISR_TSOVF_Pos (12U) ÝRRTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) ÞRRTC_ISR_TSOVF RTC_ISR_TSOVF_Msk ßRRTC_ISR_TSF_Pos (11U) àRRTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) áRRTC_ISR_TSF RTC_ISR_TSF_Msk âRRTC_ISR_WUTF_Pos (10U) ãRRTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) äRRTC_ISR_WUTF RTC_ISR_WUTF_Msk åRRTC_ISR_ALRBF_Pos (9U) æRRTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) çRRTC_ISR_ALRBF RTC_ISR_ALRBF_Msk èRRTC_ISR_ALRAF_Pos (8U) éRRTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) êRRTC_ISR_ALRAF RTC_ISR_ALRAF_Msk ëRRTC_ISR_INIT_Pos (7U) ìRRTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) íRRTC_ISR_INIT RTC_ISR_INIT_Msk îRRTC_ISR_INITF_Pos (6U) ïRRTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) ðRRTC_ISR_INITF RTC_ISR_INITF_Msk ñRRTC_ISR_RSF_Pos (5U) òRRTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) óRRTC_ISR_RSF RTC_ISR_RSF_Msk ôRRTC_ISR_INITS_Pos (4U) õRRTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) öRRTC_ISR_INITS RTC_ISR_INITS_Msk ÷RRTC_ISR_SHPF_Pos (3U) øRRTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) ùRRTC_ISR_SHPF RTC_ISR_SHPF_Msk úRRTC_ISR_WUTWF_Pos (2U) ûRRTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) üRRTC_ISR_WUTWF RTC_ISR_WUTWF_Msk ýRRTC_ISR_ALRBWF_Pos (1U) þRRTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) ÿRRTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk €SRTC_ISR_ALRAWF_Pos (0U) SRTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) ‚SRTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk …SRTC_PRER_PREDIV_A_Pos (16U) †SRTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) ‡SRTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk ˆSRTC_PRER_PREDIV_S_Pos (0U) ‰SRTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) ŠSRTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk SRTC_WUTR_WUT_Pos (0U) ŽSRTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) SRTC_WUTR_WUT RTC_WUTR_WUT_Msk ’SRTC_CALIBR_DCS_Pos (7U) “SRTC_CALIBR_DCS_Msk (0x1UL << RTC_CALIBR_DCS_Pos) ”SRTC_CALIBR_DCS RTC_CALIBR_DCS_Msk •SRTC_CALIBR_DC_Pos (0U) –SRTC_CALIBR_DC_Msk (0x1FUL << RTC_CALIBR_DC_Pos) —SRTC_CALIBR_DC RTC_CALIBR_DC_Msk šSRTC_ALRMAR_MSK4_Pos (31U) ›SRTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) œSRTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk SRTC_ALRMAR_WDSEL_Pos (30U) žSRTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) ŸSRTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk  SRTC_ALRMAR_DT_Pos (28U) ¡SRTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) ¢SRTC_ALRMAR_DT RTC_ALRMAR_DT_Msk £SRTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) ¤SRTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) ¥SRTC_ALRMAR_DU_Pos (24U) ¦SRTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) §SRTC_ALRMAR_DU RTC_ALRMAR_DU_Msk ¨SRTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) ©SRTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) ªSRTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) «SRTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) ¬SRTC_ALRMAR_MSK3_Pos (23U) ­SRTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) ®SRTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk ¯SRTC_ALRMAR_PM_Pos (22U) °SRTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) ±SRTC_ALRMAR_PM RTC_ALRMAR_PM_Msk ²SRTC_ALRMAR_HT_Pos (20U) ³SRTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) ´SRTC_ALRMAR_HT RTC_ALRMAR_HT_Msk µSRTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) ¶SRTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) ·SRTC_ALRMAR_HU_Pos (16U) ¸SRTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) ¹SRTC_ALRMAR_HU RTC_ALRMAR_HU_Msk ºSRTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) »SRTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) ¼SRTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) ½SRTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) ¾SRTC_ALRMAR_MSK2_Pos (15U) ¿SRTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) ÀSRTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk ÁSRTC_ALRMAR_MNT_Pos (12U) ÂSRTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) ÃSRTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk ÄSRTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) ÅSRTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) ÆSRTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) ÇSRTC_ALRMAR_MNU_Pos (8U) ÈSRTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) ÉSRTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk ÊSRTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) ËSRTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) ÌSRTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) ÍSRTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) ÎSRTC_ALRMAR_MSK1_Pos (7U) ÏSRTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) ÐSRTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk ÑSRTC_ALRMAR_ST_Pos (4U) ÒSRTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) ÓSRTC_ALRMAR_ST RTC_ALRMAR_ST_Msk ÔSRTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) ÕSRTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) ÖSRTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) ×SRTC_ALRMAR_SU_Pos (0U) ØSRTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) ÙSRTC_ALRMAR_SU RTC_ALRMAR_SU_Msk ÚSRTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) ÛSRTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) ÜSRTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) ÝSRTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) àSRTC_ALRMBR_MSK4_Pos (31U) áSRTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) âSRTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk ãSRTC_ALRMBR_WDSEL_Pos (30U) äSRTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) åSRTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk æSRTC_ALRMBR_DT_Pos (28U) çSRTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) èSRTC_ALRMBR_DT RTC_ALRMBR_DT_Msk éSRTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) êSRTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) ëSRTC_ALRMBR_DU_Pos (24U) ìSRTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) íSRTC_ALRMBR_DU RTC_ALRMBR_DU_Msk îSRTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) ïSRTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) ðSRTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) ñSRTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) òSRTC_ALRMBR_MSK3_Pos (23U) óSRTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) ôSRTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk õSRTC_ALRMBR_PM_Pos (22U) öSRTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) ÷SRTC_ALRMBR_PM RTC_ALRMBR_PM_Msk øSRTC_ALRMBR_HT_Pos (20U) ùSRTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) úSRTC_ALRMBR_HT RTC_ALRMBR_HT_Msk ûSRTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) üSRTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) ýSRTC_ALRMBR_HU_Pos (16U) þSRTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) ÿSRTC_ALRMBR_HU RTC_ALRMBR_HU_Msk €TRTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) TRTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) ‚TRTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) ƒTRTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) „TRTC_ALRMBR_MSK2_Pos (15U) …TRTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) †TRTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk ‡TRTC_ALRMBR_MNT_Pos (12U) ˆTRTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) ‰TRTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk ŠTRTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) ‹TRTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) ŒTRTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) TRTC_ALRMBR_MNU_Pos (8U) ŽTRTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) TRTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk TRTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) ‘TRTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) ’TRTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) “TRTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) ”TRTC_ALRMBR_MSK1_Pos (7U) •TRTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) –TRTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk —TRTC_ALRMBR_ST_Pos (4U) ˜TRTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) ™TRTC_ALRMBR_ST RTC_ALRMBR_ST_Msk šTRTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) ›TRTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) œTRTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) TRTC_ALRMBR_SU_Pos (0U) žTRTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) ŸTRTC_ALRMBR_SU RTC_ALRMBR_SU_Msk  TRTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) ¡TRTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) ¢TRTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) £TRTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) ¦TRTC_WPR_KEY_Pos (0U) §TRTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) ¨TRTC_WPR_KEY RTC_WPR_KEY_Msk «TRTC_SSR_SS_Pos (0U) ¬TRTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) ­TRTC_SSR_SS RTC_SSR_SS_Msk °TRTC_SHIFTR_SUBFS_Pos (0U) ±TRTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) ²TRTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk ³TRTC_SHIFTR_ADD1S_Pos (31U) ´TRTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) µTRTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk ¸TRTC_TSTR_PM_Pos (22U) ¹TRTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) ºTRTC_TSTR_PM RTC_TSTR_PM_Msk »TRTC_TSTR_HT_Pos (20U) ¼TRTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) ½TRTC_TSTR_HT RTC_TSTR_HT_Msk ¾TRTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) ¿TRTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) ÀTRTC_TSTR_HU_Pos (16U) ÁTRTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) ÂTRTC_TSTR_HU RTC_TSTR_HU_Msk ÃTRTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) ÄTRTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) ÅTRTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) ÆTRTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) ÇTRTC_TSTR_MNT_Pos (12U) ÈTRTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) ÉTRTC_TSTR_MNT RTC_TSTR_MNT_Msk ÊTRTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) ËTRTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) ÌTRTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) ÍTRTC_TSTR_MNU_Pos (8U) ÎTRTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) ÏTRTC_TSTR_MNU RTC_TSTR_MNU_Msk ÐTRTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) ÑTRTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) ÒTRTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) ÓTRTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) ÔTRTC_TSTR_ST_Pos (4U) ÕTRTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) ÖTRTC_TSTR_ST RTC_TSTR_ST_Msk ×TRTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) ØTRTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) ÙTRTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) ÚTRTC_TSTR_SU_Pos (0U) ÛTRTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) ÜTRTC_TSTR_SU RTC_TSTR_SU_Msk ÝTRTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) ÞTRTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) ßTRTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) àTRTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) ãTRTC_TSDR_WDU_Pos (13U) äTRTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) åTRTC_TSDR_WDU RTC_TSDR_WDU_Msk æTRTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) çTRTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) èTRTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) éTRTC_TSDR_MT_Pos (12U) êTRTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) ëTRTC_TSDR_MT RTC_TSDR_MT_Msk ìTRTC_TSDR_MU_Pos (8U) íTRTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) îTRTC_TSDR_MU RTC_TSDR_MU_Msk ïTRTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) ðTRTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) ñTRTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) òTRTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) óTRTC_TSDR_DT_Pos (4U) ôTRTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) õTRTC_TSDR_DT RTC_TSDR_DT_Msk öTRTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) ÷TRTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) øTRTC_TSDR_DU_Pos (0U) ùTRTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) úTRTC_TSDR_DU RTC_TSDR_DU_Msk ûTRTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) üTRTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) ýTRTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) þTRTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) URTC_TSSSR_SS_Pos (0U) ‚URTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) ƒURTC_TSSSR_SS RTC_TSSSR_SS_Msk †URTC_CALR_CALP_Pos (15U) ‡URTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) ˆURTC_CALR_CALP RTC_CALR_CALP_Msk ‰URTC_CALR_CALW8_Pos (14U) ŠURTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) ‹URTC_CALR_CALW8 RTC_CALR_CALW8_Msk ŒURTC_CALR_CALW16_Pos (13U) URTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) ŽURTC_CALR_CALW16 RTC_CALR_CALW16_Msk URTC_CALR_CALM_Pos (0U) URTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) ‘URTC_CALR_CALM RTC_CALR_CALM_Msk ’URTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) “URTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) ”URTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) •URTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) –URTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) —URTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) ˜URTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) ™URTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) šURTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) URTC_TAFCR_ALARMOUTTYPE_Pos (18U) žURTC_TAFCR_ALARMOUTTYPE_Msk (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos) ŸURTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk  URTC_TAFCR_TSINSEL_Pos (17U) ¡URTC_TAFCR_TSINSEL_Msk (0x1UL << RTC_TAFCR_TSINSEL_Pos) ¢URTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk £URTC_TAFCR_TAMP1INSEL_Pos (16U) ¤URTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) ¥URTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk ¦URTC_TAFCR_TAMPPUDIS_Pos (15U) §URTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos) ¨URTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk ©URTC_TAFCR_TAMPPRCH_Pos (13U) ªURTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos) «URTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk ¬URTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos) ­URTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos) ®URTC_TAFCR_TAMPFLT_Pos (11U) ¯URTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos) °URTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk ±URTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos) ²URTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos) ³URTC_TAFCR_TAMPFREQ_Pos (8U) ´URTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos) µURTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk ¶URTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos) ·URTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos) ¸URTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos) ¹URTC_TAFCR_TAMPTS_Pos (7U) ºURTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos) »URTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk ¼URTC_TAFCR_TAMP2TRG_Pos (4U) ½URTC_TAFCR_TAMP2TRG_Msk (0x1UL << RTC_TAFCR_TAMP2TRG_Pos) ¾URTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk ¿URTC_TAFCR_TAMP2E_Pos (3U) ÀURTC_TAFCR_TAMP2E_Msk (0x1UL << RTC_TAFCR_TAMP2E_Pos) ÁURTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk ÂURTC_TAFCR_TAMPIE_Pos (2U) ÃURTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos) ÄURTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk ÅURTC_TAFCR_TAMP1TRG_Pos (1U) ÆURTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos) ÇURTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk ÈURTC_TAFCR_TAMP1E_Pos (0U) ÉURTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos) ÊURTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk ÍURTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL ÐURTC_ALRMASSR_MASKSS_Pos (24U) ÑURTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) ÒURTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk ÓURTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) ÔURTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) ÕURTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) ÖURTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) ×URTC_ALRMASSR_SS_Pos (0U) ØURTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) ÙURTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk ÜURTC_ALRMBSSR_MASKSS_Pos (24U) ÝURTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) ÞURTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk ßURTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) àURTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) áURTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) âURTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) ãURTC_ALRMBSSR_SS_Pos (0U) äURTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) åURTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk èURTC_BKP0R_Pos (0U) éURTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) êURTC_BKP0R RTC_BKP0R_Msk íURTC_BKP1R_Pos (0U) îURTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) ïURTC_BKP1R RTC_BKP1R_Msk òURTC_BKP2R_Pos (0U) óURTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) ôURTC_BKP2R RTC_BKP2R_Msk ÷URTC_BKP3R_Pos (0U) øURTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) ùURTC_BKP3R RTC_BKP3R_Msk üURTC_BKP4R_Pos (0U) ýURTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) þURTC_BKP4R RTC_BKP4R_Msk VRTC_BKP5R_Pos (0U) ‚VRTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) ƒVRTC_BKP5R RTC_BKP5R_Msk †VRTC_BKP6R_Pos (0U) ‡VRTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) ˆVRTC_BKP6R RTC_BKP6R_Msk ‹VRTC_BKP7R_Pos (0U) ŒVRTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) VRTC_BKP7R RTC_BKP7R_Msk VRTC_BKP8R_Pos (0U) ‘VRTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) ’VRTC_BKP8R RTC_BKP8R_Msk •VRTC_BKP9R_Pos (0U) –VRTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) —VRTC_BKP9R RTC_BKP9R_Msk šVRTC_BKP10R_Pos (0U) ›VRTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) œVRTC_BKP10R RTC_BKP10R_Msk ŸVRTC_BKP11R_Pos (0U)  VRTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) ¡VRTC_BKP11R RTC_BKP11R_Msk ¤VRTC_BKP12R_Pos (0U) ¥VRTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) ¦VRTC_BKP12R RTC_BKP12R_Msk ©VRTC_BKP13R_Pos (0U) ªVRTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) «VRTC_BKP13R RTC_BKP13R_Msk ®VRTC_BKP14R_Pos (0U) ¯VRTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) °VRTC_BKP14R RTC_BKP14R_Msk ³VRTC_BKP15R_Pos (0U) ´VRTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) µVRTC_BKP15R RTC_BKP15R_Msk ¸VRTC_BKP16R_Pos (0U) ¹VRTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) ºVRTC_BKP16R RTC_BKP16R_Msk ½VRTC_BKP17R_Pos (0U) ¾VRTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) ¿VRTC_BKP17R RTC_BKP17R_Msk ÂVRTC_BKP18R_Pos (0U) ÃVRTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) ÄVRTC_BKP18R RTC_BKP18R_Msk ÇVRTC_BKP19R_Pos (0U) ÈVRTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) ÉVRTC_BKP19R RTC_BKP19R_Msk ÌVRTC_BKP_NUMBER 0x000000014U ÕVSDIO_POWER_PWRCTRL_Pos (0U) ÖVSDIO_POWER_PWRCTRL_Msk (0x3UL << SDIO_POWER_PWRCTRL_Pos) ×VSDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk ØVSDIO_POWER_PWRCTRL_0 (0x1UL << SDIO_POWER_PWRCTRL_Pos) ÙVSDIO_POWER_PWRCTRL_1 (0x2UL << SDIO_POWER_PWRCTRL_Pos) ÜVSDIO_CLKCR_CLKDIV_Pos (0U) ÝVSDIO_CLKCR_CLKDIV_Msk (0xFFUL << SDIO_CLKCR_CLKDIV_Pos) ÞVSDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk ßVSDIO_CLKCR_CLKEN_Pos (8U) àVSDIO_CLKCR_CLKEN_Msk (0x1UL << SDIO_CLKCR_CLKEN_Pos) áVSDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk âVSDIO_CLKCR_PWRSAV_Pos (9U) ãVSDIO_CLKCR_PWRSAV_Msk (0x1UL << SDIO_CLKCR_PWRSAV_Pos) äVSDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk åVSDIO_CLKCR_BYPASS_Pos (10U) æVSDIO_CLKCR_BYPASS_Msk (0x1UL << SDIO_CLKCR_BYPASS_Pos) çVSDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk éVSDIO_CLKCR_WIDBUS_Pos (11U) êVSDIO_CLKCR_WIDBUS_Msk (0x3UL << SDIO_CLKCR_WIDBUS_Pos) ëVSDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk ìVSDIO_CLKCR_WIDBUS_0 (0x1UL << SDIO_CLKCR_WIDBUS_Pos) íVSDIO_CLKCR_WIDBUS_1 (0x2UL << SDIO_CLKCR_WIDBUS_Pos) ïVSDIO_CLKCR_NEGEDGE_Pos (13U) ðVSDIO_CLKCR_NEGEDGE_Msk (0x1UL << SDIO_CLKCR_NEGEDGE_Pos) ñVSDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk òVSDIO_CLKCR_HWFC_EN_Pos (14U) óVSDIO_CLKCR_HWFC_EN_Msk (0x1UL << SDIO_CLKCR_HWFC_EN_Pos) ôVSDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk ÷VSDIO_ARG_CMDARG_Pos (0U) øVSDIO_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos) ùVSDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk üVSDIO_CMD_CMDINDEX_Pos (0U) ýVSDIO_CMD_CMDINDEX_Msk (0x3FUL << SDIO_CMD_CMDINDEX_Pos) þVSDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk €WSDIO_CMD_WAITRESP_Pos (6U) WSDIO_CMD_WAITRESP_Msk (0x3UL << SDIO_CMD_WAITRESP_Pos) ‚WSDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk ƒWSDIO_CMD_WAITRESP_0 (0x1UL << SDIO_CMD_WAITRESP_Pos) „WSDIO_CMD_WAITRESP_1 (0x2UL << SDIO_CMD_WAITRESP_Pos) †WSDIO_CMD_WAITINT_Pos (8U) ‡WSDIO_CMD_WAITINT_Msk (0x1UL << SDIO_CMD_WAITINT_Pos) ˆWSDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk ‰WSDIO_CMD_WAITPEND_Pos (9U) ŠWSDIO_CMD_WAITPEND_Msk (0x1UL << SDIO_CMD_WAITPEND_Pos) ‹WSDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk ŒWSDIO_CMD_CPSMEN_Pos (10U) WSDIO_CMD_CPSMEN_Msk (0x1UL << SDIO_CMD_CPSMEN_Pos) ŽWSDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk WSDIO_CMD_SDIOSUSPEND_Pos (11U) WSDIO_CMD_SDIOSUSPEND_Msk (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos) ‘WSDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk ’WSDIO_CMD_ENCMDCOMPL_Pos (12U) “WSDIO_CMD_ENCMDCOMPL_Msk (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos) ”WSDIO_CMD_ENCMDCOMPL SDIO_CMD_ENCMDCOMPL_Msk •WSDIO_CMD_NIEN_Pos (13U) –WSDIO_CMD_NIEN_Msk (0x1UL << SDIO_CMD_NIEN_Pos) —WSDIO_CMD_NIEN SDIO_CMD_NIEN_Msk ˜WSDIO_CMD_CEATACMD_Pos (14U) ™WSDIO_CMD_CEATACMD_Msk (0x1UL << SDIO_CMD_CEATACMD_Pos) šWSDIO_CMD_CEATACMD SDIO_CMD_CEATACMD_Msk WSDIO_RESPCMD_RESPCMD_Pos (0U) žWSDIO_RESPCMD_RESPCMD_Msk (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos) ŸWSDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk ¢WSDIO_RESP0_CARDSTATUS0_Pos (0U) £WSDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos) ¤WSDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk §WSDIO_RESP1_CARDSTATUS1_Pos (0U) ¨WSDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos) ©WSDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk ¬WSDIO_RESP2_CARDSTATUS2_Pos (0U) ­WSDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos) ®WSDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk ±WSDIO_RESP3_CARDSTATUS3_Pos (0U) ²WSDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos) ³WSDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk ¶WSDIO_RESP4_CARDSTATUS4_Pos (0U) ·WSDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos) ¸WSDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk »WSDIO_DTIMER_DATATIME_Pos (0U) ¼WSDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos) ½WSDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk ÀWSDIO_DLEN_DATALENGTH_Pos (0U) ÁWSDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos) ÂWSDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk ÅWSDIO_DCTRL_DTEN_Pos (0U) ÆWSDIO_DCTRL_DTEN_Msk (0x1UL << SDIO_DCTRL_DTEN_Pos) ÇWSDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk ÈWSDIO_DCTRL_DTDIR_Pos (1U) ÉWSDIO_DCTRL_DTDIR_Msk (0x1UL << SDIO_DCTRL_DTDIR_Pos) ÊWSDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk ËWSDIO_DCTRL_DTMODE_Pos (2U) ÌWSDIO_DCTRL_DTMODE_Msk (0x1UL << SDIO_DCTRL_DTMODE_Pos) ÍWSDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk ÎWSDIO_DCTRL_DMAEN_Pos (3U) ÏWSDIO_DCTRL_DMAEN_Msk (0x1UL << SDIO_DCTRL_DMAEN_Pos) ÐWSDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk ÒWSDIO_DCTRL_DBLOCKSIZE_Pos (4U) ÓWSDIO_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos) ÔWSDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk ÕWSDIO_DCTRL_DBLOCKSIZE_0 (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos) ÖWSDIO_DCTRL_DBLOCKSIZE_1 (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos) ×WSDIO_DCTRL_DBLOCKSIZE_2 (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos) ØWSDIO_DCTRL_DBLOCKSIZE_3 (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos) ÚWSDIO_DCTRL_RWSTART_Pos (8U) ÛWSDIO_DCTRL_RWSTART_Msk (0x1UL << SDIO_DCTRL_RWSTART_Pos) ÜWSDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk ÝWSDIO_DCTRL_RWSTOP_Pos (9U) ÞWSDIO_DCTRL_RWSTOP_Msk (0x1UL << SDIO_DCTRL_RWSTOP_Pos) ßWSDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk àWSDIO_DCTRL_RWMOD_Pos (10U) áWSDIO_DCTRL_RWMOD_Msk (0x1UL << SDIO_DCTRL_RWMOD_Pos) âWSDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk ãWSDIO_DCTRL_SDIOEN_Pos (11U) äWSDIO_DCTRL_SDIOEN_Msk (0x1UL << SDIO_DCTRL_SDIOEN_Pos) åWSDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk èWSDIO_DCOUNT_DATACOUNT_Pos (0U) éWSDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos) êWSDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk íWSDIO_STA_CCRCFAIL_Pos (0U) îWSDIO_STA_CCRCFAIL_Msk (0x1UL << SDIO_STA_CCRCFAIL_Pos) ïWSDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk ðWSDIO_STA_DCRCFAIL_Pos (1U) ñWSDIO_STA_DCRCFAIL_Msk (0x1UL << SDIO_STA_DCRCFAIL_Pos) òWSDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk óWSDIO_STA_CTIMEOUT_Pos (2U) ôWSDIO_STA_CTIMEOUT_Msk (0x1UL << SDIO_STA_CTIMEOUT_Pos) õWSDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk öWSDIO_STA_DTIMEOUT_Pos (3U) ÷WSDIO_STA_DTIMEOUT_Msk (0x1UL << SDIO_STA_DTIMEOUT_Pos) øWSDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk ùWSDIO_STA_TXUNDERR_Pos (4U) úWSDIO_STA_TXUNDERR_Msk (0x1UL << SDIO_STA_TXUNDERR_Pos) ûWSDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk üWSDIO_STA_RXOVERR_Pos (5U) ýWSDIO_STA_RXOVERR_Msk (0x1UL << SDIO_STA_RXOVERR_Pos) þWSDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk ÿWSDIO_STA_CMDREND_Pos (6U) €XSDIO_STA_CMDREND_Msk (0x1UL << SDIO_STA_CMDREND_Pos) XSDIO_STA_CMDREND SDIO_STA_CMDREND_Msk ‚XSDIO_STA_CMDSENT_Pos (7U) ƒXSDIO_STA_CMDSENT_Msk (0x1UL << SDIO_STA_CMDSENT_Pos) „XSDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk …XSDIO_STA_DATAEND_Pos (8U) †XSDIO_STA_DATAEND_Msk (0x1UL << SDIO_STA_DATAEND_Pos) ‡XSDIO_STA_DATAEND SDIO_STA_DATAEND_Msk ˆXSDIO_STA_STBITERR_Pos (9U) ‰XSDIO_STA_STBITERR_Msk (0x1UL << SDIO_STA_STBITERR_Pos) ŠXSDIO_STA_STBITERR SDIO_STA_STBITERR_Msk ‹XSDIO_STA_DBCKEND_Pos (10U) ŒXSDIO_STA_DBCKEND_Msk (0x1UL << SDIO_STA_DBCKEND_Pos) XSDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk ŽXSDIO_STA_CMDACT_Pos (11U) XSDIO_STA_CMDACT_Msk (0x1UL << SDIO_STA_CMDACT_Pos) XSDIO_STA_CMDACT SDIO_STA_CMDACT_Msk ‘XSDIO_STA_TXACT_Pos (12U) ’XSDIO_STA_TXACT_Msk (0x1UL << SDIO_STA_TXACT_Pos) “XSDIO_STA_TXACT SDIO_STA_TXACT_Msk ”XSDIO_STA_RXACT_Pos (13U) •XSDIO_STA_RXACT_Msk (0x1UL << SDIO_STA_RXACT_Pos) –XSDIO_STA_RXACT SDIO_STA_RXACT_Msk —XSDIO_STA_TXFIFOHE_Pos (14U) ˜XSDIO_STA_TXFIFOHE_Msk (0x1UL << SDIO_STA_TXFIFOHE_Pos) ™XSDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk šXSDIO_STA_RXFIFOHF_Pos (15U) ›XSDIO_STA_RXFIFOHF_Msk (0x1UL << SDIO_STA_RXFIFOHF_Pos) œXSDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk XSDIO_STA_TXFIFOF_Pos (16U) žXSDIO_STA_TXFIFOF_Msk (0x1UL << SDIO_STA_TXFIFOF_Pos) ŸXSDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk  XSDIO_STA_RXFIFOF_Pos (17U) ¡XSDIO_STA_RXFIFOF_Msk (0x1UL << SDIO_STA_RXFIFOF_Pos) ¢XSDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk £XSDIO_STA_TXFIFOE_Pos (18U) ¤XSDIO_STA_TXFIFOE_Msk (0x1UL << SDIO_STA_TXFIFOE_Pos) ¥XSDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk ¦XSDIO_STA_RXFIFOE_Pos (19U) §XSDIO_STA_RXFIFOE_Msk (0x1UL << SDIO_STA_RXFIFOE_Pos) ¨XSDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk ©XSDIO_STA_TXDAVL_Pos (20U) ªXSDIO_STA_TXDAVL_Msk (0x1UL << SDIO_STA_TXDAVL_Pos) «XSDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk ¬XSDIO_STA_RXDAVL_Pos (21U) ­XSDIO_STA_RXDAVL_Msk (0x1UL << SDIO_STA_RXDAVL_Pos) ®XSDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk ¯XSDIO_STA_SDIOIT_Pos (22U) °XSDIO_STA_SDIOIT_Msk (0x1UL << SDIO_STA_SDIOIT_Pos) ±XSDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk ²XSDIO_STA_CEATAEND_Pos (23U) ³XSDIO_STA_CEATAEND_Msk (0x1UL << SDIO_STA_CEATAEND_Pos) ´XSDIO_STA_CEATAEND SDIO_STA_CEATAEND_Msk ·XSDIO_ICR_CCRCFAILC_Pos (0U) ¸XSDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) ¹XSDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk ºXSDIO_ICR_DCRCFAILC_Pos (1U) »XSDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) ¼XSDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk ½XSDIO_ICR_CTIMEOUTC_Pos (2U) ¾XSDIO_ICR_CTIMEOUTC_Msk (0x1UL << SDIO_ICR_CTIMEOUTC_Pos) ¿XSDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk ÀXSDIO_ICR_DTIMEOUTC_Pos (3U) ÁXSDIO_ICR_DTIMEOUTC_Msk (0x1UL << SDIO_ICR_DTIMEOUTC_Pos) ÂXSDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk ÃXSDIO_ICR_TXUNDERRC_Pos (4U) ÄXSDIO_ICR_TXUNDERRC_Msk (0x1UL << SDIO_ICR_TXUNDERRC_Pos) ÅXSDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk ÆXSDIO_ICR_RXOVERRC_Pos (5U) ÇXSDIO_ICR_RXOVERRC_Msk (0x1UL << SDIO_ICR_RXOVERRC_Pos) ÈXSDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk ÉXSDIO_ICR_CMDRENDC_Pos (6U) ÊXSDIO_ICR_CMDRENDC_Msk (0x1UL << SDIO_ICR_CMDRENDC_Pos) ËXSDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk ÌXSDIO_ICR_CMDSENTC_Pos (7U) ÍXSDIO_ICR_CMDSENTC_Msk (0x1UL << SDIO_ICR_CMDSENTC_Pos) ÎXSDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk ÏXSDIO_ICR_DATAENDC_Pos (8U) ÐXSDIO_ICR_DATAENDC_Msk (0x1UL << SDIO_ICR_DATAENDC_Pos) ÑXSDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk ÒXSDIO_ICR_STBITERRC_Pos (9U) ÓXSDIO_ICR_STBITERRC_Msk (0x1UL << SDIO_ICR_STBITERRC_Pos) ÔXSDIO_ICR_STBITERRC SDIO_ICR_STBITERRC_Msk ÕXSDIO_ICR_DBCKENDC_Pos (10U) ÖXSDIO_ICR_DBCKENDC_Msk (0x1UL << SDIO_ICR_DBCKENDC_Pos) ×XSDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk ØXSDIO_ICR_SDIOITC_Pos (22U) ÙXSDIO_ICR_SDIOITC_Msk (0x1UL << SDIO_ICR_SDIOITC_Pos) ÚXSDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk ÛXSDIO_ICR_CEATAENDC_Pos (23U) ÜXSDIO_ICR_CEATAENDC_Msk (0x1UL << SDIO_ICR_CEATAENDC_Pos) ÝXSDIO_ICR_CEATAENDC SDIO_ICR_CEATAENDC_Msk àXSDIO_MASK_CCRCFAILIE_Pos (0U) áXSDIO_MASK_CCRCFAILIE_Msk (0x1UL << SDIO_MASK_CCRCFAILIE_Pos) âXSDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk ãXSDIO_MASK_DCRCFAILIE_Pos (1U) äXSDIO_MASK_DCRCFAILIE_Msk (0x1UL << SDIO_MASK_DCRCFAILIE_Pos) åXSDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk æXSDIO_MASK_CTIMEOUTIE_Pos (2U) çXSDIO_MASK_CTIMEOUTIE_Msk (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos) èXSDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk éXSDIO_MASK_DTIMEOUTIE_Pos (3U) êXSDIO_MASK_DTIMEOUTIE_Msk (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos) ëXSDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk ìXSDIO_MASK_TXUNDERRIE_Pos (4U) íXSDIO_MASK_TXUNDERRIE_Msk (0x1UL << SDIO_MASK_TXUNDERRIE_Pos) îXSDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk ïXSDIO_MASK_RXOVERRIE_Pos (5U) ðXSDIO_MASK_RXOVERRIE_Msk (0x1UL << SDIO_MASK_RXOVERRIE_Pos) ñXSDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk òXSDIO_MASK_CMDRENDIE_Pos (6U) óXSDIO_MASK_CMDRENDIE_Msk (0x1UL << SDIO_MASK_CMDRENDIE_Pos) ôXSDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk õXSDIO_MASK_CMDSENTIE_Pos (7U) öXSDIO_MASK_CMDSENTIE_Msk (0x1UL << SDIO_MASK_CMDSENTIE_Pos) ÷XSDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk øXSDIO_MASK_DATAENDIE_Pos (8U) ùXSDIO_MASK_DATAENDIE_Msk (0x1UL << SDIO_MASK_DATAENDIE_Pos) úXSDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk ûXSDIO_MASK_STBITERRIE_Pos (9U) üXSDIO_MASK_STBITERRIE_Msk (0x1UL << SDIO_MASK_STBITERRIE_Pos) ýXSDIO_MASK_STBITERRIE SDIO_MASK_STBITERRIE_Msk þXSDIO_MASK_DBCKENDIE_Pos (10U) ÿXSDIO_MASK_DBCKENDIE_Msk (0x1UL << SDIO_MASK_DBCKENDIE_Pos) €YSDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk YSDIO_MASK_CMDACTIE_Pos (11U) ‚YSDIO_MASK_CMDACTIE_Msk (0x1UL << SDIO_MASK_CMDACTIE_Pos) ƒYSDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk „YSDIO_MASK_TXACTIE_Pos (12U) …YSDIO_MASK_TXACTIE_Msk (0x1UL << SDIO_MASK_TXACTIE_Pos) †YSDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk ‡YSDIO_MASK_RXACTIE_Pos (13U) ˆYSDIO_MASK_RXACTIE_Msk (0x1UL << SDIO_MASK_RXACTIE_Pos) ‰YSDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk ŠYSDIO_MASK_TXFIFOHEIE_Pos (14U) ‹YSDIO_MASK_TXFIFOHEIE_Msk (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos) ŒYSDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk YSDIO_MASK_RXFIFOHFIE_Pos (15U) ŽYSDIO_MASK_RXFIFOHFIE_Msk (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos) YSDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk YSDIO_MASK_TXFIFOFIE_Pos (16U) ‘YSDIO_MASK_TXFIFOFIE_Msk (0x1UL << SDIO_MASK_TXFIFOFIE_Pos) ’YSDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk “YSDIO_MASK_RXFIFOFIE_Pos (17U) ”YSDIO_MASK_RXFIFOFIE_Msk (0x1UL << SDIO_MASK_RXFIFOFIE_Pos) •YSDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk –YSDIO_MASK_TXFIFOEIE_Pos (18U) —YSDIO_MASK_TXFIFOEIE_Msk (0x1UL << SDIO_MASK_TXFIFOEIE_Pos) ˜YSDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk ™YSDIO_MASK_RXFIFOEIE_Pos (19U) šYSDIO_MASK_RXFIFOEIE_Msk (0x1UL << SDIO_MASK_RXFIFOEIE_Pos) ›YSDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk œYSDIO_MASK_TXDAVLIE_Pos (20U) YSDIO_MASK_TXDAVLIE_Msk (0x1UL << SDIO_MASK_TXDAVLIE_Pos) žYSDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk ŸYSDIO_MASK_RXDAVLIE_Pos (21U)  YSDIO_MASK_RXDAVLIE_Msk (0x1UL << SDIO_MASK_RXDAVLIE_Pos) ¡YSDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk ¢YSDIO_MASK_SDIOITIE_Pos (22U) £YSDIO_MASK_SDIOITIE_Msk (0x1UL << SDIO_MASK_SDIOITIE_Pos) ¤YSDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk ¥YSDIO_MASK_CEATAENDIE_Pos (23U) ¦YSDIO_MASK_CEATAENDIE_Msk (0x1UL << SDIO_MASK_CEATAENDIE_Pos) §YSDIO_MASK_CEATAENDIE SDIO_MASK_CEATAENDIE_Msk ªYSDIO_FIFOCNT_FIFOCOUNT_Pos (0U) «YSDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos) ¬YSDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk ¯YSDIO_FIFO_FIFODATA_Pos (0U) °YSDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos) ±YSDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk ¸YSPI_I2S_FULLDUPLEX_SUPPORT  »YSPI_CR1_CPHA_Pos (0U) ¼YSPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) ½YSPI_CR1_CPHA SPI_CR1_CPHA_Msk ¾YSPI_CR1_CPOL_Pos (1U) ¿YSPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) ÀYSPI_CR1_CPOL SPI_CR1_CPOL_Msk ÁYSPI_CR1_MSTR_Pos (2U) ÂYSPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) ÃYSPI_CR1_MSTR SPI_CR1_MSTR_Msk ÅYSPI_CR1_BR_Pos (3U) ÆYSPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) ÇYSPI_CR1_BR SPI_CR1_BR_Msk ÈYSPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) ÉYSPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) ÊYSPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) ÌYSPI_CR1_SPE_Pos (6U) ÍYSPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) ÎYSPI_CR1_SPE SPI_CR1_SPE_Msk ÏYSPI_CR1_LSBFIRST_Pos (7U) ÐYSPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) ÑYSPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk ÒYSPI_CR1_SSI_Pos (8U) ÓYSPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) ÔYSPI_CR1_SSI SPI_CR1_SSI_Msk ÕYSPI_CR1_SSM_Pos (9U) ÖYSPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) ×YSPI_CR1_SSM SPI_CR1_SSM_Msk ØYSPI_CR1_RXONLY_Pos (10U) ÙYSPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) ÚYSPI_CR1_RXONLY SPI_CR1_RXONLY_Msk ÛYSPI_CR1_DFF_Pos (11U) ÜYSPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) ÝYSPI_CR1_DFF SPI_CR1_DFF_Msk ÞYSPI_CR1_CRCNEXT_Pos (12U) ßYSPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) àYSPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk áYSPI_CR1_CRCEN_Pos (13U) âYSPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) ãYSPI_CR1_CRCEN SPI_CR1_CRCEN_Msk äYSPI_CR1_BIDIOE_Pos (14U) åYSPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) æYSPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk çYSPI_CR1_BIDIMODE_Pos (15U) èYSPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) éYSPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk ìYSPI_CR2_RXDMAEN_Pos (0U) íYSPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) îYSPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk ïYSPI_CR2_TXDMAEN_Pos (1U) ðYSPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) ñYSPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk òYSPI_CR2_SSOE_Pos (2U) óYSPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) ôYSPI_CR2_SSOE SPI_CR2_SSOE_Msk õYSPI_CR2_FRF_Pos (4U) öYSPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) ÷YSPI_CR2_FRF SPI_CR2_FRF_Msk øYSPI_CR2_ERRIE_Pos (5U) ùYSPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) úYSPI_CR2_ERRIE SPI_CR2_ERRIE_Msk ûYSPI_CR2_RXNEIE_Pos (6U) üYSPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) ýYSPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk þYSPI_CR2_TXEIE_Pos (7U) ÿYSPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) €ZSPI_CR2_TXEIE SPI_CR2_TXEIE_Msk ƒZSPI_SR_RXNE_Pos (0U) „ZSPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) …ZSPI_SR_RXNE SPI_SR_RXNE_Msk †ZSPI_SR_TXE_Pos (1U) ‡ZSPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) ˆZSPI_SR_TXE SPI_SR_TXE_Msk ‰ZSPI_SR_CHSIDE_Pos (2U) ŠZSPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) ‹ZSPI_SR_CHSIDE SPI_SR_CHSIDE_Msk ŒZSPI_SR_UDR_Pos (3U) ZSPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) ŽZSPI_SR_UDR SPI_SR_UDR_Msk ZSPI_SR_CRCERR_Pos (4U) ZSPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) ‘ZSPI_SR_CRCERR SPI_SR_CRCERR_Msk ’ZSPI_SR_MODF_Pos (5U) “ZSPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) ”ZSPI_SR_MODF SPI_SR_MODF_Msk •ZSPI_SR_OVR_Pos (6U) –ZSPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) —ZSPI_SR_OVR SPI_SR_OVR_Msk ˜ZSPI_SR_BSY_Pos (7U) ™ZSPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) šZSPI_SR_BSY SPI_SR_BSY_Msk ›ZSPI_SR_FRE_Pos (8U) œZSPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) ZSPI_SR_FRE SPI_SR_FRE_Msk  ZSPI_DR_DR_Pos (0U) ¡ZSPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) ¢ZSPI_DR_DR SPI_DR_DR_Msk ¥ZSPI_CRCPR_CRCPOLY_Pos (0U) ¦ZSPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) §ZSPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk ªZSPI_RXCRCR_RXCRC_Pos (0U) «ZSPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) ¬ZSPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk ¯ZSPI_TXCRCR_TXCRC_Pos (0U) °ZSPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) ±ZSPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk ´ZSPI_I2SCFGR_CHLEN_Pos (0U) µZSPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) ¶ZSPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk ¸ZSPI_I2SCFGR_DATLEN_Pos (1U) ¹ZSPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) ºZSPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk »ZSPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) ¼ZSPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) ¾ZSPI_I2SCFGR_CKPOL_Pos (3U) ¿ZSPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) ÀZSPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk ÂZSPI_I2SCFGR_I2SSTD_Pos (4U) ÃZSPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) ÄZSPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk ÅZSPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) ÆZSPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) ÈZSPI_I2SCFGR_PCMSYNC_Pos (7U) ÉZSPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) ÊZSPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk ÌZSPI_I2SCFGR_I2SCFG_Pos (8U) ÍZSPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) ÎZSPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk ÏZSPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) ÐZSPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) ÒZSPI_I2SCFGR_I2SE_Pos (10U) ÓZSPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) ÔZSPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk ÕZSPI_I2SCFGR_I2SMOD_Pos (11U) ÖZSPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) ×ZSPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk ÚZSPI_I2SPR_I2SDIV_Pos (0U) ÛZSPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) ÜZSPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk ÝZSPI_I2SPR_ODD_Pos (8U) ÞZSPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) ßZSPI_I2SPR_ODD SPI_I2SPR_ODD_Msk àZSPI_I2SPR_MCKOE_Pos (9U) áZSPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) âZSPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk êZSYSCFG_MEMRMP_MEM_MODE_Pos (0U) ëZSYSCFG_MEMRMP_MEM_MODE_Msk (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos) ìZSYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk íZSYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) îZSYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) ðZSYSCFG_PMC_MII_RMII_SEL_Pos (23U) ñZSYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos) òZSYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk ôZSYSCFG_PMC_MII_RMII SYSCFG_PMC_MII_RMII_SEL ÷ZSYSCFG_EXTICR1_EXTI0_Pos (0U) øZSYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) ùZSYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk úZSYSCFG_EXTICR1_EXTI1_Pos (4U) ûZSYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) üZSYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk ýZSYSCFG_EXTICR1_EXTI2_Pos (8U) þZSYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) ÿZSYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk €[SYSCFG_EXTICR1_EXTI3_Pos (12U) [SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) ‚[SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk †[SYSCFG_EXTICR1_EXTI0_PA 0x0000U ‡[SYSCFG_EXTICR1_EXTI0_PB 0x0001U ˆ[SYSCFG_EXTICR1_EXTI0_PC 0x0002U ‰[SYSCFG_EXTICR1_EXTI0_PD 0x0003U Š[SYSCFG_EXTICR1_EXTI0_PE 0x0004U ‹[SYSCFG_EXTICR1_EXTI0_PF 0x0005U Œ[SYSCFG_EXTICR1_EXTI0_PG 0x0006U [SYSCFG_EXTICR1_EXTI0_PH 0x0007U Ž[SYSCFG_EXTICR1_EXTI0_PI 0x0008U “[SYSCFG_EXTICR1_EXTI1_PA 0x0000U ”[SYSCFG_EXTICR1_EXTI1_PB 0x0010U •[SYSCFG_EXTICR1_EXTI1_PC 0x0020U –[SYSCFG_EXTICR1_EXTI1_PD 0x0030U —[SYSCFG_EXTICR1_EXTI1_PE 0x0040U ˜[SYSCFG_EXTICR1_EXTI1_PF 0x0050U ™[SYSCFG_EXTICR1_EXTI1_PG 0x0060U š[SYSCFG_EXTICR1_EXTI1_PH 0x0070U ›[SYSCFG_EXTICR1_EXTI1_PI 0x0080U  [SYSCFG_EXTICR1_EXTI2_PA 0x0000U ¡[SYSCFG_EXTICR1_EXTI2_PB 0x0100U ¢[SYSCFG_EXTICR1_EXTI2_PC 0x0200U £[SYSCFG_EXTICR1_EXTI2_PD 0x0300U ¤[SYSCFG_EXTICR1_EXTI2_PE 0x0400U ¥[SYSCFG_EXTICR1_EXTI2_PF 0x0500U ¦[SYSCFG_EXTICR1_EXTI2_PG 0x0600U §[SYSCFG_EXTICR1_EXTI2_PH 0x0700U ¨[SYSCFG_EXTICR1_EXTI2_PI 0x0800U ­[SYSCFG_EXTICR1_EXTI3_PA 0x0000U ®[SYSCFG_EXTICR1_EXTI3_PB 0x1000U ¯[SYSCFG_EXTICR1_EXTI3_PC 0x2000U °[SYSCFG_EXTICR1_EXTI3_PD 0x3000U ±[SYSCFG_EXTICR1_EXTI3_PE 0x4000U ²[SYSCFG_EXTICR1_EXTI3_PF 0x5000U ³[SYSCFG_EXTICR1_EXTI3_PG 0x6000U ´[SYSCFG_EXTICR1_EXTI3_PH 0x7000U µ[SYSCFG_EXTICR1_EXTI3_PI 0x8000U ¸[SYSCFG_EXTICR2_EXTI4_Pos (0U) ¹[SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) º[SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk »[SYSCFG_EXTICR2_EXTI5_Pos (4U) ¼[SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) ½[SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk ¾[SYSCFG_EXTICR2_EXTI6_Pos (8U) ¿[SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) À[SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk Á[SYSCFG_EXTICR2_EXTI7_Pos (12U) Â[SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) Ã[SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk È[SYSCFG_EXTICR2_EXTI4_PA 0x0000U É[SYSCFG_EXTICR2_EXTI4_PB 0x0001U Ê[SYSCFG_EXTICR2_EXTI4_PC 0x0002U Ë[SYSCFG_EXTICR2_EXTI4_PD 0x0003U Ì[SYSCFG_EXTICR2_EXTI4_PE 0x0004U Í[SYSCFG_EXTICR2_EXTI4_PF 0x0005U Î[SYSCFG_EXTICR2_EXTI4_PG 0x0006U Ï[SYSCFG_EXTICR2_EXTI4_PH 0x0007U Ð[SYSCFG_EXTICR2_EXTI4_PI 0x0008U Õ[SYSCFG_EXTICR2_EXTI5_PA 0x0000U Ö[SYSCFG_EXTICR2_EXTI5_PB 0x0010U ×[SYSCFG_EXTICR2_EXTI5_PC 0x0020U Ø[SYSCFG_EXTICR2_EXTI5_PD 0x0030U Ù[SYSCFG_EXTICR2_EXTI5_PE 0x0040U Ú[SYSCFG_EXTICR2_EXTI5_PF 0x0050U Û[SYSCFG_EXTICR2_EXTI5_PG 0x0060U Ü[SYSCFG_EXTICR2_EXTI5_PH 0x0070U Ý[SYSCFG_EXTICR2_EXTI5_PI 0x0080U â[SYSCFG_EXTICR2_EXTI6_PA 0x0000U ã[SYSCFG_EXTICR2_EXTI6_PB 0x0100U ä[SYSCFG_EXTICR2_EXTI6_PC 0x0200U å[SYSCFG_EXTICR2_EXTI6_PD 0x0300U æ[SYSCFG_EXTICR2_EXTI6_PE 0x0400U ç[SYSCFG_EXTICR2_EXTI6_PF 0x0500U è[SYSCFG_EXTICR2_EXTI6_PG 0x0600U é[SYSCFG_EXTICR2_EXTI6_PH 0x0700U ê[SYSCFG_EXTICR2_EXTI6_PI 0x0800U ï[SYSCFG_EXTICR2_EXTI7_PA 0x0000U ð[SYSCFG_EXTICR2_EXTI7_PB 0x1000U ñ[SYSCFG_EXTICR2_EXTI7_PC 0x2000U ò[SYSCFG_EXTICR2_EXTI7_PD 0x3000U ó[SYSCFG_EXTICR2_EXTI7_PE 0x4000U ô[SYSCFG_EXTICR2_EXTI7_PF 0x5000U õ[SYSCFG_EXTICR2_EXTI7_PG 0x6000U ö[SYSCFG_EXTICR2_EXTI7_PH 0x7000U ÷[SYSCFG_EXTICR2_EXTI7_PI 0x8000U ú[SYSCFG_EXTICR3_EXTI8_Pos (0U) û[SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) ü[SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk ý[SYSCFG_EXTICR3_EXTI9_Pos (4U) þ[SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) ÿ[SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk €\SYSCFG_EXTICR3_EXTI10_Pos (8U) \SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) ‚\SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk ƒ\SYSCFG_EXTICR3_EXTI11_Pos (12U) „\SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) …\SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk Š\SYSCFG_EXTICR3_EXTI8_PA 0x0000U ‹\SYSCFG_EXTICR3_EXTI8_PB 0x0001U Œ\SYSCFG_EXTICR3_EXTI8_PC 0x0002U \SYSCFG_EXTICR3_EXTI8_PD 0x0003U Ž\SYSCFG_EXTICR3_EXTI8_PE 0x0004U \SYSCFG_EXTICR3_EXTI8_PF 0x0005U \SYSCFG_EXTICR3_EXTI8_PG 0x0006U ‘\SYSCFG_EXTICR3_EXTI8_PH 0x0007U ’\SYSCFG_EXTICR3_EXTI8_PI 0x0008U —\SYSCFG_EXTICR3_EXTI9_PA 0x0000U ˜\SYSCFG_EXTICR3_EXTI9_PB 0x0010U ™\SYSCFG_EXTICR3_EXTI9_PC 0x0020U š\SYSCFG_EXTICR3_EXTI9_PD 0x0030U ›\SYSCFG_EXTICR3_EXTI9_PE 0x0040U œ\SYSCFG_EXTICR3_EXTI9_PF 0x0050U \SYSCFG_EXTICR3_EXTI9_PG 0x0060U ž\SYSCFG_EXTICR3_EXTI9_PH 0x0070U Ÿ\SYSCFG_EXTICR3_EXTI9_PI 0x0080U ¤\SYSCFG_EXTICR3_EXTI10_PA 0x0000U ¥\SYSCFG_EXTICR3_EXTI10_PB 0x0100U ¦\SYSCFG_EXTICR3_EXTI10_PC 0x0200U §\SYSCFG_EXTICR3_EXTI10_PD 0x0300U ¨\SYSCFG_EXTICR3_EXTI10_PE 0x0400U ©\SYSCFG_EXTICR3_EXTI10_PF 0x0500U ª\SYSCFG_EXTICR3_EXTI10_PG 0x0600U «\SYSCFG_EXTICR3_EXTI10_PH 0x0700U ¬\SYSCFG_EXTICR3_EXTI10_PI 0x0800U ±\SYSCFG_EXTICR3_EXTI11_PA 0x0000U ²\SYSCFG_EXTICR3_EXTI11_PB 0x1000U ³\SYSCFG_EXTICR3_EXTI11_PC 0x2000U ´\SYSCFG_EXTICR3_EXTI11_PD 0x3000U µ\SYSCFG_EXTICR3_EXTI11_PE 0x4000U ¶\SYSCFG_EXTICR3_EXTI11_PF 0x5000U ·\SYSCFG_EXTICR3_EXTI11_PG 0x6000U ¸\SYSCFG_EXTICR3_EXTI11_PH 0x7000U ¹\SYSCFG_EXTICR3_EXTI11_PI 0x8000U ¼\SYSCFG_EXTICR4_EXTI12_Pos (0U) ½\SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) ¾\SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk ¿\SYSCFG_EXTICR4_EXTI13_Pos (4U) À\SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) Á\SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk Â\SYSCFG_EXTICR4_EXTI14_Pos (8U) Ã\SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) Ä\SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk Å\SYSCFG_EXTICR4_EXTI15_Pos (12U) Æ\SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) Ç\SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk Ì\SYSCFG_EXTICR4_EXTI12_PA 0x0000U Í\SYSCFG_EXTICR4_EXTI12_PB 0x0001U Î\SYSCFG_EXTICR4_EXTI12_PC 0x0002U Ï\SYSCFG_EXTICR4_EXTI12_PD 0x0003U Ð\SYSCFG_EXTICR4_EXTI12_PE 0x0004U Ñ\SYSCFG_EXTICR4_EXTI12_PF 0x0005U Ò\SYSCFG_EXTICR4_EXTI12_PG 0x0006U Ó\SYSCFG_EXTICR4_EXTI12_PH 0x0007U Ø\SYSCFG_EXTICR4_EXTI13_PA 0x0000U Ù\SYSCFG_EXTICR4_EXTI13_PB 0x0010U Ú\SYSCFG_EXTICR4_EXTI13_PC 0x0020U Û\SYSCFG_EXTICR4_EXTI13_PD 0x0030U Ü\SYSCFG_EXTICR4_EXTI13_PE 0x0040U Ý\SYSCFG_EXTICR4_EXTI13_PF 0x0050U Þ\SYSCFG_EXTICR4_EXTI13_PG 0x0060U ß\SYSCFG_EXTICR4_EXTI13_PH 0x0070U ä\SYSCFG_EXTICR4_EXTI14_PA 0x0000U å\SYSCFG_EXTICR4_EXTI14_PB 0x0100U æ\SYSCFG_EXTICR4_EXTI14_PC 0x0200U ç\SYSCFG_EXTICR4_EXTI14_PD 0x0300U è\SYSCFG_EXTICR4_EXTI14_PE 0x0400U é\SYSCFG_EXTICR4_EXTI14_PF 0x0500U ê\SYSCFG_EXTICR4_EXTI14_PG 0x0600U ë\SYSCFG_EXTICR4_EXTI14_PH 0x0700U ð\SYSCFG_EXTICR4_EXTI15_PA 0x0000U ñ\SYSCFG_EXTICR4_EXTI15_PB 0x1000U ò\SYSCFG_EXTICR4_EXTI15_PC 0x2000U ó\SYSCFG_EXTICR4_EXTI15_PD 0x3000U ô\SYSCFG_EXTICR4_EXTI15_PE 0x4000U õ\SYSCFG_EXTICR4_EXTI15_PF 0x5000U ö\SYSCFG_EXTICR4_EXTI15_PG 0x6000U ÷\SYSCFG_EXTICR4_EXTI15_PH 0x7000U ú\SYSCFG_CMPCR_CMP_PD_Pos (0U) û\SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos) ü\SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk ý\SYSCFG_CMPCR_READY_Pos (8U) þ\SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos) ÿ\SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk ‡]TIM_CR1_CEN_Pos (0U) ˆ]TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) ‰]TIM_CR1_CEN TIM_CR1_CEN_Msk Š]TIM_CR1_UDIS_Pos (1U) ‹]TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) Œ]TIM_CR1_UDIS TIM_CR1_UDIS_Msk ]TIM_CR1_URS_Pos (2U) Ž]TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) ]TIM_CR1_URS TIM_CR1_URS_Msk ]TIM_CR1_OPM_Pos (3U) ‘]TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) ’]TIM_CR1_OPM TIM_CR1_OPM_Msk “]TIM_CR1_DIR_Pos (4U) ”]TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) •]TIM_CR1_DIR TIM_CR1_DIR_Msk —]TIM_CR1_CMS_Pos (5U) ˜]TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) ™]TIM_CR1_CMS TIM_CR1_CMS_Msk š]TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) ›]TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) ]TIM_CR1_ARPE_Pos (7U) ž]TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) Ÿ]TIM_CR1_ARPE TIM_CR1_ARPE_Msk ¡]TIM_CR1_CKD_Pos (8U) ¢]TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) £]TIM_CR1_CKD TIM_CR1_CKD_Msk ¤]TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) ¥]TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) ¨]TIM_CR2_CCPC_Pos (0U) ©]TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) ª]TIM_CR2_CCPC TIM_CR2_CCPC_Msk «]TIM_CR2_CCUS_Pos (2U) ¬]TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) ­]TIM_CR2_CCUS TIM_CR2_CCUS_Msk ®]TIM_CR2_CCDS_Pos (3U) ¯]TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) °]TIM_CR2_CCDS TIM_CR2_CCDS_Msk ²]TIM_CR2_MMS_Pos (4U) ³]TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) ´]TIM_CR2_MMS TIM_CR2_MMS_Msk µ]TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) ¶]TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) ·]TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) ¹]TIM_CR2_TI1S_Pos (7U) º]TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) »]TIM_CR2_TI1S TIM_CR2_TI1S_Msk ¼]TIM_CR2_OIS1_Pos (8U) ½]TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) ¾]TIM_CR2_OIS1 TIM_CR2_OIS1_Msk ¿]TIM_CR2_OIS1N_Pos (9U) À]TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) Á]TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk Â]TIM_CR2_OIS2_Pos (10U) Ã]TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) Ä]TIM_CR2_OIS2 TIM_CR2_OIS2_Msk Å]TIM_CR2_OIS2N_Pos (11U) Æ]TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) Ç]TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk È]TIM_CR2_OIS3_Pos (12U) É]TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) Ê]TIM_CR2_OIS3 TIM_CR2_OIS3_Msk Ë]TIM_CR2_OIS3N_Pos (13U) Ì]TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) Í]TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk Î]TIM_CR2_OIS4_Pos (14U) Ï]TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) Ð]TIM_CR2_OIS4 TIM_CR2_OIS4_Msk Ó]TIM_SMCR_SMS_Pos (0U) Ô]TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) Õ]TIM_SMCR_SMS TIM_SMCR_SMS_Msk Ö]TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) ×]TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) Ø]TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) Ú]TIM_SMCR_TS_Pos (4U) Û]TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) Ü]TIM_SMCR_TS TIM_SMCR_TS_Msk Ý]TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) Þ]TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) ß]TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) á]TIM_SMCR_MSM_Pos (7U) â]TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) ã]TIM_SMCR_MSM TIM_SMCR_MSM_Msk å]TIM_SMCR_ETF_Pos (8U) æ]TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) ç]TIM_SMCR_ETF TIM_SMCR_ETF_Msk è]TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) é]TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) ê]TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) ë]TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) í]TIM_SMCR_ETPS_Pos (12U) î]TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) ï]TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk ð]TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) ñ]TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) ó]TIM_SMCR_ECE_Pos (14U) ô]TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) õ]TIM_SMCR_ECE TIM_SMCR_ECE_Msk ö]TIM_SMCR_ETP_Pos (15U) ÷]TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) ø]TIM_SMCR_ETP TIM_SMCR_ETP_Msk û]TIM_DIER_UIE_Pos (0U) ü]TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) ý]TIM_DIER_UIE TIM_DIER_UIE_Msk þ]TIM_DIER_CC1IE_Pos (1U) ÿ]TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) €^TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk ^TIM_DIER_CC2IE_Pos (2U) ‚^TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) ƒ^TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk „^TIM_DIER_CC3IE_Pos (3U) …^TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) †^TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk ‡^TIM_DIER_CC4IE_Pos (4U) ˆ^TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) ‰^TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk Š^TIM_DIER_COMIE_Pos (5U) ‹^TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) Œ^TIM_DIER_COMIE TIM_DIER_COMIE_Msk ^TIM_DIER_TIE_Pos (6U) Ž^TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) ^TIM_DIER_TIE TIM_DIER_TIE_Msk ^TIM_DIER_BIE_Pos (7U) ‘^TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) ’^TIM_DIER_BIE TIM_DIER_BIE_Msk “^TIM_DIER_UDE_Pos (8U) ”^TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) •^TIM_DIER_UDE TIM_DIER_UDE_Msk –^TIM_DIER_CC1DE_Pos (9U) —^TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) ˜^TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk ™^TIM_DIER_CC2DE_Pos (10U) š^TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) ›^TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk œ^TIM_DIER_CC3DE_Pos (11U) ^TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) ž^TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk Ÿ^TIM_DIER_CC4DE_Pos (12U)  ^TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) ¡^TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk ¢^TIM_DIER_COMDE_Pos (13U) £^TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) ¤^TIM_DIER_COMDE TIM_DIER_COMDE_Msk ¥^TIM_DIER_TDE_Pos (14U) ¦^TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) §^TIM_DIER_TDE TIM_DIER_TDE_Msk ª^TIM_SR_UIF_Pos (0U) «^TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) ¬^TIM_SR_UIF TIM_SR_UIF_Msk ­^TIM_SR_CC1IF_Pos (1U) ®^TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) ¯^TIM_SR_CC1IF TIM_SR_CC1IF_Msk °^TIM_SR_CC2IF_Pos (2U) ±^TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) ²^TIM_SR_CC2IF TIM_SR_CC2IF_Msk ³^TIM_SR_CC3IF_Pos (3U) ´^TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) µ^TIM_SR_CC3IF TIM_SR_CC3IF_Msk ¶^TIM_SR_CC4IF_Pos (4U) ·^TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) ¸^TIM_SR_CC4IF TIM_SR_CC4IF_Msk ¹^TIM_SR_COMIF_Pos (5U) º^TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) »^TIM_SR_COMIF TIM_SR_COMIF_Msk ¼^TIM_SR_TIF_Pos (6U) ½^TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) ¾^TIM_SR_TIF TIM_SR_TIF_Msk ¿^TIM_SR_BIF_Pos (7U) À^TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) Á^TIM_SR_BIF TIM_SR_BIF_Msk Â^TIM_SR_CC1OF_Pos (9U) Ã^TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) Ä^TIM_SR_CC1OF TIM_SR_CC1OF_Msk Å^TIM_SR_CC2OF_Pos (10U) Æ^TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) Ç^TIM_SR_CC2OF TIM_SR_CC2OF_Msk È^TIM_SR_CC3OF_Pos (11U) É^TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) Ê^TIM_SR_CC3OF TIM_SR_CC3OF_Msk Ë^TIM_SR_CC4OF_Pos (12U) Ì^TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) Í^TIM_SR_CC4OF TIM_SR_CC4OF_Msk Ð^TIM_EGR_UG_Pos (0U) Ñ^TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) Ò^TIM_EGR_UG TIM_EGR_UG_Msk Ó^TIM_EGR_CC1G_Pos (1U) Ô^TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) Õ^TIM_EGR_CC1G TIM_EGR_CC1G_Msk Ö^TIM_EGR_CC2G_Pos (2U) ×^TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) Ø^TIM_EGR_CC2G TIM_EGR_CC2G_Msk Ù^TIM_EGR_CC3G_Pos (3U) Ú^TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) Û^TIM_EGR_CC3G TIM_EGR_CC3G_Msk Ü^TIM_EGR_CC4G_Pos (4U) Ý^TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) Þ^TIM_EGR_CC4G TIM_EGR_CC4G_Msk ß^TIM_EGR_COMG_Pos (5U) à^TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) á^TIM_EGR_COMG TIM_EGR_COMG_Msk â^TIM_EGR_TG_Pos (6U) ã^TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) ä^TIM_EGR_TG TIM_EGR_TG_Msk å^TIM_EGR_BG_Pos (7U) æ^TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) ç^TIM_EGR_BG TIM_EGR_BG_Msk ê^TIM_CCMR1_CC1S_Pos (0U) ë^TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) ì^TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk í^TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) î^TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) ð^TIM_CCMR1_OC1FE_Pos (2U) ñ^TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) ò^TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk ó^TIM_CCMR1_OC1PE_Pos (3U) ô^TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) õ^TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk ÷^TIM_CCMR1_OC1M_Pos (4U) ø^TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) ù^TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk ú^TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) û^TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) ü^TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) þ^TIM_CCMR1_OC1CE_Pos (7U) ÿ^TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) €_TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk ‚_TIM_CCMR1_CC2S_Pos (8U) ƒ_TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) „_TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk …_TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) †_TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) ˆ_TIM_CCMR1_OC2FE_Pos (10U) ‰_TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) Š_TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk ‹_TIM_CCMR1_OC2PE_Pos (11U) Œ_TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) _TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk _TIM_CCMR1_OC2M_Pos (12U) _TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) ‘_TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk ’_TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) “_TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) ”_TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) –_TIM_CCMR1_OC2CE_Pos (15U) —_TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) ˜_TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk œ_TIM_CCMR1_IC1PSC_Pos (2U) _TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) ž_TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk Ÿ_TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)  _TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) ¢_TIM_CCMR1_IC1F_Pos (4U) £_TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) ¤_TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk ¥_TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) ¦_TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) §_TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) ¨_TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) ª_TIM_CCMR1_IC2PSC_Pos (10U) «_TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) ¬_TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk ­_TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) ®_TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) °_TIM_CCMR1_IC2F_Pos (12U) ±_TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) ²_TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk ³_TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) ´_TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) µ_TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) ¶_TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) ¹_TIM_CCMR2_CC3S_Pos (0U) º_TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) »_TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk ¼_TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) ½_TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) ¿_TIM_CCMR2_OC3FE_Pos (2U) À_TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) Á_TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk Â_TIM_CCMR2_OC3PE_Pos (3U) Ã_TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) Ä_TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk Æ_TIM_CCMR2_OC3M_Pos (4U) Ç_TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) È_TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk É_TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) Ê_TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) Ë_TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) Í_TIM_CCMR2_OC3CE_Pos (7U) Î_TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) Ï_TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk Ñ_TIM_CCMR2_CC4S_Pos (8U) Ò_TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) Ó_TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk Ô_TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) Õ_TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) ×_TIM_CCMR2_OC4FE_Pos (10U) Ø_TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) Ù_TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk Ú_TIM_CCMR2_OC4PE_Pos (11U) Û_TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) Ü_TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk Þ_TIM_CCMR2_OC4M_Pos (12U) ß_TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) à_TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk á_TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) â_TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) ã_TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) å_TIM_CCMR2_OC4CE_Pos (15U) æ_TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) ç_TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk ë_TIM_CCMR2_IC3PSC_Pos (2U) ì_TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) í_TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk î_TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) ï_TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) ñ_TIM_CCMR2_IC3F_Pos (4U) ò_TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) ó_TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk ô_TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) õ_TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) ö_TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) ÷_TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) ù_TIM_CCMR2_IC4PSC_Pos (10U) ú_TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) û_TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk ü_TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) ý_TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) ÿ_TIM_CCMR2_IC4F_Pos (12U) €`TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) `TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk ‚`TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) ƒ`TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) „`TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) …`TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) ˆ`TIM_CCER_CC1E_Pos (0U) ‰`TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) Š`TIM_CCER_CC1E TIM_CCER_CC1E_Msk ‹`TIM_CCER_CC1P_Pos (1U) Œ`TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) `TIM_CCER_CC1P TIM_CCER_CC1P_Msk Ž`TIM_CCER_CC1NE_Pos (2U) `TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) `TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk ‘`TIM_CCER_CC1NP_Pos (3U) ’`TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) “`TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk ”`TIM_CCER_CC2E_Pos (4U) •`TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) –`TIM_CCER_CC2E TIM_CCER_CC2E_Msk —`TIM_CCER_CC2P_Pos (5U) ˜`TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) ™`TIM_CCER_CC2P TIM_CCER_CC2P_Msk š`TIM_CCER_CC2NE_Pos (6U) ›`TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) œ`TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk `TIM_CCER_CC2NP_Pos (7U) ž`TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) Ÿ`TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk  `TIM_CCER_CC3E_Pos (8U) ¡`TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) ¢`TIM_CCER_CC3E TIM_CCER_CC3E_Msk £`TIM_CCER_CC3P_Pos (9U) ¤`TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) ¥`TIM_CCER_CC3P TIM_CCER_CC3P_Msk ¦`TIM_CCER_CC3NE_Pos (10U) §`TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) ¨`TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk ©`TIM_CCER_CC3NP_Pos (11U) ª`TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) «`TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk ¬`TIM_CCER_CC4E_Pos (12U) ­`TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) ®`TIM_CCER_CC4E TIM_CCER_CC4E_Msk ¯`TIM_CCER_CC4P_Pos (13U) °`TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) ±`TIM_CCER_CC4P TIM_CCER_CC4P_Msk ²`TIM_CCER_CC4NP_Pos (15U) ³`TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) ´`TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk ·`TIM_CNT_CNT_Pos (0U) ¸`TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) ¹`TIM_CNT_CNT TIM_CNT_CNT_Msk ¼`TIM_PSC_PSC_Pos (0U) ½`TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) ¾`TIM_PSC_PSC TIM_PSC_PSC_Msk Á`TIM_ARR_ARR_Pos (0U) Â`TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) Ã`TIM_ARR_ARR TIM_ARR_ARR_Msk Æ`TIM_RCR_REP_Pos (0U) Ç`TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) È`TIM_RCR_REP TIM_RCR_REP_Msk Ë`TIM_CCR1_CCR1_Pos (0U) Ì`TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) Í`TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk Ð`TIM_CCR2_CCR2_Pos (0U) Ñ`TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) Ò`TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk Õ`TIM_CCR3_CCR3_Pos (0U) Ö`TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) ×`TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk Ú`TIM_CCR4_CCR4_Pos (0U) Û`TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) Ü`TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk ß`TIM_BDTR_DTG_Pos (0U) à`TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) á`TIM_BDTR_DTG TIM_BDTR_DTG_Msk â`TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) ã`TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) ä`TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) å`TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) æ`TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) ç`TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) è`TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) é`TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) ë`TIM_BDTR_LOCK_Pos (8U) ì`TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) í`TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk î`TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) ï`TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) ñ`TIM_BDTR_OSSI_Pos (10U) ò`TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) ó`TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk ô`TIM_BDTR_OSSR_Pos (11U) õ`TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) ö`TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk ÷`TIM_BDTR_BKE_Pos (12U) ø`TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) ù`TIM_BDTR_BKE TIM_BDTR_BKE_Msk ú`TIM_BDTR_BKP_Pos (13U) û`TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) ü`TIM_BDTR_BKP TIM_BDTR_BKP_Msk ý`TIM_BDTR_AOE_Pos (14U) þ`TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) ÿ`TIM_BDTR_AOE TIM_BDTR_AOE_Msk €aTIM_BDTR_MOE_Pos (15U) aTIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) ‚aTIM_BDTR_MOE TIM_BDTR_MOE_Msk …aTIM_DCR_DBA_Pos (0U) †aTIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) ‡aTIM_DCR_DBA TIM_DCR_DBA_Msk ˆaTIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) ‰aTIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) ŠaTIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) ‹aTIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) ŒaTIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) ŽaTIM_DCR_DBL_Pos (8U) aTIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) aTIM_DCR_DBL TIM_DCR_DBL_Msk ‘aTIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) ’aTIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) “aTIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) ”aTIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) •aTIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) ˜aTIM_DMAR_DMAB_Pos (0U) ™aTIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) šaTIM_DMAR_DMAB TIM_DMAR_DMAB_Msk aTIM_OR_TI1_RMP_Pos (0U) žaTIM_OR_TI1_RMP_Msk (0x3UL << TIM_OR_TI1_RMP_Pos) ŸaTIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk  aTIM_OR_TI1_RMP_0 (0x1UL << TIM_OR_TI1_RMP_Pos) ¡aTIM_OR_TI1_RMP_1 (0x2UL << TIM_OR_TI1_RMP_Pos) £aTIM_OR_TI4_RMP_Pos (6U) ¤aTIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos) ¥aTIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk ¦aTIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos) §aTIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos) ¨aTIM_OR_ITR1_RMP_Pos (10U) ©aTIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos) ªaTIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk «aTIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos) ¬aTIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos) µaUSART_SR_PE_Pos (0U) ¶aUSART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos) ·aUSART_SR_PE USART_SR_PE_Msk ¸aUSART_SR_FE_Pos (1U) ¹aUSART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos) ºaUSART_SR_FE USART_SR_FE_Msk »aUSART_SR_NE_Pos (2U) ¼aUSART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos) ½aUSART_SR_NE USART_SR_NE_Msk ¾aUSART_SR_ORE_Pos (3U) ¿aUSART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos) ÀaUSART_SR_ORE USART_SR_ORE_Msk ÁaUSART_SR_IDLE_Pos (4U) ÂaUSART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos) ÃaUSART_SR_IDLE USART_SR_IDLE_Msk ÄaUSART_SR_RXNE_Pos (5U) ÅaUSART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos) ÆaUSART_SR_RXNE USART_SR_RXNE_Msk ÇaUSART_SR_TC_Pos (6U) ÈaUSART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos) ÉaUSART_SR_TC USART_SR_TC_Msk ÊaUSART_SR_TXE_Pos (7U) ËaUSART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos) ÌaUSART_SR_TXE USART_SR_TXE_Msk ÍaUSART_SR_LBD_Pos (8U) ÎaUSART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos) ÏaUSART_SR_LBD USART_SR_LBD_Msk ÐaUSART_SR_CTS_Pos (9U) ÑaUSART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos) ÒaUSART_SR_CTS USART_SR_CTS_Msk ÕaUSART_DR_DR_Pos (0U) ÖaUSART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos) ×aUSART_DR_DR USART_DR_DR_Msk ÚaUSART_BRR_DIV_Fraction_Pos (0U) ÛaUSART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos) ÜaUSART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk ÝaUSART_BRR_DIV_Mantissa_Pos (4U) ÞaUSART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos) ßaUSART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk âaUSART_CR1_SBK_Pos (0U) ãaUSART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos) äaUSART_CR1_SBK USART_CR1_SBK_Msk åaUSART_CR1_RWU_Pos (1U) æaUSART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos) çaUSART_CR1_RWU USART_CR1_RWU_Msk èaUSART_CR1_RE_Pos (2U) éaUSART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) êaUSART_CR1_RE USART_CR1_RE_Msk ëaUSART_CR1_TE_Pos (3U) ìaUSART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) íaUSART_CR1_TE USART_CR1_TE_Msk îaUSART_CR1_IDLEIE_Pos (4U) ïaUSART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) ðaUSART_CR1_IDLEIE USART_CR1_IDLEIE_Msk ñaUSART_CR1_RXNEIE_Pos (5U) òaUSART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) óaUSART_CR1_RXNEIE USART_CR1_RXNEIE_Msk ôaUSART_CR1_TCIE_Pos (6U) õaUSART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) öaUSART_CR1_TCIE USART_CR1_TCIE_Msk ÷aUSART_CR1_TXEIE_Pos (7U) øaUSART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) ùaUSART_CR1_TXEIE USART_CR1_TXEIE_Msk úaUSART_CR1_PEIE_Pos (8U) ûaUSART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) üaUSART_CR1_PEIE USART_CR1_PEIE_Msk ýaUSART_CR1_PS_Pos (9U) þaUSART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) ÿaUSART_CR1_PS USART_CR1_PS_Msk €bUSART_CR1_PCE_Pos (10U) bUSART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) ‚bUSART_CR1_PCE USART_CR1_PCE_Msk ƒbUSART_CR1_WAKE_Pos (11U) „bUSART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) …bUSART_CR1_WAKE USART_CR1_WAKE_Msk †bUSART_CR1_M_Pos (12U) ‡bUSART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos) ˆbUSART_CR1_M USART_CR1_M_Msk ‰bUSART_CR1_UE_Pos (13U) ŠbUSART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) ‹bUSART_CR1_UE USART_CR1_UE_Msk ŒbUSART_CR1_OVER8_Pos (15U) bUSART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) ŽbUSART_CR1_OVER8 USART_CR1_OVER8_Msk ‘bUSART_CR2_ADD_Pos (0U) ’bUSART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos) “bUSART_CR2_ADD USART_CR2_ADD_Msk ”bUSART_CR2_LBDL_Pos (5U) •bUSART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) –bUSART_CR2_LBDL USART_CR2_LBDL_Msk —bUSART_CR2_LBDIE_Pos (6U) ˜bUSART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) ™bUSART_CR2_LBDIE USART_CR2_LBDIE_Msk šbUSART_CR2_LBCL_Pos (8U) ›bUSART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) œbUSART_CR2_LBCL USART_CR2_LBCL_Msk bUSART_CR2_CPHA_Pos (9U) žbUSART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) ŸbUSART_CR2_CPHA USART_CR2_CPHA_Msk  bUSART_CR2_CPOL_Pos (10U) ¡bUSART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) ¢bUSART_CR2_CPOL USART_CR2_CPOL_Msk £bUSART_CR2_CLKEN_Pos (11U) ¤bUSART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) ¥bUSART_CR2_CLKEN USART_CR2_CLKEN_Msk §bUSART_CR2_STOP_Pos (12U) ¨bUSART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) ©bUSART_CR2_STOP USART_CR2_STOP_Msk ªbUSART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) «bUSART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) ­bUSART_CR2_LINEN_Pos (14U) ®bUSART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) ¯bUSART_CR2_LINEN USART_CR2_LINEN_Msk ²bUSART_CR3_EIE_Pos (0U) ³bUSART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) ´bUSART_CR3_EIE USART_CR3_EIE_Msk µbUSART_CR3_IREN_Pos (1U) ¶bUSART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) ·bUSART_CR3_IREN USART_CR3_IREN_Msk ¸bUSART_CR3_IRLP_Pos (2U) ¹bUSART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) ºbUSART_CR3_IRLP USART_CR3_IRLP_Msk »bUSART_CR3_HDSEL_Pos (3U) ¼bUSART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) ½bUSART_CR3_HDSEL USART_CR3_HDSEL_Msk ¾bUSART_CR3_NACK_Pos (4U) ¿bUSART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) ÀbUSART_CR3_NACK USART_CR3_NACK_Msk ÁbUSART_CR3_SCEN_Pos (5U) ÂbUSART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) ÃbUSART_CR3_SCEN USART_CR3_SCEN_Msk ÄbUSART_CR3_DMAR_Pos (6U) ÅbUSART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) ÆbUSART_CR3_DMAR USART_CR3_DMAR_Msk ÇbUSART_CR3_DMAT_Pos (7U) ÈbUSART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) ÉbUSART_CR3_DMAT USART_CR3_DMAT_Msk ÊbUSART_CR3_RTSE_Pos (8U) ËbUSART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) ÌbUSART_CR3_RTSE USART_CR3_RTSE_Msk ÍbUSART_CR3_CTSE_Pos (9U) ÎbUSART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) ÏbUSART_CR3_CTSE USART_CR3_CTSE_Msk ÐbUSART_CR3_CTSIE_Pos (10U) ÑbUSART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) ÒbUSART_CR3_CTSIE USART_CR3_CTSIE_Msk ÓbUSART_CR3_ONEBIT_Pos (11U) ÔbUSART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) ÕbUSART_CR3_ONEBIT USART_CR3_ONEBIT_Msk ØbUSART_GTPR_PSC_Pos (0U) ÙbUSART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) ÚbUSART_GTPR_PSC USART_GTPR_PSC_Msk ÛbUSART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos) ÜbUSART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos) ÝbUSART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos) ÞbUSART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos) ßbUSART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos) àbUSART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos) ábUSART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos) âbUSART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos) äbUSART_GTPR_GT_Pos (8U) åbUSART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) æbUSART_GTPR_GT USART_GTPR_GT_Msk îbWWDG_CR_T_Pos (0U) ïbWWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) ðbWWDG_CR_T WWDG_CR_T_Msk ñbWWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) òbWWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) óbWWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) ôbWWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) õbWWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) öbWWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) ÷bWWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) ùbWWDG_CR_T0 WWDG_CR_T_0 úbWWDG_CR_T1 WWDG_CR_T_1 ûbWWDG_CR_T2 WWDG_CR_T_2 übWWDG_CR_T3 WWDG_CR_T_3 ýbWWDG_CR_T4 WWDG_CR_T_4 þbWWDG_CR_T5 WWDG_CR_T_5 ÿbWWDG_CR_T6 WWDG_CR_T_6 cWWDG_CR_WDGA_Pos (7U) ‚cWWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) ƒcWWDG_CR_WDGA WWDG_CR_WDGA_Msk †cWWDG_CFR_W_Pos (0U) ‡cWWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) ˆcWWDG_CFR_W WWDG_CFR_W_Msk ‰cWWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) ŠcWWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) ‹cWWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) ŒcWWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) cWWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) ŽcWWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) cWWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) ‘cWWDG_CFR_W0 WWDG_CFR_W_0 ’cWWDG_CFR_W1 WWDG_CFR_W_1 “cWWDG_CFR_W2 WWDG_CFR_W_2 ”cWWDG_CFR_W3 WWDG_CFR_W_3 •cWWDG_CFR_W4 WWDG_CFR_W_4 –cWWDG_CFR_W5 WWDG_CFR_W_5 —cWWDG_CFR_W6 WWDG_CFR_W_6 ™cWWDG_CFR_WDGTB_Pos (7U) šcWWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) ›cWWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk œcWWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) cWWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) ŸcWWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0  cWWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 ¢cWWDG_CFR_EWI_Pos (9U) £cWWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) ¤cWWDG_CFR_EWI WWDG_CFR_EWI_Msk §cWWDG_SR_EWIF_Pos (0U) ¨cWWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) ©cWWDG_SR_EWIF WWDG_SR_EWIF_Msk ²cDBGMCU_IDCODE_DEV_ID_Pos (0U) ³cDBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) ´cDBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk µcDBGMCU_IDCODE_REV_ID_Pos (16U) ¶cDBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) ·cDBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk ºcDBGMCU_CR_DBG_SLEEP_Pos (0U) »cDBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) ¼cDBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk ½cDBGMCU_CR_DBG_STOP_Pos (1U) ¾cDBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) ¿cDBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk ÀcDBGMCU_CR_DBG_STANDBY_Pos (2U) ÁcDBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) ÂcDBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk ÃcDBGMCU_CR_TRACE_IOEN_Pos (5U) ÄcDBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) ÅcDBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk ÇcDBGMCU_CR_TRACE_MODE_Pos (6U) ÈcDBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) ÉcDBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk ÊcDBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) ËcDBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) ÎcDBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) ÏcDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) ÐcDBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk ÑcDBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) ÒcDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) ÓcDBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk ÔcDBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U) ÕcDBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) ÖcDBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk ×cDBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) ØcDBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) ÙcDBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk ÚcDBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) ÛcDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) ÜcDBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk ÝcDBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) ÞcDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) ßcDBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk àcDBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U) ácDBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) âcDBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk ãcDBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U) äcDBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) åcDBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk æcDBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U) çcDBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) ècDBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk écDBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) êcDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) ëcDBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk ìcDBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) ícDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) îcDBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk ïcDBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) ðcDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) ñcDBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk òcDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U) ócDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) ôcDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk õcDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U) öcDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) ÷cDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk øcDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U) ùcDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) úcDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk ûcDBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U) ücDBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) ýcDBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk þcDBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U) ÿcDBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) €dDBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk ‚dDBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP …dDBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) †dDBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) ‡dDBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk ˆdDBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U) ‰dDBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) ŠdDBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk ‹dDBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U) ŒdDBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) dDBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk ŽdDBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U) dDBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) dDBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk ‘dDBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U) ’dDBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) “dDBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk ›dETH_MACCR_WD_Pos (23U) œdETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos) dETH_MACCR_WD ETH_MACCR_WD_Msk ždETH_MACCR_JD_Pos (22U) ŸdETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)  dETH_MACCR_JD ETH_MACCR_JD_Msk ¡dETH_MACCR_IFG_Pos (17U) ¢dETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos) £dETH_MACCR_IFG ETH_MACCR_IFG_Msk ¤dETH_MACCR_IFG_96Bit 0x00000000U ¥dETH_MACCR_IFG_88Bit 0x00020000U ¦dETH_MACCR_IFG_80Bit 0x00040000U §dETH_MACCR_IFG_72Bit 0x00060000U ¨dETH_MACCR_IFG_64Bit 0x00080000U ©dETH_MACCR_IFG_56Bit 0x000A0000U ªdETH_MACCR_IFG_48Bit 0x000C0000U «dETH_MACCR_IFG_40Bit 0x000E0000U ¬dETH_MACCR_CSD_Pos (16U) ­dETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos) ®dETH_MACCR_CSD ETH_MACCR_CSD_Msk ¯dETH_MACCR_FES_Pos (14U) °dETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos) ±dETH_MACCR_FES ETH_MACCR_FES_Msk ²dETH_MACCR_ROD_Pos (13U) ³dETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos) ´dETH_MACCR_ROD ETH_MACCR_ROD_Msk µdETH_MACCR_LM_Pos (12U) ¶dETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos) ·dETH_MACCR_LM ETH_MACCR_LM_Msk ¸dETH_MACCR_DM_Pos (11U) ¹dETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos) ºdETH_MACCR_DM ETH_MACCR_DM_Msk »dETH_MACCR_IPCO_Pos (10U) ¼dETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos) ½dETH_MACCR_IPCO ETH_MACCR_IPCO_Msk ¾dETH_MACCR_RD_Pos (9U) ¿dETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos) ÀdETH_MACCR_RD ETH_MACCR_RD_Msk ÁdETH_MACCR_APCS_Pos (7U) ÂdETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos) ÃdETH_MACCR_APCS ETH_MACCR_APCS_Msk ÄdETH_MACCR_BL_Pos (5U) ÅdETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos) ÆdETH_MACCR_BL ETH_MACCR_BL_Msk ÈdETH_MACCR_BL_10 0x00000000U ÉdETH_MACCR_BL_8 0x00000020U ÊdETH_MACCR_BL_4 0x00000040U ËdETH_MACCR_BL_1 0x00000060U ÌdETH_MACCR_DC_Pos (4U) ÍdETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos) ÎdETH_MACCR_DC ETH_MACCR_DC_Msk ÏdETH_MACCR_TE_Pos (3U) ÐdETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos) ÑdETH_MACCR_TE ETH_MACCR_TE_Msk ÒdETH_MACCR_RE_Pos (2U) ÓdETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos) ÔdETH_MACCR_RE ETH_MACCR_RE_Msk ×dETH_MACFFR_RA_Pos (31U) ØdETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos) ÙdETH_MACFFR_RA ETH_MACFFR_RA_Msk ÚdETH_MACFFR_HPF_Pos (10U) ÛdETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos) ÜdETH_MACFFR_HPF ETH_MACFFR_HPF_Msk ÝdETH_MACFFR_SAF_Pos (9U) ÞdETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos) ßdETH_MACFFR_SAF ETH_MACFFR_SAF_Msk àdETH_MACFFR_SAIF_Pos (8U) ádETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos) âdETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk ãdETH_MACFFR_PCF_Pos (6U) ädETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos) ådETH_MACFFR_PCF ETH_MACFFR_PCF_Msk ædETH_MACFFR_PCF_BlockAll_Pos (6U) çdETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos) èdETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk édETH_MACFFR_PCF_ForwardAll_Pos (7U) êdETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos) ëdETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk ìdETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U) ídETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos) îdETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk ïdETH_MACFFR_BFD_Pos (5U) ðdETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos) ñdETH_MACFFR_BFD ETH_MACFFR_BFD_Msk òdETH_MACFFR_PAM_Pos (4U) ódETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos) ôdETH_MACFFR_PAM ETH_MACFFR_PAM_Msk õdETH_MACFFR_DAIF_Pos (3U) ödETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos) ÷dETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk ødETH_MACFFR_HM_Pos (2U) ùdETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos) údETH_MACFFR_HM ETH_MACFFR_HM_Msk ûdETH_MACFFR_HU_Pos (1U) üdETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos) ýdETH_MACFFR_HU ETH_MACFFR_HU_Msk þdETH_MACFFR_PM_Pos (0U) ÿdETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos) €eETH_MACFFR_PM ETH_MACFFR_PM_Msk ƒeETH_MACHTHR_HTH_Pos (0U) „eETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos) …eETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk ˆeETH_MACHTLR_HTL_Pos (0U) ‰eETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos) ŠeETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk eETH_MACMIIAR_PA_Pos (11U) ŽeETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos) eETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk eETH_MACMIIAR_MR_Pos (6U) ‘eETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos) ’eETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk “eETH_MACMIIAR_CR_Pos (2U) ”eETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos) •eETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk –eETH_MACMIIAR_CR_Div42 0x00000000U —eETH_MACMIIAR_CR_Div62_Pos (2U) ˜eETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos) ™eETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk šeETH_MACMIIAR_CR_Div16_Pos (3U) ›eETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos) œeETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk eETH_MACMIIAR_CR_Div26_Pos (2U) žeETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos) ŸeETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk  eETH_MACMIIAR_CR_Div102_Pos (4U) ¡eETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos) ¢eETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk £eETH_MACMIIAR_MW_Pos (1U) ¤eETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos) ¥eETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk ¦eETH_MACMIIAR_MB_Pos (0U) §eETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos) ¨eETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk «eETH_MACMIIDR_MD_Pos (0U) ¬eETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos) ­eETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk °eETH_MACFCR_PT_Pos (16U) ±eETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos) ²eETH_MACFCR_PT ETH_MACFCR_PT_Msk ³eETH_MACFCR_ZQPD_Pos (7U) ´eETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos) µeETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk ¶eETH_MACFCR_PLT_Pos (4U) ·eETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos) ¸eETH_MACFCR_PLT ETH_MACFCR_PLT_Msk ¹eETH_MACFCR_PLT_Minus4 0x00000000U ºeETH_MACFCR_PLT_Minus28_Pos (4U) »eETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos) ¼eETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk ½eETH_MACFCR_PLT_Minus144_Pos (5U) ¾eETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos) ¿eETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk ÀeETH_MACFCR_PLT_Minus256_Pos (4U) ÁeETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos) ÂeETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk ÃeETH_MACFCR_UPFD_Pos (3U) ÄeETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos) ÅeETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk ÆeETH_MACFCR_RFCE_Pos (2U) ÇeETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos) ÈeETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk ÉeETH_MACFCR_TFCE_Pos (1U) ÊeETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos) ËeETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk ÌeETH_MACFCR_FCBBPA_Pos (0U) ÍeETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos) ÎeETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk ÑeETH_MACVLANTR_VLANTC_Pos (16U) ÒeETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos) ÓeETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk ÔeETH_MACVLANTR_VLANTI_Pos (0U) ÕeETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos) ÖeETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk ÙeETH_MACRWUFFR_D_Pos (0U) ÚeETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos) ÛeETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk éeETH_MACPMTCSR_WFFRPR_Pos (31U) êeETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos) ëeETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk ìeETH_MACPMTCSR_GU_Pos (9U) íeETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos) îeETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk ïeETH_MACPMTCSR_WFR_Pos (6U) ðeETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos) ñeETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk òeETH_MACPMTCSR_MPR_Pos (5U) óeETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos) ôeETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk õeETH_MACPMTCSR_WFE_Pos (2U) öeETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos) ÷eETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk øeETH_MACPMTCSR_MPE_Pos (1U) ùeETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos) úeETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk ûeETH_MACPMTCSR_PD_Pos (0U) üeETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos) ýeETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk €fETH_MACDBGR_TFF_Pos (25U) fETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos) ‚fETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk ƒfETH_MACDBGR_TFNE_Pos (24U) „fETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos) …fETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk †fETH_MACDBGR_TFWA_Pos (22U) ‡fETH_MACDBGR_TFWA_Msk (0x1UL << ETH_MACDBGR_TFWA_Pos) ˆfETH_MACDBGR_TFWA ETH_MACDBGR_TFWA_Msk ‰fETH_MACDBGR_TFRS_Pos (20U) ŠfETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos) ‹fETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk ŒfETH_MACDBGR_TFRS_WRITING_Pos (20U) fETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos) ŽfETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk fETH_MACDBGR_TFRS_WAITING_Pos (21U) fETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos) ‘fETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk ’fETH_MACDBGR_TFRS_READ_Pos (20U) “fETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos) ”fETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk •fETH_MACDBGR_TFRS_IDLE 0x00000000U –fETH_MACDBGR_MTP_Pos (19U) —fETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos) ˜fETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk ™fETH_MACDBGR_MTFCS_Pos (17U) šfETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos) ›fETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk œfETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U) fETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos) žfETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk ŸfETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U)  fETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos) ¡fETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk ¢fETH_MACDBGR_MTFCS_WAITING_Pos (17U) £fETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos) ¤fETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk ¥fETH_MACDBGR_MTFCS_IDLE 0x00000000U ¦fETH_MACDBGR_MMTEA_Pos (16U) §fETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos) ¨fETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk ©fETH_MACDBGR_RFFL_Pos (8U) ªfETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos) «fETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk ¬fETH_MACDBGR_RFFL_FULL_Pos (8U) ­fETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos) ®fETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk ¯fETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U) °fETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos) ±fETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk ²fETH_MACDBGR_RFFL_BELOWFCT_Pos (8U) ³fETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos) ´fETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk µfETH_MACDBGR_RFFL_EMPTY 0x00000000U ¶fETH_MACDBGR_RFRCS_Pos (5U) ·fETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos) ¸fETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk ¹fETH_MACDBGR_RFRCS_FLUSHING_Pos (5U) ºfETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos) »fETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk ¼fETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U) ½fETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos) ¾fETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk ¿fETH_MACDBGR_RFRCS_DATAREADING_Pos (5U) ÀfETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos) ÁfETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk ÂfETH_MACDBGR_RFRCS_IDLE 0x00000000U ÃfETH_MACDBGR_RFWRA_Pos (4U) ÄfETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos) ÅfETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk ÆfETH_MACDBGR_MSFRWCS_Pos (1U) ÇfETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos) ÈfETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk ÉfETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos) ÊfETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos) ËfETH_MACDBGR_MMRPEA_Pos (0U) ÌfETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos) ÍfETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk ÐfETH_MACSR_TSTS_Pos (9U) ÑfETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos) ÒfETH_MACSR_TSTS ETH_MACSR_TSTS_Msk ÓfETH_MACSR_MMCTS_Pos (6U) ÔfETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos) ÕfETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk ÖfETH_MACSR_MMMCRS_Pos (5U) ×fETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos) ØfETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk ÙfETH_MACSR_MMCS_Pos (4U) ÚfETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos) ÛfETH_MACSR_MMCS ETH_MACSR_MMCS_Msk ÜfETH_MACSR_PMTS_Pos (3U) ÝfETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos) ÞfETH_MACSR_PMTS ETH_MACSR_PMTS_Msk áfETH_MACIMR_TSTIM_Pos (9U) âfETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos) ãfETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk äfETH_MACIMR_PMTIM_Pos (3U) åfETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos) æfETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk éfETH_MACA0HR_MACA0H_Pos (0U) êfETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos) ëfETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk îfETH_MACA0LR_MACA0L_Pos (0U) ïfETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos) ðfETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk ófETH_MACA1HR_AE_Pos (31U) ôfETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos) õfETH_MACA1HR_AE ETH_MACA1HR_AE_Msk öfETH_MACA1HR_SA_Pos (30U) ÷fETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos) øfETH_MACA1HR_SA ETH_MACA1HR_SA_Msk ùfETH_MACA1HR_MBC_Pos (24U) úfETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos) ûfETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk üfETH_MACA1HR_MBC_HBits15_8 0x20000000U ýfETH_MACA1HR_MBC_HBits7_0 0x10000000U þfETH_MACA1HR_MBC_LBits31_24 0x08000000U ÿfETH_MACA1HR_MBC_LBits23_16 0x04000000U €gETH_MACA1HR_MBC_LBits15_8 0x02000000U gETH_MACA1HR_MBC_LBits7_0 0x01000000U ‚gETH_MACA1HR_MACA1H_Pos (0U) ƒgETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos) „gETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk ‡gETH_MACA1LR_MACA1L_Pos (0U) ˆgETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos) ‰gETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk ŒgETH_MACA2HR_AE_Pos (31U) gETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos) ŽgETH_MACA2HR_AE ETH_MACA2HR_AE_Msk gETH_MACA2HR_SA_Pos (30U) gETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos) ‘gETH_MACA2HR_SA ETH_MACA2HR_SA_Msk ’gETH_MACA2HR_MBC_Pos (24U) “gETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos) ”gETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk •gETH_MACA2HR_MBC_HBits15_8 0x20000000U –gETH_MACA2HR_MBC_HBits7_0 0x10000000U —gETH_MACA2HR_MBC_LBits31_24 0x08000000U ˜gETH_MACA2HR_MBC_LBits23_16 0x04000000U ™gETH_MACA2HR_MBC_LBits15_8 0x02000000U šgETH_MACA2HR_MBC_LBits7_0 0x01000000U ›gETH_MACA2HR_MACA2H_Pos (0U) œgETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos) gETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk  gETH_MACA2LR_MACA2L_Pos (0U) ¡gETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos) ¢gETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk ¥gETH_MACA3HR_AE_Pos (31U) ¦gETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos) §gETH_MACA3HR_AE ETH_MACA3HR_AE_Msk ¨gETH_MACA3HR_SA_Pos (30U) ©gETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos) ªgETH_MACA3HR_SA ETH_MACA3HR_SA_Msk «gETH_MACA3HR_MBC_Pos (24U) ¬gETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos) ­gETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk ®gETH_MACA3HR_MBC_HBits15_8 0x20000000U ¯gETH_MACA3HR_MBC_HBits7_0 0x10000000U °gETH_MACA3HR_MBC_LBits31_24 0x08000000U ±gETH_MACA3HR_MBC_LBits23_16 0x04000000U ²gETH_MACA3HR_MBC_LBits15_8 0x02000000U ³gETH_MACA3HR_MBC_LBits7_0 0x01000000U ´gETH_MACA3HR_MACA3H_Pos (0U) µgETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos) ¶gETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk ¹gETH_MACA3LR_MACA3L_Pos (0U) ºgETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos) »gETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk ÂgETH_MMCCR_MCFHP_Pos (5U) ÃgETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos) ÄgETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk ÅgETH_MMCCR_MCP_Pos (4U) ÆgETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos) ÇgETH_MMCCR_MCP ETH_MMCCR_MCP_Msk ÈgETH_MMCCR_MCF_Pos (3U) ÉgETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos) ÊgETH_MMCCR_MCF ETH_MMCCR_MCF_Msk ËgETH_MMCCR_ROR_Pos (2U) ÌgETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos) ÍgETH_MMCCR_ROR ETH_MMCCR_ROR_Msk ÎgETH_MMCCR_CSR_Pos (1U) ÏgETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos) ÐgETH_MMCCR_CSR ETH_MMCCR_CSR_Msk ÑgETH_MMCCR_CR_Pos (0U) ÒgETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos) ÓgETH_MMCCR_CR ETH_MMCCR_CR_Msk ÖgETH_MMCRIR_RGUFS_Pos (17U) ×gETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos) ØgETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk ÙgETH_MMCRIR_RFAES_Pos (6U) ÚgETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos) ÛgETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk ÜgETH_MMCRIR_RFCES_Pos (5U) ÝgETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos) ÞgETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk ágETH_MMCTIR_TGFS_Pos (21U) âgETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos) ãgETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk ägETH_MMCTIR_TGFMSCS_Pos (15U) ågETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos) ægETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk çgETH_MMCTIR_TGFSCS_Pos (14U) ègETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos) égETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk ìgETH_MMCRIMR_RGUFM_Pos (17U) ígETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos) îgETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk ïgETH_MMCRIMR_RFAEM_Pos (6U) ðgETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos) ñgETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk ògETH_MMCRIMR_RFCEM_Pos (5U) ógETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos) ôgETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk ÷gETH_MMCTIMR_TGFM_Pos (21U) øgETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos) ùgETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk úgETH_MMCTIMR_TGFMSCM_Pos (15U) ûgETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos) ügETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk ýgETH_MMCTIMR_TGFSCM_Pos (14U) þgETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos) ÿgETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk ‚hETH_MMCTGFSCCR_TGFSCC_Pos (0U) ƒhETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos) „hETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk ‡hETH_MMCTGFMSCCR_TGFMSCC_Pos (0U) ˆhETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos) ‰hETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk ŒhETH_MMCTGFCR_TGFC_Pos (0U) hETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos) ŽhETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk ‘hETH_MMCRFCECR_RFCEC_Pos (0U) ’hETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos) “hETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk –hETH_MMCRFAECR_RFAEC_Pos (0U) —hETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos) ˜hETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk ›hETH_MMCRGUFCR_RGUFC_Pos (0U) œhETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos) hETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk ¤hETH_PTPTSCR_TSPFFMAE_Pos (18U) ¥hETH_PTPTSCR_TSPFFMAE_Msk (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos) ¦hETH_PTPTSCR_TSPFFMAE ETH_PTPTSCR_TSPFFMAE_Msk §hETH_PTPTSCR_TSCNT_Pos (16U) ¨hETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos) ©hETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk ªhETH_PTPTSCR_TSSMRME_Pos (15U) «hETH_PTPTSCR_TSSMRME_Msk (0x1UL << ETH_PTPTSCR_TSSMRME_Pos) ¬hETH_PTPTSCR_TSSMRME ETH_PTPTSCR_TSSMRME_Msk ­hETH_PTPTSCR_TSSEME_Pos (14U) ®hETH_PTPTSCR_TSSEME_Msk (0x1UL << ETH_PTPTSCR_TSSEME_Pos) ¯hETH_PTPTSCR_TSSEME ETH_PTPTSCR_TSSEME_Msk °hETH_PTPTSCR_TSSIPV4FE_Pos (13U) ±hETH_PTPTSCR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos) ²hETH_PTPTSCR_TSSIPV4FE ETH_PTPTSCR_TSSIPV4FE_Msk ³hETH_PTPTSCR_TSSIPV6FE_Pos (12U) ´hETH_PTPTSCR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos) µhETH_PTPTSCR_TSSIPV6FE ETH_PTPTSCR_TSSIPV6FE_Msk ¶hETH_PTPTSCR_TSSPTPOEFE_Pos (11U) ·hETH_PTPTSCR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos) ¸hETH_PTPTSCR_TSSPTPOEFE ETH_PTPTSCR_TSSPTPOEFE_Msk ¹hETH_PTPTSCR_TSPTPPSV2E_Pos (10U) ºhETH_PTPTSCR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos) »hETH_PTPTSCR_TSPTPPSV2E ETH_PTPTSCR_TSPTPPSV2E_Msk ¼hETH_PTPTSCR_TSSSR_Pos (9U) ½hETH_PTPTSCR_TSSSR_Msk (0x1UL << ETH_PTPTSCR_TSSSR_Pos) ¾hETH_PTPTSCR_TSSSR ETH_PTPTSCR_TSSSR_Msk ¿hETH_PTPTSCR_TSSARFE_Pos (8U) ÀhETH_PTPTSCR_TSSARFE_Msk (0x1UL << ETH_PTPTSCR_TSSARFE_Pos) ÁhETH_PTPTSCR_TSSARFE ETH_PTPTSCR_TSSARFE_Msk ÃhETH_PTPTSCR_TSARU_Pos (5U) ÄhETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos) ÅhETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk ÆhETH_PTPTSCR_TSITE_Pos (4U) ÇhETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos) ÈhETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk ÉhETH_PTPTSCR_TSSTU_Pos (3U) ÊhETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos) ËhETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk ÌhETH_PTPTSCR_TSSTI_Pos (2U) ÍhETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos) ÎhETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk ÏhETH_PTPTSCR_TSFCU_Pos (1U) ÐhETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos) ÑhETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk ÒhETH_PTPTSCR_TSE_Pos (0U) ÓhETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos) ÔhETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk ×hETH_PTPSSIR_STSSI_Pos (0U) ØhETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos) ÙhETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk ÜhETH_PTPTSHR_STS_Pos (0U) ÝhETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos) ÞhETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk áhETH_PTPTSLR_STPNS_Pos (31U) âhETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos) ãhETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk ähETH_PTPTSLR_STSS_Pos (0U) åhETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos) æhETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk éhETH_PTPTSHUR_TSUS_Pos (0U) êhETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos) ëhETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk îhETH_PTPTSLUR_TSUPNS_Pos (31U) ïhETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos) ðhETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk ñhETH_PTPTSLUR_TSUSS_Pos (0U) òhETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos) óhETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk öhETH_PTPTSAR_TSA_Pos (0U) ÷hETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos) øhETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk ûhETH_PTPTTHR_TTSH_Pos (0U) ühETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos) ýhETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk €iETH_PTPTTLR_TTSL_Pos (0U) iETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos) ‚iETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk …iETH_PTPTSSR_TSTTR_Pos (5U) †iETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos) ‡iETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk ˆiETH_PTPTSSR_TSSO_Pos (4U) ‰iETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos) ŠiETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk ‘iETH_DMABMR_MB_Pos (26U) ’iETH_DMABMR_MB_Msk (0x1UL << ETH_DMABMR_MB_Pos) “iETH_DMABMR_MB ETH_DMABMR_MB_Msk ”iETH_DMABMR_AAB_Pos (25U) •iETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos) –iETH_DMABMR_AAB ETH_DMABMR_AAB_Msk —iETH_DMABMR_FPM_Pos (24U) ˜iETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos) ™iETH_DMABMR_FPM ETH_DMABMR_FPM_Msk šiETH_DMABMR_USP_Pos (23U) ›iETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos) œiETH_DMABMR_USP ETH_DMABMR_USP_Msk iETH_DMABMR_RDP_Pos (17U) žiETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos) ŸiETH_DMABMR_RDP ETH_DMABMR_RDP_Msk  iETH_DMABMR_RDP_1Beat 0x00020000U ¡iETH_DMABMR_RDP_2Beat 0x00040000U ¢iETH_DMABMR_RDP_4Beat 0x00080000U £iETH_DMABMR_RDP_8Beat 0x00100000U ¤iETH_DMABMR_RDP_16Beat 0x00200000U ¥iETH_DMABMR_RDP_32Beat 0x00400000U ¦iETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U §iETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U ¨iETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U ©iETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U ªiETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U «iETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U ¬iETH_DMABMR_FB_Pos (16U) ­iETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos) ®iETH_DMABMR_FB ETH_DMABMR_FB_Msk ¯iETH_DMABMR_RTPR_Pos (14U) °iETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos) ±iETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk ²iETH_DMABMR_RTPR_1_1 0x00000000U ³iETH_DMABMR_RTPR_2_1 0x00004000U ´iETH_DMABMR_RTPR_3_1 0x00008000U µiETH_DMABMR_RTPR_4_1 0x0000C000U ¶iETH_DMABMR_PBL_Pos (8U) ·iETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos) ¸iETH_DMABMR_PBL ETH_DMABMR_PBL_Msk ¹iETH_DMABMR_PBL_1Beat 0x00000100U ºiETH_DMABMR_PBL_2Beat 0x00000200U »iETH_DMABMR_PBL_4Beat 0x00000400U ¼iETH_DMABMR_PBL_8Beat 0x00000800U ½iETH_DMABMR_PBL_16Beat 0x00001000U ¾iETH_DMABMR_PBL_32Beat 0x00002000U ¿iETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U ÀiETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U ÁiETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U ÂiETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U ÃiETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U ÄiETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U ÅiETH_DMABMR_EDE_Pos (7U) ÆiETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos) ÇiETH_DMABMR_EDE ETH_DMABMR_EDE_Msk ÈiETH_DMABMR_DSL_Pos (2U) ÉiETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos) ÊiETH_DMABMR_DSL ETH_DMABMR_DSL_Msk ËiETH_DMABMR_DA_Pos (1U) ÌiETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos) ÍiETH_DMABMR_DA ETH_DMABMR_DA_Msk ÎiETH_DMABMR_SR_Pos (0U) ÏiETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos) ÐiETH_DMABMR_SR ETH_DMABMR_SR_Msk ÓiETH_DMATPDR_TPD_Pos (0U) ÔiETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos) ÕiETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk ØiETH_DMARPDR_RPD_Pos (0U) ÙiETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos) ÚiETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk ÝiETH_DMARDLAR_SRL_Pos (0U) ÞiETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos) ßiETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk âiETH_DMATDLAR_STL_Pos (0U) ãiETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos) äiETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk çiETH_DMASR_TSTS_Pos (29U) èiETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos) éiETH_DMASR_TSTS ETH_DMASR_TSTS_Msk êiETH_DMASR_PMTS_Pos (28U) ëiETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos) ìiETH_DMASR_PMTS ETH_DMASR_PMTS_Msk íiETH_DMASR_MMCS_Pos (27U) îiETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos) ïiETH_DMASR_MMCS ETH_DMASR_MMCS_Msk ðiETH_DMASR_EBS_Pos (23U) ñiETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos) òiETH_DMASR_EBS ETH_DMASR_EBS_Msk ôiETH_DMASR_EBS_DescAccess_Pos (25U) õiETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos) öiETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk ÷iETH_DMASR_EBS_ReadTransf_Pos (24U) øiETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos) ùiETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk úiETH_DMASR_EBS_DataTransfTx_Pos (23U) ûiETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos) üiETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk ýiETH_DMASR_TPS_Pos (20U) þiETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos) ÿiETH_DMASR_TPS ETH_DMASR_TPS_Msk €jETH_DMASR_TPS_Stopped 0x00000000U jETH_DMASR_TPS_Fetching_Pos (20U) ‚jETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos) ƒjETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk „jETH_DMASR_TPS_Waiting_Pos (21U) …jETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos) †jETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk ‡jETH_DMASR_TPS_Reading_Pos (20U) ˆjETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos) ‰jETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk ŠjETH_DMASR_TPS_Suspended_Pos (21U) ‹jETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos) ŒjETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk jETH_DMASR_TPS_Closing_Pos (20U) ŽjETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos) jETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk jETH_DMASR_RPS_Pos (17U) ‘jETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos) ’jETH_DMASR_RPS ETH_DMASR_RPS_Msk “jETH_DMASR_RPS_Stopped 0x00000000U ”jETH_DMASR_RPS_Fetching_Pos (17U) •jETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos) –jETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk —jETH_DMASR_RPS_Waiting_Pos (17U) ˜jETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos) ™jETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk šjETH_DMASR_RPS_Suspended_Pos (19U) ›jETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos) œjETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk jETH_DMASR_RPS_Closing_Pos (17U) žjETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos) ŸjETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk  jETH_DMASR_RPS_Queuing_Pos (17U) ¡jETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos) ¢jETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk £jETH_DMASR_NIS_Pos (16U) ¤jETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos) ¥jETH_DMASR_NIS ETH_DMASR_NIS_Msk ¦jETH_DMASR_AIS_Pos (15U) §jETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos) ¨jETH_DMASR_AIS ETH_DMASR_AIS_Msk ©jETH_DMASR_ERS_Pos (14U) ªjETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos) «jETH_DMASR_ERS ETH_DMASR_ERS_Msk ¬jETH_DMASR_FBES_Pos (13U) ­jETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos) ®jETH_DMASR_FBES ETH_DMASR_FBES_Msk ¯jETH_DMASR_ETS_Pos (10U) °jETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos) ±jETH_DMASR_ETS ETH_DMASR_ETS_Msk ²jETH_DMASR_RWTS_Pos (9U) ³jETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos) ´jETH_DMASR_RWTS ETH_DMASR_RWTS_Msk µjETH_DMASR_RPSS_Pos (8U) ¶jETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos) ·jETH_DMASR_RPSS ETH_DMASR_RPSS_Msk ¸jETH_DMASR_RBUS_Pos (7U) ¹jETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos) ºjETH_DMASR_RBUS ETH_DMASR_RBUS_Msk »jETH_DMASR_RS_Pos (6U) ¼jETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos) ½jETH_DMASR_RS ETH_DMASR_RS_Msk ¾jETH_DMASR_TUS_Pos (5U) ¿jETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos) ÀjETH_DMASR_TUS ETH_DMASR_TUS_Msk ÁjETH_DMASR_ROS_Pos (4U) ÂjETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos) ÃjETH_DMASR_ROS ETH_DMASR_ROS_Msk ÄjETH_DMASR_TJTS_Pos (3U) ÅjETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos) ÆjETH_DMASR_TJTS ETH_DMASR_TJTS_Msk ÇjETH_DMASR_TBUS_Pos (2U) ÈjETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos) ÉjETH_DMASR_TBUS ETH_DMASR_TBUS_Msk ÊjETH_DMASR_TPSS_Pos (1U) ËjETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos) ÌjETH_DMASR_TPSS ETH_DMASR_TPSS_Msk ÍjETH_DMASR_TS_Pos (0U) ÎjETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos) ÏjETH_DMASR_TS ETH_DMASR_TS_Msk ÒjETH_DMAOMR_DTCEFD_Pos (26U) ÓjETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos) ÔjETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk ÕjETH_DMAOMR_RSF_Pos (25U) ÖjETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos) ×jETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk ØjETH_DMAOMR_DFRF_Pos (24U) ÙjETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos) ÚjETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk ÛjETH_DMAOMR_TSF_Pos (21U) ÜjETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos) ÝjETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk ÞjETH_DMAOMR_FTF_Pos (20U) ßjETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos) àjETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk ájETH_DMAOMR_TTC_Pos (14U) âjETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos) ãjETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk äjETH_DMAOMR_TTC_64Bytes 0x00000000U åjETH_DMAOMR_TTC_128Bytes 0x00004000U æjETH_DMAOMR_TTC_192Bytes 0x00008000U çjETH_DMAOMR_TTC_256Bytes 0x0000C000U èjETH_DMAOMR_TTC_40Bytes 0x00010000U éjETH_DMAOMR_TTC_32Bytes 0x00014000U êjETH_DMAOMR_TTC_24Bytes 0x00018000U ëjETH_DMAOMR_TTC_16Bytes 0x0001C000U ìjETH_DMAOMR_ST_Pos (13U) íjETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos) îjETH_DMAOMR_ST ETH_DMAOMR_ST_Msk ïjETH_DMAOMR_FEF_Pos (7U) ðjETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos) ñjETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk òjETH_DMAOMR_FUGF_Pos (6U) ójETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos) ôjETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk õjETH_DMAOMR_RTC_Pos (3U) öjETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos) ÷jETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk øjETH_DMAOMR_RTC_64Bytes 0x00000000U ùjETH_DMAOMR_RTC_32Bytes 0x00000008U újETH_DMAOMR_RTC_96Bytes 0x00000010U ûjETH_DMAOMR_RTC_128Bytes 0x00000018U üjETH_DMAOMR_OSF_Pos (2U) ýjETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos) þjETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk ÿjETH_DMAOMR_SR_Pos (1U) €kETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos) kETH_DMAOMR_SR ETH_DMAOMR_SR_Msk „kETH_DMAIER_NISE_Pos (16U) …kETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos) †kETH_DMAIER_NISE ETH_DMAIER_NISE_Msk ‡kETH_DMAIER_AISE_Pos (15U) ˆkETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos) ‰kETH_DMAIER_AISE ETH_DMAIER_AISE_Msk ŠkETH_DMAIER_ERIE_Pos (14U) ‹kETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos) ŒkETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk kETH_DMAIER_FBEIE_Pos (13U) ŽkETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos) kETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk kETH_DMAIER_ETIE_Pos (10U) ‘kETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos) ’kETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk “kETH_DMAIER_RWTIE_Pos (9U) ”kETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos) •kETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk –kETH_DMAIER_RPSIE_Pos (8U) —kETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos) ˜kETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk ™kETH_DMAIER_RBUIE_Pos (7U) škETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos) ›kETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk œkETH_DMAIER_RIE_Pos (6U) kETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos) žkETH_DMAIER_RIE ETH_DMAIER_RIE_Msk ŸkETH_DMAIER_TUIE_Pos (5U)  kETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos) ¡kETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk ¢kETH_DMAIER_ROIE_Pos (4U) £kETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos) ¤kETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk ¥kETH_DMAIER_TJTIE_Pos (3U) ¦kETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos) §kETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk ¨kETH_DMAIER_TBUIE_Pos (2U) ©kETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos) ªkETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk «kETH_DMAIER_TPSIE_Pos (1U) ¬kETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos) ­kETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk ®kETH_DMAIER_TIE_Pos (0U) ¯kETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos) °kETH_DMAIER_TIE ETH_DMAIER_TIE_Msk ³kETH_DMAMFBOCR_OFOC_Pos (28U) ´kETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos) µkETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk ¶kETH_DMAMFBOCR_MFA_Pos (17U) ·kETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos) ¸kETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk ¹kETH_DMAMFBOCR_OMFC_Pos (16U) ºkETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos) »kETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk ¼kETH_DMAMFBOCR_MFC_Pos (0U) ½kETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos) ¾kETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk ÁkETH_DMACHTDR_HTDAP_Pos (0U) ÂkETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos) ÃkETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk ÆkETH_DMACHRDR_HRDAP_Pos (0U) ÇkETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos) ÈkETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk ËkETH_DMACHTBAR_HTBAP_Pos (0U) ÌkETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos) ÍkETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk ÐkETH_DMACHRBAR_HRBAP_Pos (0U) ÑkETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos) ÒkETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk ÚkUSB_OTG_GOTGCTL_SRQSCS_Pos (0U) ÛkUSB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) ÜkUSB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk ÝkUSB_OTG_GOTGCTL_SRQ_Pos (1U) ÞkUSB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) ßkUSB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk àkUSB_OTG_GOTGCTL_HNGSCS_Pos (8U) ákUSB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) âkUSB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk ãkUSB_OTG_GOTGCTL_HNPRQ_Pos (9U) äkUSB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) åkUSB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk ækUSB_OTG_GOTGCTL_HSHNPEN_Pos (10U) çkUSB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) èkUSB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk ékUSB_OTG_GOTGCTL_DHNPEN_Pos (11U) êkUSB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) ëkUSB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk ìkUSB_OTG_GOTGCTL_CIDSTS_Pos (16U) íkUSB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) îkUSB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk ïkUSB_OTG_GOTGCTL_DBCT_Pos (17U) ðkUSB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) ñkUSB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk òkUSB_OTG_GOTGCTL_ASVLD_Pos (18U) ókUSB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) ôkUSB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk õkUSB_OTG_GOTGCTL_BSVLD_Pos (19U) ökUSB_OTG_GOTGCTL_BSVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos) ÷kUSB_OTG_GOTGCTL_BSVLD USB_OTG_GOTGCTL_BSVLD_Msk ûkUSB_OTG_HCFG_FSLSPCS_Pos (0U) ükUSB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) ýkUSB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk þkUSB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) ÿkUSB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) €lUSB_OTG_HCFG_FSLSS_Pos (2U) lUSB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) ‚lUSB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk †lUSB_OTG_DCFG_DSPD_Pos (0U) ‡lUSB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) ˆlUSB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk ‰lUSB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) ŠlUSB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) ‹lUSB_OTG_DCFG_NZLSOHSK_Pos (2U) ŒlUSB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) lUSB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk lUSB_OTG_DCFG_DAD_Pos (4U) lUSB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) ‘lUSB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk ’lUSB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) “lUSB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) ”lUSB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) •lUSB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) –lUSB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) —lUSB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) ˜lUSB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) šlUSB_OTG_DCFG_PFIVL_Pos (11U) ›lUSB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) œlUSB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk lUSB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) žlUSB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)  lUSB_OTG_DCFG_XCVRDLY_Pos (14U) ¡lUSB_OTG_DCFG_XCVRDLY_Msk (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos) ¢lUSB_OTG_DCFG_XCVRDLY USB_OTG_DCFG_XCVRDLY_Msk ¤lUSB_OTG_DCFG_ERRATIM_Pos (15U) ¥lUSB_OTG_DCFG_ERRATIM_Msk (0x1UL << USB_OTG_DCFG_ERRATIM_Pos) ¦lUSB_OTG_DCFG_ERRATIM USB_OTG_DCFG_ERRATIM_Msk ¨lUSB_OTG_DCFG_PERSCHIVL_Pos (24U) ©lUSB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) ªlUSB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk «lUSB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) ¬lUSB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) ¯lUSB_OTG_PCGCR_STPPCLK_Pos (0U) °lUSB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) ±lUSB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk ²lUSB_OTG_PCGCR_GATEHCLK_Pos (1U) ³lUSB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) ´lUSB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk µlUSB_OTG_PCGCR_PHYSUSP_Pos (4U) ¶lUSB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) ·lUSB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk ºlUSB_OTG_GOTGINT_SEDET_Pos (2U) »lUSB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) ¼lUSB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk ½lUSB_OTG_GOTGINT_SRSSCHG_Pos (8U) ¾lUSB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) ¿lUSB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk ÀlUSB_OTG_GOTGINT_HNSSCHG_Pos (9U) ÁlUSB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) ÂlUSB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk ÃlUSB_OTG_GOTGINT_HNGDET_Pos (17U) ÄlUSB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) ÅlUSB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk ÆlUSB_OTG_GOTGINT_ADTOCHG_Pos (18U) ÇlUSB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) ÈlUSB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk ÉlUSB_OTG_GOTGINT_DBCDNE_Pos (19U) ÊlUSB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) ËlUSB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk ÎlUSB_OTG_DCTL_RWUSIG_Pos (0U) ÏlUSB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) ÐlUSB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk ÑlUSB_OTG_DCTL_SDIS_Pos (1U) ÒlUSB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) ÓlUSB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk ÔlUSB_OTG_DCTL_GINSTS_Pos (2U) ÕlUSB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) ÖlUSB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk ×lUSB_OTG_DCTL_GONSTS_Pos (3U) ØlUSB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) ÙlUSB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk ÛlUSB_OTG_DCTL_TCTL_Pos (4U) ÜlUSB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) ÝlUSB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk ÞlUSB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) ßlUSB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) àlUSB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) álUSB_OTG_DCTL_SGINAK_Pos (7U) âlUSB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) ãlUSB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk älUSB_OTG_DCTL_CGINAK_Pos (8U) ålUSB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) ælUSB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk çlUSB_OTG_DCTL_SGONAK_Pos (9U) èlUSB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) élUSB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk êlUSB_OTG_DCTL_CGONAK_Pos (10U) ëlUSB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) ìlUSB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk ílUSB_OTG_DCTL_POPRGDNE_Pos (11U) îlUSB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) ïlUSB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk òlUSB_OTG_HFIR_FRIVL_Pos (0U) ólUSB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) ôlUSB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk ÷lUSB_OTG_HFNUM_FRNUM_Pos (0U) ølUSB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) ùlUSB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk úlUSB_OTG_HFNUM_FTREM_Pos (16U) ûlUSB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) ülUSB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk ÿlUSB_OTG_DSTS_SUSPSTS_Pos (0U) €mUSB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) mUSB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk ƒmUSB_OTG_DSTS_ENUMSPD_Pos (1U) „mUSB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) …mUSB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk †mUSB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) ‡mUSB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) ˆmUSB_OTG_DSTS_EERR_Pos (3U) ‰mUSB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) ŠmUSB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk ‹mUSB_OTG_DSTS_FNSOF_Pos (8U) ŒmUSB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) mUSB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk mUSB_OTG_GAHBCFG_GINT_Pos (0U) ‘mUSB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) ’mUSB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk “mUSB_OTG_GAHBCFG_HBSTLEN_Pos (1U) ”mUSB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) •mUSB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk –mUSB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) —mUSB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) ˜mUSB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) ™mUSB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) šmUSB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) ›mUSB_OTG_GAHBCFG_DMAEN_Pos (5U) œmUSB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) mUSB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk žmUSB_OTG_GAHBCFG_TXFELVL_Pos (7U) ŸmUSB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)  mUSB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk ¡mUSB_OTG_GAHBCFG_PTXFELVL_Pos (8U) ¢mUSB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) £mUSB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk §mUSB_OTG_GUSBCFG_TOCAL_Pos (0U) ¨mUSB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) ©mUSB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk ªmUSB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) «mUSB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) ¬mUSB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) ­mUSB_OTG_GUSBCFG_PHYSEL_Pos (6U) ®mUSB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) ¯mUSB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk °mUSB_OTG_GUSBCFG_SRPCAP_Pos (8U) ±mUSB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) ²mUSB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk ³mUSB_OTG_GUSBCFG_HNPCAP_Pos (9U) ´mUSB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) µmUSB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk ¶mUSB_OTG_GUSBCFG_TRDT_Pos (10U) ·mUSB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) ¸mUSB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk ¹mUSB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) ºmUSB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) »mUSB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) ¼mUSB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) ½mUSB_OTG_GUSBCFG_PHYLPCS_Pos (15U) ¾mUSB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) ¿mUSB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk ÀmUSB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) ÁmUSB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) ÂmUSB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk ÃmUSB_OTG_GUSBCFG_ULPIAR_Pos (18U) ÄmUSB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) ÅmUSB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk ÆmUSB_OTG_GUSBCFG_ULPICSM_Pos (19U) ÇmUSB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) ÈmUSB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk ÉmUSB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) ÊmUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) ËmUSB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk ÌmUSB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) ÍmUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) ÎmUSB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk ÏmUSB_OTG_GUSBCFG_TSDPS_Pos (22U) ÐmUSB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) ÑmUSB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk ÒmUSB_OTG_GUSBCFG_PCCI_Pos (23U) ÓmUSB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) ÔmUSB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk ÕmUSB_OTG_GUSBCFG_PTCI_Pos (24U) ÖmUSB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) ×mUSB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk ØmUSB_OTG_GUSBCFG_ULPIIPD_Pos (25U) ÙmUSB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) ÚmUSB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk ÛmUSB_OTG_GUSBCFG_FHMOD_Pos (29U) ÜmUSB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) ÝmUSB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk ÞmUSB_OTG_GUSBCFG_FDMOD_Pos (30U) ßmUSB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) àmUSB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk ámUSB_OTG_GUSBCFG_CTXPKT_Pos (31U) âmUSB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) ãmUSB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk æmUSB_OTG_GRSTCTL_CSRST_Pos (0U) çmUSB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) èmUSB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk émUSB_OTG_GRSTCTL_HSRST_Pos (1U) êmUSB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) ëmUSB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk ìmUSB_OTG_GRSTCTL_FCRST_Pos (2U) ímUSB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) îmUSB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk ïmUSB_OTG_GRSTCTL_RXFFLSH_Pos (4U) ðmUSB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) ñmUSB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk òmUSB_OTG_GRSTCTL_TXFFLSH_Pos (5U) ómUSB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) ômUSB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk ÷mUSB_OTG_GRSTCTL_TXFNUM_Pos (6U) ømUSB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) ùmUSB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk úmUSB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) ûmUSB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) ümUSB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) ýmUSB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) þmUSB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) ÿmUSB_OTG_GRSTCTL_DMAREQ_Pos (30U) €nUSB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) nUSB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk ‚nUSB_OTG_GRSTCTL_AHBIDL_Pos (31U) ƒnUSB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) „nUSB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk ‡nUSB_OTG_DIEPMSK_XFRCM_Pos (0U) ˆnUSB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) ‰nUSB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk ŠnUSB_OTG_DIEPMSK_EPDM_Pos (1U) ‹nUSB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) ŒnUSB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk nUSB_OTG_DIEPMSK_TOM_Pos (3U) ŽnUSB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) nUSB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk nUSB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) ‘nUSB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) ’nUSB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk “nUSB_OTG_DIEPMSK_INEPNMM_Pos (5U) ”nUSB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) •nUSB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk –nUSB_OTG_DIEPMSK_INEPNEM_Pos (6U) —nUSB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) ˜nUSB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk ™nUSB_OTG_DIEPMSK_TXFURM_Pos (8U) šnUSB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) ›nUSB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk œnUSB_OTG_DIEPMSK_BIM_Pos (9U) nUSB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) žnUSB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk ¡nUSB_OTG_HPTXSTS_PTXFSAVL_Pos (0U) ¢nUSB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) £nUSB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk ¤nUSB_OTG_HPTXSTS_PTXQSAV_Pos (16U) ¥nUSB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ¦nUSB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk §nUSB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ¨nUSB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ©nUSB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ªnUSB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) «nUSB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ¬nUSB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ­nUSB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) ®nUSB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) °nUSB_OTG_HPTXSTS_PTXQTOP_Pos (24U) ±nUSB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ²nUSB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk ³nUSB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ´nUSB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) µnUSB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ¶nUSB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ·nUSB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ¸nUSB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ¹nUSB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ºnUSB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ½nUSB_OTG_HAINT_HAINT_Pos (0U) ¾nUSB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) ¿nUSB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk ÂnUSB_OTG_DOEPMSK_XFRCM_Pos (0U) ÃnUSB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) ÄnUSB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk ÅnUSB_OTG_DOEPMSK_EPDM_Pos (1U) ÆnUSB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) ÇnUSB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk ÈnUSB_OTG_DOEPMSK_AHBERRM_Pos (2U) ÉnUSB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) ÊnUSB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk ËnUSB_OTG_DOEPMSK_STUPM_Pos (3U) ÌnUSB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) ÍnUSB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk ÎnUSB_OTG_DOEPMSK_OTEPDM_Pos (4U) ÏnUSB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) ÐnUSB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk ÑnUSB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) ÒnUSB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) ÓnUSB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk ÔnUSB_OTG_DOEPMSK_B2BSTUP_Pos (6U) ÕnUSB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) ÖnUSB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk ×nUSB_OTG_DOEPMSK_OPEM_Pos (8U) ØnUSB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) ÙnUSB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk ÚnUSB_OTG_DOEPMSK_BOIM_Pos (9U) ÛnUSB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) ÜnUSB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk ÝnUSB_OTG_DOEPMSK_BERRM_Pos (12U) ÞnUSB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) ßnUSB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk ànUSB_OTG_DOEPMSK_NAKM_Pos (13U) ánUSB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) ânUSB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk ãnUSB_OTG_DOEPMSK_NYETM_Pos (14U) änUSB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) ånUSB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk çnUSB_OTG_GINTSTS_CMOD_Pos (0U) ènUSB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) énUSB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk ênUSB_OTG_GINTSTS_MMIS_Pos (1U) ënUSB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) ìnUSB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk ínUSB_OTG_GINTSTS_OTGINT_Pos (2U) înUSB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) ïnUSB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk ðnUSB_OTG_GINTSTS_SOF_Pos (3U) ñnUSB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) ònUSB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk ónUSB_OTG_GINTSTS_RXFLVL_Pos (4U) ônUSB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) õnUSB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk önUSB_OTG_GINTSTS_NPTXFE_Pos (5U) ÷nUSB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) ønUSB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk ùnUSB_OTG_GINTSTS_GINAKEFF_Pos (6U) únUSB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) ûnUSB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk ünUSB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) ýnUSB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) þnUSB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk ÿnUSB_OTG_GINTSTS_ESUSP_Pos (10U) €oUSB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) oUSB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk ‚oUSB_OTG_GINTSTS_USBSUSP_Pos (11U) ƒoUSB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) „oUSB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk …oUSB_OTG_GINTSTS_USBRST_Pos (12U) †oUSB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) ‡oUSB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk ˆoUSB_OTG_GINTSTS_ENUMDNE_Pos (13U) ‰oUSB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) ŠoUSB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk ‹oUSB_OTG_GINTSTS_ISOODRP_Pos (14U) ŒoUSB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) oUSB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk ŽoUSB_OTG_GINTSTS_EOPF_Pos (15U) oUSB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) oUSB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk ‘oUSB_OTG_GINTSTS_IEPINT_Pos (18U) ’oUSB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) “oUSB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk ”oUSB_OTG_GINTSTS_OEPINT_Pos (19U) •oUSB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) –oUSB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk —oUSB_OTG_GINTSTS_IISOIXFR_Pos (20U) ˜oUSB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) ™oUSB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk šoUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) ›oUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) œoUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk oUSB_OTG_GINTSTS_DATAFSUSP_Pos (22U) žoUSB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) ŸoUSB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk  oUSB_OTG_GINTSTS_HPRTINT_Pos (24U) ¡oUSB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) ¢oUSB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk £oUSB_OTG_GINTSTS_HCINT_Pos (25U) ¤oUSB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) ¥oUSB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk ¦oUSB_OTG_GINTSTS_PTXFE_Pos (26U) §oUSB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) ¨oUSB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk ©oUSB_OTG_GINTSTS_CIDSCHG_Pos (28U) ªoUSB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) «oUSB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk ¬oUSB_OTG_GINTSTS_DISCINT_Pos (29U) ­oUSB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) ®oUSB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk ¯oUSB_OTG_GINTSTS_SRQINT_Pos (30U) °oUSB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) ±oUSB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk ²oUSB_OTG_GINTSTS_WKUINT_Pos (31U) ³oUSB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) ´oUSB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk ·oUSB_OTG_GINTMSK_MMISM_Pos (1U) ¸oUSB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) ¹oUSB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk ºoUSB_OTG_GINTMSK_OTGINT_Pos (2U) »oUSB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) ¼oUSB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk ½oUSB_OTG_GINTMSK_SOFM_Pos (3U) ¾oUSB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) ¿oUSB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk ÀoUSB_OTG_GINTMSK_RXFLVLM_Pos (4U) ÁoUSB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) ÂoUSB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk ÃoUSB_OTG_GINTMSK_NPTXFEM_Pos (5U) ÄoUSB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) ÅoUSB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk ÆoUSB_OTG_GINTMSK_GINAKEFFM_Pos (6U) ÇoUSB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) ÈoUSB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk ÉoUSB_OTG_GINTMSK_GONAKEFFM_Pos (7U) ÊoUSB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) ËoUSB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk ÌoUSB_OTG_GINTMSK_ESUSPM_Pos (10U) ÍoUSB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) ÎoUSB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk ÏoUSB_OTG_GINTMSK_USBSUSPM_Pos (11U) ÐoUSB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) ÑoUSB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk ÒoUSB_OTG_GINTMSK_USBRST_Pos (12U) ÓoUSB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) ÔoUSB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk ÕoUSB_OTG_GINTMSK_ENUMDNEM_Pos (13U) ÖoUSB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) ×oUSB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk ØoUSB_OTG_GINTMSK_ISOODRPM_Pos (14U) ÙoUSB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) ÚoUSB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk ÛoUSB_OTG_GINTMSK_EOPFM_Pos (15U) ÜoUSB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) ÝoUSB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk ÞoUSB_OTG_GINTMSK_EPMISM_Pos (17U) ßoUSB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) àoUSB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk áoUSB_OTG_GINTMSK_IEPINT_Pos (18U) âoUSB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) ãoUSB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk äoUSB_OTG_GINTMSK_OEPINT_Pos (19U) åoUSB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) æoUSB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk çoUSB_OTG_GINTMSK_IISOIXFRM_Pos (20U) èoUSB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) éoUSB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk êoUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) ëoUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) ìoUSB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk íoUSB_OTG_GINTMSK_FSUSPM_Pos (22U) îoUSB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) ïoUSB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk ðoUSB_OTG_GINTMSK_PRTIM_Pos (24U) ñoUSB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) òoUSB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk óoUSB_OTG_GINTMSK_HCIM_Pos (25U) ôoUSB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) õoUSB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk öoUSB_OTG_GINTMSK_PTXFEM_Pos (26U) ÷oUSB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) øoUSB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk ùoUSB_OTG_GINTMSK_CIDSCHGM_Pos (28U) úoUSB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) ûoUSB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk üoUSB_OTG_GINTMSK_DISCINT_Pos (29U) ýoUSB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) þoUSB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk ÿoUSB_OTG_GINTMSK_SRQIM_Pos (30U) €pUSB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) pUSB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk ‚pUSB_OTG_GINTMSK_WUIM_Pos (31U) ƒpUSB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) „pUSB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk ‡pUSB_OTG_DAINT_IEPINT_Pos (0U) ˆpUSB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) ‰pUSB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk ŠpUSB_OTG_DAINT_OEPINT_Pos (16U) ‹pUSB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) ŒpUSB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk pUSB_OTG_HAINTMSK_HAINTM_Pos (0U) pUSB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) ‘pUSB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk ”pUSB_OTG_GRXSTSP_EPNUM_Pos (0U) •pUSB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) –pUSB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk —pUSB_OTG_GRXSTSP_BCNT_Pos (4U) ˜pUSB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) ™pUSB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk špUSB_OTG_GRXSTSP_DPID_Pos (15U) ›pUSB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) œpUSB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk pUSB_OTG_GRXSTSP_PKTSTS_Pos (17U) žpUSB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) ŸpUSB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk ¢pUSB_OTG_DAINTMSK_IEPM_Pos (0U) £pUSB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) ¤pUSB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk ¥pUSB_OTG_DAINTMSK_OEPM_Pos (16U) ¦pUSB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) §pUSB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk ªpUSB_OTG_GRXFSIZ_RXFD_Pos (0U) «pUSB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) ¬pUSB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk ¯pUSB_OTG_DVBUSDIS_VBUSDT_Pos (0U) °pUSB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) ±pUSB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk ´pUSB_OTG_NPTXFSA_Pos (0U) µpUSB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) ¶pUSB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk ·pUSB_OTG_NPTXFD_Pos (16U) ¸pUSB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) ¹pUSB_OTG_NPTXFD USB_OTG_NPTXFD_Msk ºpUSB_OTG_TX0FSA_Pos (0U) »pUSB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) ¼pUSB_OTG_TX0FSA USB_OTG_TX0FSA_Msk ½pUSB_OTG_TX0FD_Pos (16U) ¾pUSB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) ¿pUSB_OTG_TX0FD USB_OTG_TX0FD_Msk ÂpUSB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) ÃpUSB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) ÄpUSB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk ÇpUSB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) ÈpUSB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) ÉpUSB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk ËpUSB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) ÌpUSB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÍpUSB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk ÎpUSB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÏpUSB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÐpUSB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÑpUSB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÒpUSB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÓpUSB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÔpUSB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ÕpUSB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ×pUSB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U) ØpUSB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ÙpUSB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk ÚpUSB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ÛpUSB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ÜpUSB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ÝpUSB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ÞpUSB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ßpUSB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) àpUSB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) ãpUSB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) äpUSB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) åpUSB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk æpUSB_OTG_DTHRCTL_ISOTHREN_Pos (1U) çpUSB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) èpUSB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk êpUSB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) ëpUSB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) ìpUSB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk ípUSB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) îpUSB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) ïpUSB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) ðpUSB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) ñpUSB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) òpUSB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) ópUSB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) ôpUSB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) õpUSB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) öpUSB_OTG_DTHRCTL_RXTHREN_Pos (16U) ÷pUSB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) øpUSB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk úpUSB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) ûpUSB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) üpUSB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk ýpUSB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) þpUSB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) ÿpUSB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) €qUSB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) qUSB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) ‚qUSB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) ƒqUSB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) „qUSB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) …qUSB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) †qUSB_OTG_DTHRCTL_ARPEN_Pos (27U) ‡qUSB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) ˆqUSB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk ‹qUSB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) ŒqUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) qUSB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk qUSB_OTG_DEACHINT_IEP1INT_Pos (1U) ‘qUSB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) ’qUSB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk “qUSB_OTG_DEACHINT_OEP1INT_Pos (17U) ”qUSB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) •qUSB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk ˜qUSB_OTG_GCCFG_PWRDWN_Pos (16U) ™qUSB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) šqUSB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk ›qUSB_OTG_GCCFG_I2CPADEN_Pos (17U) œqUSB_OTG_GCCFG_I2CPADEN_Msk (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos) qUSB_OTG_GCCFG_I2CPADEN USB_OTG_GCCFG_I2CPADEN_Msk žqUSB_OTG_GCCFG_VBUSASEN_Pos (18U) ŸqUSB_OTG_GCCFG_VBUSASEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos)  qUSB_OTG_GCCFG_VBUSASEN USB_OTG_GCCFG_VBUSASEN_Msk ¡qUSB_OTG_GCCFG_VBUSBSEN_Pos (19U) ¢qUSB_OTG_GCCFG_VBUSBSEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos) £qUSB_OTG_GCCFG_VBUSBSEN USB_OTG_GCCFG_VBUSBSEN_Msk ¤qUSB_OTG_GCCFG_SOFOUTEN_Pos (20U) ¥qUSB_OTG_GCCFG_SOFOUTEN_Msk (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos) ¦qUSB_OTG_GCCFG_SOFOUTEN USB_OTG_GCCFG_SOFOUTEN_Msk §qUSB_OTG_GCCFG_NOVBUSSENS_Pos (21U) ¨qUSB_OTG_GCCFG_NOVBUSSENS_Msk (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos) ©qUSB_OTG_GCCFG_NOVBUSSENS USB_OTG_GCCFG_NOVBUSSENS_Msk ¬qUSB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) ­qUSB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) ®qUSB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk ¯qUSB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) °qUSB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) ±qUSB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk ´qUSB_OTG_CID_PRODUCT_ID_Pos (0U) µqUSB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) ¶qUSB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk ¹qUSB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U) ºqUSB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) »qUSB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk ¼qUSB_OTG_DIEPEACHMSK1_EPDM_Pos (1U) ½qUSB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) ¾qUSB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk ¿qUSB_OTG_DIEPEACHMSK1_TOM_Pos (3U) ÀqUSB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) ÁqUSB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk ÂqUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) ÃqUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) ÄqUSB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk ÅqUSB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) ÆqUSB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) ÇqUSB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk ÈqUSB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) ÉqUSB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) ÊqUSB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk ËqUSB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) ÌqUSB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) ÍqUSB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk ÎqUSB_OTG_DIEPEACHMSK1_BIM_Pos (9U) ÏqUSB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) ÐqUSB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk ÑqUSB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) ÒqUSB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) ÓqUSB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk ÖqUSB_OTG_HPRT_PCSTS_Pos (0U) ×qUSB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) ØqUSB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk ÙqUSB_OTG_HPRT_PCDET_Pos (1U) ÚqUSB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) ÛqUSB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk ÜqUSB_OTG_HPRT_PENA_Pos (2U) ÝqUSB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) ÞqUSB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk ßqUSB_OTG_HPRT_PENCHNG_Pos (3U) àqUSB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) áqUSB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk âqUSB_OTG_HPRT_POCA_Pos (4U) ãqUSB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) äqUSB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk åqUSB_OTG_HPRT_POCCHNG_Pos (5U) æqUSB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) çqUSB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk èqUSB_OTG_HPRT_PRES_Pos (6U) éqUSB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) êqUSB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk ëqUSB_OTG_HPRT_PSUSP_Pos (7U) ìqUSB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) íqUSB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk îqUSB_OTG_HPRT_PRST_Pos (8U) ïqUSB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) ðqUSB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk òqUSB_OTG_HPRT_PLSTS_Pos (10U) óqUSB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) ôqUSB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk õqUSB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) öqUSB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) ÷qUSB_OTG_HPRT_PPWR_Pos (12U) øqUSB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) ùqUSB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk ûqUSB_OTG_HPRT_PTCTL_Pos (13U) üqUSB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) ýqUSB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk þqUSB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) ÿqUSB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) €rUSB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) rUSB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) ƒrUSB_OTG_HPRT_PSPD_Pos (17U) „rUSB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) …rUSB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk †rUSB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) ‡rUSB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) ŠrUSB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) ‹rUSB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) ŒrUSB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk rUSB_OTG_DOEPEACHMSK1_EPDM_Pos (1U) ŽrUSB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) rUSB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk rUSB_OTG_DOEPEACHMSK1_TOM_Pos (3U) ‘rUSB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) ’rUSB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk “rUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) ”rUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) •rUSB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk –rUSB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) —rUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) ˜rUSB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk ™rUSB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) šrUSB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) ›rUSB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk œrUSB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) rUSB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) žrUSB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk ŸrUSB_OTG_DOEPEACHMSK1_BIM_Pos (9U)  rUSB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) ¡rUSB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk ¢rUSB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) £rUSB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) ¤rUSB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk ¥rUSB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) ¦rUSB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) §rUSB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk ¨rUSB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) ©rUSB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) ªrUSB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk ­rUSB_OTG_HPTXFSIZ_PTXSA_Pos (0U) ®rUSB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) ¯rUSB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk °rUSB_OTG_HPTXFSIZ_PTXFD_Pos (16U) ±rUSB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) ²rUSB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk µrUSB_OTG_DIEPCTL_MPSIZ_Pos (0U) ¶rUSB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) ·rUSB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk ¸rUSB_OTG_DIEPCTL_USBAEP_Pos (15U) ¹rUSB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) ºrUSB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk »rUSB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) ¼rUSB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) ½rUSB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk ¾rUSB_OTG_DIEPCTL_NAKSTS_Pos (17U) ¿rUSB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) ÀrUSB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk ÂrUSB_OTG_DIEPCTL_EPTYP_Pos (18U) ÃrUSB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) ÄrUSB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk ÅrUSB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) ÆrUSB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) ÇrUSB_OTG_DIEPCTL_STALL_Pos (21U) ÈrUSB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) ÉrUSB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk ËrUSB_OTG_DIEPCTL_TXFNUM_Pos (22U) ÌrUSB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) ÍrUSB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk ÎrUSB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) ÏrUSB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) ÐrUSB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) ÑrUSB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) ÒrUSB_OTG_DIEPCTL_CNAK_Pos (26U) ÓrUSB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) ÔrUSB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk ÕrUSB_OTG_DIEPCTL_SNAK_Pos (27U) ÖrUSB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) ×rUSB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk ØrUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) ÙrUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) ÚrUSB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk ÛrUSB_OTG_DIEPCTL_SODDFRM_Pos (29U) ÜrUSB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) ÝrUSB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk ÞrUSB_OTG_DIEPCTL_EPDIS_Pos (30U) ßrUSB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) àrUSB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk árUSB_OTG_DIEPCTL_EPENA_Pos (31U) ârUSB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) ãrUSB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk ærUSB_OTG_HCCHAR_MPSIZ_Pos (0U) çrUSB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) èrUSB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk êrUSB_OTG_HCCHAR_EPNUM_Pos (11U) ërUSB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) ìrUSB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk írUSB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) îrUSB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) ïrUSB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) ðrUSB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) ñrUSB_OTG_HCCHAR_EPDIR_Pos (15U) òrUSB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) órUSB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk ôrUSB_OTG_HCCHAR_LSDEV_Pos (17U) õrUSB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) örUSB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk ørUSB_OTG_HCCHAR_EPTYP_Pos (18U) ùrUSB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) úrUSB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk ûrUSB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) ürUSB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) þrUSB_OTG_HCCHAR_MC_Pos (20U) ÿrUSB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) €sUSB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk sUSB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) ‚sUSB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) „sUSB_OTG_HCCHAR_DAD_Pos (22U) …sUSB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) †sUSB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk ‡sUSB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) ˆsUSB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) ‰sUSB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) ŠsUSB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) ‹sUSB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) ŒsUSB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) sUSB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) ŽsUSB_OTG_HCCHAR_ODDFRM_Pos (29U) sUSB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) sUSB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk ‘sUSB_OTG_HCCHAR_CHDIS_Pos (30U) ’sUSB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) “sUSB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk ”sUSB_OTG_HCCHAR_CHENA_Pos (31U) •sUSB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) –sUSB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk šsUSB_OTG_HCSPLT_PRTADDR_Pos (0U) ›sUSB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) œsUSB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk sUSB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) žsUSB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) ŸsUSB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)  sUSB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) ¡sUSB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) ¢sUSB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) £sUSB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) ¥sUSB_OTG_HCSPLT_HUBADDR_Pos (7U) ¦sUSB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) §sUSB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk ¨sUSB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) ©sUSB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) ªsUSB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) «sUSB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) ¬sUSB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) ­sUSB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) ®sUSB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) °sUSB_OTG_HCSPLT_XACTPOS_Pos (14U) ±sUSB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) ²sUSB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk ³sUSB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) ´sUSB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) µsUSB_OTG_HCSPLT_COMPLSPLT_Pos (16U) ¶sUSB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) ·sUSB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk ¸sUSB_OTG_HCSPLT_SPLITEN_Pos (31U) ¹sUSB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) ºsUSB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk ½sUSB_OTG_HCINT_XFRC_Pos (0U) ¾sUSB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) ¿sUSB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk ÀsUSB_OTG_HCINT_CHH_Pos (1U) ÁsUSB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) ÂsUSB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk ÃsUSB_OTG_HCINT_AHBERR_Pos (2U) ÄsUSB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) ÅsUSB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk ÆsUSB_OTG_HCINT_STALL_Pos (3U) ÇsUSB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) ÈsUSB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk ÉsUSB_OTG_HCINT_NAK_Pos (4U) ÊsUSB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) ËsUSB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk ÌsUSB_OTG_HCINT_ACK_Pos (5U) ÍsUSB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) ÎsUSB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk ÏsUSB_OTG_HCINT_NYET_Pos (6U) ÐsUSB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) ÑsUSB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk ÒsUSB_OTG_HCINT_TXERR_Pos (7U) ÓsUSB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) ÔsUSB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk ÕsUSB_OTG_HCINT_BBERR_Pos (8U) ÖsUSB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) ×sUSB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk ØsUSB_OTG_HCINT_FRMOR_Pos (9U) ÙsUSB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) ÚsUSB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk ÛsUSB_OTG_HCINT_DTERR_Pos (10U) ÜsUSB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) ÝsUSB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk àsUSB_OTG_DIEPINT_XFRC_Pos (0U) ásUSB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) âsUSB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk ãsUSB_OTG_DIEPINT_EPDISD_Pos (1U) äsUSB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) åsUSB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk æsUSB_OTG_DIEPINT_AHBERR_Pos (2U) çsUSB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) èsUSB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk ésUSB_OTG_DIEPINT_TOC_Pos (3U) êsUSB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) ësUSB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk ìsUSB_OTG_DIEPINT_ITTXFE_Pos (4U) ísUSB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) îsUSB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk ïsUSB_OTG_DIEPINT_INEPNM_Pos (5U) ðsUSB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) ñsUSB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk òsUSB_OTG_DIEPINT_INEPNE_Pos (6U) ósUSB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) ôsUSB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk õsUSB_OTG_DIEPINT_TXFE_Pos (7U) ösUSB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) ÷sUSB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk øsUSB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) ùsUSB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) úsUSB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk ûsUSB_OTG_DIEPINT_BNA_Pos (9U) üsUSB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) ýsUSB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk þsUSB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) ÿsUSB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) €tUSB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk tUSB_OTG_DIEPINT_BERR_Pos (12U) ‚tUSB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) ƒtUSB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk „tUSB_OTG_DIEPINT_NAK_Pos (13U) …tUSB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) †tUSB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk ‰tUSB_OTG_HCINTMSK_XFRCM_Pos (0U) ŠtUSB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) ‹tUSB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk ŒtUSB_OTG_HCINTMSK_CHHM_Pos (1U) tUSB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) ŽtUSB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk tUSB_OTG_HCINTMSK_AHBERR_Pos (2U) tUSB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) ‘tUSB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk ’tUSB_OTG_HCINTMSK_STALLM_Pos (3U) “tUSB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) ”tUSB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk •tUSB_OTG_HCINTMSK_NAKM_Pos (4U) –tUSB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) —tUSB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk ˜tUSB_OTG_HCINTMSK_ACKM_Pos (5U) ™tUSB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) štUSB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk ›tUSB_OTG_HCINTMSK_NYET_Pos (6U) œtUSB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) tUSB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk žtUSB_OTG_HCINTMSK_TXERRM_Pos (7U) ŸtUSB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)  tUSB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk ¡tUSB_OTG_HCINTMSK_BBERRM_Pos (8U) ¢tUSB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) £tUSB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk ¤tUSB_OTG_HCINTMSK_FRMORM_Pos (9U) ¥tUSB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) ¦tUSB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk §tUSB_OTG_HCINTMSK_DTERRM_Pos (10U) ¨tUSB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) ©tUSB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk ­tUSB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) ®tUSB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) ¯tUSB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk °tUSB_OTG_DIEPTSIZ_PKTCNT_Pos (19U) ±tUSB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) ²tUSB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk ³tUSB_OTG_DIEPTSIZ_MULCNT_Pos (29U) ´tUSB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) µtUSB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk ·tUSB_OTG_HCTSIZ_XFRSIZ_Pos (0U) ¸tUSB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) ¹tUSB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk ºtUSB_OTG_HCTSIZ_PKTCNT_Pos (19U) »tUSB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) ¼tUSB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk ½tUSB_OTG_HCTSIZ_DOPING_Pos (31U) ¾tUSB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) ¿tUSB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk ÀtUSB_OTG_HCTSIZ_DPID_Pos (29U) ÁtUSB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) ÂtUSB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk ÃtUSB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) ÄtUSB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) ÇtUSB_OTG_DIEPDMA_DMAADDR_Pos (0U) ÈtUSB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) ÉtUSB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk ÌtUSB_OTG_HCDMA_DMAADDR_Pos (0U) ÍtUSB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) ÎtUSB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk ÑtUSB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) ÒtUSB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) ÓtUSB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk ÖtUSB_OTG_DIEPTXF_INEPTXSA_Pos (0U) ×tUSB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) ØtUSB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk ÙtUSB_OTG_DIEPTXF_INEPTXFD_Pos (16U) ÚtUSB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) ÛtUSB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk ßtUSB_OTG_DOEPCTL_MPSIZ_Pos (0U) àtUSB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) átUSB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk âtUSB_OTG_DOEPCTL_USBAEP_Pos (15U) ãtUSB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) ätUSB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk åtUSB_OTG_DOEPCTL_NAKSTS_Pos (17U) ætUSB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) çtUSB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk ètUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) étUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) êtUSB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk ëtUSB_OTG_DOEPCTL_SODDFRM_Pos (29U) ìtUSB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) ítUSB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk îtUSB_OTG_DOEPCTL_EPTYP_Pos (18U) ïtUSB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) ðtUSB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk ñtUSB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) òtUSB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) ótUSB_OTG_DOEPCTL_SNPM_Pos (20U) ôtUSB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) õtUSB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk ötUSB_OTG_DOEPCTL_STALL_Pos (21U) ÷tUSB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) øtUSB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk ùtUSB_OTG_DOEPCTL_CNAK_Pos (26U) útUSB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) ûtUSB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk ütUSB_OTG_DOEPCTL_SNAK_Pos (27U) ýtUSB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) þtUSB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk ÿtUSB_OTG_DOEPCTL_EPDIS_Pos (30U) €uUSB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) uUSB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk ‚uUSB_OTG_DOEPCTL_EPENA_Pos (31U) ƒuUSB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) „uUSB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk ‡uUSB_OTG_DOEPINT_XFRC_Pos (0U) ˆuUSB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) ‰uUSB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk ŠuUSB_OTG_DOEPINT_EPDISD_Pos (1U) ‹uUSB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) ŒuUSB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk uUSB_OTG_DOEPINT_AHBERR_Pos (2U) ŽuUSB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) uUSB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk uUSB_OTG_DOEPINT_STUP_Pos (3U) ‘uUSB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) ’uUSB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk “uUSB_OTG_DOEPINT_OTEPDIS_Pos (4U) ”uUSB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) •uUSB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk –uUSB_OTG_DOEPINT_OTEPSPR_Pos (5U) —uUSB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) ˜uUSB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk ™uUSB_OTG_DOEPINT_B2BSTUP_Pos (6U) šuUSB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) ›uUSB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk œuUSB_OTG_DOEPINT_OUTPKTERR_Pos (8U) uUSB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) žuUSB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk ŸuUSB_OTG_DOEPINT_NAK_Pos (13U)  uUSB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) ¡uUSB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk ¢uUSB_OTG_DOEPINT_NYET_Pos (14U) £uUSB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) ¤uUSB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk ¥uUSB_OTG_DOEPINT_STPKTRX_Pos (15U) ¦uUSB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) §uUSB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk ªuUSB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) «uUSB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) ¬uUSB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk ­uUSB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) ®uUSB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) ¯uUSB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk ±uUSB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) ²uUSB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) ³uUSB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk ´uUSB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) µuUSB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) ¸uUSB_OTG_PCGCCTL_STOPCLK_Pos (0U) ¹uUSB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) ºuUSB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk »uUSB_OTG_PCGCCTL_GATECLK_Pos (1U) ¼uUSB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) ½uUSB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk ¾uUSB_OTG_PCGCCTL_PHYSUSP_Pos (4U) ¿uUSB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) ÀuUSB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk ÄuUSB_OTG_CHNUM_Pos (0U) ÅuUSB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) ÆuUSB_OTG_CHNUM USB_OTG_CHNUM_Msk ÇuUSB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) ÈuUSB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) ÉuUSB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) ÊuUSB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) ËuUSB_OTG_BCNT_Pos (4U) ÌuUSB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) ÍuUSB_OTG_BCNT USB_OTG_BCNT_Msk ÏuUSB_OTG_DPID_Pos (15U) ÐuUSB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) ÑuUSB_OTG_DPID USB_OTG_DPID_Msk ÒuUSB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) ÓuUSB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) ÕuUSB_OTG_PKTSTS_Pos (17U) ÖuUSB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) ×uUSB_OTG_PKTSTS USB_OTG_PKTSTS_Msk ØuUSB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) ÙuUSB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) ÚuUSB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) ÛuUSB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) ÝuUSB_OTG_EPNUM_Pos (0U) ÞuUSB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) ßuUSB_OTG_EPNUM USB_OTG_EPNUM_Msk àuUSB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) áuUSB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) âuUSB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) ãuUSB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) åuUSB_OTG_FRMNUM_Pos (21U) æuUSB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) çuUSB_OTG_FRMNUM USB_OTG_FRMNUM_Msk èuUSB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) éuUSB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) êuUSB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) ëuUSB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) ùuIS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || ((INSTANCE) == ADC2) || ((INSTANCE) == ADC3)) ýuIS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) ÿuIS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON) ‚vIS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || ((INSTANCE) == CAN2)) …vIS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) ˆvIS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1) ‹vIS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI) ŽvIS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7))  vIS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOF) || ((INSTANCE) == GPIOG) || ((INSTANCE) == GPIOH) || ((INSTANCE) == GPIOI)) «vIS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3)) °vIS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE ´vIS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) ¸vIS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| ((INSTANCE) == I2S3ext)) »vIS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE ¾vIS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG) ÁvIS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) ÅvIS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) ËvIS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) ÛvIS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10) || ((INSTANCE) == TIM11) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM13) || ((INSTANCE) == TIM14)) évIS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) óvIS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ûvIS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ƒwIS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) ‡wIS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) wIS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) ™wIS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ¡wIS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ©wIS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ±wIS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) »wIS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) ÄwIS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5)) ÈwIS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ÐwIS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM11)) ÕwIS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM5) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM9) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM10) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM11) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM12) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM13) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM14) && (((CHANNEL) == TIM_CHANNEL_1)))) xIS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)))) ›xIS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) £xIS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) ±xIS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| ((INSTANCE) == TIM8)) ¶xIS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ¾xIS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) ÈxIS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) ÐxIS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) ÚxIS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) äxIS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) èxIS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) ñxIS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) øxIS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) üxIS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) ‚yIS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) ŠyIS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE yIS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) ’yIS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE •yIS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) ›yIS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) ¤yIS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) ¨yIS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) ¬yIS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO) ¯yIS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) ²yIS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) µyUSB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U ¶yUSB_OTG_FS_MAX_IN_ENDPOINTS 4U ·yUSB_OTG_FS_MAX_OUT_ENDPOINTS 4U ¸yUSB_OTG_FS_TOTAL_FIFO_SIZE 1280U ½yRCC_PLLCFGR_RST_VALUE 0x24003010U ¾yRCC_PLLI2SCFGR_RST_VALUE 0x20003000U ÀyRCC_MAX_FREQUENCY 168000000U ÁyRCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY ÂyRCC_MAX_FREQUENCY_SCALE2 144000000U ÃyRCC_PLLVCO_OUTPUT_MIN 100000000U ÄyRCC_PLLVCO_INPUT_MIN 950000U ÅyRCC_PLLVCO_INPUT_MAX 2100000U ÆyRCC_PLLVCO_OUTPUT_MAX 432000000U ÈyRCC_PLLN_MIN_VALUE 50U ÉyRCC_PLLN_MAX_VALUE 432U ËyFLASH_SCALE1_LATENCY1_FREQ 30000000U ÌyFLASH_SCALE1_LATENCY2_FREQ 60000000U ÍyFLASH_SCALE1_LATENCY3_FREQ 90000000U ÎyFLASH_SCALE1_LATENCY4_FREQ 120000000U ÏyFLASH_SCALE1_LATENCY5_FREQ 150000000U ÑyFLASH_SCALE2_LATENCY1_FREQ 30000000U ÒyFLASH_SCALE2_LATENCY2_FREQ 60000000U ÓyFLASH_SCALE2_LATENCY3_FREQ 90000000U ÔyFLASH_SCALE2_LATENCY4_FREQ 12000000U ÖyUSB_OTG_HS_HOST_MAX_CHANNEL_NBR 12U ×yUSB_OTG_HS_MAX_IN_ENDPOINTS 6U ØyUSB_OTG_HS_MAX_OUT_ENDPOINTS 6U ÙyUSB_OTG_HS_TOTAL_FIFO_SIZE 4096U âyFMC_IRQn FSMC_IRQn åyFMC_IRQHandler FSMC_IRQHandler  ?    ?            ../Drivers/CMSIS/Device/ST/STM32F4xx/Include/ ../Drivers/CMSIS/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  stm32f407xx.h   core_cm4.h   system_stm32f4xx.h   stdint.h     ?       
../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ?NonMaskableInt_IRQn rMemoryManagement_IRQn tBusFault_IRQn uUsageFault_IRQn vSVCall_IRQn {DebugMonitor_IRQn |PendSV_IRQn ~SysTick_IRQn WWDG_IRQn  PVD_IRQn TAMP_STAMP_IRQn RTC_WKUP_IRQn FLASH_IRQn RCC_IRQn EXTI0_IRQn EXTI1_IRQn EXTI2_IRQn EXTI3_IRQn 	EXTI4_IRQn 
DMA1_Stream0_IRQn DMA1_Stream1_IRQn DMA1_Stream2_IRQn DMA1_Stream3_IRQn DMA1_Stream4_IRQn DMA1_Stream5_IRQn DMA1_Stream6_IRQn ADC_IRQn CAN1_TX_IRQn CAN1_RX0_IRQn CAN1_RX1_IRQn CAN1_SCE_IRQn EXTI9_5_IRQn TIM1_BRK_TIM9_IRQn TIM1_UP_TIM10_IRQn TIM1_TRG_COM_TIM11_IRQn TIM1_CC_IRQn TIM2_IRQn TIM3_IRQn TIM4_IRQn I2C1_EV_IRQn I2C1_ER_IRQn  I2C2_EV_IRQn !I2C2_ER_IRQn "SPI1_IRQn #SPI2_IRQn $USART1_IRQn %USART2_IRQn &USART3_IRQn 'EXTI15_10_IRQn (RTC_Alarm_IRQn )OTG_FS_WKUP_IRQn *TIM8_BRK_TIM12_IRQn +TIM8_UP_TIM13_IRQn ,TIM8_TRG_COM_TIM14_IRQn -TIM8_CC_IRQn .DMA1_Stream7_IRQn /FSMC_IRQn 0SDIO_IRQn 1TIM5_IRQn 2SPI3_IRQn 3UART4_IRQn 4UART5_IRQn 5TIM6_DAC_IRQn 6TIM7_IRQn 7DMA2_Stream0_IRQn 8DMA2_Stream1_IRQn 9DMA2_Stream2_IRQn :DMA2_Stream3_IRQn ;DMA2_Stream4_IRQn <ETH_IRQn =ETH_WKUP_IRQn >CAN2_TX_IRQn ?CAN2_RX0_IRQn ? CAN2_RX1_IRQn ? CAN2_SCE_IRQn ? OTG_FS_IRQn ? DMA2_Stream5_IRQn ? DMA2_Stream6_IRQn ? DMA2_Stream7_IRQn ? USART6_IRQn ? I2C3_EV_IRQn ? I2C3_ER_IRQn ? OTG_HS_EP1_OUT_IRQn ? OTG_HS_EP1_IN_IRQn ? OTG_HS_WKUP_IRQn ? OTG_HS_IRQn ? DCMI_IRQn ? RNG_IRQn ? FPU_IRQn ?  PIRQn_Type ? ?*?PSR ?# CR1 ?#CR2 ?#SMPR1 ?#SMPR2 ?#JOFR1 ?#JOFR2 ?#JOFR3 ?#JOFR4 ?# HTR ?#$LTR ?#(SQR1 ?#,SQR2 ?#0SQR3 ?#4JSQR ?#8JDR1 ?#<JDR2 ?#@JDR3 ?#DJDR4 ?#HDR ?#L tY  PADC_TypeDef ??*?CSR ?# CCR ?#CDR ?# PADC_Common_TypeDef ??*?TIR ?# TDTR ?#TDLR ?#TDHR ?# PCAN_TxMailBox_TypeDef ??*?RIR ?# RDTR ?#RDLR ?#RDHR ?# PCAN_FIFOMailBox_TypeDef 8?*?FR1 ?# FR2 ?# PCAN_FilterRegister_TypeDef ??*??MCR ?# MSR ?#TSR ?#RF0R ?#RF1R ?#IER ?#ESR ?#BTR ?#?Y  W RESERVED0 )	# ? sTxMailBox E	#€?l sFIFOMailBox a	#??Y   RESERVED1 	#?FMR ?#€FM1R ?#?RESERVED2 Y  #?FS1R ?#?RESERVED3 Y  #?FFA1R ?#?RESERVED4 Y  #?FA1R ?#??Y   RESERVED5 
#??? sFilterRegister 6
#? PCAN_TypeDef ??*?DR ?# IDR ?#RESERVED0 :  #RESERVED1 I  #CR ?# t:  PCRC_TypeDef l
?*?8CR ?# SWTRIGR ?#DHR12R1 ?#DHR12L1 ?#DHR8R1 ?#DHR12R2 ?#DHR12L2 ?#DHR8R2 ?#DHR12RD ?# DHR12LD ?#$DHR8RD ?#(DOR1 ?#,DOR2 ?#0SR ?#4 PDAC_TypeDef ??*?IDCODE ?# CR ?#APB1FZ ?#APB2FZ ?# PDBGMCU_TypeDef ??*ÿ,CR ?# SR ?#RISR ?#IER ?#MISR ?#ICR ?#ESCR ?#ESUR ?#CWSTRTR ?# CWSIZER ?#$DR ?#( PDCMI_TypeDef ??*?CR ?# NDTR ?#PAR ?#M0AR ?#M1AR ?#FCR ?# PDMA_Stream_TypeDef ??*?LISR ?# HISR ?#LIFCR ?#HIFCR ?# PDMA_TypeDef ??*??MACCR ?# MACFFR ?#MACHTHR ?#MACHTLR ?#MACMIIAR ?#MACMIIDR ?#MACFCR ?#MACVLANTR ?#?Y   RESERVED0 ?# MACRWUFFR ?#(MACPMTCSR ?#,RESERVED1 Y  #0MACDBGR ?#4MACSR ?#8MACIMR ?#<MACA0HR ?#@MACA0LR ?#DMACA1HR ?#HMACA1LR ?#LMACA2HR ?#PMACA2LR ?#TMACA3HR ?#XMACA3LR ?#\?Y  ' RESERVED2 ?#`MMCCR ?#€MMCRIR ?#?MMCTIR ?#?MMCRIMR ?#?MMCTIMR ?#??Y   RESERVED3 #?MMCTGFSCCR ?#?MMCTGFMSCCR ?#??Y   RESERVED4 _#?MMCTGFCR ?#??Y  	 RESERVED5 ?#?MMCRFCECR ?#?MMCRFAECR ?#??Y  	 RESERVED6 ?#?MMCRGUFCR ?#??Y  ? RESERVED7 ?#?PTPTSCR ?#€PTPSSIR ?#?PTPTSHR ?#?PTPTSLR ?#?PTPTSHUR ?#?PTPTSLUR ?#?PTPTSAR ?#?PTPTTHR ?#?PTPTTLR ?#?RESERVED8 ?#?PTPTSSR ?#??Y  ? RESERVED9 ?#?DMABMR ?#€ DMATPDR ?#?DMARPDR ?#?DMARDLAR ?#?DMATDLAR ?#?DMASR ?#?DMAOMR ?#?DMAIER ?#?DMAMFBOCR ?#?DMARSWTR ?#??Y   RESERVED10 ?#?DMACHTDR ?#?DMACHRDR ?#?DMACHTBAR ?#?DMACHRBAR ?#? PETH_TypeDef C?*?IMR ?# EMR ?#RTSR ?#FTSR ?#SWIER ?#PR ?# PEXTI_TypeDef ?*?ACR ?# KEYR ?#OPTKEYR ?#SR ?#CR ?#OPTCR ?#OPTCR1 ?# PFLASH_TypeDef e?*? ?? BTCR ?#  PFSMC_Bank1_TypeDef ??*??? BWTR #  PFSMC_Bank1E_TypeDef 
?*?8PCR2 ?# SR2 ?#PMEM2 ?#PATT2 ?#RESERVED0 Y  #ECCR2 ?#RESERVED1 Y  #RESERVED2 Y  #PCR3 ?# SR3 ?#$PMEM3 ?#(PATT3 ?#,RESERVED3 Y  #0ECCR3 ?#4 PFSMC_Bank2_3_TypeDef @?*?PCR4 ?# SR4 ?#PMEM4 ?#PATT4 ?#PIO4 ?# PFSMC_Bank4_TypeDef *?*?(MODER ?# OTYPER ?#OSPEEDR ?#PUPDR ?#IDR ?#ODR ?#BSRR ?#LCKR ?#?? AFR ?#  PGPIO_TypeDef ??*?$MEMRMP ?# PMC ?#?? EXTICR 7#?Y   RESERVED N#CMPCR ?#  PSYSCFG_TypeDef ?*?$CR1 ?# CR2 ?#OAR1 ?#OAR2 ?#DR ?#SR1 ?#SR2 ?#CCR ?#TRISE ?#  PI2C_TypeDef ??*?KR ?# PR ?#RLR ?#SR ?# PIWDG_TypeDef ?*?CR ?# CSR ?# PPWR_TypeDef P?*??CR ?# PLLCFGR ?#CFGR ?#CIR ?#AHB1RSTR ?#AHB2RSTR ?#AHB3RSTR ?#RESERVED0 Y  #APB1RSTR ?# APB2RSTR ?#$?Y   RESERVED1 #(AHB1ENR ?#0AHB2ENR ?#4AHB3ENR ?#8RESERVED2 Y  #<APB1ENR ?#@APB2ENR ?#D?Y   RESERVED3 ?#HAHB1LPENR ?#PAHB2LPENR ?#TAHB3LPENR ?#XRESERVED4 Y  #\APB1LPENR ?#`APB2LPENR ?#d?Y   RESERVED5 #hBDCR ?#pCSR ?#t?Y   RESERVED6 G#xSSCGR ?#€PLLI2SCFGR ?#? PRCC_TypeDef ~?*??TR ?# DR ?#CR ?#ISR ?#PRER ?#WUTR ?#CALIBR ?#ALRMAR ?#ALRMBR ?# WPR ?#$SSR ?#(SHIFTR ?#,TSTR ?#0TSDR ?#4TSSSR ?#8CALR ?#<TAFCR ?#@ALRMASSR ?#DALRMBSSR ?#HRESERVED7 Y  #LBKP0R ?#PBKP1R ?#TBKP2R ?#XBKP3R ?#\BKP4R ?#`BKP5R ?#dBKP6R ?#hBKP7R ?#lBKP8R ?#pBKP9R ?#tBKP10R ?#xBKP11R ?#|BKP12R ?#€BKP13R ?#?BKP14R ?#?BKP15R ?#?BKP16R ?#?BKP17R ?#?BKP18R ?#?BKP19R ?#? PRTC_TypeDef ??*??POWER ?# CLKCR ?#ARG ?#CMD ?#RESPCMD ?#RESP1 ?#RESP2 ?#RESP3 ?#RESP4 ?# DTIMER ?#$DLEN ?#(DCTRL ?#,DCOUNT ?#0STA ?#4ICR ?#8MASK ?#<?Y   RESERVED0 ?#@FIFOCNT ?#H?Y   RESERVED1 ?#LFIFO ?#€ Y  t?PSDIO_TypeDef ??*€9$CR1 ?# CR2 ?#SR ?#DR ?#CRCPR ?#RXCRCR ?#TXCRCR ?#I2SCFGR ?#I2SPR ?#  PSPI_TypeDef ?*?TCR1 ?# CR2 ?#SMCR ?#DIER ?#SR ?#EGR ?#CCMR1 ?#CCMR2 ?#CCER ?# CNT ?#$PSC ?#(ARR ?#,RCR ?#0CCR1 ?#4CCR2 ?#8CCR3 ?#<CCR4 ?#@BDTR ?#DDCR ?#HDMAR ?#LOR ?#P PTIM_TypeDef ??*?SR ?# DR ?#BRR ?#CR1 ?#CR2 ?#CR3 ?#GTPR ?# PUSART_TypeDef ??*?CR ?# CFR ?#SR ?# PWWDG_TypeDef ?*?CR ?# SR ?#DR ?# PRNG_TypeDef ??*??GOTGCTL ?# GOTGINT ?#GAHBCFG ?#GUSBCFG ?#GRSTCTL ?#GINTSTS ?#GINTMSK ?#GRXSTSR ?#GRXSTSP ?# GRXFSIZ ?#$DIEPTXF0_HNPTXFSIZ ?#(HNPTXSTS ?#,?Y   Reserved30 ;#0GCCFG ?#8CID ?#<?Y  / Reserved40 p#@HPTXFSIZ ?#€?? DIEPTXF ?#? PUSB_OTG_GlobalTypeDef v?*®B?DCFG ?# DCTL ?#DSTS ?#Reserved0C Y  #DIEPMSK ?#DOEPMSK ?#DAINT ?#DAINTMSK ?#Reserved20 Y  # Reserved9 Y  #$DVBUSDIS ?#(DVBUSPULSE ?#,DTHRCTL ?#0DIEPEMPMSK ?#4DEACHINT ?#8DEACHMSK ?#<Reserved40 Y  #@DINEP1MSK ?#DˆBY   Reserved44 ?#HDOUTEP1MSK ?#? PUSB_OTG_DeviceTypeDef ??*ÙC DIEPCTL ?# Reserved04 Y  #DIEPINT ?#Reserved0C Y  #DIEPTSIZ ?#DIEPDMA ?#DTXFSTS ?#Reserved18 Y  # PUSB_OTG_INEndpointTypeDef L!?*‚E DOEPCTL ?# Reserved04 Y  #DOEPINT ?#Reserved0C Y  #DOEPTSIZ ?#DOEPDMA ?#ïDY   Reserved18 d"# PUSB_OTG_OUTEndpointTypeDef ??*FHCFG ?# HFIR ?#HFNUM ?#Reserved40C Y  #HPTXSTS ?#HAINT ?#HAINTMSK ?# PUSB_OTG_HostTypeDef ??* G HCCHAR ?# HCSPLT ?#HCINT ?#HCINTMSK ?#HCTSIZ ?#HCDMA ?#GY   Reserved ?# PUSB_OTG_HostChannelTypeDef ,#?        I   J   K   L    __STM32F4xx_HAL_H  G__HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP)) H__HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP)) I__HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP)) J__HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP)) K__HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP)) L__HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP)) M__HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP)) N__HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP)) O__HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP)) P__HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP)) Q__HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP)) R__HAL_DBGMCU_FREEZE_IWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP)) S__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) T__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)) U__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)) V__HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP)) W__HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP)) X__HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP)) Y__HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP)) Z__HAL_DBGMCU_FREEZE_TIM9() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP)) [__HAL_DBGMCU_FREEZE_TIM10() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP)) \__HAL_DBGMCU_FREEZE_TIM11() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP)) ^__HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP)) ___HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP)) `__HAL_DBGMCU_UNFREEZE_TIM4() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP)) a__HAL_DBGMCU_UNFREEZE_TIM5() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP)) b__HAL_DBGMCU_UNFREEZE_TIM6() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP)) c__HAL_DBGMCU_UNFREEZE_TIM7() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP)) d__HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP)) e__HAL_DBGMCU_UNFREEZE_TIM13() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP)) f__HAL_DBGMCU_UNFREEZE_TIM14() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP)) g__HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP)) h__HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP)) i__HAL_DBGMCU_UNFREEZE_IWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP)) j__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) k__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)) l__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)) m__HAL_DBGMCU_UNFREEZE_CAN1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP)) n__HAL_DBGMCU_UNFREEZE_CAN2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP)) o__HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP)) p__HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP)) q__HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP)) r__HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP)) s__HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP)) w__HAL_SYSCFG_REMAPMEMORY_FLASH() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE)) {__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0; }while(0); ?__HAL_SYSCFG_REMAPMEMORY_SRAM() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1); }while(0); ?__HAL_SYSCFG_REMAPMEMORY_FSMC() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1); }while(0); ?IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ))  |    p            ../Drivers/STM32F4xx_HAL_Driver/Inc/ ../Core/Inc/  stm32f4xx_hal.h   stm32f4xx_hal_conf.h     |       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ?HAL_TICK_FREQ_10HZ dHAL_TICK_FREQ_100HZ 
HAL_TICK_FREQ_1KHZ HAL_TICK_FREQ_DEFAULT  PHAL_TickFreqTypeDef ? 7tY  quwTick EquwTickPrio Y  quwTickFreq *    7        €  K  uwTick X  uwTickPrio k  uwTickFreq         N   O   P    &__STM32F4xx_H  4STM32F4  n__STM32F4xx_CMSIS_VERSION_MAIN (0x02U) o__STM32F4xx_CMSIS_VERSION_SUB1 (0x06U) p__STM32F4xx_CMSIS_VERSION_SUB2 (0x08U) q__STM32F4xx_CMSIS_VERSION_RC (0x00U) r__STM32F4xx_CMSIS_VERSION ((__STM32F4xx_CMSIS_VERSION_MAIN << 24) |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16) |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F4xx_CMSIS_VERSION_RC)) ??IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) ?SET_BIT(REG,BIT) ((REG) |= (BIT)) ?CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) ?READ_BIT(REG,BIT) ((REG) & (BIT)) ?CLEAR_REG(REG) ((REG) = (0x0)) ?WRITE_REG(REG,VAL) ((REG) = (VAL)) ?READ_REG(REG) ((REG)) ?MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) ?POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) ?ATOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) ?ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) ?ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) €ATOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) ?ATOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) ?ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) ? ?    ?            ../Drivers/CMSIS/Device/ST/STM32F4xx/Include/ ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx.h   stm32f407xx.h   stm32f4xx_hal.h     d       
../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ?RESET  SET  PFlagStatus ? ?PITStatus ? ??DISABLE  ENABLE  PFunctionalState ??SUCCESS  ERROR  PErrorStatus 9?     R   S   T    STM32_HAL_LEGACY  #AES_FLAG_RDERR CRYP_FLAG_RDERR $AES_FLAG_WRERR CRYP_FLAG_WRERR %AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF &AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR 'AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR 9ADC_RESOLUTION12b ADC_RESOLUTION_12B :ADC_RESOLUTION10b ADC_RESOLUTION_10B ;ADC_RESOLUTION8b ADC_RESOLUTION_8B <ADC_RESOLUTION6b ADC_RESOLUTION_6B =OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN >OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED ?EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV @EOC_SEQ_CONV ADC_EOC_SEQ_CONV AEOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV BREGULAR_GROUP ADC_REGULAR_GROUP CINJECTED_GROUP ADC_INJECTED_GROUP DREGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP EAWD_EVENT ADC_AWD_EVENT FAWD1_EVENT ADC_AWD1_EVENT GAWD2_EVENT ADC_AWD2_EVENT HAWD3_EVENT ADC_AWD3_EVENT IOVR_EVENT ADC_OVR_EVENT JJQOVF_EVENT ADC_JQOVF_EVENT KALL_CHANNELS ADC_ALL_CHANNELS LREGULAR_CHANNELS ADC_REGULAR_CHANNELS MINJECTED_CHANNELS ADC_INJECTED_CHANNELS NSYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR OSYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT PADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 QADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 RADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 SADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 TADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 UADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO VADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 WADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO XADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 YADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO ZADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 [ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 \ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE ]ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING ^ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING _ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING `ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 bHAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY cHAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY dHAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC eHAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC fHAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL gHAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL hHAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 |__HAL_CEC_GET_IT __HAL_CEC_GET_FLAG ?COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE ?COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE ?COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 ?COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 ?COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 ?COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 ?COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 ?COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 ?COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 ?COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR ?__HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig ?HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse ?HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse ?CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE ?CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE ?DAC1_CHANNEL_1 DAC_CHANNEL_1 ?DAC1_CHANNEL_2 DAC_CHANNEL_2 ?DAC2_CHANNEL_1 DAC_CHANNEL_1 ?DAC_WAVE_NONE 0x00000000U ?DAC_WAVE_NOISE DAC_CR_WAVE1_0 ?DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 ?DAC_WAVEGENERATION_NONE DAC_WAVE_NONE ?DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE ?DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE ?HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID ?HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID ?HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 ?HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 ?HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 ?HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 ?HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 ?HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 ?HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 ?HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 ?HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 ?HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 ?HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 ?HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 ?HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 ?HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 ?IS_HAL_REMAPDMA IS_DMA_REMAP ?__HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE ?__HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE ?TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE ?TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD ?TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD ?TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD ?TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS ?TYPEERASE_PAGES FLASH_TYPEERASE_PAGES ?TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES ?TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE ?WRPSTATE_DISABLE OB_WRPSTATE_DISABLE ?WRPSTATE_ENABLE OB_WRPSTATE_ENABLE ?HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE ?OBEX_PCROP OPTIONBYTE_PCROP ?OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG ?PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE ?PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE ?TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE ?TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD ?TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD ?TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE ?TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD ?TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD ?TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE ?TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD ?TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD ?PAGESIZE FLASH_PAGE_SIZE ?TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE ?TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD ?TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD ?VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 ?VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 ?VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 ?VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 ?TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST ?TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST ?WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA ?WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB ?WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA ?WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB ?IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE ?IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN ?IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE ?IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN ?FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE ?FLASH_ERROR_RD HAL_FLASH_ERROR_RD ?FLASH_ERROR_PG HAL_FLASH_ERROR_PROG ?FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS ?FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP ?FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV ?FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR ?FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG ?FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION ?FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA ?FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE ?FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE ?FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS ?FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS ?FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST ?FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR ?FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO ?FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION ?FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS ?OB_WDG_SW OB_IWDG_SW ?OB_WDG_HW OB_IWDG_HW ?OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET ?OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET ?OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET ?OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET ?IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR ?OB_RDP_LEVEL0 OB_RDP_LEVEL_0 ?OB_RDP_LEVEL1 OB_RDP_LEVEL_1 ?OB_RDP_LEVEL2 OB_RDP_LEVEL_2 €OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE ?OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE ?HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 ?HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 ?HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 ?HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 ?HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 ?HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 ?HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 ?HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 ?HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 ?FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE ?FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE ?FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 ?FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 ?FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef ?FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef ?GET_GPIO_SOURCE GPIO_GET_INDEX ?GET_GPIO_INDEX GPIO_GET_INDEX ?GPIO_AF12_SDMMC GPIO_AF12_SDIO ?GPIO_AF12_SDMMC1 GPIO_AF12_SDIO ?GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 ?GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 ?GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 ?GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW ?GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM ?GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH ?GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH ?GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 ?HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED ?HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 ?HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 ?HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 ?HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 ?HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 ?HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 ?HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 ?HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 ?__HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER ?__HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER ?__HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD ?__HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD ?__HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER ?__HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER ?__HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE ?__HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE ?I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE ?I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE ?I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE ?I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE ?I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE ?I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE ?I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE ?I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE ?IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE ?IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE ÿKR_KEY_RELOAD IWDG_KEY_RELOAD €KR_KEY_ENABLE IWDG_KEY_ENABLE ?KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE ?KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE ?LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION ?LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS ?LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS ?LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS ?LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING ?LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING ?LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING ?LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION ?LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS ?LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS ?LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS ?LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS ?LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS ?LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS ?HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue ?HAL_NAND_Read_Page HAL_NAND_Read_Page_8b ?HAL_NAND_Write_Page HAL_NAND_Write_Page_8b ?HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b ?HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b ?NAND_AddressTypedef NAND_AddressTypeDef ?__ARRAY_ADDRESS ARRAY_ADDRESS ?__ADDR_1st_CYCLE ADDR_1ST_CYCLE ?__ADDR_2nd_CYCLE ADDR_2ND_CYCLE ?__ADDR_3rd_CYCLE ADDR_3RD_CYCLE ?__ADDR_4th_CYCLE ADDR_4TH_CYCLE ?NOR_StatusTypedef HAL_NOR_StatusTypeDef ?NOR_SUCCESS HAL_NOR_STATUS_SUCCESS ?NOR_ONGOING HAL_NOR_STATUS_ONGOING ?NOR_ERROR HAL_NOR_STATUS_ERROR ?NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT ?__NOR_WRITE NOR_WRITE ?__NOR_ADDR_SHIFT NOR_ADDR_SHIFT ?OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 ?OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 ?OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 ?OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 ?OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 ?OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 ?OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 ?OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 ?OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 ?OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 ?IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 ?IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 ?OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 ?OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 ?OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 ?OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO ?OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 ?OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 ?I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS ?CF_DATA ATA_DATA ?CF_SECTOR_COUNT ATA_SECTOR_COUNT ?CF_SECTOR_NUMBER ATA_SECTOR_NUMBER ?CF_CYLINDER_LOW ATA_CYLINDER_LOW ?CF_CYLINDER_HIGH ATA_CYLINDER_HIGH ?CF_CARD_HEAD ATA_CARD_HEAD ?CF_STATUS_CMD ATA_STATUS_CMD ?CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE ?CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA ?CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD ?CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD ?CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD ?CF_IDENTIFY_CMD ATA_IDENTIFY_CMD ?PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef ?PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS ?PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING ?PCCARD_ERROR HAL_PCCARD_STATUS_ERROR ?PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT ?FORMAT_BIN RTC_FORMAT_BIN ?FORMAT_BCD RTC_FORMAT_BCD ?RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE ?RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE ?RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE ?RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE ?RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE ?RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE ?RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE ?RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT ?RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT ?RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT ?RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 ?RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 ?RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 ?RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE ?RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 ?RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 ?RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT ?RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 ?RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 ?SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE ?SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE ?SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE ?SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE ?SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE ?SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE ?SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE ?SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE ?SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE ?SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE ?SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE ÿSMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE €	SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE ?SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE ?SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE ?SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE ?SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE ?SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE ?SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE ?SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE ?HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN ?SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE ?SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE ?SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE ?SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE ?SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE ?SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE ?CCER_CCxE_MASK TIM_CCER_CCxE_MASK ?CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK ?TIM_DMABase_CR1 TIM_DMABASE_CR1 ?TIM_DMABase_CR2 TIM_DMABASE_CR2 ?TIM_DMABase_SMCR TIM_DMABASE_SMCR ?TIM_DMABase_DIER TIM_DMABASE_DIER ?TIM_DMABase_SR TIM_DMABASE_SR ?TIM_DMABase_EGR TIM_DMABASE_EGR ?TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 ?TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 ?TIM_DMABase_CCER TIM_DMABASE_CCER ?TIM_DMABase_CNT TIM_DMABASE_CNT ?TIM_DMABase_PSC TIM_DMABASE_PSC ?TIM_DMABase_ARR TIM_DMABASE_ARR ?TIM_DMABase_RCR TIM_DMABASE_RCR ?TIM_DMABase_CCR1 TIM_DMABASE_CCR1 ?TIM_DMABase_CCR2 TIM_DMABASE_CCR2 ?TIM_DMABase_CCR3 TIM_DMABASE_CCR3 ?TIM_DMABase_CCR4 TIM_DMABASE_CCR4 ?TIM_DMABase_BDTR TIM_DMABASE_BDTR ?TIM_DMABase_DCR TIM_DMABASE_DCR ?TIM_DMABase_DMAR TIM_DMABASE_DMAR ?TIM_DMABase_OR1 TIM_DMABASE_OR1 ?TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 ?TIM_DMABase_CCR5 TIM_DMABASE_CCR5 ?TIM_DMABase_CCR6 TIM_DMABASE_CCR6 ?TIM_DMABase_OR2 TIM_DMABASE_OR2 ?TIM_DMABase_OR3 TIM_DMABASE_OR3 ?TIM_DMABase_OR TIM_DMABASE_OR ?TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE ?TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 ?TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 ?TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 ?TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 ?TIM_EventSource_COM TIM_EVENTSOURCE_COM ?TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER ?TIM_EventSource_Break TIM_EVENTSOURCE_BREAK ?TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 ?TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER ?TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS ?TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS ?TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS ?TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS ?TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS ?TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS ?TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS ?TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS ?TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS ?TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS ?TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS ?TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS ?TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS ?TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS ?TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS ?TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS ?TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS ?TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING ?TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING ?UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE ?UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE ?UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE ?UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE ?__HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE ?__HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE ?__DIV_SAMPLING16 UART_DIV_SAMPLING16 ?__DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 ?__DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 ?__UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 ?__DIV_SAMPLING8 UART_DIV_SAMPLING8 ?__DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 ?__DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 ?__UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 ?__DIV_LPUART UART_DIV_LPUART ?UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE ?UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK ?USART_CLOCK_DISABLED USART_CLOCK_DISABLE ?USART_CLOCK_ENABLED USART_CLOCK_ENABLE ?USARTNACK_ENABLED USART_NACK_ENABLE ?USARTNACK_DISABLED USART_NACK_DISABLE ?CFR_BASE WWDG_CFR_BASE ?CAN_FilterFIFO0 CAN_FILTER_FIFO0 ?CAN_FilterFIFO1 CAN_FILTER_FIFO1 ?CAN_IT_RQCP0 CAN_IT_TME ?CAN_IT_RQCP1 CAN_IT_TME ?CAN_IT_RQCP2 CAN_IT_TME ?INAK_TIMEOUT CAN_TIMEOUT_VALUE ?SLAK_TIMEOUT CAN_TIMEOUT_VALUE ?CAN_TXSTATUS_FAILED ((uint8_t)0x00U) ?CAN_TXSTATUS_OK ((uint8_t)0x01U) ?CAN_TXSTATUS_PENDING ((uint8_t)0x02U) ?VLAN_TAG ETH_VLAN_TAG ?MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD ?MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD ?JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD ?MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK ?MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK ?MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK ?DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK ?ETH_MMCCR 0x00000100U ?ETH_MMCRIR 0x00000104U ?ETH_MMCTIR 0x00000108U ?ETH_MMCRIMR 0x0000010CU ?ETH_MMCTIMR 0x00000110U ?ETH_MMCTGFSCCR 0x0000014CU ?ETH_MMCTGFMSCCR 0x00000150U ?ETH_MMCTGFCR 0x00000168U ?ETH_MMCRFCECR 0x00000194U ?ETH_MMCRFAECR 0x00000198U ?ETH_MMCRGUFCR 0x000001C4U ?ETH_MAC_TXFIFO_FULL 0x02000000U ?ETH_MAC_TXFIFONOT_EMPTY 0x01000000U ?ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U ?ETH_MAC_TXFIFO_IDLE 0x00000000U ?ETH_MAC_TXFIFO_READ 0x00100000U ?ETH_MAC_TXFIFO_WAITING 0x00200000U ?ETH_MAC_TXFIFO_WRITING 0x00300000U ?ETH_MAC_TRANSMISSION_PAUSE 0x00080000U ÿ
ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U €ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U ?ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U ?ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U ?ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U ?ETH_MAC_RXFIFO_EMPTY 0x00000000U ?ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U ?ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U ?ETH_MAC_RXFIFO_FULL 0x00000300U ?ETH_MAC_READCONTROLLER_IDLE 0x00000000U ?ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U ?ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U ?ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U ?ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U ?ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U ?ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U ?ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U ?ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U ?ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U ?HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR ?DCMI_IT_OVF DCMI_IT_OVR ?DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI ?DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI ?HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop ?HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop ?HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop ?HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback ?HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler €HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef ?HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef ?HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish ?HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish ?HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish ?HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish ?HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 ?HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 ?HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 ?HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 ?HASH_AlgoMode_HASH HASH_ALGOMODE_HASH ?HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC ?HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY ?HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY ?HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt ?HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End ?HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT ?HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT ?HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt ?HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End ?HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT ?HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT ?HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt ?HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End ?HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT ?HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT ?HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt ?HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End ?HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT ?HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT ?HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode ?HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode ?HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode ?HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode ?HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode ?HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode ?HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) ?HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect ?HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) ?HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) ?HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) ?HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) ?FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram ?FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown ?FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown ?HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock ?HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock ?HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase ?HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program ?HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter ?HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter ?HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter ?HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter ?HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd )==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) ?HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT ?HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT ?HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT ?HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT ?HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA ?HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA ?HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA ?HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA ?HAL_FMPI2C_Master_Sequential_Transmit_IT HAL_FMPI2C_Master_Seq_Transmit_IT ?HAL_FMPI2C_Master_Sequential_Receive_IT HAL_FMPI2C_Master_Seq_Receive_IT ?HAL_FMPI2C_Slave_Sequential_Transmit_IT HAL_FMPI2C_Slave_Seq_Transmit_IT ?HAL_FMPI2C_Slave_Sequential_Receive_IT HAL_FMPI2C_Slave_Seq_Receive_IT ?HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA ?HAL_FMPI2C_Master_Sequential_Receive_DMA HAL_FMPI2C_Master_Seq_Receive_DMA ?HAL_FMPI2C_Slave_Sequential_Transmit_DMA HAL_FMPI2C_Slave_Seq_Transmit_DMA ?HAL_FMPI2C_Slave_Sequential_Receive_DMA HAL_FMPI2C_Slave_Seq_Receive_DMA ?HAL_PWR_PVDConfig HAL_PWR_ConfigPVD ?HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg ?HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown ?HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor ?HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg ?HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown ?HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor ?HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler ?HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD ?HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler ?HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback ?HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive ?HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive ?HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC ?HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC ?HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM ?PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL ?PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING ?PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING ?PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING ?PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING ?PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING ?PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING ?CR_OFFSET_BB PWR_CR_OFFSET_BB ?CSR_OFFSET_BB PWR_CSR_OFFSET_BB ?PMODE_BIT_NUMBER VOS_BIT_NUMBER ?CR_PMODE_BB CR_VOS_BB ?DBP_BitNumber DBP_BIT_NUMBER ?PVDE_BitNumber PVDE_BIT_NUMBER ?PMODE_BitNumber PMODE_BIT_NUMBER ?EWUP_BitNumber EWUP_BIT_NUMBER ?FPDS_BitNumber FPDS_BIT_NUMBER ?ODEN_BitNumber ODEN_BIT_NUMBER ?ODSWEN_BitNumber ODSWEN_BIT_NUMBER ?MRLVDS_BitNumber MRLVDS_BIT_NUMBER ?LPLVDS_BitNumber LPLVDS_BIT_NUMBER ?BRE_BitNumber BRE_BIT_NUMBER ?PWR_MODE_EVT PWR_PVD_MODE_NORMAL ?HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT ?HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback ?HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback ?HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo ?HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt ?HAL_TIM_DMAError TIM_DMAError ?HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt ?HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt ?HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro ?HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT ?HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback ?HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent ?HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT ?HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA ?HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback ?HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback ?HAL_LTDC_Relaod HAL_LTDC_Reload ?HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig ?HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig ?AES_IT_CC CRYP_IT_CC ?AES_IT_ERR CRYP_IT_ERR ?AES_FLAG_CCF CRYP_FLAG_CCF ?__HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE ?__HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH ?__HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH ?__HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM ?__HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC ?__HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM ?__HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC ?__HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI ?__HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK ?__HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG ?__HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG ?__HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE ?__HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE ?__HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE ?SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY ?SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 ?IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS ?UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER ?CMP_PD_BitNumber CMP_PD_BIT_NUMBER ?__ADC_ENABLE __HAL_ADC_ENABLE ?__ADC_DISABLE __HAL_ADC_DISABLE ?__HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS ?__HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS ?__HAL_ADC_IS_ENABLED ADC_IS_ENABLE ?__ADC_IS_ENABLED ADC_IS_ENABLE ?__HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR ?__HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED ?__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ?__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR ?__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED ?__HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING ?__HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE €__HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION ?__HAL_ADC_JSQR_RK ADC_JSQR_RK ?__HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT ?__HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR ?__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION ?__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE ?__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS ?__HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS ?__HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM ?__HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT ?__HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS ?__HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN ?__HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ ?__HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET ?__HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET ?__HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL ?__HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL ?__HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET ?__HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET ?__HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD ?__HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION ?__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ?__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ?__HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER ?__HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI ?__HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE ?__ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE ?__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER ?__HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER ?__HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE ?__HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT ?__HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT ?__HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL ?__HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM ?__HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET ?__HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE ?__HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE ?__HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER ?__HAL_ADC_SQR1 ADC_SQR1 ?__HAL_ADC_SMPR1 ADC_SMPR1 ?__HAL_ADC_SMPR2 ADC_SMPR2 ?__HAL_ADC_SQR3_RK ADC_SQR3_RK ?__HAL_ADC_SQR2_RK ADC_SQR2_RK ?__HAL_ADC_SQR1_RK ADC_SQR1_RK ?__HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS ?__HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS ?__HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV ?__HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection ?__HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq ?__HAL_ADC_JSQR ADC_JSQR ?__HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL ?__HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS ?__HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF ?__HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT ?__HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS ?__HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN ?__HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR ?__HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ ?__HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT ?__HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT ?__HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT ?IS_DAC_GENERATE_WAVE IS_DAC_WAVE ?__HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 ?__HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 ?__HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 ?__HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 ?__HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 ?__HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 ?__HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 ?__HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 ?__HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 ?__HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 ?__HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 ?__HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 ?__HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 ?__HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 ?__HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 ?__HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 ?__HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 ?__HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 ?__HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 ?__HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 ?__HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 ?__HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 ?__HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 ?__HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 ?__HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 ?__HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 ?__HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 ?__HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 ?__HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 ?__HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 ?__HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 ?__HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 ?__HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 ?__HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 ?__HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 ?__HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 ?__HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC ?__HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC ?__HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG ?__HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG ?__HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG ?__HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG ?__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT ?__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT ?__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT ?__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT ?__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT ?__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT ?__HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 ?__HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 ?__HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 ?__HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 ?__HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 ?__HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 ?__HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) ?__HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) ?__HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) ?__HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) ?__HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT()) ?__HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT()) ?__HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG()) ?__HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) ?__HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE ?IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE)) ?IS_WRPAREA IS_OB_WRPAREA ?IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM ?IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM ?IS_TYPEERASE IS_FLASH_TYPEERASE ?IS_NBSECTORS IS_FLASH_NBSECTORS ?IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE ?__HAL_I2C_RESET_CR2 I2C_RESET_CR2 ?__HAL_I2C_GENERATE_START I2C_GENERATE_START ?__HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE ?__HAL_I2C_RISE_TIME I2C_RISE_TIME ?__HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD ?__HAL_I2C_SPEED_FAST I2C_SPEED_FAST ?__HAL_I2C_SPEED I2C_SPEED ?__HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE ?__HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ ?__HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS ÿ__HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE €__HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ ?__HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB ?__HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB ?__HAL_I2C_FREQRANGE I2C_FREQRANGE ?IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE ?IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT ?__IRDA_DISABLE __HAL_IRDA_DISABLE ?__IRDA_ENABLE __HAL_IRDA_ENABLE ?__HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE ?__HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION ?__IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE ?__IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION ?IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE ?__HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS ?__HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS ?__HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT ?__HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT ?__HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE ?__OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD ?__OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX ?__OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX ?__OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX ?__OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX ?__OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L ?__OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H ?__OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM ?__OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES ?__OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX ?__OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT ?__OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION ?__OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET ?__HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT ?__HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT ?__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE ?__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE ?__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ?__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE ?__HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE ?__HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE ?__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE ?__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE ?__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE ?__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE ?__HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine ?__HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine ?__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig ?__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig ?__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) ?__HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT ?__HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT ?__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE ?__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE ?__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ?__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE ?__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE ?__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE ?__HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) ?__HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) ?__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention ?__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention ?__HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 ?__HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 ?__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE ?__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE ?__HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB ?__HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB €__HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT() ?__HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() ?__HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() ?__HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() ?__HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() ?RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI ?RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI ?HAL_RCC_CCSCallback HAL_RCC_CSSCallback ?HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) ?__ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE ?__ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE ?__ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE ?__ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE ?__ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET ?__ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET ?__ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE ?__ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE ?__ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET ?__ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET ?__ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE ?__ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE ?__ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE ?__ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE ?__ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET ?__ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET ?__ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE ?__ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE ?__ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET ?__ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET ?__AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE ?__AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE ?__AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE ?__AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE ?__AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET ?__AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET ?__CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE ?__CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE ?__CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE ?__CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE ?__CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET ?__CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET ?__AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE ?__AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE ?__AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET ?__AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET ?__AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET ?__AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET ?__AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET ?__AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET ?__AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET ?__AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET ?__AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET ?__AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET ?__APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET ?__APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET ?__APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET ?__APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET ?__BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE ?__BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE ?__BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET ?__BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET ?__CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE ?__CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE ?__CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE ?__CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE ?__CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET ?__CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET ?__CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE ?__CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE ?__CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET ?__CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET ?__CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE ?__CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE ?__CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET ?__CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET ?__CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE ?__CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE ?__COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE ?__COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE ?__COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET ?__COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET ?__COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE ?__COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE ?__CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET ?__CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET ?__CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE ?__CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE ?__CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE ?__CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE ?__CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET ?__CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET ?__DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE ?__DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE ?__DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET ?__DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET ?__DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE ?__DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE ?__DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE ?__DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE ?__DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET ?__DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET ?__DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE ?__DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE ?__DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET ?__DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET ?__DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE ?__DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE ?__DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE ÿ__DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE €__DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET ?__DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET ?__DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE ?__DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE ?__DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE ?__DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE ?__DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET ?__DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET ?__DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE ?__DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE ?__DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE ?__DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE ?__DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET ?__DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET ?__ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE ?__ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE ?__ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET ?__ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET ?__ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE ?__ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE ?__ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE ?__ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE ?__FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE ?__FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE ?__FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE ?__FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE ?__FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE ?__FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE ?__FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET ?__FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET ?__FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE ?__FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE ?__FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET ?__FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET ?__FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE ?__FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE ?__FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE ?__FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE ?__FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE ?__FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE ?__FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET ?__FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET ?__FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE ?__FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE ?__GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE ?__GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE ?__GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE ?__GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE ?__GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET ?__GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET ?__GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE ?__GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE ?__GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE ?__GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE ?__GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET ?__GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET ?__GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE ?__GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE ?__GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE ?__GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE ?__GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET ?__GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET ?__GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE ?__GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE ?__GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE ?__GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE ?__GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET ?__GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET ?__GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE ?__GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE ?__GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE ?__GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE ?__GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET ?__GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET ?__GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE ?__GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE ?__GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE ?__GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE ?__GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET ?__GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET ?__GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE ?__GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE ?__GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE ?__GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE ?__GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET ?__GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET ?__GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE ?__GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE ?__GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE ?__GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE ?__GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET ?__GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET ?__I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE ?__I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE ?__I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE ?__I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE ?__I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET ?__I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET ?__I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE ?__I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE ?__I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE ?__I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE ?__I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET ?__I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET ?__I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE ?__I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE ?__I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE ?__I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE ?__I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET ?__I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET ?__LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE ?__LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE ?__LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE ?__LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE ?__LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET ?__LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET ?__LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE ?__LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE ?__LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE ?__LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE ?__LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET ?__LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET ?__LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE ?__LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE ?__LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE ?__LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE ?__LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET ÿ__LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET €__LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE ?__LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE ?__LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE ?__LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE ?__LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET ?__LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET ?__OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE ?__OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE ?__OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE ?__OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE ?__OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET ?__OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET ?__OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE ?__OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE ?__OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE ?__OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE ?__OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET ?__OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET ?__PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE ?__PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE ?__PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE ?__PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE ?__PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET ?__PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET ?__QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE ?__QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE ?__QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE ?__QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE ?__QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET ?__QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET ?__RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE ?__RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE ?__RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE ?__RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE ?__RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET ?__RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET ?__SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE ?__SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE ?__SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE ?__SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE ?__SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET ?__SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET ?__SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE ?__SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE ?__SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE ?__SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE ?__SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET ?__SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET ?__SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE ?__SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE ?__SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE ?__SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE ?__SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE ?__SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE ?__SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET ?__SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET ?__SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE ?__SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE ?__SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE ?__SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE ?__SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET ?__SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET ?__SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE ?__SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE ?__SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE ?__SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE ?__SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET ?__SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET ?__SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE ?__SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE ?__SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE ?__SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE ?__SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET ?__SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET ?__SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE ?__SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE ?__SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE ?__SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE ?__SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE ?__SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE ?__SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE ?__SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE ?__SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE ?__SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE ?__SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET ?__SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET ?__SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE ?__SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE ?__SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE ?__SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE ?__SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET ?__SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET ?__TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE ?__TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE ?__TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE ?__TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE ?__TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET ?__TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET ?__TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE ?__TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE ?__TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET ?__TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET ?__TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE ?__TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE ?__TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET ?__TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET ?__TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE ?__TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE ?__TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET ?__TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET ?__TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE ?__TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE ÿ__TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET €__TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET ?__TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE ?__TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE ?__TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET ?__TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET ?__TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE ?__TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE ?__TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE ?__TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE ?__TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET ?__TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET ?__TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE ?__TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE ?__TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE ?__TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE ?__TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET ?__TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET ?__TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE ?__TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE ?__TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE ?__TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE ?__TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET ?__TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET ?__TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE ?__TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE ?__TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE ?__TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE ?__TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET ?__TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET ?__TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE ?__TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE ?__TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE ?__TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE ?__TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET ?__TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET ?__TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE ?__TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE ?__TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE ?__TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE ?__TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET ?__TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET ?__TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE ?__TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE ?__TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE ?__TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE ?__TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET ?__TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET ?__TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE ?__TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE ?__TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE ?__TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE ?__TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET ?__TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET ?__TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE ?__TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE ?__TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE ?__TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE ?__TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET ?__TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET ?__TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE ?__TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE ?__TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE ?__TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE ?__TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET ?__TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET ?__TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE ?__TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE ?__TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET ?__TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET ?__TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE ?__TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE ?__TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE ?__TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE ?__TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET ?__TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET ?__UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE ?__UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE ?__UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE ?__UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE ?__UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET ?__UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET ?__UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE ?__UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE ?__UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE ?__UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE ?__UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET ?__UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET ?__USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE ?__USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE ?__USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE ?__USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE ?__USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET ?__USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET ?__USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE ?__USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE ?__USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE ?__USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE ?__USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET ?__USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET ?__USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE ?__USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE ?__USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE ?__USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE ?__USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET ?__USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET ?__USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE ?__USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE ?__USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE ?__USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE ?__USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET ?__USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET ?__USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE ?__USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE ?__USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE ?__USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE ?__USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET ?__USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET ?__USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE ?__USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE ?__USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET ?__USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET ?__USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE ?__USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE ?__USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET ?__USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET ?__USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE ?__USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE ÿ__USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET €__USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE ?__USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE ?__USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE ?__USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE ?__USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET ?__WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE ?__WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE ?__WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE ?__WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE ?__WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET ?__WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET ?__TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE ?__TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE ?__TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET ?__TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET ?__TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE ?__TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE ?__TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE ?__TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE ?__TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET ?__TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET ?__TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE ?__TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE ?__CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE ?__CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE ?__CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE ?__CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE ?__CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET ?__CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET ?__RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE ?__RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE ?__USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET ?__USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET ?__USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE ?__USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE ?__USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE ?__USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE ?__USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE ?__USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE ?__TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE ?__TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE ?__TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE ?__TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE ?__TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE ?__TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE ?__ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE ?__ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE ?__ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE ?__ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE ?__HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE ?__HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET ?__HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET ?__HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE ?__HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE ?__HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE ?__SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE ?__SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE ?__SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET ?__SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET ?__SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE ?__SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE ?__SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE ?__SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE ?__SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET ?__SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET ?__SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE ?__SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE ?__LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE ?__LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE ?__LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET ?__LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET ?__LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE ?__ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE ?__ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE ?__ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE ?__ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE ?__ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE ?__ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE ?__TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE ?__TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE ?__TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE ?__TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE ?__TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE ?__TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE ?__BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE ?__BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE ?__BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE ?__BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE ?__CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE ?__CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE ?__USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE ?__USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE ?__USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET ?__USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET ?__USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE ?__USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE ?__SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE ?__SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE ?__SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET ?__SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET ?__SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE ?__SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE ?__GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE ?__GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE ?__GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET ?__GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET ?__GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE ?__GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE ?__GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE ?__GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE ÿ__GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET €__GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET ?__GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE ?__GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE ?__GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE ?__GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE ?__GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET ?__GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE ?__GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE ?__ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE ?__ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE ?__DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE ?__DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE ?__DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET ?__DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET ?__DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE ?__DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE ?__UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE ?__UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE ?__UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET ?__UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET ?__UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE ?__UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE ?__UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE ?__UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE ?__UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET ?__UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET ?__UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE ?__UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE ?__OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE ?__OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE ?__OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET ?__OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET ?__OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE ?__OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE ?__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE ?__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE ?__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED ?__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED ?__HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET ?__HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET ?__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE ?__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE ?__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED ?__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED ?__SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE ?__CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE ?__CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE ?__DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE ?__DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE ?__ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE ?__ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE ?__ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE ?__ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE ?__FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET ?__FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET ?__FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE ?__FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE ?__SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET ?__SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET ?__SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE ?__SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE ?__DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE ?__DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE ?__DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET ?__DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET ?__DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE ?__DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE ?__HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET ?__HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET ?__ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE ?__ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE ?__ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE ?__ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE ?__DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE ?__DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE ?__TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE ?__TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE ?__TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE ?__TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE ?__TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE ?__TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE ?__HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE ?__HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE ?__SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE ?__SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE ?__SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE ?__SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE ?__SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE ?__SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE ?__ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET ?__ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET ?__ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET ?__ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET ?__DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET ?__DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET ?__TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET ?__TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET ?__TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET ?__TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET ?__TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET ?__TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET ?__HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET ?__HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET ?__SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET ?__SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET ?__SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET ?__SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET ?__SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET ?__SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET ?__ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED ?__ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED ?__ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED ?__ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED ?__ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED ?__ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED ?__CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED ?__CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED ?__CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED ?__CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED ?__DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED ?__DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED ?__DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED ÿ__DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED €__DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED ?__DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED ?__DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED ?__DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED ?__FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED ?__FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED ?__FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED ?__FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED ?__GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED ?__GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED ?__GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED ?__GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED ?__GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED ?__GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED ?__GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED ?__GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED ?__GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED ?__GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED ?__GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED ?__GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED ?__GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED ?__GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED ?__GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED ?__GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED ?__HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED ?__HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED ?__I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED ?__I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED ?__I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED ?__I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED ?__I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED ?__I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED ?__PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED ?__PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED ?__SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED ?__SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED ?__SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED ?__SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED ?__SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED ?__SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED ?__SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED ?__SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED ?__SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED ?__SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED ?__SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED ?__SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED ?__SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED ?__SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED ?__SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED ?__SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED ?__SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED ?__SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED ?__TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED ?__TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED ?__TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED ?__TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED ?__TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED ?__TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED ?__TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED ?__TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED ?__TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED ?__TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED ?__TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED ?__TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED ?__TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED ?__TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED ?__TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED ?__TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED ?__TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED ?__TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED ?__TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED ?__TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED ?__TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED ?__TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED ?__TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED ?__TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED ?__TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED ?__TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED ?__TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED ?__TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED ?__TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED ?__TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED ?__TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED ?__TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED ?__TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED ?__TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED ?__TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED ?__TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED ?__UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED ?__UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED ?__UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED ?__UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED ?__USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED ?__USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED ?__USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED ?__USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED ?__USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED ?__USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED ?__USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED ?__USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED ?__WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED ?__WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED ?__HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET ?__HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET ?__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE ?__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE ?__HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE ?__HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE ?__HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED ?__HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED ?Sdmmc1ClockSelection SdioClockSelection ?RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO ?RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 ?RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK ?__HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG ?__HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE ?__HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG ?__HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG ?__RCC_PLLSRC RCC_GET_PLL_OSCSOURCE ?IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE ?IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE ?IS_RCC_SYSCLK_DIV IS_RCC_HCLK ?IS_RCC_HCLK_DIV IS_RCC_PCLK ?IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK ?RCC_IT_HSI14 RCC_IT_HSI14RDY ?RCC_IT_CSSLSE RCC_IT_LSECSS ?RCC_IT_CSSHSE RCC_IT_CSS ?RCC_PLLMUL_3 RCC_PLL_MUL3 ?RCC_PLLMUL_4 RCC_PLL_MUL4 ?RCC_PLLMUL_6 RCC_PLL_MUL6 ?RCC_PLLMUL_8 RCC_PLL_MUL8 ?RCC_PLLMUL_12 RCC_PLL_MUL12 ?RCC_PLLMUL_16 RCC_PLL_MUL16 ?RCC_PLLMUL_24 RCC_PLL_MUL24 ?RCC_PLLMUL_32 RCC_PLL_MUL32 ?RCC_PLLMUL_48 RCC_PLL_MUL48 ?RCC_PLLDIV_2 RCC_PLL_DIV2 ?RCC_PLLDIV_3 RCC_PLL_DIV3 ?RCC_PLLDIV_4 RCC_PLL_DIV4 ?IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE ?__HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG ?RCC_MCO_NODIV RCC_MCODIV_1 ?RCC_MCO_DIV1 RCC_MCODIV_1 ?RCC_MCO_DIV2 RCC_MCODIV_2 ?RCC_MCO_DIV4 RCC_MCODIV_4 ?RCC_MCO_DIV8 RCC_MCODIV_8 ?RCC_MCO_DIV16 RCC_MCODIV_16 ?RCC_MCO_DIV32 RCC_MCODIV_32 ?RCC_MCO_DIV64 RCC_MCODIV_64 ?RCC_MCO_DIV128 RCC_MCODIV_128 ?RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK ?RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI ?RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE ?RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK ?RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI ?RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 ?RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 ?RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE ?RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK ?RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK ?RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 ?RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK ?RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 ?RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL ?RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI ?RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL ?RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL ?RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 ?RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 ?RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 ?HSION_BitNumber RCC_HSION_BIT_NUMBER ?HSION_BITNUMBER RCC_HSION_BIT_NUMBER ?HSEON_BitNumber RCC_HSEON_BIT_NUMBER ?HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER ?MSION_BITNUMBER RCC_MSION_BIT_NUMBER ?CSSON_BitNumber RCC_CSSON_BIT_NUMBER ?CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER ?PLLON_BitNumber RCC_PLLON_BIT_NUMBER ?PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER ?PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER ?I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER ?RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER ?RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER ?BDRST_BitNumber RCC_BDRST_BIT_NUMBER ÿBDRST_BITNUMBER RCC_BDRST_BIT_NUMBER €RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER ?LSION_BitNumber RCC_LSION_BIT_NUMBER ?LSION_BITNUMBER RCC_LSION_BIT_NUMBER ?LSEON_BitNumber RCC_LSEON_BIT_NUMBER ?LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER ?LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER ?PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER ?TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER ?RMVF_BitNumber RCC_RMVF_BIT_NUMBER ?RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER ?RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER ?CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS ?CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS ?CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS ?BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS ?DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE ?LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE ?CR_HSION_BB RCC_CR_HSION_BB ?CR_CSSON_BB RCC_CR_CSSON_BB ?CR_PLLON_BB RCC_CR_PLLON_BB ?CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB ?CR_MSION_BB RCC_CR_MSION_BB ?CSR_LSION_BB RCC_CSR_LSION_BB ?CSR_LSEON_BB RCC_CSR_LSEON_BB ?CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB ?CSR_RTCEN_BB RCC_CSR_RTCEN_BB ?CSR_RTCRST_BB RCC_CSR_RTCRST_BB ?CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB ?BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB ?BDCR_BDRST_BB RCC_BDCR_BDRST_BB ?CR_HSEON_BB RCC_CR_HSEON_BB ?CSR_RMVF_BB RCC_CSR_RMVF_BB ?CR_PLLSAION_BB RCC_CR_PLLSAION_BB ?DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB ?__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE ?__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE ?__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE ?__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE ?__HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE ?__HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT ?RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN ?RCC_CRS_TRIMOV RCC_CRS_TRIMOVF ?RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 ?RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ ?RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP ?RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ ?IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE ?RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 ?__HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE ?__HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE ?__HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED ?__HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED ?__HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET ?__HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET ?__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE ?__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE ?__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED ?__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED ?DfsdmClockSelection Dfsdm1ClockSelection ?RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 ?RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 ?RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK ?__HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG ?__HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE ?RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 ?RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 ?RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 ?RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 ?RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 ?RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 ?RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 ?RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 ?RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 ?RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 ?RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 ?HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) ?__HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG ?__HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT ?__HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT ?__HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) ?__HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) ?__HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) ?__HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) ?__HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) ?IS_ALARM IS_RTC_ALARM ?IS_ALARM_MASK IS_RTC_ALARM_MASK ?IS_TAMPER IS_RTC_TAMPER ?IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE ?IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER ?IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT ?IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE ?IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION ?IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE ?IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ ?IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION ?IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER ?IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK ?IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER ?__RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE ?__RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE ?SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE ?SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS ?SD_SDMMC_DISABLED SD_SDIO_DISABLED ?SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY ?SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED ?SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION ?SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND ?SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT ?SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED ?__HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE ?__HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE ?__HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE ?__HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL ?__HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT ?__HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT ?__HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG ?__HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG ?__HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT ?__HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT ?SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS ?SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT ?SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND ?SDMMC1_IRQn SDIO_IRQn ?SDMMC1_IRQHandler SDIO_IRQHandler ?HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef ?HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef ?HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef ?HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef ?__SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT ?__SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT ?__SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE ?__SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE ?__SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE ?__SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE ?__HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE ?__SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE ?IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE ?__HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 ?__HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 ?__HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START ?__HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH ?__HAL_SMBUS_GET_DIR SMBUS_GET_DIR ?__HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE ?__HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE ?__HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED ?__HAL_SPI_1LINE_TX SPI_1LINE_TX ?__HAL_SPI_1LINE_RX SPI_1LINE_RX ?__HAL_SPI_RESET_CRC SPI_RESET_CRC ?__HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE ?__HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION ?__UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE ?__UART_MASK_COMPUTATION UART_MASK_COMPUTATION ?IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD ?IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE ?IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE ?__USART_ENABLE_IT __HAL_USART_ENABLE_IT ?__USART_DISABLE_IT __HAL_USART_DISABLE_IT ?__USART_ENABLE __HAL_USART_ENABLE ?__USART_DISABLE __HAL_USART_DISABLE ?__HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE ?__USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE ?USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE ?USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE ?USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE ?USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE ?USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE ?USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE ?USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE ?USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE ?USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE €__HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT ?__HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT ?__HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG ?__HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG ?__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE ?__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE ?__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE ?__HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT ?__HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT ?__HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG ?__HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG ?__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE ?__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE ?__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE ?__HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT ?__HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT ?__HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT ?__HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG ?__HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG ?__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE ?__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE ?__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE ?__HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT ?HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup ?HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup ?HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo ?HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo ?__HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE ?__HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE ?TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE ?TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT ?__HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE ?__HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN ?__HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER ?__HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER ?__HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER ?__HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD ?__HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD ?__HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION ?__HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION ?__HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER ?__HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER ?__HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE ?__HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE ?TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 ?__HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT ?__HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT ?__HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG ?__HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG ?__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER ?__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER ?__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER ?ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE ?ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE ?IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE ?__HAL_LTDC_LAYER LTDC_LAYER ?__HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG ?SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE ?SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE ?SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE ?SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE ?SAI_STREOMODE SAI_STEREOMODE ?SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY ?SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL ?SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL ?SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL ?SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL ?SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL ?IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE ?SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 ?SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE ?HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE    `    U            ../Drivers/STM32F4xx_HAL_Driver/Inc/  Legacy/stm32_hal_legacy.h     ?        
../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                 V   W   X    __stddef_h  __ARMCLIB_VERSION 5060044 __STDDEF_DECLS  __CLIBNS  __CLIBNS  SNULL TNULL 0 [offsetof(t,memb) ((__CLIBNS size_t)__INTADDR__(&(((t *)0)->memb)))     P    D            C:\Keil_v5\ARM\ARMCC\Bin\..\include\  stddef.h            C:\Keil_v5\ARM\ARMCC\Bin\..\include\stddef.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]          int unsigned int unsigned short long double Pptrdiff_t ? &Psize_t ? .Pwchar_t ? @Pmax_align_t ? _        Z   [   \    __STM32F4xx_HAL_DEF  9UNUSED(X) (void)X ;HAL_MAX_DELAY 0xFFFFFFFFU =HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT)) >HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U) @__HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0U) U__HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U) [__HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U) g__HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U) ?__ALIGN_END  ?__ALIGN_BEGIN __align(4) ?__RAM_FUNC  ?__NOINLINE __attribute__ ( (noinline) )  ?    ?            ../Drivers/STM32F4xx_HAL_Driver/Inc/ ../Drivers/CMSIS/Device/ST/STM32F4xx/Include/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  stm32f4xx_hal_def.h   stm32f4xx.h   Legacy/stm32_hal_legacy.h   stddef.h     X       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ?HAL_OK  HAL_ERROR HAL_BUSY HAL_TIMEOUT  PHAL_StatusTypeDef ? ,?HAL_UNLOCKED  HAL_LOCKED  PHAL_LockTypeDef 5        ^   _   `    __STM32F4xx_HAL_RCC_EX_H  ?RCC_PERIPHCLK_I2S 0x00000001U ÿRCC_PERIPHCLK_RTC 0x00000002U €RCC_PERIPHCLK_PLLI2S 0x00000004U ?RCC_I2SCLKSOURCE_PLLI2S 0x00000000U ?RCC_I2SCLKSOURCE_EXT 0x00000001U ?RCC_MCO2SOURCE_SYSCLK 0x00000000U ?RCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0 ?RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1 ?RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2 ?__HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) ?__HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN)) ?__HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN)) ?__HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN)) ?__HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN)) ?__HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN)) ?__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN)) ?__HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN)) ?__HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN)) ?__HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN)) ?__HAL_RCC_ETHMAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_ETHMACTX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_ETHMACRX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_ETHMACPTP_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_ETH_CLK_ENABLE() do { __HAL_RCC_ETHMAC_CLK_ENABLE(); __HAL_RCC_ETHMACTX_CLK_ENABLE(); __HAL_RCC_ETHMACRX_CLK_ENABLE(); } while(0U) ?__HAL_RCC_ETHMAC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN)) ?__HAL_RCC_ETHMACTX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN)) ?__HAL_RCC_ETHMACRX_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN)) ?__HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN)) ?__HAL_RCC_ETH_CLK_DISABLE() do { __HAL_RCC_ETHMACTX_CLK_DISABLE(); __HAL_RCC_ETHMACRX_CLK_DISABLE(); __HAL_RCC_ETHMAC_CLK_DISABLE(); } while(0U) ?__HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET) ?__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) ?__HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET) ?__HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) ?__HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) ?__HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET) ?__HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET) ?__HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET) ?__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET) ?__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) ?__HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET) ?__HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) ?__HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET) ?__HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET) ?__HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET) ?__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET) ÿ__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN))== RESET) €__HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET) ?__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) ?__HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET) ?__HAL_RCC_ETHMAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET) ?__HAL_RCC_ETHMACTX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET) ?__HAL_RCC_ETHMACRX_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET) ?__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET) ?__HAL_RCC_ETH_IS_CLK_ENABLED() (__HAL_RCC_ETHMAC_IS_CLK_ENABLED() && __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()) ?__HAL_RCC_ETHMAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET) ?__HAL_RCC_ETHMACTX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET) ?__HAL_RCC_ETHMACRX_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET) ?__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET) ?__HAL_RCC_ETH_IS_CLK_DISABLED() (__HAL_RCC_ETHMAC_IS_CLK_DISABLED() && __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()) ?__HAL_RCC_USB_OTG_FS_CLK_ENABLE() do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN)); __HAL_RCC_SYSCFG_CLK_ENABLE(); }while(0U) ?__HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN)) ?__HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN)) ?__HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN)) ?__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET) ?__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET) ?__HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET) ?__HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET) ?__HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET) ?__HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET) ?__HAL_RCC_FSMC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN); UNUSED(tmpreg); } while(0U) €__HAL_RCC_FSMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FSMCEN)) ?__HAL_RCC_FSMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) != RESET) ?__HAL_RCC_FSMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) == RESET) ?__HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN)) ?__HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN)) ?__HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN)) ?__HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN)) ?__HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN)) ?__HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN)) ?__HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN)) ?__HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN)) ?__HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN)) ?__HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN)) ?__HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN)) ?__HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN)) ?__HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN)) ?__HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN)) ?__HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN)) ?__HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN)) ?__HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) ?__HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) ?__HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET) ?__HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) ?__HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET) ?__HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) ?__HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET) ?__HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET) ?__HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET) ?__HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) ?__HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET) ?__HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) ?__HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) ?__HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET) ?__HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET) ?__HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) ?__HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) ?__HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET) ?__HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) ?__HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) ?__HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET) ?__HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) ?__HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET) ?__HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET) ?__HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET) ?__HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET) ?__HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET) ?__HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) ?__HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) ?__HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET) ?__HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET) ?__HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) ?__HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_SDIO_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM10_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_SDIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN)) ?__HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN)) ?__HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN)) ?__HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN)) ÿ__HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN)) €__HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN)) ?__HAL_RCC_SDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET) ?__HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET) ?__HAL_RCC_TIM10_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET) ?__HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET) ?__HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET) ?__HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET) ?__HAL_RCC_SDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET) ?__HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET) ?__HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET) ?__HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET) ?__HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET) ?__HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET) ?__HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST)) ?__HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST)) ?__HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST)) ?__HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST)) ?__HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST)) ?__HAL_RCC_ETHMAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST)) ?__HAL_RCC_USB_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST)) ?__HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST)) ?__HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST)) ?__HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST)) ?__HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST)) ?__HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST)) ?__HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST)) ?__HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST)) ?__HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST)) ?__HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST)) ?__HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU) ?__HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) ?__HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) ?__HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST)) ?__HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST)) ?__HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST)) ?__HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST)) ?__HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST)) ?__HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU) ?__HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) ?__HAL_RCC_FSMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST)) ?__HAL_RCC_FSMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FSMCRST)) ?__HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST)) ?__HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST)) ?__HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST)) ?__HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST)) ?__HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) ?__HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST)) ?__HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST)) ?__HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST)) ?__HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST)) ?__HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST)) ?__HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST)) ?__HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST)) ?__HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) ?__HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST)) ?__HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST)) ?__HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST)) ?__HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST)) ?__HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST)) ?__HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST)) ?__HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST)) ?__HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST)) ?__HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST)) ?__HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST)) ?__HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST)) ?__HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST)) ?__HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST)) ÿ__HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST)) €__HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST)) ?__HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST)) ?__HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST)) ?__HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST)) ?__HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST)) ?__HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST)) ?__HAL_RCC_SDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST)) ?__HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST)) ?__HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST)) ?__HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST)) ?__HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST)) ?__HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST)) ?__HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST)) ?__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN)) ?__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN)) ?__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN)) ?__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN)) ?__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN)) ?__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN)) ?__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN)) ?__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN)) ?__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN)) ?__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN)) ?__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN)) ?__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN)) ?__HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN)) ?__HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN)) ?__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN)) ?__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN)) ?__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN)) ?__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN)) ?__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN)) ?__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN)) ?__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN)) ?__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN)) ?__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN)) ?__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN)) ?__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN)) ?__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN)) ?__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN)) ?__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN)) ?__HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN)) ?__HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN)) ?__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN)) ?__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN)) ?__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN)) ?__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN)) ?__HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) ?__HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN)) ?__HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) ?__HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN)) ?__HAL_RCC_FSMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN)) ?__HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FSMCLPEN)) ?__HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN)) ?__HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN)) ?__HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN)) ?__HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN)) ÿ__HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN)) €__HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN)) ?__HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN)) ?__HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN)) ?__HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN)) ?__HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN)) ?__HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN)) ?__HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN)) ?__HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN)) ?__HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN)) ?__HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN)) ?__HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN)) ?__HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN)) ?__HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN)) ?__HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN)) ?__HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN)) ?__HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN)) ?__HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN)) ?__HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN)) ?__HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN)) ?__HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN)) ?__HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN)) ?__HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN)) ?__HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN)) ?__HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN)) ?__HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN)) ?__HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN)) ?__HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN)) ?__HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN)) ?__HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN)) ?__HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN)) ?__HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN)) ?__HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN)) ?__HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN)) ?__HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN)) ?__HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN)) ?__HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN)) ?__HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN)) ?__HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN)) ?__HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN)) ?__HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__) (RCC->PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos))) ?__HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE) ?__HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE) ?__HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__,__PLLI2SR__) (RCC->PLLI2SCFGR = (((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))) ?__HAL_RCC_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_CFGR_I2SSRC_BB = (__SOURCE__)) ?__HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC))) ?RCC_PLLI2SON_BIT_NUMBER 0x1AU ?RCC_CR_PLLI2SON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U)) ?RCC_CFGR_OFFSET (RCC_OFFSET + 0x08U) ?RCC_I2SSRC_BIT_NUMBER 0x17U ?RCC_CFGR_I2SSRC_BB (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U)) ?PLLI2S_TIMEOUT_VALUE 2U ?PLL_TIMEOUT_VALUE 2U ?IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) ?IS_RCC_PLLI2SN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) ?IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000007U)) ?IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) ?IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))     t    i            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_def.h     ?       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?PLLState Y  # PLLSource Y  #PLLM Y  #PLLN Y  #PLLP Y  #PLLQ Y  # PRCC_PLLInitTypeDef ? I*?PLLI2SN Y  # PLLI2SR Y  # PRCC_PLLI2SInitTypeDef L?*?PeriphClockSelection Y  # PLLI2S s#RTCClockSelection Y  # PRCC_PeriphCLKInitTypeDef ??     b   c   d    __STM32F4xx_HAL_RCC_H  jRCC_OSCILLATORTYPE_NONE 0x00000000U kRCC_OSCILLATORTYPE_HSE 0x00000001U lRCC_OSCILLATORTYPE_HSI 0x00000002U mRCC_OSCILLATORTYPE_LSE 0x00000004U nRCC_OSCILLATORTYPE_LSI 0x00000008U vRCC_HSE_OFF 0x00000000U wRCC_HSE_ON RCC_CR_HSEON xRCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) €RCC_LSE_OFF 0x00000000U ?RCC_LSE_ON RCC_BDCR_LSEON ?RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) ?RCC_HSI_OFF ((uint8_t)0x00) ?RCC_HSI_ON ((uint8_t)0x01) ?RCC_HSICALIBRATION_DEFAULT 0x10U ?RCC_LSI_OFF ((uint8_t)0x00) ?RCC_LSI_ON ((uint8_t)0x01) ?RCC_PLL_NONE ((uint8_t)0x00) ?RCC_PLL_OFF ((uint8_t)0x01) ?RCC_PLL_ON ((uint8_t)0x02) ?RCC_PLLP_DIV2 0x00000002U ?RCC_PLLP_DIV4 0x00000004U ?RCC_PLLP_DIV6 0x00000006U ?RCC_PLLP_DIV8 0x00000008U ?RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI ?RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE ?RCC_CLOCKTYPE_SYSCLK 0x00000001U ?RCC_CLOCKTYPE_HCLK 0x00000002U ?RCC_CLOCKTYPE_PCLK1 0x00000004U ?RCC_CLOCKTYPE_PCLK2 0x00000008U ?RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI ?RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE ?RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL ?RCC_SYSCLKSOURCE_PLLRCLK ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1)) ?RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI ?RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE ?RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL ?RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1)) ?RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 ?RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2 ?RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 ?RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 ?RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16 ?RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64 ?RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128 ?RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 ?RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512 ?RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 ?RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 ?RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 ?RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 ?RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16 ?RCC_RTCCLKSOURCE_NO_CLK 0x00000000U ?RCC_RTCCLKSOURCE_LSE 0x00000100U ÿRCC_RTCCLKSOURCE_LSI 0x00000200U €RCC_RTCCLKSOURCE_HSE_DIVX 0x00000300U ?RCC_RTCCLKSOURCE_HSE_DIV2 0x00020300U ?RCC_RTCCLKSOURCE_HSE_DIV3 0x00030300U ?RCC_RTCCLKSOURCE_HSE_DIV4 0x00040300U ?RCC_RTCCLKSOURCE_HSE_DIV5 0x00050300U ?RCC_RTCCLKSOURCE_HSE_DIV6 0x00060300U ?RCC_RTCCLKSOURCE_HSE_DIV7 0x00070300U ?RCC_RTCCLKSOURCE_HSE_DIV8 0x00080300U ?RCC_RTCCLKSOURCE_HSE_DIV9 0x00090300U ?RCC_RTCCLKSOURCE_HSE_DIV10 0x000A0300U ?RCC_RTCCLKSOURCE_HSE_DIV11 0x000B0300U ?RCC_RTCCLKSOURCE_HSE_DIV12 0x000C0300U ?RCC_RTCCLKSOURCE_HSE_DIV13 0x000D0300U ?RCC_RTCCLKSOURCE_HSE_DIV14 0x000E0300U ?RCC_RTCCLKSOURCE_HSE_DIV15 0x000F0300U ?RCC_RTCCLKSOURCE_HSE_DIV16 0x00100300U ?RCC_RTCCLKSOURCE_HSE_DIV17 0x00110300U ?RCC_RTCCLKSOURCE_HSE_DIV18 0x00120300U ?RCC_RTCCLKSOURCE_HSE_DIV19 0x00130300U ?RCC_RTCCLKSOURCE_HSE_DIV20 0x00140300U ?RCC_RTCCLKSOURCE_HSE_DIV21 0x00150300U ?RCC_RTCCLKSOURCE_HSE_DIV22 0x00160300U ?RCC_RTCCLKSOURCE_HSE_DIV23 0x00170300U ?RCC_RTCCLKSOURCE_HSE_DIV24 0x00180300U ?RCC_RTCCLKSOURCE_HSE_DIV25 0x00190300U ?RCC_RTCCLKSOURCE_HSE_DIV26 0x001A0300U ?RCC_RTCCLKSOURCE_HSE_DIV27 0x001B0300U ?RCC_RTCCLKSOURCE_HSE_DIV28 0x001C0300U ?RCC_RTCCLKSOURCE_HSE_DIV29 0x001D0300U ?RCC_RTCCLKSOURCE_HSE_DIV30 0x001E0300U ?RCC_RTCCLKSOURCE_HSE_DIV31 0x001F0300U ?RCC_MCO1 0x00000000U ?RCC_MCO2 0x00000001U ?RCC_MCO1SOURCE_HSI 0x00000000U ?RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0 ?RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1 ?RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1 ?RCC_MCODIV_1 0x00000000U ?RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2 ?RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2) ?RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) ?RCC_MCODIV_5 RCC_CFGR_MCO1PRE ?RCC_IT_LSIRDY ((uint8_t)0x01) ?RCC_IT_LSERDY ((uint8_t)0x02) ?RCC_IT_HSIRDY ((uint8_t)0x04) ?RCC_IT_HSERDY ((uint8_t)0x08) ?RCC_IT_PLLRDY ((uint8_t)0x10) ?RCC_IT_PLLI2SRDY ((uint8_t)0x20) ?RCC_IT_CSS ((uint8_t)0x80) ?RCC_FLAG_HSIRDY ((uint8_t)0x21) ?RCC_FLAG_HSERDY ((uint8_t)0x31) ?RCC_FLAG_PLLRDY ((uint8_t)0x39) ?RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B) ?RCC_FLAG_LSERDY ((uint8_t)0x41) ?RCC_FLAG_LSIRDY ((uint8_t)0x61) ?RCC_FLAG_BORRST ((uint8_t)0x79) ?RCC_FLAG_PINRST ((uint8_t)0x7A) ?RCC_FLAG_PORRST ((uint8_t)0x7B) ?RCC_FLAG_SFTRST ((uint8_t)0x7C) ?RCC_FLAG_IWDGRST ((uint8_t)0x7D) ?RCC_FLAG_WWDGRST ((uint8_t)0x7E) ?RCC_FLAG_LPWRRST ((uint8_t)0x7F) €__HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN)) ?__HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN)) ?__HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN)) ?__HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN)) ?__HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN)) ?__HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN)) ?__HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET) ?__HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET) ?__HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET) ?__HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET) ?__HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) != RESET) ?__HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET) ?__HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) == RESET) ?__HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) == RESET) ?__HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET) ?__HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET) ?__HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET) ?__HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET) ?__HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN)) ?__HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN)) ?__HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN)) ?__HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN)) ?__HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN)) ?__HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN)) ?__HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN)) ?__HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET) ?__HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET) ?__HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET) ?__HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET) ?__HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET) ?__HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET) ?__HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET) ?__HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET) ?__HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET) ?__HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET) ?__HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET) ?__HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET) ?__HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET) ?__HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET) ?__HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0U) ?__HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN)) ?__HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN)) ?__HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN)) ?__HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN)) ?__HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN)) ?__HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN)) ?__HAL_RCC_TIM9_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN)) ?__HAL_RCC_TIM11_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN)) ?__HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET) ÿ__HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET) €__HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET) ?__HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET) ?__HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET) ?__HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET) ?__HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET) ?__HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET) ?__HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET) ?__HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET) ?__HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET) ?__HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET) ?__HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET) ?__HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET) ?__HAL_RCC_TIM9_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET) ?__HAL_RCC_TIM11_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET) ?__HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU) ?__HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST)) ?__HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST)) ?__HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST)) ?__HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST)) ?__HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) ?__HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) ?__HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) ?__HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST)) ?__HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST)) ?__HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST)) ?__HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST)) ?__HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST)) ?__HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST)) ?__HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU) ?__HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST)) ?__HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST)) ?__HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST)) ?__HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST)) ?__HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST)) ?__HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST)) ?__HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST)) ?__HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U) ?__HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST)) ?__HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST)) ?__HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST)) ?__HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST)) ?__HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST)) ?__HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST)) ?__HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST)) ?__HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU) ?__HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST)) ?__HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST)) ?__HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST)) ?__HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST)) ?__HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST)) ?__HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST)) ?__HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST)) ?__HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST)) ?__HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) ?__HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST)) ?__HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST)) ?__HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST)) ?__HAL_RCC_ADC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST)) ?__HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST)) ?__HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST)) ?__HAL_RCC_TIM9_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST)) ?__HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST)) ?__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN)) ?__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN)) ?__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN)) ?__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN)) ?__HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) ?__HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) ?__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN)) ?__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN)) ?__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN)) ?__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN)) ?__HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN)) ?__HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN)) ÿ__HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN)) €__HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN)) ?__HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN)) ?__HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN)) ?__HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN)) ?__HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN)) ?__HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN)) ?__HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN)) ?__HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN)) ?__HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN)) ?__HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN)) ?__HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN)) ?__HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN)) ?__HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN)) ?__HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN)) ?__HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN)) ?__HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN)) ?__HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN)) ?__HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN)) ?__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN)) ?__HAL_RCC_TIM9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN)) ?__HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN)) ?__HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN)) ?__HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN)) ?__HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN)) ?__HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN)) ?__HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN)) ?__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN)) ?__HAL_RCC_TIM9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN)) ?__HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN)) ?__HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE) ?__HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE) ?__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos)) ?__HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE) ?__HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE) ?__HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0U) ?__HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0U) ?__HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE) ?__HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE) ?__HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) ?__HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); } while(0U) ?__HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) ?__HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL) ?__HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE) ?__HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE) ?__HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE) ?__HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE) ?__HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__)) ?__HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__)) ?__HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__)) ?__HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS) ?__HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)) ?__HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) ?__HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U))); ?__HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__)) ?__HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__))) ?__HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__)) ?__HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__)) ?__HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF) ?RCC_FLAG_MASK ((uint8_t)0x1FU) ?__HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR :((((__FLAG__) >> 5U) == 3U)? RCC->CSR :RCC->CIR))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) ?RCC_OFFSET (RCC_BASE - PERIPH_BASE) ?RCC_CR_OFFSET (RCC_OFFSET + 0x00U) ?RCC_HSION_BIT_NUMBER 0x00U ?RCC_CR_HSION_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U)) ?RCC_CSSON_BIT_NUMBER 0x13U ?RCC_CR_CSSON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)) ?RCC_PLLON_BIT_NUMBER 0x18U ?RCC_CR_PLLON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)) ?RCC_BDCR_OFFSET (RCC_OFFSET + 0x70U) ?RCC_RTCEN_BIT_NUMBER 0x0FU ?RCC_BDCR_RTCEN_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)) ?RCC_BDRST_BIT_NUMBER 0x10U ?RCC_BDCR_BDRST_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)) ?RCC_CSR_OFFSET (RCC_OFFSET + 0x74U) ?RCC_LSION_BIT_NUMBER 0x00U ?RCC_CSR_LSION_BB (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U)) ?RCC_CR_BYTE2_ADDRESS 0x40023802U ?RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x01U)) ?RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x02U)) ?RCC_BDCR_BYTE0_ADDRESS (PERIPH_BASE + RCC_BDCR_OFFSET) ?RCC_DBP_TIMEOUT_VALUE 2U ?RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT ?HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT ?HSI_TIMEOUT_VALUE 2U ?LSI_TIMEOUT_VALUE 2U ?CLOCKSWITCH_TIMEOUT_VALUE 5000U ?IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U) ?IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS)) ?IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS)) ?IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON)) ?IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON)) ?IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON)) ?IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE)) ?IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK)) ?IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31)) ?IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63U) ?IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U)) ?IS_RCC_PLLQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) ?IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512)) ?IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 15U)) ?IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16)) ?IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) ?IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK)) ?IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5)) ?IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1FU)    ?    €            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stm32f4xx_hal_rcc_ex.h            
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?0OscillatorType Y  # HSEState Y  #LSEState Y  #HSIState Y  #HSICalibrationValue Y  #LSIState Y  #PLL 2  # PRCC_OscInitTypeDef ? F*?ClockType Y  # SYSCLKSource Y  #AHBCLKDivider Y  #APB1CLKDivider Y  #APB2CLKDivider Y  # PRCC_ClkInitTypeDef v\      f   g   h    __STM32F4xx_HAL_GPIO_EX_H  ?GPIO_AF0_RTC_50Hz ((uint8_t)0x00) ?GPIO_AF0_MCO ((uint8_t)0x00) ?GPIO_AF0_TAMPER ((uint8_t)0x00) ?GPIO_AF0_SWJ ((uint8_t)0x00) ?GPIO_AF0_TRACE ((uint8_t)0x00) ?GPIO_AF1_TIM1 ((uint8_t)0x01) ?GPIO_AF1_TIM2 ((uint8_t)0x01) ?GPIO_AF2_TIM3 ((uint8_t)0x02) ?GPIO_AF2_TIM4 ((uint8_t)0x02) ?GPIO_AF2_TIM5 ((uint8_t)0x02) ?GPIO_AF3_TIM8 ((uint8_t)0x03) ?GPIO_AF3_TIM9 ((uint8_t)0x03) ?GPIO_AF3_TIM10 ((uint8_t)0x03) ?GPIO_AF3_TIM11 ((uint8_t)0x03) ?GPIO_AF4_I2C1 ((uint8_t)0x04) ?GPIO_AF4_I2C2 ((uint8_t)0x04) ?GPIO_AF4_I2C3 ((uint8_t)0x04) ?GPIO_AF5_SPI1 ((uint8_t)0x05) ?GPIO_AF5_SPI2 ((uint8_t)0x05) ?GPIO_AF5_I2S3ext ((uint8_t)0x05) ?GPIO_AF6_SPI3 ((uint8_t)0x06) ?GPIO_AF6_I2S2ext ((uint8_t)0x06) ?GPIO_AF7_USART1 ((uint8_t)0x07) ?GPIO_AF7_USART2 ((uint8_t)0x07) ?GPIO_AF7_USART3 ((uint8_t)0x07) ?GPIO_AF7_I2S3ext ((uint8_t)0x07) ?GPIO_AF8_UART4 ((uint8_t)0x08) ?GPIO_AF8_UART5 ((uint8_t)0x08) ?GPIO_AF8_USART6 ((uint8_t)0x08) ?GPIO_AF9_CAN1 ((uint8_t)0x09) ?GPIO_AF9_CAN2 ((uint8_t)0x09) ?GPIO_AF9_TIM12 ((uint8_t)0x09) ?GPIO_AF9_TIM13 ((uint8_t)0x09) ?GPIO_AF9_TIM14 ((uint8_t)0x09) ?GPIO_AF10_OTG_FS ((uint8_t)0x0A) ?GPIO_AF10_OTG_HS ((uint8_t)0x0A) ?GPIO_AF11_ETH ((uint8_t)0x0B) ?GPIO_AF12_FSMC ((uint8_t)0x0C) ?GPIO_AF12_OTG_HS_FS ((uint8_t)0x0C) ?GPIO_AF12_SDIO ((uint8_t)0x0C) ?GPIO_AF13_DCMI ((uint8_t)0x0D) €GPIO_AF15_EVENTOUT ((uint8_t)0x0F) ?GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : ((__GPIOx__) == (GPIOH))? 7U : 8U) ?IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF0_TAMPER) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF12_FSMC) || ((AF) == GPIO_AF15_EVENTOUT))   t    j            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_def.h     ?        
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM               j   k   l    __STM32F4xx_HAL_GPIO_H  UGPIO_PIN_0 ((uint16_t)0x0001) VGPIO_PIN_1 ((uint16_t)0x0002) WGPIO_PIN_2 ((uint16_t)0x0004) XGPIO_PIN_3 ((uint16_t)0x0008) YGPIO_PIN_4 ((uint16_t)0x0010) ZGPIO_PIN_5 ((uint16_t)0x0020) [GPIO_PIN_6 ((uint16_t)0x0040) \GPIO_PIN_7 ((uint16_t)0x0080) ]GPIO_PIN_8 ((uint16_t)0x0100) ^GPIO_PIN_9 ((uint16_t)0x0200) _GPIO_PIN_10 ((uint16_t)0x0400) `GPIO_PIN_11 ((uint16_t)0x0800) aGPIO_PIN_12 ((uint16_t)0x1000) bGPIO_PIN_13 ((uint16_t)0x2000) cGPIO_PIN_14 ((uint16_t)0x4000) dGPIO_PIN_15 ((uint16_t)0x8000) eGPIO_PIN_All ((uint16_t)0xFFFF) gGPIO_PIN_MASK 0x0000FFFFU uGPIO_MODE_INPUT MODE_INPUT vGPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP) wGPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD) xGPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP) yGPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD) {GPIO_MODE_ANALOG MODE_ANALOG }GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING) ~GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING) GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING) ?GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING) ?GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING) ?GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING) ?GPIO_SPEED_FREQ_LOW 0x00000000U ?GPIO_SPEED_FREQ_MEDIUM 0x00000001U ?GPIO_SPEED_FREQ_HIGH 0x00000002U ?GPIO_SPEED_FREQ_VERY_HIGH 0x00000003U ?GPIO_NOPULL 0x00000000U ?GPIO_PULLUP 0x00000001U ?GPIO_PULLDOWN 0x00000002U ?__HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) ?__HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) ?__HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) ?__HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) ?__HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__)) ??GPIO_MODE_Pos 0U ÿGPIO_MODE (0x3UL << GPIO_MODE_Pos) €MODE_INPUT (0x0UL << GPIO_MODE_Pos) ?MODE_OUTPUT (0x1UL << GPIO_MODE_Pos) ?MODE_AF (0x2UL << GPIO_MODE_Pos) ?MODE_ANALOG (0x3UL << GPIO_MODE_Pos) ?OUTPUT_TYPE_Pos 4U ?OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos) ?OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos) ?OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos) ?EXTI_MODE_Pos 16U ?EXTI_MODE (0x3UL << EXTI_MODE_Pos) ?EXTI_IT (0x1UL << EXTI_MODE_Pos) ?EXTI_EVT (0x2UL << EXTI_MODE_Pos) ?TRIGGER_MODE_Pos 20U ?TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos) ?TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos) ?TRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos) ?IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) ?IS_GPIO_PIN(PIN) (((((uint32_t)PIN) & GPIO_PIN_MASK ) != 0x00U) && ((((uint32_t)PIN) & ~GPIO_PIN_MASK) == 0x00U)) ?IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG)) ?IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH)) ?IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN))     ?    ?            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_gpio.h   stm32f4xx_hal_def.h   stm32f4xx_hal_gpio_ex.h     p       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?Pin Y  # Mode Y  #Pull Y  #Speed Y  #Alternate Y  # PGPIO_InitTypeDef ? >?GPIO_PIN_RESET  GPIO_PIN_SET  PGPIO_PinState 6G     n   o   p    STM32f4xx_HAL_EXTI_H  VEXTI_LINE_0 (EXTI_GPIO | 0x00u) WEXTI_LINE_1 (EXTI_GPIO | 0x01u) XEXTI_LINE_2 (EXTI_GPIO | 0x02u) YEXTI_LINE_3 (EXTI_GPIO | 0x03u) ZEXTI_LINE_4 (EXTI_GPIO | 0x04u) [EXTI_LINE_5 (EXTI_GPIO | 0x05u) \EXTI_LINE_6 (EXTI_GPIO | 0x06u) ]EXTI_LINE_7 (EXTI_GPIO | 0x07u) ^EXTI_LINE_8 (EXTI_GPIO | 0x08u) _EXTI_LINE_9 (EXTI_GPIO | 0x09u) `EXTI_LINE_10 (EXTI_GPIO | 0x0Au) aEXTI_LINE_11 (EXTI_GPIO | 0x0Bu) bEXTI_LINE_12 (EXTI_GPIO | 0x0Cu) cEXTI_LINE_13 (EXTI_GPIO | 0x0Du) dEXTI_LINE_14 (EXTI_GPIO | 0x0Eu) eEXTI_LINE_15 (EXTI_GPIO | 0x0Fu) fEXTI_LINE_16 (EXTI_CONFIG | 0x10u) gEXTI_LINE_17 (EXTI_CONFIG | 0x11u) iEXTI_LINE_18 (EXTI_CONFIG | 0x12u) nEXTI_LINE_19 (EXTI_CONFIG | 0x13u) sEXTI_LINE_20 (EXTI_CONFIG | 0x14u) wEXTI_LINE_21 (EXTI_CONFIG | 0x15u) xEXTI_LINE_22 (EXTI_CONFIG | 0x16u) ?EXTI_MODE_NONE 0x00000000u ?EXTI_MODE_INTERRUPT 0x00000001u ?EXTI_MODE_EVENT 0x00000002u ?EXTI_TRIGGER_NONE 0x00000000u ?EXTI_TRIGGER_RISING 0x00000001u ?EXTI_TRIGGER_FALLING 0x00000002u ?EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) ?EXTI_GPIOA 0x00000000u ?EXTI_GPIOB 0x00000001u ?EXTI_GPIOC 0x00000002u ?EXTI_GPIOD 0x00000003u ?EXTI_GPIOE 0x00000004u ?EXTI_GPIOF 0x00000005u ?EXTI_GPIOG 0x00000006u ?EXTI_GPIOH 0x00000007u ?EXTI_GPIOI 0x00000008u ?EXTI_PROPERTY_SHIFT 24u ?EXTI_CONFIG (0x02uL << EXTI_PROPERTY_SHIFT) ?EXTI_GPIO ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) ?EXTI_RESERVED (0x08uL << EXTI_PROPERTY_SHIFT) ?EXTI_PROPERTY_MASK (EXTI_CONFIG | EXTI_GPIO) ?EXTI_PIN_MASK 0x0000001Fu ?EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) ?EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) ?EXTI_LINE_NB 23UL ?IS_EXTI_LINE(__EXTI_LINE__) ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_PIN_MASK)) == 0x00u) && ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) && (((__EXTI_LINE__) & EXTI_PIN_MASK) < EXTI_LINE_NB)) ?IS_EXTI_MODE(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_MODE_MASK) != 0x00u) && (((__EXTI_LINE__) & ~EXTI_MODE_MASK) == 0x00u)) ?IS_EXTI_TRIGGER(__EXTI_LINE__) (((__EXTI_LINE__) & ~EXTI_TRIGGER_MASK) == 0x00u) ÿIS_EXTI_PENDING_EDGE(__EXTI_LINE__) ((__EXTI_LINE__) == EXTI_TRIGGER_RISING_FALLING) ?IS_EXTI_CONFIG_LINE(__EXTI_LINE__) (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00u) ?IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || ((__PORT__) == EXTI_GPIOB) || ((__PORT__) == EXTI_GPIOC) || ((__PORT__) == EXTI_GPIOD) || ((__PORT__) == EXTI_GPIOE) || ((__PORT__) == EXTI_GPIOF) || ((__PORT__) == EXTI_GPIOG) || ((__PORT__) == EXTI_GPIOH) || ((__PORT__) == EXTI_GPIOI)) ?IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16U)     p    g            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_exti.h   stm32f4xx_hal_def.h     ?       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ?HAL_EXTI_COMMON_CB_ID   PEXTI_CallbackIDTypeDef ? /*?Line Y  # O? "PendingCallback  # PEXTI_HandleTypeDef 
8*?Line Y  # Mode Y  #Trigger Y  #GPIOSel Y  # PEXTI_ConfigTypeDef VH        r   s   t    __STM32F4xx_HAL_DMA_EX_H      t    i            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_def.h            
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ?MEMORY0  MEMORY1  PHAL_DMA_MemoryTypeDef ? 3       v   w   x    __STM32F4xx_HAL_DMA_H  ?HAL_DMA_ERROR_NONE 0x00000000U ?HAL_DMA_ERROR_TE 0x00000001U ?HAL_DMA_ERROR_FE 0x00000002U ?HAL_DMA_ERROR_DME 0x00000004U ?HAL_DMA_ERROR_TIMEOUT 0x00000020U ?HAL_DMA_ERROR_PARAM 0x00000040U ?HAL_DMA_ERROR_NO_XFER 0x00000080U ?HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U ?DMA_CHANNEL_0 0x00000000U ?DMA_CHANNEL_1 0x02000000U ?DMA_CHANNEL_2 0x04000000U ?DMA_CHANNEL_3 0x06000000U ?DMA_CHANNEL_4 0x08000000U ?DMA_CHANNEL_5 0x0A000000U ?DMA_CHANNEL_6 0x0C000000U ?DMA_CHANNEL_7 0x0E000000U ?DMA_PERIPH_TO_MEMORY 0x00000000U ?DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) ?DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) ?DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) ?DMA_PINC_DISABLE 0x00000000U ?DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) ?DMA_MINC_DISABLE 0x00000000U ?DMA_PDATAALIGN_BYTE 0x00000000U ?DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) ?DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) ?DMA_MDATAALIGN_BYTE 0x00000000U ?DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) ?DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) ?DMA_NORMAL 0x00000000U ?DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) ?DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) ?DMA_PRIORITY_LOW 0x00000000U ?DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) ?DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) ?DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL) ?DMA_FIFOMODE_DISABLE 0x00000000U ?DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) ?DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000U ?DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) ?DMA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1) ?DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) ?DMA_MBURST_SINGLE 0x00000000U ?DMA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0) ?DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) ?DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST) ?DMA_PBURST_SINGLE 0x00000000U ?DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) ?DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1) ?DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST) ?DMA_IT_TC ((uint32_t)DMA_SxCR_TCIE) ?DMA_IT_HT ((uint32_t)DMA_SxCR_HTIE) ?DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) ?DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) ?DMA_IT_FE 0x00000080U ?DMA_FLAG_FEIF0_4 0x00000001U ?DMA_FLAG_DMEIF0_4 0x00000004U ?DMA_FLAG_TEIF0_4 0x00000008U ?DMA_FLAG_HTIF0_4 0x00000010U ?DMA_FLAG_TCIF0_4 0x00000020U ?DMA_FLAG_FEIF1_5 0x00000040U ?DMA_FLAG_DMEIF1_5 0x00000100U ?DMA_FLAG_TEIF1_5 0x00000200U ?DMA_FLAG_HTIF1_5 0x00000400U ?DMA_FLAG_TCIF1_5 0x00000800U ?DMA_FLAG_FEIF2_6 0x00010000U ?DMA_FLAG_DMEIF2_6 0x00040000U ?DMA_FLAG_TEIF2_6 0x00080000U ?DMA_FLAG_HTIF2_6 0x00100000U ?DMA_FLAG_TCIF2_6 0x00200000U ?DMA_FLAG_FEIF3_7 0x00400000U ?DMA_FLAG_DMEIF3_7 0x01000000U ?DMA_FLAG_TEIF3_7 0x02000000U ?DMA_FLAG_HTIF3_7 0x04000000U ?DMA_FLAG_TCIF3_7 0x08000000U ?__HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) ?__HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS))) ?__HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN) ?__HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN) ?__HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7) ?__HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7) ?__HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7) ?__HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7) ?__HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7) ?__HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__))) ?__HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) ?__HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__))) ?__HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__))) ?__HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__))) ?__HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__)) ?__HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR) ÿ?IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7)) ?IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) ?IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) ?IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) ?IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) ?IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) ?IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD )) ?IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL)) ?IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) ?IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE)) ?IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) ÿIS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16)) ?IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16))    ?    €            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_dma.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma_ex.h     ?       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         uvoid "? "?tY  PDMA_InitTypeDef t`PHAL_DMA_StateTypeDef gnPHAL_DMA_LevelCompleteTypeDef ?wPHAL_DMA_CallbackIDTypeDef .?PDMA_HandleTypeDef ??*?0Channel Y  # Direction Y  #PeriphInc Y  #MemInc Y  #PeriphDataAlignment Y  #MemDataAlignment Y  #Mode Y  #Priority Y  #FIFOMode Y  # FIFOThreshold Y  #$MemBurst Y  #(PeriphBurst Y  #, ?HAL_DMA_STATE_RESET  HAL_DMA_STATE_READY HAL_DMA_STATE_BUSY HAL_DMA_STATE_TIMEOUT HAL_DMA_STATE_ERROR HAL_DMA_STATE_ABORT  ?HAL_DMA_FULL_TRANSFER  HAL_DMA_HALF_TRANSFER  ?HAL_DMA_XFER_CPLT_CB_ID  HAL_DMA_XFER_HALFCPLT_CB_ID HAL_DMA_XFER_M1CPLT_CB_ID HAL_DMA_XFER_M1HALFCPLT_CB_ID HAL_DMA_XFER_ERROR_CB_ID HAL_DMA_XFER_ABORT_CB_ID HAL_DMA_XFER_ALL_CB_ID  )?__DMA_HandleTypeDef `Instance ?# Init ? #Lock @  #4State ?#5Parent ? #8O?%?  "ZXferCpltCallback b#<O?%?  "~XferHalfCpltCallback ?#@O?%?  "?XferM1CpltCallback ?#DO?%?  "?XferM1HalfCpltCallback ?#HO?%?  "?XferErrorCallback ?#LO?%?  "XferAbortCallback ##PErrorCode ? #TStreamBaseAddress Y  #XStreamIndex Y  #\ "?  t?        z   {   |    __STM32F4xx_HAL_CORTEX_H  XNVIC_PRIORITYGROUP_0 0x00000007U ZNVIC_PRIORITYGROUP_1 0x00000006U \NVIC_PRIORITYGROUP_2 0x00000005U ^NVIC_PRIORITYGROUP_3 0x00000004U `NVIC_PRIORITYGROUP_4 0x00000003U iSYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U jSYSTICK_CLKSOURCE_HCLK 0x00000004U tMPU_HFNMI_PRIVDEF_NONE 0x00000000U uMPU_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk vMPU_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk wMPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) €MPU_REGION_ENABLE ((uint8_t)0x01) ?MPU_REGION_DISABLE ((uint8_t)0x00) ?MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) ?MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) ?MPU_ACCESS_SHAREABLE ((uint8_t)0x01) ?MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) ?MPU_ACCESS_CACHEABLE ((uint8_t)0x01) ?MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) ?MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) ?MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) ?MPU_TEX_LEVEL0 ((uint8_t)0x00) ?MPU_TEX_LEVEL1 ((uint8_t)0x01) ?MPU_TEX_LEVEL2 ((uint8_t)0x02) ?MPU_REGION_SIZE_32B ((uint8_t)0x04) ?MPU_REGION_SIZE_64B ((uint8_t)0x05) ?MPU_REGION_SIZE_128B ((uint8_t)0x06) ?MPU_REGION_SIZE_256B ((uint8_t)0x07) ?MPU_REGION_SIZE_512B ((uint8_t)0x08) ?MPU_REGION_SIZE_1KB ((uint8_t)0x09) ?MPU_REGION_SIZE_2KB ((uint8_t)0x0A) ?MPU_REGION_SIZE_4KB ((uint8_t)0x0B) ?MPU_REGION_SIZE_8KB ((uint8_t)0x0C) ?MPU_REGION_SIZE_16KB ((uint8_t)0x0D) ?MPU_REGION_SIZE_32KB ((uint8_t)0x0E) ?MPU_REGION_SIZE_64KB ((uint8_t)0x0F) ?MPU_REGION_SIZE_128KB ((uint8_t)0x10) ?MPU_REGION_SIZE_256KB ((uint8_t)0x11) ?MPU_REGION_SIZE_512KB ((uint8_t)0x12) ?MPU_REGION_SIZE_1MB ((uint8_t)0x13) ?MPU_REGION_SIZE_2MB ((uint8_t)0x14) ?MPU_REGION_SIZE_4MB ((uint8_t)0x15) ?MPU_REGION_SIZE_8MB ((uint8_t)0x16) ?MPU_REGION_SIZE_16MB ((uint8_t)0x17) ?MPU_REGION_SIZE_32MB ((uint8_t)0x18) ?MPU_REGION_SIZE_64MB ((uint8_t)0x19) ?MPU_REGION_SIZE_128MB ((uint8_t)0x1A) ?MPU_REGION_SIZE_256MB ((uint8_t)0x1B) ?MPU_REGION_SIZE_512MB ((uint8_t)0x1C) ?MPU_REGION_SIZE_1GB ((uint8_t)0x1D) ?MPU_REGION_SIZE_2GB ((uint8_t)0x1E) ?MPU_REGION_SIZE_4GB ((uint8_t)0x1F) ?MPU_REGION_NO_ACCESS ((uint8_t)0x00) ?MPU_REGION_PRIV_RW ((uint8_t)0x01) ?MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) ?MPU_REGION_FULL_ACCESS ((uint8_t)0x03) ?MPU_REGION_PRIV_RO ((uint8_t)0x05) ?MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) ?MPU_REGION_NUMBER0 ((uint8_t)0x00) ?MPU_REGION_NUMBER1 ((uint8_t)0x01) ?MPU_REGION_NUMBER2 ((uint8_t)0x02) ?MPU_REGION_NUMBER3 ((uint8_t)0x03) ?MPU_REGION_NUMBER4 ((uint8_t)0x04) ?MPU_REGION_NUMBER5 ((uint8_t)0x05) ?MPU_REGION_NUMBER6 ((uint8_t)0x06) ?MPU_REGION_NUMBER7 ((uint8_t)0x07) ?IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4)) ?IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) ?IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) ?IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= (IRQn_Type)0x00U) ?IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) ?IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE)) ?IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) ?IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) ?IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) ?IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) ?IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2)) ?IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO)) ?IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7)) ?IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB)) €IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FF)   t    i            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_cortex.h   stm32f4xx_hal_def.h     ?       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?Enable :  # Number :  #BaseAddress Y  #Size :  #SubRegionDisable :  #	TypeExtField :  #
AccessPermission :  #DisableExec :  #IsShareable :  #IsCacheable :  #IsBufferable :  # PMPU_Region_InitTypeDef ? E      ~      €    __STM32F4xx_LL_ADC_H  7ADC_SQR1_REGOFFSET 0x00000000UL 8ADC_SQR2_REGOFFSET 0x00000100UL 9ADC_SQR3_REGOFFSET 0x00000200UL :ADC_SQR4_REGOFFSET 0x00000300UL <ADC_REG_SQRX_REGOFFSET_MASK (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET) =ADC_REG_RANK_ID_SQRX_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0) AADC_REG_RANK_1_SQRX_BITOFFSET_POS ( 0UL) BADC_REG_RANK_2_SQRX_BITOFFSET_POS ( 5UL) CADC_REG_RANK_3_SQRX_BITOFFSET_POS (10UL) DADC_REG_RANK_4_SQRX_BITOFFSET_POS (15UL) EADC_REG_RANK_5_SQRX_BITOFFSET_POS (20UL) FADC_REG_RANK_6_SQRX_BITOFFSET_POS (25UL) GADC_REG_RANK_7_SQRX_BITOFFSET_POS ( 0UL) HADC_REG_RANK_8_SQRX_BITOFFSET_POS ( 5UL) IADC_REG_RANK_9_SQRX_BITOFFSET_POS (10UL) JADC_REG_RANK_10_SQRX_BITOFFSET_POS (15UL) KADC_REG_RANK_11_SQRX_BITOFFSET_POS (20UL) LADC_REG_RANK_12_SQRX_BITOFFSET_POS (25UL) MADC_REG_RANK_13_SQRX_BITOFFSET_POS ( 0UL) NADC_REG_RANK_14_SQRX_BITOFFSET_POS ( 5UL) OADC_REG_RANK_15_SQRX_BITOFFSET_POS (10UL) PADC_REG_RANK_16_SQRX_BITOFFSET_POS (15UL) ZADC_JDR1_REGOFFSET 0x00000000UL [ADC_JDR2_REGOFFSET 0x00000100UL \ADC_JDR3_REGOFFSET 0x00000200UL ]ADC_JDR4_REGOFFSET 0x00000300UL aADC_JOFR1_REGOFFSET 0x00000000UL bADC_JOFR2_REGOFFSET 0x00001000UL cADC_JOFR3_REGOFFSET 0x00002000UL dADC_JOFR4_REGOFFSET 0x00003000UL fADC_INJ_JDRX_REGOFFSET_MASK (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET) gADC_INJ_JOFRX_REGOFFSET_MASK (ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET) hADC_INJ_RANK_ID_JSQR_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0) nADC_REG_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_EXTEN_0) sADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTSEL) >> (4UL * 0UL)) | ((ADC_CR2_EXTSEL) >> (4UL * 1UL)) | ((ADC_CR2_EXTSEL) >> (4UL * 2UL)) | ((ADC_CR2_EXTSEL) >> (4UL * 3UL))) {ADC_REG_TRIG_EDGE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTEN) >> (4UL * 0UL)) | ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 1UL)) | ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 2UL)) | ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 3UL))) ?ADC_REG_TRIG_EXTSEL_BITOFFSET_POS (24UL) ?ADC_REG_TRIG_EXTEN_BITOFFSET_POS (28UL) ?ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_JEXTEN_0) ?ADC_INJ_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_JEXTSEL) >> (4UL * 0UL)) | ((ADC_CR2_JEXTSEL) >> (4UL * 1UL)) | ((ADC_CR2_JEXTSEL) >> (4UL * 2UL)) | ((ADC_CR2_JEXTSEL) >> (4UL * 3UL))) ?ADC_INJ_TRIG_EDGE_MASK (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_CR2_JEXTEN) >> (4UL * 0UL)) | ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 1UL)) | ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 2UL)) | ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4UL * 3UL))) ?ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS (16UL) ?ADC_INJ_TRIG_EXTEN_BITOFFSET_POS (20UL) ?ADC_CHANNEL_ID_NUMBER_MASK (ADC_CR1_AWDCH) ?ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ( 0UL) ?ADC_CHANNEL_ID_MASK (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK) ?ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 0x0000001FU ?ADC_CHANNEL_ID_INTERNAL_CH 0x80000000UL ?ADC_CHANNEL_ID_INTERNAL_CH_2 0x40000000UL ?ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT 0x10000000U ?ADC_CHANNEL_ID_INTERNAL_CH_MASK (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT) ?ADC_SMPR1_REGOFFSET 0x00000000UL ?ADC_SMPR2_REGOFFSET 0x02000000UL ?ADC_CHANNEL_SMPRX_REGOFFSET_MASK (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET) ?ADC_CHANNEL_SMPx_BITOFFSET_MASK 0x01F00000UL ?ADC_CHANNEL_SMPx_BITOFFSET_POS (20UL) ?ADC_CHANNEL_0_NUMBER 0x00000000UL ?ADC_CHANNEL_1_NUMBER ( ADC_CR1_AWDCH_0) ?ADC_CHANNEL_2_NUMBER ( ADC_CR1_AWDCH_1 ) ?ADC_CHANNEL_3_NUMBER ( ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_4_NUMBER ( ADC_CR1_AWDCH_2 ) ?ADC_CHANNEL_5_NUMBER ( ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_6_NUMBER ( ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 ) ?ADC_CHANNEL_7_NUMBER ( ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_8_NUMBER ( ADC_CR1_AWDCH_3 ) ?ADC_CHANNEL_9_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_10_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 ) ?ADC_CHANNEL_11_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_12_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 ) ?ADC_CHANNEL_13_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_14_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 ) ?ADC_CHANNEL_15_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_16_NUMBER (ADC_CR1_AWDCH_4 ) ?ADC_CHANNEL_17_NUMBER (ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0) ?ADC_CHANNEL_18_NUMBER (ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1 ) ?ADC_CHANNEL_0_SMP (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_1_SMP (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_2_SMP (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_3_SMP (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_4_SMP (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_5_SMP (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_6_SMP (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_7_SMP (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_8_SMP (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_9_SMP (ADC_SMPR2_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_10_SMP (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_11_SMP (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_12_SMP (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_13_SMP (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_14_SMP (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_15_SMP (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_16_SMP (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_17_SMP (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_CHANNEL_18_SMP (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ?ADC_AWD_CR1_REGOFFSET 0x00000000UL ?ADC_AWD_CRX_REGOFFSET_MASK (ADC_AWD_CR1_REGOFFSET) ?ADC_AWD_CR1_CHANNEL_MASK (ADC_CR1_AWDCH | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?ADC_AWD_CR_ALL_CHANNEL_MASK (ADC_AWD_CR1_CHANNEL_MASK) ?ADC_AWD_TR1_HIGH_REGOFFSET 0x00000000UL ?ADC_AWD_TR1_LOW_REGOFFSET 0x00000001UL ?ADC_AWD_TRX_REGOFFSET_MASK (ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET) ?ADC_CR1_RES_BITOFFSET_POS (24UL) ?ADC_TR_HT_BITOFFSET_POS (16UL) ?VREFINT_CAL_ADDR ((uint16_t*) (0x1FFF7A2AU)) ?VREFINT_CAL_VREF ( 3300UL) ?TEMPSENSOR_CAL1_ADDR ((uint16_t*) (0x1FFF7A2CU)) ?TEMPSENSOR_CAL2_ADDR ((uint16_t*) (0x1FFF7A2EU)) ?TEMPSENSOR_CAL1_TEMP (( int32_t) 30) ?TEMPSENSOR_CAL2_TEMP (( int32_t) 110) ?TEMPSENSOR_CAL_VREFANALOG ( 3300UL) ?__ADC_MASK_SHIFT(__BITS__,__MASK__) (((__BITS__) & (__MASK__)) >> POSITION_VAL((__MASK__))) ?__ADC_PTR_REG_OFFSET(__REG__,__REG_OFFFSET__) ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL)))) ?LL_ADC_FLAG_STRT ADC_SR_STRT ?LL_ADC_FLAG_EOCS ADC_SR_EOC ?LL_ADC_FLAG_OVR ADC_SR_OVR ?LL_ADC_FLAG_JSTRT ADC_SR_JSTRT ?LL_ADC_FLAG_JEOS ADC_SR_JEOC ?LL_ADC_FLAG_AWD1 ADC_SR_AWD ?LL_ADC_FLAG_EOCS_MST ADC_CSR_EOC1 ?LL_ADC_FLAG_EOCS_SLV1 ADC_CSR_EOC2 ÿLL_ADC_FLAG_EOCS_SLV2 ADC_CSR_EOC3 €LL_ADC_FLAG_OVR_MST ADC_CSR_OVR1 ?LL_ADC_FLAG_OVR_SLV1 ADC_CSR_OVR2 ?LL_ADC_FLAG_OVR_SLV2 ADC_CSR_OVR3 ?LL_ADC_FLAG_JEOS_MST ADC_CSR_JEOC1 ?LL_ADC_FLAG_JEOS_SLV1 ADC_CSR_JEOC2 ?LL_ADC_FLAG_JEOS_SLV2 ADC_CSR_JEOC3 ?LL_ADC_FLAG_AWD1_MST ADC_CSR_AWD1 ?LL_ADC_FLAG_AWD1_SLV1 ADC_CSR_AWD2 ?LL_ADC_FLAG_AWD1_SLV2 ADC_CSR_AWD3 ?LL_ADC_IT_EOCS ADC_CR1_EOCIE ?LL_ADC_IT_OVR ADC_CR1_OVRIE ?LL_ADC_IT_JEOS ADC_CR1_JEOCIE ?LL_ADC_IT_AWD1 ADC_CR1_AWDIE ?LL_ADC_DMA_REG_REGULAR_DATA 0x00000000UL ?LL_ADC_DMA_REG_REGULAR_DATA_MULTI 0x00000001UL ?LL_ADC_CLOCK_SYNC_PCLK_DIV2 0x00000000UL ?LL_ADC_CLOCK_SYNC_PCLK_DIV4 ( ADC_CCR_ADCPRE_0) ?LL_ADC_CLOCK_SYNC_PCLK_DIV6 (ADC_CCR_ADCPRE_1 ) ?LL_ADC_CLOCK_SYNC_PCLK_DIV8 (ADC_CCR_ADCPRE_1 | ADC_CCR_ADCPRE_0) ?LL_ADC_PATH_INTERNAL_NONE 0x00000000UL ?LL_ADC_PATH_INTERNAL_VREFINT (ADC_CCR_TSVREFE) ?LL_ADC_PATH_INTERNAL_TEMPSENSOR (ADC_CCR_TSVREFE) ?LL_ADC_PATH_INTERNAL_VBAT (ADC_CCR_VBATE) ?LL_ADC_RESOLUTION_12B 0x00000000UL ?LL_ADC_RESOLUTION_10B ( ADC_CR1_RES_0) ?LL_ADC_RESOLUTION_8B (ADC_CR1_RES_1 ) ?LL_ADC_RESOLUTION_6B (ADC_CR1_RES_1 | ADC_CR1_RES_0) ?LL_ADC_DATA_ALIGN_RIGHT 0x00000000UL ?LL_ADC_DATA_ALIGN_LEFT (ADC_CR2_ALIGN) ?LL_ADC_SEQ_SCAN_DISABLE 0x00000000UL ?LL_ADC_SEQ_SCAN_ENABLE (ADC_CR1_SCAN) ?LL_ADC_GROUP_REGULAR 0x00000001UL ?LL_ADC_GROUP_INJECTED 0x00000002UL ?LL_ADC_GROUP_REGULAR_INJECTED 0x00000003UL ?LL_ADC_CHANNEL_0 (ADC_CHANNEL_0_NUMBER | ADC_CHANNEL_0_SMP) ?LL_ADC_CHANNEL_1 (ADC_CHANNEL_1_NUMBER | ADC_CHANNEL_1_SMP) ?LL_ADC_CHANNEL_2 (ADC_CHANNEL_2_NUMBER | ADC_CHANNEL_2_SMP) ?LL_ADC_CHANNEL_3 (ADC_CHANNEL_3_NUMBER | ADC_CHANNEL_3_SMP) ?LL_ADC_CHANNEL_4 (ADC_CHANNEL_4_NUMBER | ADC_CHANNEL_4_SMP) ?LL_ADC_CHANNEL_5 (ADC_CHANNEL_5_NUMBER | ADC_CHANNEL_5_SMP) ?LL_ADC_CHANNEL_6 (ADC_CHANNEL_6_NUMBER | ADC_CHANNEL_6_SMP) ?LL_ADC_CHANNEL_7 (ADC_CHANNEL_7_NUMBER | ADC_CHANNEL_7_SMP) ?LL_ADC_CHANNEL_8 (ADC_CHANNEL_8_NUMBER | ADC_CHANNEL_8_SMP) ?LL_ADC_CHANNEL_9 (ADC_CHANNEL_9_NUMBER | ADC_CHANNEL_9_SMP) ?LL_ADC_CHANNEL_10 (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP) ?LL_ADC_CHANNEL_11 (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP) ?LL_ADC_CHANNEL_12 (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP) ?LL_ADC_CHANNEL_13 (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP) ?LL_ADC_CHANNEL_14 (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP) ?LL_ADC_CHANNEL_15 (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP) ?LL_ADC_CHANNEL_16 (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP) ?LL_ADC_CHANNEL_17 (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP) ÿLL_ADC_CHANNEL_18 (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP) €LL_ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) ?LL_ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) ?LL_ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) ?LL_ADC_REG_TRIG_SOFTWARE 0x00000000UL ?LL_ADC_REG_TRIG_EXT_TIM1_CH1 (ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM1_CH2 (ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM1_CH3 (ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM2_CH2 (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM2_CH3 (ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM2_CH4 (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM2_TRGO (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM3_CH1 (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM3_TRGO (ADC_CR2_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM4_CH4 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM5_CH1 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM5_CH2 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM5_CH3 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM8_CH1 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_TIM8_TRGO (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_EXTI_LINE11 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_REG_TRIG_EXT_RISING ( ADC_CR2_EXTEN_0) ?LL_ADC_REG_TRIG_EXT_FALLING (ADC_CR2_EXTEN_1 ) ?LL_ADC_REG_TRIG_EXT_RISINGFALLING (ADC_CR2_EXTEN_1 | ADC_CR2_EXTEN_0) ?LL_ADC_REG_CONV_SINGLE 0x00000000UL ?LL_ADC_REG_CONV_CONTINUOUS (ADC_CR2_CONT) ?LL_ADC_REG_DMA_TRANSFER_NONE 0x00000000UL ?LL_ADC_REG_DMA_TRANSFER_LIMITED ( ADC_CR2_DMA) ?LL_ADC_REG_DMA_TRANSFER_UNLIMITED (ADC_CR2_DDS | ADC_CR2_DMA) ?LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV 0x00000000UL ?LL_ADC_REG_FLAG_EOC_UNITARY_CONV (ADC_CR2_EOCS) ?LL_ADC_REG_SEQ_SCAN_DISABLE 0x00000000UL ?LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS ( ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS ( ADC_SQR1_L_1 ) ?LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS ( ADC_SQR1_L_1 | ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS ( ADC_SQR1_L_2 ) ?LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 ) ?LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS (ADC_SQR1_L_3 ) ?LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 ) ?LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 | ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 ) ?LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 ) ?LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) ?LL_ADC_REG_SEQ_DISCONT_DISABLE 0x00000000UL ?LL_ADC_REG_SEQ_DISCONT_1RANK ( ADC_CR1_DISCEN) ?LL_ADC_REG_SEQ_DISCONT_2RANKS ( ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) ?LL_ADC_REG_SEQ_DISCONT_3RANKS ( ADC_CR1_DISCNUM_1 | ADC_CR1_DISCEN) ?LL_ADC_REG_SEQ_DISCONT_4RANKS ( ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) ?LL_ADC_REG_SEQ_DISCONT_5RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCEN) ?LL_ADC_REG_SEQ_DISCONT_6RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) ?LL_ADC_REG_SEQ_DISCONT_7RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCEN) ?LL_ADC_REG_SEQ_DISCONT_8RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) ?LL_ADC_REG_RANK_1 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_2 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_3 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_4 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_5 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_6 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_7 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_8 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_9 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_10 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_11 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) ÿLL_ADC_REG_RANK_12 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) €LL_ADC_REG_RANK_13 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_14 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_15 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) ?LL_ADC_REG_RANK_16 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) ?LL_ADC_INJ_TRIG_SOFTWARE 0x00000000UL ?LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM2_CH1 (ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM3_CH2 (ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM4_CH1 (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM4_CH2 (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM4_CH3 (ADC_CR2_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM4_TRGO (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM5_CH4 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM5_TRGO (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM8_CH2 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM8_CH3 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_TIM8_CH4 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ?LL_ADC_INJ_TRIG_EXT_RISING ( ADC_CR2_JEXTEN_0) ?LL_ADC_INJ_TRIG_EXT_FALLING (ADC_CR2_JEXTEN_1 ) ?LL_ADC_INJ_TRIG_EXT_RISINGFALLING (ADC_CR2_JEXTEN_1 | ADC_CR2_JEXTEN_0) ?LL_ADC_INJ_TRIG_INDEPENDENT 0x00000000UL ?LL_ADC_INJ_TRIG_FROM_GRP_REGULAR (ADC_CR1_JAUTO) ?LL_ADC_INJ_SEQ_SCAN_DISABLE 0x00000000UL ?LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS ( ADC_JSQR_JL_0) ?LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS (ADC_JSQR_JL_1 ) ?LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) ?LL_ADC_INJ_SEQ_DISCONT_DISABLE 0x00000000UL ?LL_ADC_INJ_SEQ_DISCONT_1RANK (ADC_CR1_JDISCEN) ?LL_ADC_INJ_RANK_1 (ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | 0x00000001UL) ?LL_ADC_INJ_RANK_2 (ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | 0x00000002UL) ?LL_ADC_INJ_RANK_3 (ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | 0x00000003UL) ?LL_ADC_INJ_RANK_4 (ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | 0x00000004UL) ?LL_ADC_SAMPLINGTIME_3CYCLES 0x00000000UL ?LL_ADC_SAMPLINGTIME_15CYCLES (ADC_SMPR1_SMP10_0) ?LL_ADC_SAMPLINGTIME_28CYCLES (ADC_SMPR1_SMP10_1) ?LL_ADC_SAMPLINGTIME_56CYCLES (ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0) ?LL_ADC_SAMPLINGTIME_84CYCLES (ADC_SMPR1_SMP10_2) ?LL_ADC_SAMPLINGTIME_112CYCLES (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0) ?LL_ADC_SAMPLINGTIME_144CYCLES (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1) ?LL_ADC_SAMPLINGTIME_480CYCLES (ADC_SMPR1_SMP10) ?LL_ADC_AWD1 (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR1_REGOFFSET) ?LL_ADC_AWD_DISABLE 0x00000000UL ?LL_ADC_AWD_ALL_CHANNELS_REG ( ADC_CR1_AWDEN ) ?LL_ADC_AWD_ALL_CHANNELS_INJ ( ADC_CR1_JAWDEN ) ?LL_ADC_AWD_ALL_CHANNELS_REG_INJ ( ADC_CR1_JAWDEN | ADC_CR1_AWDEN ) ?LL_ADC_AWD_CHANNEL_0_REG ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_0_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_0_REG_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_1_REG ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_1_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_1_REG_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_2_REG ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_2_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_2_REG_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_3_REG ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_3_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_3_REG_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_4_REG ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_4_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ÿLL_ADC_AWD_CHANNEL_4_REG_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) €LL_ADC_AWD_CHANNEL_5_REG ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_5_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_5_REG_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_6_REG ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_6_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_6_REG_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_7_REG ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_7_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_7_REG_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_8_REG ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_8_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_8_REG_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_9_REG ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_9_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_9_REG_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_10_REG ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_10_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_10_REG_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_11_REG ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_11_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_11_REG_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_12_REG ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_12_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_12_REG_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_13_REG ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_13_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_13_REG_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_14_REG ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_14_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_14_REG_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_15_REG ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_15_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_15_REG_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_16_REG ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_16_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_16_REG_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_17_REG ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_17_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_17_REG_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_18_REG ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_18_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CHANNEL_18_REG_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_VREFINT_REG ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_VREFINT_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_VREFINT_REG_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_VBAT_REG ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_VBAT_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_VBAT_REG_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_TEMPSENSOR_REG ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_TEMPSENSOR_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ?LL_ADC_AWD_THRESHOLD_HIGH (ADC_AWD_TR1_HIGH_REGOFFSET) ?LL_ADC_AWD_THRESHOLD_LOW (ADC_AWD_TR1_LOW_REGOFFSET) ?LL_ADC_MULTI_INDEPENDENT 0x00000000UL ?LL_ADC_MULTI_DUAL_REG_SIMULT ( ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 ) ?LL_ADC_MULTI_DUAL_REG_INTERL ( ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_DUAL_INJ_SIMULT ( ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_DUAL_INJ_ALTERN (ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM ( ADC_CCR_MULTI_0) ?LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT ( ADC_CCR_MULTI_1 ) ?LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM ( ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1 ) ?LL_ADC_MULTI_TRIPLE_INJ_SIMULT (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_TRIPLE_REG_SIMULT (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 ) ?LL_ADC_MULTI_TRIPLE_REG_INTERL (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_TRIPLE_INJ_ALTERN (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0) ?LL_ADC_MULTI_REG_DMA_EACH_ADC 0x00000000UL ?LL_ADC_MULTI_REG_DMA_LIMIT_1 ( ADC_CCR_DMA_0) ?LL_ADC_MULTI_REG_DMA_LIMIT_2 ( ADC_CCR_DMA_1 ) ?LL_ADC_MULTI_REG_DMA_LIMIT_3 ( ADC_CCR_DMA_1 | ADC_CCR_DMA_0) ?LL_ADC_MULTI_REG_DMA_UNLMT_1 (ADC_CCR_DDS | ADC_CCR_DMA_0) ?LL_ADC_MULTI_REG_DMA_UNLMT_2 (ADC_CCR_DDS | ADC_CCR_DMA_1 ) ?LL_ADC_MULTI_REG_DMA_UNLMT_3 (ADC_CCR_DDS | ADC_CCR_DMA_1 | ADC_CCR_DMA_0) ?LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES 0x00000000UL ?LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES ( ADC_CCR_DELAY_0) ?LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES ( ADC_CCR_DELAY_1 ) ?LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES ( ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) ?LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES ( ADC_CCR_DELAY_2 ) ?LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) ?LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 ) ?LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) ?LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES (ADC_CCR_DELAY_3 ) ?LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0) ?LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 ) ?LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) ?LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 ) ?LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) ?LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 ) ÿLL_ADC_MULTI_TWOSMP_DELAY_20CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) ?LL_ADC_MULTI_MASTER ( ADC_CDR_RDATA_MST) ?LL_ADC_MULTI_SLAVE (ADC_CDR_RDATA_SLV ) ?LL_ADC_MULTI_MASTER_SLAVE (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) ?LL_ADC_DELAY_VREFINT_STAB_US ( 10UL) ?LL_ADC_DELAY_TEMPSENSOR_STAB_US ( 10UL) ?LL_ADC_WriteReg(__INSTANCE__,__REG__,__VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) ?LL_ADC_ReadReg(__INSTANCE__,__REG__) READ_REG(__INSTANCE__->__REG__) ?__LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) (((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) ?__LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) (((__DECIMAL_NB__) <= 9UL) ? ( ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | (ADC_SMPR2_REGOFFSET | (((uint32_t) (3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ) : ( ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | (ADC_SMPR1_REGOFFSET | (((uint32_t) (3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ) ) ?__LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL) ?__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK) ?__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__,__CHANNEL__) ( ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) || ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) || ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT) ) ?__LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__,__GROUP__) (((__GROUP__) == LL_ADC_GROUP_REGULAR) ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) : ((__GROUP__) == LL_ADC_GROUP_INJECTED) ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) : (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) ) ?__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__,__AWD_THRESHOLD__) ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL ))) ?__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__,__AWD_THRESHOLD_12_BITS__) ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL ))) ?__LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__,__ADC_MULTI_CONV_DATA__) (((__ADC_MULTI_CONV_DATA__) >> POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) & ADC_CDR_RDATA_MST) ?__LL_ADC_COMMON_INSTANCE(__ADCx__) (ADC123_COMMON) ?__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2) | LL_ADC_IsEnabled(ADC3) ) ?__LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) (0xFFFU >> ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL))) ?__LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,__ADC_RESOLUTION_CURRENT__,__ADC_RESOLUTION_TARGET__) (((__DATA__) << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL))) >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL)) ) ?__LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,__ADC_DATA__,__ADC_RESOLUTION__) ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__) / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) ) ?__LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,__ADC_RESOLUTION__) (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF) / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__), (__ADC_RESOLUTION__), LL_ADC_RESOLUTION_12B)) ?__LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,__TEMPSENSOR_ADC_DATA__,__ADC_RESOLUTION__) (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__), (__ADC_RESOLUTION__), LL_ADC_RESOLUTION_12B) * (__VREFANALOG_VOLTAGE__)) / TEMPSENSOR_CAL_VREFANALOG) - (int32_t) *TEMPSENSOR_CAL1_ADDR) ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP) ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) ) + TEMPSENSOR_CAL1_TEMP ) €__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,__TEMPSENSOR_TYP_CALX_V__,__TEMPSENSOR_CALX_TEMP__,__VREFANALOG_VOLTAGE__,__TEMPSENSOR_ADC_DATA__,__ADC_RESOLUTION__) ((( ( (int32_t)(((__TEMPSENSOR_TYP_CALX_V__)) * 1000) - (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__)) / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)) * 1000) ) ) / (__TEMPSENSOR_TYP_AVGSLOPE__) ) + (__TEMPSENSOR_CALX_TEMP__) )    ?    ?            ../Drivers/STM32F4xx_HAL_Driver/Inc/ ../Drivers/CMSIS/Device/ST/STM32F4xx/Include/  stm32f4xx_ll_adc.h   stm32f4xx.h            
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_adc.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ;??LL_ADC_DMA_GetRegAddr  Y  $,ADCx $Y  Register a__result Y  \data_reg_addr Y   "?  <??LL_ADC_SetCommonClock  $tADCxy_COMMON $Y  CommonClock  "?  ;??LL_ADC_GetCommonClock  Y  $tADCxy_COMMON a__result Y   <??LL_ADC_SetCommonPathInternalCh  $tADCxy_COMMON $Y  PathInternal  ;??LL_ADC_GetCommonPathInternalCh  Y  $tADCxy_COMMON a__result Y   <??LL_ADC_SetResolution  $,ADCx $Y  Resolution  ;??LL_ADC_GetResolution  Y  $,ADCx a__result Y   <??LL_ADC_SetDataAlignment  $,ADCx $Y  DataAlignment  ;??LL_ADC_GetDataAlignment  Y  $,ADCx a__result Y   <??LL_ADC_SetSequencersScanMode  $,ADCx $Y  ScanMode  ;??LL_ADC_GetSequencersScanMode  Y  $,ADCx a__result Y   <??LL_ADC_REG_SetTriggerSource  $,ADCx $Y  TriggerSource  ;??LL_ADC_REG_GetTriggerSource  Y  $,ADCx a__result Y  \TriggerSource Y  \ShiftExten Y   ;??LL_ADC_REG_IsTriggerSourceSWStart  Y  $,ADCx a__result Y   ;€
?LL_ADC_REG_GetTriggerEdge  Y  $,ADCx a__result Y   <??LL_ADC_REG_SetSequencerLength  $,ADCx $Y  SequencerNbRanks  ;??LL_ADC_REG_GetSequencerLength  Y  $,ADCx a__result Y   <??LL_ADC_REG_SetSequencerDiscont  $,ADCx $Y  SeqDiscont  ;??LL_ADC_REG_GetSequencerDiscont  Y  $,ADCx a__result Y   <??LL_ADC_REG_SetSequencerRanks  $,ADCx $Y  Rank $Y  Channel \preg k tY  "e;??LL_ADC_REG_GetSequencerRanks  Y  $,ADCx $Y  Rank a__result Y  \preg k <??LL_ADC_REG_SetContinuousMode  $,ADCx $Y  Continuous  ;??LL_ADC_REG_GetContinuousMode  Y  $,ADCx a__result Y   <??LL_ADC_REG_SetDMATransfer  $,ADCx $Y  DMATransfer  ;??LL_ADC_REG_GetDMATransfer  Y  $,ADCx a__result Y   <??LL_ADC_REG_SetFlagEndOfConversion  $,ADCx $Y  EocSelection  ;??LL_ADC_REG_GetFlagEndOfConversion  Y  $,ADCx a__result Y   <??LL_ADC_INJ_SetTriggerSource  $,ADCx $Y  TriggerSource  ;??LL_ADC_INJ_GetTriggerSource  Y  $,ADCx a__result Y  \TriggerSource Y  \ShiftExten Y   ;??LL_ADC_INJ_IsTriggerSourceSWStart  Y  $,ADCx a__result Y   ;??LL_ADC_INJ_GetTriggerEdge  Y  $,ADCx a__result Y   <??LL_ADC_INJ_SetSequencerLength  $,ADCx $Y  SequencerNbRanks  ;??LL_ADC_INJ_GetSequencerLength  Y  $,ADCx a__result Y   <??LL_ADC_INJ_SetSequencerDiscont  $,ADCx $Y  SeqDiscont  ;??LL_ADC_INJ_GetSequencerDiscont  Y  $,ADCx a__result Y   <??LL_ADC_INJ_SetSequencerRanks  $,ADCx $Y  Rank $Y  Channel \tmpreg1 Y   ;??LL_ADC_INJ_GetSequencerRanks  Y  $,ADCx $Y  Rank a__result Y  \tmpreg1 Y   <??LL_ADC_INJ_SetTrigAuto  $,ADCx $Y  TrigAuto  ;??LL_ADC_INJ_GetTrigAuto  Y  $,ADCx a__result Y   <??LL_ADC_INJ_SetOffset  $,ADCx $Y  Rank $Y  OffsetLevel \preg k ;??LL_ADC_INJ_GetOffset  Y  $,ADCx $Y  Rank a__result Y  \preg k <??LL_ADC_SetChannelSamplingTime  $,ADCx $Y  Channel $Y  SamplingTime \preg k ;??LL_ADC_GetChannelSamplingTime  Y  $,ADCx $Y  Channel a__result Y  \preg k <??LL_ADC_SetAnalogWDMonitChannels  $,ADCx $Y  AWDChannelGroup  ;??LL_ADC_GetAnalogWDMonitChannels  Y  $,ADCx a__result Y   <??LL_ADC_SetAnalogWDThresholds  $,ADCx $Y  AWDThresholdsHighLow $Y  AWDThresholdValue \preg k ;€?LL_ADC_GetAnalogWDThresholds  Y  $,ADCx $Y  AWDThresholdsHighLow a__result Y  \preg k <??LL_ADC_SetMultimode  $tADCxy_COMMON $Y  Multimode  ;??LL_ADC_GetMultimode  Y  $tADCxy_COMMON a__result Y   <??LL_ADC_SetMultiDMATransfer  $tADCxy_COMMON $Y  MultiDMATransfer  ;??LL_ADC_GetMultiDMATransfer  Y  $tADCxy_COMMON a__result Y   <??LL_ADC_SetMultiTwoSamplingDelay  $tADCxy_COMMON $Y  MultiTwoSamplingDelay  ;??LL_ADC_GetMultiTwoSamplingDelay  Y  $tADCxy_COMMON a__result Y   <??LL_ADC_Enable  $,ADCx  <??LL_ADC_Disable  $,ADCx  ;??LL_ADC_IsEnabled  Y  $,ADCx a__result Y   <??LL_ADC_REG_StartConversionSWStart  $,ADCx  <??LL_ADC_REG_StartConversionExtTrig  $,ADCx $Y  ExternalTriggerEdge  <??LL_ADC_REG_StopConversionExtTrig  $,ADCx  ;??LL_ADC_REG_ReadConversionData32  Y  $,ADCx a__result Y   ;??LL_ADC_REG_ReadConversionData12  I  $,ADCx a__result I   ;??LL_ADC_REG_ReadConversionData10  I  $,ADCx a__result I   ;??LL_ADC_REG_ReadConversionData8  :  $,ADCx a__result :   ;??LL_ADC_REG_ReadConversionData6  :  $,ADCx a__result :   ;??LL_ADC_REG_ReadMultiConversionData32  Y  $tADCxy_COMMON $Y  ConversionData a__result Y   <??LL_ADC_INJ_StartConversionSWStart  $,ADCx  <??LL_ADC_INJ_StartConversionExtTrig  $,ADCx $Y  ExternalTriggerEdge  <??LL_ADC_INJ_StopConversionExtTrig  $,ADCx  ;??LL_ADC_INJ_ReadConversionData32  Y  $,ADCx $Y  Rank a__result Y  \preg k ;??LL_ADC_INJ_ReadConversionData12  I  $,ADCx $Y  Rank a__result I  \preg k ;??LL_ADC_INJ_ReadConversionData10  I  $,ADCx $Y  Rank a__result I  \preg k ;??LL_ADC_INJ_ReadConversionData8  :  $,ADCx $Y  Rank a__result :  \preg k ;??LL_ADC_INJ_ReadConversionData6  :  $,ADCx $Y  Rank a__result :  \preg k ;??LL_ADC_IsActiveFlag_EOCS  Y  $,ADCx a__result Y   ;??LL_ADC_IsActiveFlag_OVR  Y  $,ADCx a__result Y   ;??LL_ADC_IsActiveFlag_JEOS  Y  $,ADCx a__result Y   ;??LL_ADC_IsActiveFlag_AWD1  Y  $,ADCx a__result Y   <??LL_ADC_ClearFlag_EOCS  $,ADCx  <?ÿ!LL_ADC_ClearFlag_OVR  $,ADCx  <??LL_ADC_ClearFlag_JEOS  $,ADCx  <??LL_ADC_ClearFlag_AWD1  $,ADCx  ;??LL_ADC_IsActiveFlag_MST_EOCS  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV1_EOCS  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV2_EOCS  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_MST_OVR  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV1_OVR  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV2_OVR  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_MST_JEOS  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV1_JEOS  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV2_JEOS  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_MST_AWD1  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV1_AWD1  Y  $tADCxy_COMMON a__result Y   ;??LL_ADC_IsActiveFlag_SLV2_AWD1  Y  $tADCxy_COMMON a__result Y   <??LL_ADC_EnableIT_EOCS  $,ADCx  <??LL_ADC_EnableIT_OVR  $,ADCx  <??LL_ADC_EnableIT_JEOS  $,ADCx  <??LL_ADC_EnableIT_AWD1  $,ADCx  <??LL_ADC_DisableIT_EOCS  $,ADCx  <??LL_ADC_DisableIT_OVR  $,ADCx  <??LL_ADC_DisableIT_JEOS  $,ADCx  <??LL_ADC_DisableIT_AWD1  $,ADCx  ;??LL_ADC_IsEnabledIT_EOCS  Y  $,ADCx a__result Y   ;??LL_ADC_IsEnabledIT_OVR  Y  $,ADCx a__result Y   ;??LL_ADC_IsEnabledIT_JEOS  Y  $,ADCx a__result Y   ;??LL_ADC_IsEnabledIT_AWD1  Y  $,ADCx a__result Y        ?   ?   ?    __STM32F4xx_ADC_EX_H  ?ADC_MODE_INDEPENDENT 0x00000000U ?ADC_DUALMODE_REGSIMULT_INJECSIMULT ((uint32_t)ADC_CCR_MULTI_0) ?ADC_DUALMODE_REGSIMULT_ALTERTRIG ((uint32_t)ADC_CCR_MULTI_1) ?ADC_DUALMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0)) ?ADC_DUALMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1)) ?ADC_DUALMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0)) ?ADC_DUALMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0)) ?ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0)) ?ADC_TRIPLEMODE_REGSIMULT_AlterTrig ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1)) ?ADC_TRIPLEMODE_INJECSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0)) ?ADC_TRIPLEMODE_REGSIMULT ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1)) ?ADC_TRIPLEMODE_INTERL ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0)) ?ADC_TRIPLEMODE_ALTERTRIG ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0)) ?ADC_DMAACCESSMODE_DISABLED 0x00000000U ?ADC_DMAACCESSMODE_1 ((uint32_t)ADC_CCR_DMA_0) ?ADC_DMAACCESSMODE_2 ((uint32_t)ADC_CCR_DMA_1) ?ADC_DMAACCESSMODE_3 ((uint32_t)ADC_CCR_DMA) ?ADC_EXTERNALTRIGINJECCONVEDGE_NONE 0x00000000U ?ADC_EXTERNALTRIGINJECCONVEDGE_RISING ((uint32_t)ADC_CR2_JEXTEN_0) ?ADC_EXTERNALTRIGINJECCONVEDGE_FALLING ((uint32_t)ADC_CR2_JEXTEN_1) ?ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_JEXTEN) ?ADC_EXTERNALTRIGINJECCONV_T1_CC4 0x00000000U ?ADC_EXTERNALTRIGINJECCONV_T1_TRGO ((uint32_t)ADC_CR2_JEXTSEL_0) ?ADC_EXTERNALTRIGINJECCONV_T2_CC1 ((uint32_t)ADC_CR2_JEXTSEL_1) ?ADC_EXTERNALTRIGINJECCONV_T2_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)) ?ADC_EXTERNALTRIGINJECCONV_T3_CC2 ((uint32_t)ADC_CR2_JEXTSEL_2) ?ADC_EXTERNALTRIGINJECCONV_T3_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0)) ?ADC_EXTERNALTRIGINJECCONV_T4_CC1 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1)) ?ADC_EXTERNALTRIGINJECCONV_T4_CC2 ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)) ?ADC_EXTERNALTRIGINJECCONV_T4_CC3 ((uint32_t)ADC_CR2_JEXTSEL_3) ?ADC_EXTERNALTRIGINJECCONV_T4_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0)) ?ADC_EXTERNALTRIGINJECCONV_T5_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1)) ?ADC_EXTERNALTRIGINJECCONV_T5_TRGO ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)) ?ADC_EXTERNALTRIGINJECCONV_T8_CC2 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2)) ?ADC_EXTERNALTRIGINJECCONV_T8_CC3 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0)) ?ADC_EXTERNALTRIGINJECCONV_T8_CC4 ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1)) ?ADC_EXTERNALTRIGINJECCONV_EXT_IT15 ((uint32_t)ADC_CR2_JEXTSEL) ?ADC_INJECTED_SOFTWARE_START ((uint32_t)ADC_CR2_JEXTSEL + 1U) ?ADC_INJECTED_RANK_1 0x00000001U ?ADC_INJECTED_RANK_2 0x00000002U ?ADC_INJECTED_RANK_3 0x00000003U ?ADC_INJECTED_RANK_4 0x00000004U ?ADC_CHANNEL_TEMPSENSOR ((uint32_t)ADC_CHANNEL_16) ?IS_ADC_CHANNEL(CHANNEL) ((CHANNEL) <= ADC_CHANNEL_18) ?IS_ADC_MODE(MODE) (((MODE) == ADC_MODE_INDEPENDENT) || ((MODE) == ADC_DUALMODE_REGSIMULT_INJECSIMULT) || ((MODE) == ADC_DUALMODE_REGSIMULT_ALTERTRIG) || ((MODE) == ADC_DUALMODE_INJECSIMULT) || ((MODE) == ADC_DUALMODE_REGSIMULT) || ((MODE) == ADC_DUALMODE_INTERL) || ((MODE) == ADC_DUALMODE_ALTERTRIG) || ((MODE) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || ((MODE) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig) || ((MODE) == ADC_TRIPLEMODE_INJECSIMULT) || ((MODE) == ADC_TRIPLEMODE_REGSIMULT) || ((MODE) == ADC_TRIPLEMODE_INTERL) || ((MODE) == ADC_TRIPLEMODE_ALTERTRIG)) ?IS_ADC_DMA_ACCESS_MODE(MODE) (((MODE) == ADC_DMAACCESSMODE_DISABLED) || ((MODE) == ADC_DMAACCESSMODE_1) || ((MODE) == ADC_DMAACCESSMODE_2) || ((MODE) == ADC_DMAACCESSMODE_3)) ?IS_ADC_EXT_INJEC_TRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_NONE) || ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISING) || ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_FALLING) || ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING)) ?IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC2) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC1) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC2) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC3) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC2) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC3) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4) || ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15)|| ((INJTRIG) == ADC_INJECTED_SOFTWARE_START)) ?IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 1U) && ((LENGTH) <= 4U)) ?IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 1U) && ((RANK) <= 4U)) ?ADC_JSQR(_CHANNELNB_,_RANKNB_,_JSQR_JL_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * (uint8_t)(((_RANKNB_) + 3U) - (_JSQR_JL_)))) ?ADC_COMMON_REGISTER(__HANDLE__) ADC123_COMMON    t    i            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_adc_ex.h   stm32f4xx_hal_def.h     \       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *? InjectedChannel Y  # InjectedRank Y  #InjectedSamplingTime Y  #InjectedOffset Y  #InjectedNbrOfConversion Y  #InjectedDiscontinuousConvMode !  #AutoInjectedConv !  #ExternalTrigInjecConv Y  #ExternalTrigInjecConvEdge Y  # PADC_InjectionConfTypeDef ? m*?Mode Y  # DMAAccessMode Y  #TwoSamplingDelay Y  # PADC_MultiModeTypeDef ?z     ?   ?   ?    __STM32F4xx_ADC_H  ?HAL_ADC_STATE_RESET 0x00000000U ?HAL_ADC_STATE_READY 0x00000001U ?HAL_ADC_STATE_BUSY_INTERNAL 0x00000002U ?HAL_ADC_STATE_TIMEOUT 0x00000004U ?HAL_ADC_STATE_ERROR_INTERNAL 0x00000010U ?HAL_ADC_STATE_ERROR_CONFIG 0x00000020U ?HAL_ADC_STATE_ERROR_DMA 0x00000040U ?HAL_ADC_STATE_REG_BUSY 0x00000100U ?HAL_ADC_STATE_REG_EOC 0x00000200U ?HAL_ADC_STATE_REG_OVR 0x00000400U ?HAL_ADC_STATE_INJ_BUSY 0x00001000U ?HAL_ADC_STATE_INJ_EOC 0x00002000U ?HAL_ADC_STATE_AWD1 0x00010000U ?HAL_ADC_STATE_AWD2 0x00020000U ?HAL_ADC_STATE_AWD3 0x00040000U ?HAL_ADC_STATE_MULTIMODE_SLAVE 0x00100000U €HAL_ADC_ERROR_NONE 0x00U ?HAL_ADC_ERROR_INTERNAL 0x01U ?HAL_ADC_ERROR_OVR 0x02U ?HAL_ADC_ERROR_DMA 0x04U ?ADC_CLOCK_SYNC_PCLK_DIV2 0x00000000U ?ADC_CLOCK_SYNC_PCLK_DIV4 ((uint32_t)ADC_CCR_ADCPRE_0) ?ADC_CLOCK_SYNC_PCLK_DIV6 ((uint32_t)ADC_CCR_ADCPRE_1) ?ADC_CLOCK_SYNC_PCLK_DIV8 ((uint32_t)ADC_CCR_ADCPRE) ?ADC_TWOSAMPLINGDELAY_5CYCLES 0x00000000U ?ADC_TWOSAMPLINGDELAY_6CYCLES ((uint32_t)ADC_CCR_DELAY_0) ?ADC_TWOSAMPLINGDELAY_7CYCLES ((uint32_t)ADC_CCR_DELAY_1) ?ADC_TWOSAMPLINGDELAY_8CYCLES ((uint32_t)(ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0)) ?ADC_TWOSAMPLINGDELAY_9CYCLES ((uint32_t)ADC_CCR_DELAY_2) ?ADC_TWOSAMPLINGDELAY_10CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0)) ?ADC_TWOSAMPLINGDELAY_11CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1)) ?ADC_TWOSAMPLINGDELAY_12CYCLES ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0)) ?ADC_TWOSAMPLINGDELAY_13CYCLES ((uint32_t)ADC_CCR_DELAY_3) ?ADC_TWOSAMPLINGDELAY_14CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0)) ?ADC_TWOSAMPLINGDELAY_15CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1)) ?ADC_TWOSAMPLINGDELAY_16CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0)) ?ADC_TWOSAMPLINGDELAY_17CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2)) ?ADC_TWOSAMPLINGDELAY_18CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0)) ?ADC_TWOSAMPLINGDELAY_19CYCLES ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1)) ?ADC_TWOSAMPLINGDELAY_20CYCLES ((uint32_t)ADC_CCR_DELAY) ?ADC_RESOLUTION_12B 0x00000000U ?ADC_RESOLUTION_10B ((uint32_t)ADC_CR1_RES_0) ?ADC_RESOLUTION_8B ((uint32_t)ADC_CR1_RES_1) ?ADC_RESOLUTION_6B ((uint32_t)ADC_CR1_RES) ?ADC_EXTERNALTRIGCONVEDGE_NONE 0x00000000U ?ADC_EXTERNALTRIGCONVEDGE_RISING ((uint32_t)ADC_CR2_EXTEN_0) ?ADC_EXTERNALTRIGCONVEDGE_FALLING ((uint32_t)ADC_CR2_EXTEN_1) ?ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING ((uint32_t)ADC_CR2_EXTEN) ?ADC_EXTERNALTRIGCONV_T1_CC1 0x00000000U ?ADC_EXTERNALTRIGCONV_T1_CC2 ((uint32_t)ADC_CR2_EXTSEL_0) ?ADC_EXTERNALTRIGCONV_T1_CC3 ((uint32_t)ADC_CR2_EXTSEL_1) ?ADC_EXTERNALTRIGCONV_T2_CC2 ((uint32_t)(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)) ?ADC_EXTERNALTRIGCONV_T2_CC3 ((uint32_t)ADC_CR2_EXTSEL_2) ?ADC_EXTERNALTRIGCONV_T2_CC4 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)) ?ADC_EXTERNALTRIGCONV_T2_TRGO ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)) ?ADC_EXTERNALTRIGCONV_T3_CC1 ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)) ?ADC_EXTERNALTRIGCONV_T3_TRGO ((uint32_t)ADC_CR2_EXTSEL_3) ?ADC_EXTERNALTRIGCONV_T4_CC4 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0)) ?ADC_EXTERNALTRIGCONV_T5_CC1 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1)) ?ADC_EXTERNALTRIGCONV_T5_CC2 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)) ?ADC_EXTERNALTRIGCONV_T5_CC3 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2)) ?ADC_EXTERNALTRIGCONV_T8_CC1 ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)) ?ADC_EXTERNALTRIGCONV_T8_TRGO ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)) ?ADC_EXTERNALTRIGCONV_Ext_IT11 ((uint32_t)ADC_CR2_EXTSEL) ?ADC_SOFTWARE_START ((uint32_t)ADC_CR2_EXTSEL + 1U) ?ADC_DATAALIGN_RIGHT 0x00000000U ?ADC_DATAALIGN_LEFT ((uint32_t)ADC_CR2_ALIGN) ?ADC_CHANNEL_0 0x00000000U ?ADC_CHANNEL_1 ((uint32_t)ADC_CR1_AWDCH_0) ?ADC_CHANNEL_2 ((uint32_t)ADC_CR1_AWDCH_1) ?ADC_CHANNEL_3 ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_4 ((uint32_t)ADC_CR1_AWDCH_2) ?ADC_CHANNEL_5 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_6 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1)) ?ADC_CHANNEL_7 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_8 ((uint32_t)ADC_CR1_AWDCH_3) ?ADC_CHANNEL_9 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_10 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1)) ?ADC_CHANNEL_11 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_12 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2)) ?ADC_CHANNEL_13 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_14 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1)) ?ADC_CHANNEL_15 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_16 ((uint32_t)ADC_CR1_AWDCH_4) ?ADC_CHANNEL_17 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0)) ?ADC_CHANNEL_18 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1)) ÿADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_17) €ADC_CHANNEL_VBAT ((uint32_t)ADC_CHANNEL_18) ?ADC_SAMPLETIME_3CYCLES 0x00000000U ?ADC_SAMPLETIME_15CYCLES ((uint32_t)ADC_SMPR1_SMP10_0) ?ADC_SAMPLETIME_28CYCLES ((uint32_t)ADC_SMPR1_SMP10_1) ?ADC_SAMPLETIME_56CYCLES ((uint32_t)(ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0)) ?ADC_SAMPLETIME_84CYCLES ((uint32_t)ADC_SMPR1_SMP10_2) ?ADC_SAMPLETIME_112CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0)) ?ADC_SAMPLETIME_144CYCLES ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1)) ?ADC_SAMPLETIME_480CYCLES ((uint32_t)ADC_SMPR1_SMP10) ?ADC_EOC_SEQ_CONV 0x00000000U ?ADC_EOC_SINGLE_CONV 0x00000001U ?ADC_EOC_SINGLE_SEQ_CONV 0x00000002U ?ADC_AWD_EVENT ((uint32_t)ADC_FLAG_AWD) ?ADC_OVR_EVENT ((uint32_t)ADC_FLAG_OVR) ?ADC_ANALOGWATCHDOG_SINGLE_REG ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN)) ?ADC_ANALOGWATCHDOG_SINGLE_INJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN)) ?ADC_ANALOGWATCHDOG_SINGLE_REGINJEC ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN | ADC_CR1_JAWDEN)) ?ADC_ANALOGWATCHDOG_ALL_REG ((uint32_t)ADC_CR1_AWDEN) ?ADC_ANALOGWATCHDOG_ALL_INJEC ((uint32_t)ADC_CR1_JAWDEN) ?ADC_ANALOGWATCHDOG_ALL_REGINJEC ((uint32_t)(ADC_CR1_AWDEN | ADC_CR1_JAWDEN)) ?ADC_ANALOGWATCHDOG_NONE 0x00000000U ?ADC_IT_EOC ((uint32_t)ADC_CR1_EOCIE) ?ADC_IT_AWD ((uint32_t)ADC_CR1_AWDIE) ?ADC_IT_JEOC ((uint32_t)ADC_CR1_JEOCIE) ?ADC_IT_OVR ((uint32_t)ADC_CR1_OVRIE) ?ADC_FLAG_AWD ((uint32_t)ADC_SR_AWD) ?ADC_FLAG_EOC ((uint32_t)ADC_SR_EOC) ?ADC_FLAG_JEOC ((uint32_t)ADC_SR_JEOC) ?ADC_FLAG_JSTRT ((uint32_t)ADC_SR_JSTRT) ?ADC_FLAG_STRT ((uint32_t)ADC_SR_STRT) ?ADC_FLAG_OVR ((uint32_t)ADC_SR_OVR) ?ADC_ALL_CHANNELS 0x00000001U ?ADC_REGULAR_CHANNELS 0x00000002U ?ADC_INJECTED_CHANNELS 0x00000003U ?__HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET) ?__HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 |= ADC_CR2_ADON) ?__HAL_ADC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= ~ADC_CR2_ADON) ?__HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) |= (__INTERRUPT__)) ?__HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1) &= ~(__INTERRUPT__)) ?__HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ?__HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR) = ~(__FLAG__)) ?__HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) ?ÿADC_STAB_DELAY_US 3U ?ADC_TEMPSENSOR_DELAY_US 10U ?ADC_IS_ENABLE(__HANDLE__) ((( ((__HANDLE__)->Instance->SR & ADC_SR_ADONS) == ADC_SR_ADONS ) ) ? SET : RESET) ?ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_EXTEN) == RESET) ?ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__) (((__HANDLE__)->Instance->CR2 & ADC_CR2_JEXTEN) == RESET) ?ADC_STATE_CLR_SET MODIFY_REG ?ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE) ?IS_ADC_CLOCKPRESCALER(ADC_CLOCK) (((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV6) || ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV8)) ?IS_ADC_SAMPLING_DELAY(DELAY) (((DELAY) == ADC_TWOSAMPLINGDELAY_5CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_6CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_7CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_8CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_9CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_10CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_11CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_12CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_13CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_14CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_15CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_16CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_17CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_18CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_19CYCLES) || ((DELAY) == ADC_TWOSAMPLINGDELAY_20CYCLES)) ?IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_12B) || ((RESOLUTION) == ADC_RESOLUTION_10B) || ((RESOLUTION) == ADC_RESOLUTION_8B) || ((RESOLUTION) == ADC_RESOLUTION_6B)) ?IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING)) ?IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC3) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC3) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC4) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_TRGO) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC2) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC3) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_CC1) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_TRGO) || ((REGTRIG) == ADC_EXTERNALTRIGCONV_Ext_IT11)|| ((REGTRIG) == ADC_SOFTWARE_START)) ?IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || ((ALIGN) == ADC_DATAALIGN_LEFT)) ?IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_3CYCLES) || ((TIME) == ADC_SAMPLETIME_15CYCLES) || ((TIME) == ADC_SAMPLETIME_28CYCLES) || ((TIME) == ADC_SAMPLETIME_56CYCLES) || ((TIME) == ADC_SAMPLETIME_84CYCLES) || ((TIME) == ADC_SAMPLETIME_112CYCLES) || ((TIME) == ADC_SAMPLETIME_144CYCLES) || ((TIME) == ADC_SAMPLETIME_480CYCLES)) ?IS_ADC_EOCSelection(EOCSelection) (((EOCSelection) == ADC_EOC_SINGLE_CONV) || ((EOCSelection) == ADC_EOC_SEQ_CONV) || ((EOCSelection) == ADC_EOC_SINGLE_SEQ_CONV)) ?IS_ADC_EVENT_TYPE(EVENT) (((EVENT) == ADC_AWD_EVENT) || ((EVENT) == ADC_OVR_EVENT)) ?IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_INJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REGINJEC) || ((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE)) €IS_ADC_CHANNELS_TYPE(CHANNEL_TYPE) (((CHANNEL_TYPE) == ADC_ALL_CHANNELS) || ((CHANNEL_TYPE) == ADC_REGULAR_CHANNELS) || ((CHANNEL_TYPE) == ADC_INJECTED_CHANNELS)) ?IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFFU) ?IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 1U) && ((LENGTH) <= 16U)) ?IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 1U) && ((RANK) <= (16U))) ?IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 1U) && ((NUMBER) <= 8U)) ?IS_ADC_RANGE(RESOLUTION,ADC_VALUE) ((((RESOLUTION) == ADC_RESOLUTION_12B) && ((ADC_VALUE) <= 0x0FFFU)) || (((RESOLUTION) == ADC_RESOLUTION_10B) && ((ADC_VALUE) <= 0x03FFU)) || (((RESOLUTION) == ADC_RESOLUTION_8B) && ((ADC_VALUE) <= 0x00FFU)) || (((RESOLUTION) == ADC_RESOLUTION_6B) && ((ADC_VALUE) <= 0x003FU))) ?ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) - (uint8_t)1U) << 20U) ?ADC_SMPR1(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3U * (((uint32_t)((uint16_t)(_CHANNELNB_))) - 10U))) ?ADC_SMPR2(_SAMPLETIME_,_CHANNELNB_) ((_SAMPLETIME_) << (3U * ((uint32_t)((uint16_t)(_CHANNELNB_))))) ?ADC_SQR3_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 1U))) ?ADC_SQR2_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 7U))) ?ADC_SQR1_RK(_CHANNELNB_,_RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 13U))) ?ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 1U) ?ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV_) - 1U) << ADC_CR1_DISCNUM_Pos) ?ADC_CR1_SCANCONV(_SCANCONV_MODE_) ((_SCANCONV_MODE_) << 8U) ?ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) << 10U) ?ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 9U) ?ADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CR1) & ADC_CR1_RES)   ?    ?            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_adc.h   stm32f4xx_hal_def.h   stm32f4xx_ll_adc.h   stm32f4xx_hal_adc_ex.h     ?       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?0ClockPrescaler Y  # Resolution Y  #DataAlign Y  #ScanConvMode Y  #EOCSelection Y  #ContinuousConvMode !  #NbrOfConversion Y  #DiscontinuousConvMode !  #NbrOfDiscConversion Y  # ExternalTrigConv Y  #$ExternalTrigConvEdge Y  #(DMAContinuousRequests !  #, PADC_InitTypeDef ? l*?Channel Y  # Rank Y  #SamplingTime Y  #Offset Y  # PADC_ChannelConfTypeDef ?*?WatchdogMode Y  # HighThreshold Y  #LowThreshold Y  #Channel Y  #ITMode !  #WatchdogNumber Y  # PADC_AnalogWDGConfTypeDef ??*?HInstance ?# Init #NbrOfCurrentConversionRank ?#4DMA_Handle ?#8Lock @  #<State ?#@ErrorCode ?#D "?  tY  "Z  PADC_HandleTypeDef '?       ?   ?   ?    __STM32F4xx_HAL_FLASH_EX_H  ?FLASH_TYPEERASE_SECTORS 0x00000000U ?FLASH_TYPEERASE_MASSERASE 0x00000001U ?FLASH_VOLTAGE_RANGE_1 0x00000000U ?FLASH_VOLTAGE_RANGE_2 0x00000001U ?FLASH_VOLTAGE_RANGE_3 0x00000002U ?FLASH_VOLTAGE_RANGE_4 0x00000003U ?OB_WRPSTATE_DISABLE 0x00000000U ?OB_WRPSTATE_ENABLE 0x00000001U ?OPTIONBYTE_WRP 0x00000001U ?OPTIONBYTE_RDP 0x00000002U ?OPTIONBYTE_USER 0x00000004U ?OPTIONBYTE_BOR 0x00000008U ?OB_RDP_LEVEL_0 ((uint8_t)0xAA) ?OB_RDP_LEVEL_1 ((uint8_t)0x55) ?OB_RDP_LEVEL_2 ((uint8_t)0xCC) ?OB_IWDG_SW ((uint8_t)0x20) ?OB_IWDG_HW ((uint8_t)0x00) ?OB_STOP_NO_RST ((uint8_t)0x40) ?OB_STOP_RST ((uint8_t)0x00) ?OB_STDBY_NO_RST ((uint8_t)0x80) ?OB_STDBY_RST ((uint8_t)0x00) ?OB_BOR_LEVEL3 ((uint8_t)0x00) ?OB_BOR_LEVEL2 ((uint8_t)0x04) ?OB_BOR_LEVEL1 ((uint8_t)0x08) ?OB_BOR_OFF ((uint8_t)0x0C) ?FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS ?FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS ?FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS ?FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS ?FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS ?FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS ?FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS ?FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS ?FLASH_BANK_1 1U ?FLASH_MER_BIT (FLASH_CR_MER) ?FLASH_SECTOR_0 0U ?FLASH_SECTOR_1 1U ?FLASH_SECTOR_2 2U ?FLASH_SECTOR_3 3U ?FLASH_SECTOR_4 4U ?FLASH_SECTOR_5 5U ?FLASH_SECTOR_6 6U ?FLASH_SECTOR_7 7U ?FLASH_SECTOR_8 8U ?FLASH_SECTOR_9 9U ?FLASH_SECTOR_10 10U ?FLASH_SECTOR_11 11U ?OB_WRP_SECTOR_0 0x00000001U ?OB_WRP_SECTOR_1 0x00000002U ?OB_WRP_SECTOR_2 0x00000004U ?OB_WRP_SECTOR_3 0x00000008U ?OB_WRP_SECTOR_4 0x00000010U ?OB_WRP_SECTOR_5 0x00000020U ?OB_WRP_SECTOR_6 0x00000040U ?OB_WRP_SECTOR_7 0x00000080U ?OB_WRP_SECTOR_8 0x00000100U ?OB_WRP_SECTOR_9 0x00000200U ?OB_WRP_SECTOR_10 0x00000400U ?OB_WRP_SECTOR_11 0x00000800U ?OB_WRP_SECTOR_All 0x00000FFFU ?FLASH_SECTOR_TOTAL 12U ?IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE)) ?IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4)) ?IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE)) ?IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP|OPTIONBYTE_RDP|OPTIONBYTE_USER|OPTIONBYTE_BOR))) ?IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2)) ?IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) ?IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) ?IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) ?IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF)) ?IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7)) ?IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)) ?IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7) || ((SECTOR) == FLASH_SECTOR_8) || ((SECTOR) == FLASH_SECTOR_9) || ((SECTOR) == FLASH_SECTOR_10) || ((SECTOR) == FLASH_SECTOR_11)) ?IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END))) ?IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL)) ?IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))  t    k            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_def.h     ?       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?TypeErase Y  # Banks Y  #Sector Y  #NbSectors Y  #VoltageRange Y  # PFLASH_EraseInitTypeDef ? >*?OptionType Y  # WRPState Y  #WRPSector Y  #Banks Y  #RDPLevel Y  #BORLevel Y  #USERConfig :  # PFLASH_OBProgramInitTypeDef PY        ?   ?   ?    __STM32F4xx_FLASH_RAMFUNC_H   d    Y            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_flash_ramfunc.h     ?        
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                 ?   ?   ?    __STM32F4xx_HAL_FLASH_H  XHAL_FLASH_ERROR_NONE 0x00000000U YHAL_FLASH_ERROR_RD 0x00000001U ZHAL_FLASH_ERROR_PGS 0x00000002U [HAL_FLASH_ERROR_PGP 0x00000004U \HAL_FLASH_ERROR_PGA 0x00000008U ]HAL_FLASH_ERROR_WRP 0x00000010U ^HAL_FLASH_ERROR_OPERATION 0x00000020U fFLASH_TYPEPROGRAM_BYTE 0x00000000U gFLASH_TYPEPROGRAM_HALFWORD 0x00000001U hFLASH_TYPEPROGRAM_WORD 0x00000002U iFLASH_TYPEPROGRAM_DOUBLEWORD 0x00000003U rFLASH_FLAG_EOP FLASH_SR_EOP sFLASH_FLAG_OPERR FLASH_SR_SOP tFLASH_FLAG_WRPERR FLASH_SR_WRPERR uFLASH_FLAG_PGAERR FLASH_SR_PGAERR vFLASH_FLAG_PGPERR FLASH_SR_PGPERR wFLASH_FLAG_PGSERR FLASH_SR_PGSERR {FLASH_FLAG_BSY FLASH_SR_BSY ?FLASH_IT_EOP FLASH_CR_EOPIE ?FLASH_IT_ERR 0x02000000U ?FLASH_PSIZE_BYTE 0x00000000U ?FLASH_PSIZE_HALF_WORD 0x00000100U ?FLASH_PSIZE_WORD 0x00000200U ?FLASH_PSIZE_DOUBLE_WORD 0x00000300U ?CR_PSIZE_MASK 0xFFFFFCFFU ?RDP_KEY ((uint16_t)0x00A5) ?FLASH_KEY1 0x45670123U ?FLASH_KEY2 0xCDEF89ABU ?FLASH_OPT_KEY1 0x08192A3BU ?FLASH_OPT_KEY2 0x4C5D6E7FU ?__HAL_FLASH_SET_LATENCY(__LATENCY__) (*(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)(__LATENCY__)) ?__HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) ?__HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTEN) ?__HAL_FLASH_PREFETCH_BUFFER_DISABLE() (FLASH->ACR &= (~FLASH_ACR_PRFTEN)) ?__HAL_FLASH_INSTRUCTION_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_ICEN) ?__HAL_FLASH_INSTRUCTION_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_ICEN)) ?__HAL_FLASH_DATA_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_DCEN) ?__HAL_FLASH_DATA_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_DCEN)) ?__HAL_FLASH_INSTRUCTION_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_ICRST; FLASH->ACR &= ~FLASH_ACR_ICRST; }while(0U) ?__HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST; FLASH->ACR &= ~FLASH_ACR_DCRST; }while(0U) ?__HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__)) €__HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__)) ?__HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__))) ?__HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__)) ???ACR_BYTE0_ADDRESS 0x40023C00U ?OPTCR_BYTE0_ADDRESS 0x40023C14U ?OPTCR_BYTE1_ADDRESS 0x40023C15U ?OPTCR_BYTE2_ADDRESS 0x40023C16U ?OPTCR_BYTE3_ADDRESS 0x40023C17U ?IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))     ?    ?            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_flash.h   stm32f4xx_hal_def.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h            
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         ?FLASH_PROC_NONE  FLASH_PROC_SECTERASE FLASH_PROC_MASSERASE FLASH_PROC_PROGRAM  PFLASH_ProcedureTypeDef ? 3*? ProcedureOnGoing ?# NbSectorsToErase ?#VoltageForErase ?#Sector ?#Bank ?#Address ?#Lock @  #ErrorCode ?# t-tY  t:  PFLASH_ProcessTypeDef KJ        ?   ?   ?    __STM32F4xx_HAL_PWR_EX_H  EPWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR_VOS FPWR_REGULATOR_VOLTAGE_SCALE2 0x00000000U u__HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { __IO uint32_t tmpreg = 0x00U; MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__)); tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS); UNUSED(tmpreg); } while(0U) ?FPDS_BIT_NUMBER PWR_CR_FPDS_Pos ?CR_FPDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (FPDS_BIT_NUMBER * 4U)) ?ODEN_BIT_NUMBER PWR_CR_ODEN_Pos ?CR_ODEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODEN_BIT_NUMBER * 4U)) ÿODSWEN_BIT_NUMBER PWR_CR_ODSWEN_Pos €CR_ODSWEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODSWEN_BIT_NUMBER * 4U)) ?MRLVDS_BIT_NUMBER PWR_CR_MRLVDS_Pos ?CR_MRLVDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (MRLVDS_BIT_NUMBER * 4U)) ?LPLVDS_BIT_NUMBER PWR_CR_LPLVDS_Pos ?CR_LPLVDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (LPLVDS_BIT_NUMBER * 4U)) ?BRE_BIT_NUMBER PWR_CSR_BRE_Pos ?CSR_BRE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (BRE_BIT_NUMBER * 4U)) ?IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2)) ?IS_PWR_WAKEUP_PIN(PIN) ((PIN) == PWR_WAKEUP_PIN1)    t    i            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_def.h     ?        
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                ?   ?   ?    __STM32F4xx_HAL_PWR_H  CPWR_WAKEUP_PIN1 0x00000100U KPWR_PVDLEVEL_0 PWR_CR_PLS_LEV0 LPWR_PVDLEVEL_1 PWR_CR_PLS_LEV1 MPWR_PVDLEVEL_2 PWR_CR_PLS_LEV2 NPWR_PVDLEVEL_3 PWR_CR_PLS_LEV3 OPWR_PVDLEVEL_4 PWR_CR_PLS_LEV4 PPWR_PVDLEVEL_5 PWR_CR_PLS_LEV5 QPWR_PVDLEVEL_6 PWR_CR_PLS_LEV6 RPWR_PVDLEVEL_7 PWR_CR_PLS_LEV7 [PWR_PVD_MODE_NORMAL 0x00000000U \PWR_PVD_MODE_IT_RISING 0x00010001U ]PWR_PVD_MODE_IT_FALLING 0x00010002U ^PWR_PVD_MODE_IT_RISING_FALLING 0x00010003U _PWR_PVD_MODE_EVENT_RISING 0x00020001U `PWR_PVD_MODE_EVENT_FALLING 0x00020002U aPWR_PVD_MODE_EVENT_RISING_FALLING 0x00020003U jPWR_MAINREGULATOR_ON 0x00000000U kPWR_LOWPOWERREGULATOR_ON PWR_CR_LPDS sPWR_SLEEPENTRY_WFI ((uint8_t)0x01) tPWR_SLEEPENTRY_WFE ((uint8_t)0x02) |PWR_STOPENTRY_WFI ((uint8_t)0x01) }PWR_STOPENTRY_WFE ((uint8_t)0x02) ?PWR_FLAG_WU PWR_CSR_WUF ?PWR_FLAG_SB PWR_CSR_SBF ?PWR_FLAG_PVDO PWR_CSR_PVDO ?PWR_FLAG_BRR PWR_CSR_BRR ?PWR_FLAG_VOSRDY PWR_CSR_VOSRDY ?__HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__)) ?__HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |= (__FLAG__) << 2U) ?__HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD)) ?__HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD)) ?__HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD)) ?__HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD)) ?__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) ?__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) ?__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) ?__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) ?__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); }while(0U) ?__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); }while(0U) ?__HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD)) ?__HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD)) ?__HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD)) ??PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) ?PWR_OFFSET (PWR_BASE - PERIPH_BASE) ?PWR_CR_OFFSET 0x00U ?PWR_CSR_OFFSET 0x04U ?PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET) ?PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET) ?DBP_BIT_NUMBER PWR_CR_DBP_Pos ?CR_DBP_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U)) ?PVDE_BIT_NUMBER PWR_CR_PVDE_Pos ?CR_PVDE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U)) ?VOS_BIT_NUMBER PWR_CR_VOS_Pos ?CR_VOS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (VOS_BIT_NUMBER * 4U)) ?EWUP_BIT_NUMBER PWR_CSR_EWUP_Pos ?CSR_EWUP_BB (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U)) ?IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) ?IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL)) ?IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) ?IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) ?IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))   ?    €            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_pwr.h   stm32f4xx_hal_def.h   stm32f4xx_hal_pwr_ex.h            
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?PVDLevel Y  # Mode Y  # PPWR_PVDTypeDef ? 5       ?   ?   ?    STM32F4xx_HAL_TIM_EX_H  LTIM_TIM2_TIM8_TRGO 0x00000000U PTIM_TIM2_USBFS_SOF TIM_OR_ITR1_RMP_1 QTIM_TIM2_USBHS_SOF (TIM_OR_ITR1_RMP_1 | TIM_OR_ITR1_RMP_0) TTIM_TIM5_GPIO 0x00000000U UTIM_TIM5_LSI TIM_OR_TI4_RMP_0 VTIM_TIM5_LSE TIM_OR_TI4_RMP_1 WTIM_TIM5_RTC (TIM_OR_TI4_RMP_1 | TIM_OR_TI4_RMP_0) YTIM_TIM11_GPIO 0x00000000U ZTIM_TIM11_HSE TIM_OR_TI1_RMP_1 ?IS_TIM_REMAP(INSTANCE,TIM_REMAP) ((((INSTANCE) == TIM2) && (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO) || ((TIM_REMAP) == TIM_TIM2_USBFS_SOF) || ((TIM_REMAP) == TIM_TIM2_USBHS_SOF))) || (((INSTANCE) == TIM5) && (((TIM_REMAP) == TIM_TIM5_GPIO) || ((TIM_REMAP) == TIM_TIM5_LSI) || ((TIM_REMAP) == TIM_TIM5_LSE) || ((TIM_REMAP) == TIM_TIM5_RTC))) || (((INSTANCE) == TIM11) && (((TIM_REMAP) == TIM_TIM11_GPIO) || ((TIM_REMAP) == TIM_TIM11_HSE))))    t    i            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_def.h     P       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?IC1Polarity Y  # IC1Prescaler Y  #IC1Filter Y  #Commutation_Delay Y  # PTIM_HallSensor_InitTypeDef ? <       ?   ?   ?    STM32F4xx_HAL_TIM_H  ?TIM_CLEARINPUTSOURCE_NONE 0x00000000U ?TIM_CLEARINPUTSOURCE_ETR 0x00000001U ?TIM_DMABASE_CR1 0x00000000U ?TIM_DMABASE_CR2 0x00000001U ?TIM_DMABASE_SMCR 0x00000002U ?TIM_DMABASE_DIER 0x00000003U ?TIM_DMABASE_SR 0x00000004U ?TIM_DMABASE_EGR 0x00000005U ?TIM_DMABASE_CCMR1 0x00000006U ?TIM_DMABASE_CCMR2 0x00000007U ?TIM_DMABASE_CCER 0x00000008U ?TIM_DMABASE_CNT 0x00000009U ?TIM_DMABASE_PSC 0x0000000AU ?TIM_DMABASE_ARR 0x0000000BU ?TIM_DMABASE_RCR 0x0000000CU ?TIM_DMABASE_CCR1 0x0000000DU ?TIM_DMABASE_CCR2 0x0000000EU ?TIM_DMABASE_CCR3 0x0000000FU ?TIM_DMABASE_CCR4 0x00000010U ?TIM_DMABASE_BDTR 0x00000011U ?TIM_DMABASE_DCR 0x00000012U ?TIM_DMABASE_DMAR 0x00000013U ?TIM_EVENTSOURCE_UPDATE TIM_EGR_UG ?TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G ?TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G ?TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G ?TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G ?TIM_EVENTSOURCE_COM TIM_EGR_COMG ?TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG ?TIM_EVENTSOURCE_BREAK TIM_EGR_BG ?TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U ?TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P ?TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) ?TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP ?TIM_ETRPOLARITY_NONINVERTED 0x00000000U ?TIM_ETRPRESCALER_DIV1 0x00000000U ?TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 ?TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 ÿTIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS ?TIM_COUNTERMODE_UP 0x00000000U ?TIM_COUNTERMODE_DOWN TIM_CR1_DIR ?TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 ?TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 ?TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS ?TIM_CLOCKDIVISION_DIV1 0x00000000U ?TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 ?TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 ?TIM_OUTPUTSTATE_DISABLE 0x00000000U ?TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E ?TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U ?TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE ?TIM_OCFAST_DISABLE 0x00000000U ?TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE ?TIM_OUTPUTNSTATE_DISABLE 0x00000000U ?TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE ?TIM_OCPOLARITY_HIGH 0x00000000U ?TIM_OCPOLARITY_LOW TIM_CCER_CC1P ?TIM_OCNPOLARITY_HIGH 0x00000000U ?TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP ?TIM_OCIDLESTATE_SET TIM_CR2_OIS1 ?TIM_OCIDLESTATE_RESET 0x00000000U ?TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N ?TIM_OCNIDLESTATE_RESET 0x00000000U ?TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING ?TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING ?TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE ?TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING ?TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING ?TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 ?TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 ?TIM_ICSELECTION_TRC TIM_CCMR1_CC1S ?TIM_ICPSC_DIV1 0x00000000U ?TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 ?TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 ?TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC ?TIM_OPMODE_SINGLE TIM_CR1_OPM ?TIM_OPMODE_REPETITIVE 0x00000000U ?TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 ?TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 ?TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) ?TIM_IT_UPDATE TIM_DIER_UIE ?TIM_IT_CC1 TIM_DIER_CC1IE ?TIM_IT_CC2 TIM_DIER_CC2IE ?TIM_IT_CC3 TIM_DIER_CC3IE ?TIM_IT_CC4 TIM_DIER_CC4IE ?TIM_IT_COM TIM_DIER_COMIE ?TIM_IT_TRIGGER TIM_DIER_TIE ?TIM_IT_BREAK TIM_DIER_BIE ?TIM_COMMUTATION_TRGI TIM_CR2_CCUS ?TIM_COMMUTATION_SOFTWARE 0x00000000U ?TIM_DMA_UPDATE TIM_DIER_UDE ?TIM_DMA_CC1 TIM_DIER_CC1DE ?TIM_DMA_CC2 TIM_DIER_CC2DE ?TIM_DMA_CC3 TIM_DIER_CC3DE ?TIM_DMA_CC4 TIM_DIER_CC4DE ?TIM_DMA_COM TIM_DIER_COMDE ?TIM_DMA_TRIGGER TIM_DIER_TDE ?TIM_CCDMAREQUEST_CC 0x00000000U ?TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS ?TIM_FLAG_UPDATE TIM_SR_UIF ?TIM_FLAG_CC1 TIM_SR_CC1IF ?TIM_FLAG_CC2 TIM_SR_CC2IF ?TIM_FLAG_CC3 TIM_SR_CC3IF ?TIM_FLAG_CC4 TIM_SR_CC4IF ?TIM_FLAG_COM TIM_SR_COMIF ?TIM_FLAG_TRIGGER TIM_SR_TIF ?TIM_FLAG_BREAK TIM_SR_BIF ?TIM_FLAG_CC1OF TIM_SR_CC1OF ?TIM_FLAG_CC2OF TIM_SR_CC2OF ?TIM_FLAG_CC3OF TIM_SR_CC3OF ?TIM_FLAG_CC4OF TIM_SR_CC4OF ?TIM_CHANNEL_1 0x00000000U ?TIM_CHANNEL_2 0x00000004U ?TIM_CHANNEL_3 0x00000008U ?TIM_CHANNEL_4 0x0000000CU ?TIM_CHANNEL_ALL 0x0000003CU ?TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 ?TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF ?TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 ?TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED ?TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 ?TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 ?TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 ?TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 ?TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 ?TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 €TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED ?TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED ?TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING ?TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING ?TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE ?TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 ?TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 ?TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 ?TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 ?TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED ?TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED ?TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 ?TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 ?TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 ?TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 ?TIM_OSSR_ENABLE TIM_BDTR_OSSR ?TIM_OSSR_DISABLE 0x00000000U ?TIM_OSSI_ENABLE TIM_BDTR_OSSI ?TIM_OSSI_DISABLE 0x00000000U ?TIM_LOCKLEVEL_OFF 0x00000000U ?TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 ?TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 ?TIM_LOCKLEVEL_3 TIM_BDTR_LOCK ?TIM_BREAK_ENABLE TIM_BDTR_BKE ?TIM_BREAK_DISABLE 0x00000000U ?TIM_BREAKPOLARITY_LOW 0x00000000U ?TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP ?TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U ?TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE ?TIM_TRGO_RESET 0x00000000U ?TIM_TRGO_ENABLE TIM_CR2_MMS_0 ?TIM_TRGO_UPDATE TIM_CR2_MMS_1 ?TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) ?TIM_TRGO_OC1REF TIM_CR2_MMS_2 ?TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) ?TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) ?TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) ?TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM ?TIM_MASTERSLAVEMODE_DISABLE 0x00000000U ?TIM_SLAVEMODE_DISABLE 0x00000000U ?TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 ?TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) ?TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) ?TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) ?TIM_OCMODE_TIMING 0x00000000U ?TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 ?TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 ?TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) ?TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) ?TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) ?TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) ?TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 ?TIM_TS_ITR0 0x00000000U ?TIM_TS_ITR1 TIM_SMCR_TS_0 ?TIM_TS_ITR2 TIM_SMCR_TS_1 ?TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) ?TIM_TS_TI1F_ED TIM_SMCR_TS_2 ?TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) ?TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) ?TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) ?TIM_TS_NONE 0x0000FFFFU ?TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED ?TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED ?TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING ?TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING ?TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE ?TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 ?TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 ?TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 ?TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 ?TIM_TI1SELECTION_CH1 0x00000000U ?TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S ?TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U ?TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U ?TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U ?TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U ?TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U ?TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U ?TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U ?TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U ?TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U ?TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U ?TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U ?TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U ?TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U ?TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U ?TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U ?TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U ?TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U ?TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U ?TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) ?TIM_DMA_ID_CC1 ((uint16_t) 0x0001) ?TIM_DMA_ID_CC2 ((uint16_t) 0x0002) ?TIM_DMA_ID_CC3 ((uint16_t) 0x0003) ?TIM_DMA_ID_CC4 ((uint16_t) 0x0004) ?TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005) ?TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) ?TIM_CCx_ENABLE 0x00000001U ?TIM_CCx_DISABLE 0x00000000U ?TIM_CCxN_ENABLE 0x00000004U ?TIM_CCxN_DISABLE 0x00000000U ?__HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0) ?__HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) ?__HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) ?__HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0) ?__HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0) ?__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) ?__HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) ?__HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) ?__HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) ?__HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) ?__HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) ?__HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) ?__HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) ?__HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) ?__HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) ?__HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) ?__HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) ?__HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) ?__HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0) ?__HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) ?__HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0) ?__HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) ?__HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0) ?__HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) ?__HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR4 = (__COMPARE__))) ?__HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__HANDLE__)->Instance->CCR4)) ?__HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE)) ?__HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE)) ?__HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE)) ?__HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE)) ?__HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS) ?__HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS) ?__HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0) ?__HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__,__CCDMA__) MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__)) ?TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) ?TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) ?IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)) ?IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_RCR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_BDTR)) ?IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFF00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) ?IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) ?IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) ?IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) ?IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE)) ?IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW)) ?IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCNPOLARITY_LOW)) ?IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || ((__STATE__) == TIM_OCIDLESTATE_RESET)) ?IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || ((__STATE__) == TIM_OCNIDLESTATE_RESET)) ?IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) ?IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) ?IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC)) ?IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8)) ?IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE)) ?IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12)) ?IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) ?IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_ALL)) ?IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2)) ?IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3)) ?IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3)) ?IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) ?IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) ?IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) ?IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) ?IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) ?IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) ?IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || ((__STATE__) == TIM_OSSR_DISABLE)) ?IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || ((__STATE__) == TIM_OSSI_DISABLE)) ?IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || ((__LEVEL__) == TIM_LOCKLEVEL_1) || ((__LEVEL__) == TIM_LOCKLEVEL_2) || ((__LEVEL__) == TIM_LOCKLEVEL_3)) ?IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL) ?IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || ((__STATE__) == TIM_BREAK_DISABLE)) ?IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH)) ?IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE)) ?IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF)) ?IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) ?IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1)) ?IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2)) ?IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE)) ?IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF)) ?IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_NONE)) ?IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) ?IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) ?IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) ?IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) ?IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) ?IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U)) ?IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) ?IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU) ?IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) ((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) ?TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) ?TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) ?TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) ?TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) ?TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : (__HANDLE__)->ChannelState[3]) ?TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__))) ?TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); } while(0) ?TIM_CHANNEL_N_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] : (__HANDLE__)->ChannelNState[3]) ?TIM_CHANNEL_N_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__))) ?TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__); } while(0) ?   ?    €            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_tim.h   stm32f4xx_hal_def.h   stm32f4xx_hal_tim_ex.h     l
       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?Prescaler Y  # CounterMode Y  #Period Y  #ClockDivision Y  #RepetitionCounter Y  #AutoReloadPreload Y  # PTIM_Base_InitTypeDef ? J*ÿOCMode Y  # Pulse Y  #OCPolarity Y  #OCNPolarity Y  #OCFastMode Y  #OCIdleState Y  #OCNIdleState Y  # PTIM_OC_InitTypeDef sj*?$OCMode Y  # Pulse Y  #OCPolarity Y  #OCNPolarity Y  #OCIdleState Y  #OCNIdleState Y  #ICPolarity Y  #ICSelection Y  #ICFilter Y  #  PTIM_OnePulse_InitTypeDef ?*?ICPolarity Y  # ICSelection Y  #ICPrescaler Y  #ICFilter Y  # PTIM_IC_InitTypeDef ??*?$EncoderMode Y  # IC1Polarity Y  #IC1Selection Y  #IC1Prescaler Y  #IC1Filter Y  #IC2Polarity Y  #IC2Selection Y  #IC2Prescaler Y  #IC2Filter Y  #  PTIM_Encoder_InitTypeDef ]?*?ClockSource Y  # ClockPolarity Y  #ClockPrescaler Y  #ClockFilter Y  # PTIM_ClockConfigTypeDef ??*?ClearInputState Y  # ClearInputSource Y  #ClearInputPolarity Y  #ClearInputPrescaler Y  #ClearInputFilter Y  # PTIM_ClearInputConfigTypeDef ??*?MasterOutputTrigger Y  # MasterSlaveMode Y  # PTIM_MasterConfigTypeDef k?*?SlaveMode Y  # InputTrigger Y  #TriggerPolarity Y  #TriggerPrescaler Y  #TriggerFilter Y  # PTIM_SlaveConfigTypeDef ??*? OffStateRunMode Y  # OffStateIDLEMode Y  #LockLevel Y  #DeadTime Y  #BreakState Y  #BreakPolarity Y  #BreakFilter Y  #AutomaticOutput Y  # PTIM_BreakDeadTimeConfigTypeDef ]??HAL_TIM_STATE_RESET  HAL_TIM_STATE_READY HAL_TIM_STATE_BUSY HAL_TIM_STATE_TIMEOUT HAL_TIM_STATE_ERROR  PHAL_TIM_StateTypeDef :??HAL_TIM_CHANNEL_STATE_RESET  HAL_TIM_CHANNEL_STATE_READY HAL_TIM_CHANNEL_STATE_BUSY  PHAL_TIM_ChannelStateTypeDef ???HAL_DMA_BURST_STATE_RESET  HAL_DMA_BURST_STATE_READY HAL_DMA_BURST_STATE_BUSY  PHAL_TIM_DMABurstStateTypeDef U??HAL_TIM_ACTIVE_CHANNEL_1 HAL_TIM_ACTIVE_CHANNEL_2 HAL_TIM_ACTIVE_CHANNEL_3 HAL_TIM_ACTIVE_CHANNEL_4 HAL_TIM_ACTIVE_CHANNEL_CLEARED   PHAL_TIM_ActiveChannel ??*?HInstance :
# Init W#Channel l	#?@
 hdma ?# Lock @  #<State F
#=?J
 ChannelState ?#>?J
 ChannelNState 
#BDMABurstState N
#F "?  "Z  t?t1t?PTIM_HandleTypeDef ??       ?   ?   ?    __STM32F4xx_HAL_UART_H  ?HAL_UART_ERROR_NONE 0x00000000U ?HAL_UART_ERROR_PE 0x00000001U ?HAL_UART_ERROR_NE 0x00000002U ?HAL_UART_ERROR_FE 0x00000004U ?HAL_UART_ERROR_ORE 0x00000008U ?HAL_UART_ERROR_DMA 0x00000010U ?UART_WORDLENGTH_8B 0x00000000U ?UART_WORDLENGTH_9B ((uint32_t)USART_CR1_M) ?UART_STOPBITS_1 0x00000000U ?UART_STOPBITS_2 ((uint32_t)USART_CR2_STOP_1) ?UART_PARITY_NONE 0x00000000U ?UART_PARITY_EVEN ((uint32_t)USART_CR1_PCE) ?UART_PARITY_ODD ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) ?UART_HWCONTROL_NONE 0x00000000U ?UART_HWCONTROL_RTS ((uint32_t)USART_CR3_RTSE) ?UART_HWCONTROL_CTS ((uint32_t)USART_CR3_CTSE) ?UART_HWCONTROL_RTS_CTS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE)) ?UART_MODE_RX ((uint32_t)USART_CR1_RE) ?UART_MODE_TX ((uint32_t)USART_CR1_TE) ?UART_MODE_TX_RX ((uint32_t)(USART_CR1_TE | USART_CR1_RE)) ?UART_STATE_DISABLE 0x00000000U ?UART_STATE_ENABLE ((uint32_t)USART_CR1_UE) ?UART_OVERSAMPLING_16 0x00000000U ?UART_OVERSAMPLING_8 ((uint32_t)USART_CR1_OVER8) ?UART_LINBREAKDETECTLENGTH_10B 0x00000000U ?UART_LINBREAKDETECTLENGTH_11B ((uint32_t)USART_CR2_LBDL) ?UART_WAKEUPMETHOD_IDLELINE 0x00000000U ?UART_WAKEUPMETHOD_ADDRESSMARK ((uint32_t)USART_CR1_WAKE) ?UART_FLAG_CTS ((uint32_t)USART_SR_CTS) ?UART_FLAG_LBD ((uint32_t)USART_SR_LBD) ?UART_FLAG_TXE ((uint32_t)USART_SR_TXE) ?UART_FLAG_TC ((uint32_t)USART_SR_TC) ?UART_FLAG_RXNE ((uint32_t)USART_SR_RXNE) ?UART_FLAG_IDLE ((uint32_t)USART_SR_IDLE) ?UART_FLAG_ORE ((uint32_t)USART_SR_ORE) ?UART_FLAG_NE ((uint32_t)USART_SR_NE) ?UART_FLAG_FE ((uint32_t)USART_SR_FE) ?UART_FLAG_PE ((uint32_t)USART_SR_PE) ?UART_IT_PE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE)) ?UART_IT_TXE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE)) ?UART_IT_TC ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE)) ?UART_IT_RXNE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE)) ?UART_IT_IDLE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE)) ?UART_IT_LBD ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE)) ?UART_IT_CTS ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE)) ?UART_IT_ERR ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE)) ?HAL_UART_RECEPTION_STANDARD (0x00000000U) ?HAL_UART_RECEPTION_TOIDLE (0x00000001U) ?__HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U) ?__HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR) ?__HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) ?__HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) ?__HAL_UART_CLEAR_PEFLAG(__HANDLE__) do{ __IO uint32_t tmpreg = 0x00U; tmpreg = (__HANDLE__)->Instance->SR; tmpreg = (__HANDLE__)->Instance->DR; UNUSED(tmpreg); } while(0U) ?__HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) ?__HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) ?__HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) ?__HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) ?__HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK))) ?__HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK))) ?__HAL_UART_GET_IT_SOURCE(__HANDLE__,__IT__) (((((__IT__) >> 28U) == UART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == UART_CR2_REG_INDEX)? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK)) ?__HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U) ?__HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U) ?__HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U) ?__HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U) ?__HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) ?__HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT)) ?__HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) ?__HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) ?UART_IT_MASK 0x0000FFFFU ?UART_CR1_REG_INDEX 1U ?UART_CR2_REG_INDEX 2U ?UART_CR3_REG_INDEX 3U ?IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || ((LENGTH) == UART_WORDLENGTH_9B)) ?IS_UART_LIN_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B)) ?IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || ((STOPBITS) == UART_STOPBITS_2)) ?IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || ((PARITY) == UART_PARITY_EVEN) || ((PARITY) == UART_PARITY_ODD)) ?IS_UART_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == UART_HWCONTROL_NONE) || ((CONTROL) == UART_HWCONTROL_RTS) || ((CONTROL) == UART_HWCONTROL_CTS) || ((CONTROL) == UART_HWCONTROL_RTS_CTS)) ?IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U)) ?IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) || ((STATE) == UART_STATE_ENABLE)) ?IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) || ((SAMPLING) == UART_OVERSAMPLING_8)) ?IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16)) ?IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B)) ?IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK)) ?IS_UART_BAUDRATE(BAUDRATE) ((BAUDRATE) <= 10500000U) ?IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU) ?UART_DIV_SAMPLING16(_PCLK_,_BAUD_) ((uint32_t)((((uint64_t)(_PCLK_))*25U)/(4U*((uint64_t)(_BAUD_))))) ?UART_DIVMANT_SAMPLING16(_PCLK_,_BAUD_) (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U) ?UART_DIVFRAQ_SAMPLING16(_PCLK_,_BAUD_) ((((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U) + 50U) / 100U) ?UART_BRR_SAMPLING16(_PCLK_,_BAUD_) ((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU)) ?UART_DIV_SAMPLING8(_PCLK_,_BAUD_) ((uint32_t)((((uint64_t)(_PCLK_))*25U)/(2U*((uint64_t)(_BAUD_))))) ?UART_DIVMANT_SAMPLING8(_PCLK_,_BAUD_) (UART_DIV_SAMPLING8((_PCLK_), (_BAUD_))/100U) ?UART_DIVFRAQ_SAMPLING8(_PCLK_,_BAUD_) ((((UART_DIV_SAMPLING8((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) * 100U)) * 8U) + 50U) / 100U) ?UART_BRR_SAMPLING8(_PCLK_,_BAUD_) ((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U) + (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U))  p    g            ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_uart.h   stm32f4xx_hal_def.h     ?       
../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?BaudRate Y  # WordLength Y  #StopBits Y  #Parity Y  #Mode Y  #HwFlowCtl Y  #OverSampling Y  # PUART_InitTypeDef ? K?HAL_UART_STATE_RESET  HAL_UART_STATE_READY  HAL_UART_STATE_BUSY $HAL_UART_STATE_BUSY_TX !HAL_UART_STATE_BUSY_RX "HAL_UART_STATE_BUSY_TX_RX #HAL_UART_STATE_TIMEOUT ?HAL_UART_STATE_ERROR ? PHAL_UART_StateTypeDef j?PHAL_UART_RxTypeTypeDef Y  ?)?__UART_HandleTypeDef DInstance ?# Init R#pTxBuffPtr ?# TxXferSize I  #$TxXferCount ?#&pRxBuffPtr ?#(RxXferSize I  #,RxXferCount ?#.ReceptionType ?#0hdmatx ?#4hdmarx ?#8Lock @  #<gState ?#=RxState ?#>ErrorCode ?#@ "?  :  "?tI  ":  tW"Z  t9tY  PUART_HandleTypeDef x?       ?   ?   ?    __STM32F4xx_HAL_CONF_H  &HAL_MODULE_ENABLED  (HAL_ADC_MODULE_ENABLED  BHAL_TIM_MODULE_ENABLED  CHAL_UART_MODULE_ENABLED  THAL_GPIO_MODULE_ENABLED  UHAL_EXTI_MODULE_ENABLED  VHAL_DMA_MODULE_ENABLED  WHAL_RCC_MODULE_ENABLED  XHAL_FLASH_MODULE_ENABLED  YHAL_PWR_MODULE_ENABLED  ZHAL_CORTEX_MODULE_ENABLED  cHSE_VALUE 25000000U gHSE_STARTUP_TIMEOUT 100U pHSI_VALUE ((uint32_t)16000000U) wLSI_VALUE 32000U LSE_VALUE 32768U ?LSE_STARTUP_TIMEOUT 5000U ?EXTERNAL_CLOCK_VALUE 12288000U ?VDD_VALUE 3300U ?TICK_INT_PRIORITY 3U ?USE_RTOS 0U ?PREFETCH_ENABLE 1U ?INSTRUCTION_CACHE_ENABLE 1U ?DATA_CACHE_ENABLE 1U ?USE_HAL_ADC_REGISTER_CALLBACKS 0U ?USE_HAL_CAN_REGISTER_CALLBACKS 0U ?USE_HAL_CEC_REGISTER_CALLBACKS 0U ?USE_HAL_CRYP_REGISTER_CALLBACKS 0U ?USE_HAL_DAC_REGISTER_CALLBACKS 0U ?USE_HAL_DCMI_REGISTER_CALLBACKS 0U ?USE_HAL_DFSDM_REGISTER_CALLBACKS 0U ?USE_HAL_DMA2D_REGISTER_CALLBACKS 0U ?USE_HAL_DSI_REGISTER_CALLBACKS 0U ?USE_HAL_ETH_REGISTER_CALLBACKS 0U ?USE_HAL_HASH_REGISTER_CALLBACKS 0U ?USE_HAL_HCD_REGISTER_CALLBACKS 0U ?USE_HAL_I2C_REGISTER_CALLBACKS 0U ?USE_HAL_FMPI2C_REGISTER_CALLBACKS 0U ?USE_HAL_FMPSMBUS_REGISTER_CALLBACKS 0U ?USE_HAL_I2S_REGISTER_CALLBACKS 0U ?USE_HAL_IRDA_REGISTER_CALLBACKS 0U ?USE_HAL_LPTIM_REGISTER_CALLBACKS 0U ?USE_HAL_LTDC_REGISTER_CALLBACKS 0U ?USE_HAL_MMC_REGISTER_CALLBACKS 0U ?USE_HAL_NAND_REGISTER_CALLBACKS 0U ?USE_HAL_NOR_REGISTER_CALLBACKS 0U ?USE_HAL_PCCARD_REGISTER_CALLBACKS 0U ?USE_HAL_PCD_REGISTER_CALLBACKS 0U ?USE_HAL_QSPI_REGISTER_CALLBACKS 0U ?USE_HAL_RNG_REGISTER_CALLBACKS 0U ?USE_HAL_RTC_REGISTER_CALLBACKS 0U ?USE_HAL_SAI_REGISTER_CALLBACKS 0U ?USE_HAL_SD_REGISTER_CALLBACKS 0U ?USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U ?USE_HAL_SDRAM_REGISTER_CALLBACKS 0U ?USE_HAL_SRAM_REGISTER_CALLBACKS 0U ?USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U ?USE_HAL_SMBUS_REGISTER_CALLBACKS 0U ?USE_HAL_SPI_REGISTER_CALLBACKS 0U ?USE_HAL_TIM_REGISTER_CALLBACKS 0U ?USE_HAL_UART_REGISTER_CALLBACKS 0U ?USE_HAL_USART_REGISTER_CALLBACKS 0U ?USE_HAL_WWDG_REGISTER_CALLBACKS 0U ?MAC_ADDR0 2U ?MAC_ADDR1 0U ?MAC_ADDR2 0U ?MAC_ADDR3 0U ?MAC_ADDR4 0U ?MAC_ADDR5 0U ?ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE ?ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE ?ETH_RXBUFNB 4U ?ETH_TXBUFNB 4U ?DP83848_PHY_ADDRESS 0x01U ?PHY_RESET_DELAY 0x000000FFU ?PHY_CONFIG_DELAY 0x00000FFFU ?PHY_READ_TO 0x0000FFFFU ?PHY_WRITE_TO 0x0000FFFFU ?PHY_BCR ((uint16_t)0x0000U) ?PHY_BSR ((uint16_t)0x0001U) ?PHY_RESET ((uint16_t)0x8000U) ?PHY_LOOPBACK ((uint16_t)0x4000U) ?PHY_FULLDUPLEX_100M ((uint16_t)0x2100U) ?PHY_HALFDUPLEX_100M ((uint16_t)0x2000U) ?PHY_FULLDUPLEX_10M ((uint16_t)0x0100U) ?PHY_HALFDUPLEX_10M ((uint16_t)0x0000U) ?PHY_AUTONEGOTIATION ((uint16_t)0x1000U) ?PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U) ?PHY_POWERDOWN ((uint16_t)0x0800U) ?PHY_ISOLATE ((uint16_t)0x0400U) ?PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020U) ?PHY_LINKED_STATUS ((uint16_t)0x0004U) ?PHY_JABBER_DETECTION ((uint16_t)0x0002U) ÿPHY_SR ((uint16_t)0x10U) ?PHY_SPEED_STATUS ((uint16_t)0x0002U) ?PHY_DUPLEX_STATUS ((uint16_t)0x0004U) ?USE_SPI_CRC 0U ????????	?
??assert_param(expr) ((void)0U)     T   K           ../Core/Inc/ ../Drivers/STM32F4xx_HAL_Driver/Inc/  stm32f4xx_hal_conf.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_exti.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_adc.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_uart.h     ?        
../Core/Inc/stm32f4xx_hal_conf.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM              ?   ?   ?    __MAIN_H  <BUZZ_Pin GPIO_PIN_8 =BUZZ_GPIO_Port GPIOA >LED_Pin GPIO_PIN_12 ?LED_GPIO_Port GPIOA @KEY_Pin GPIO_PIN_0 AKEY_GPIO_Port GPIOE     l    b            ../Core/Inc/ ../Drivers/STM32F4xx_HAL_Driver/Inc/  main.h   stm32f4xx_hal.h     ?        
../Core/Inc/main.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                ?   ?   ?   ?    __stdio_h  __ARMCLIB_VERSION 5060044 "_ARMABI __declspec(__nothrow) %__STDIO_DECLS  '__CLIBNS -__CLIBNS  <NULL =NULL 0 g_SYS_OPEN 16 ?stdin (&__CLIBNS __stdin) ?stdout (&__CLIBNS __stdout) ?stderr (&__CLIBNS __stderr) ?_IOFBF 0x100 ?_IOLBF 0x200 ?_IONBF 0x400 ?BUFSIZ (512) ?FOPEN_MAX _SYS_OPEN ?FILENAME_MAX 256 ?L_tmpnam FILENAME_MAX ?TMP_MAX 256 ?EOF (-1) ?SEEK_SET 0 ?SEEK_CUR 1 ?SEEK_END 2 ?_IOBIN 0x04 ?__STDIN_BUFSIZ (64) ?__STDOUT_BUFSIZ (64) ?__STDERR_BUFSIZ (16) ?getchar() getc(stdin) ?putchar(c) putc(c, stdout)    X    O            C:\Keil_v5\ARM\ARMCC\Bin\..\include\  stdio.h   stddef.h     ?       C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]          unsigned int unsigned long long )?__fpos_t_struct __pos ? # __mbstate ?# P__va_list ?   FPfpos_t ? a-__FILE PFILE lq__stdin q__stdout q__stderr "q__aeabi_stdin Cq__aeabi_stdout Cq__aeabi_stderr CPsize_t ? .*?__state1 ? # __state2 ? #     l        ?    __stdin %  __stdout 4  __stderr G  __aeabi_stdin [  __aeabi_stdout p  __aeabi_stderr        ?   ?   ?    __SYS_H  SYSTEM_SUPPORT_OS 1 (PI 3.14159265358979f -BITBAND(addr,bitnum) ((addr & 0xF0000000)+0x2000000+((addr &0xFFFFF)<<5)+(bitnum<<2)) .MEM_ADDR(addr) *((volatile unsigned long *)(addr)) /BIT_ADDR(addr,bitnum) MEM_ADDR(BITBAND(addr, bitnum)) 1GPIOA_ODR_Addr (GPIOA_BASE+20) 2GPIOB_ODR_Addr (GPIOB_BASE+20) 3GPIOC_ODR_Addr (GPIOC_BASE+20) 4GPIOD_ODR_Addr (GPIOD_BASE+20) 5GPIOE_ODR_Addr (GPIOE_BASE+20) 6GPIOF_ODR_Addr (GPIOF_BASE+20) 7GPIOG_ODR_Addr (GPIOG_BASE+20) 8GPIOH_ODR_Addr (GPIOH_BASE+20) 9GPIOI_ODR_Addr (GPIOI_BASE+20) ;GPIOA_IDR_Addr (GPIOA_BASE+16) <GPIOB_IDR_Addr (GPIOB_BASE+16) =GPIOC_IDR_Addr (GPIOC_BASE+16) >GPIOD_IDR_Addr (GPIOD_BASE+16) ?GPIOE_IDR_Addr (GPIOE_BASE+16) @GPIOF_IDR_Addr (GPIOF_BASE+16) AGPIOG_IDR_Addr (GPIOG_BASE+16) BGPIOH_IDR_Addr (GPIOH_BASE+16) CGPIOI_IDR_Addr (GPIOI_BASE+16) GPAout(n) BIT_ADDR(GPIOA_ODR_Addr,n) HPAin(n) BIT_ADDR(GPIOA_IDR_Addr,n) JPBout(n) BIT_ADDR(GPIOB_ODR_Addr,n) KPBin(n) BIT_ADDR(GPIOB_IDR_Addr,n) MPCout(n) BIT_ADDR(GPIOC_ODR_Addr,n) NPCin(n) BIT_ADDR(GPIOC_IDR_Addr,n) PPDout(n) BIT_ADDR(GPIOD_ODR_Addr,n) QPDin(n) BIT_ADDR(GPIOD_IDR_Addr,n) SPEout(n) BIT_ADDR(GPIOE_ODR_Addr,n) TPEin(n) BIT_ADDR(GPIOE_IDR_Addr,n) VPFout(n) BIT_ADDR(GPIOF_ODR_Addr,n) WPFin(n) BIT_ADDR(GPIOF_IDR_Addr,n) YPGout(n) BIT_ADDR(GPIOG_ODR_Addr,n) ZPGin(n) BIT_ADDR(GPIOG_IDR_Addr,n) \PHout(n) BIT_ADDR(GPIOH_ODR_Addr,n) ]PHin(n) BIT_ADDR(GPIOH_IDR_Addr,n) _PIout(n) BIT_ADDR(GPIOI_ODR_Addr,n) `PIin(n) BIT_ADDR(GPIOI_IDR_Addr,n)   ?    ?            ./SYSTEM/sys/ ../Drivers/STM32F4xx_HAL_Driver/Inc/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  sys.h   stm32f4xx_hal.h   stdio.h     ,       
./SYSTEM/sys/sys.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         Ps32   Ps16   	Ps8 ÿ   
  Psc32 ?   Psc16 ? ÿ   Psc8 ? t  Pvs32 t  Pvs16 tÿ   Pvs8 't? Pvsc32 8t? Pvsc16 It? Pvsc8 ZPu32 Y  Pu16 I  Pu8 :  Y  Puc32 ?I  Puc16 ?:  Puc8 ?tY  Pvu32 ? tI  Pvu16 ?!t:  Pvu8 ?"t?Pvuc32 ?$t?Pvuc16 %t?Pvuc8 &       ?   ?   ?    __STM32F4xx_IT_H      <    2            ../Core/Inc/  stm32f4xx_it.h     ?        
../Core/Inc/stm32f4xx_it.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                ?   ?   ?    __MISC_H  &VNVIC_VectTab_RAM ((uint32_t)0x20000000) WNVIC_VectTab_FLASH ((uint32_t)0x08000000) XIS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || ((VECTTAB) == NVIC_VectTab_FLASH)) bNVIC_LP_SEVONPEND ((uint8_t)0x10) cNVIC_LP_SLEEPDEEP ((uint8_t)0x04) dNVIC_LP_SLEEPONEXIT ((uint8_t)0x02) eIS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || ((LP) == NVIC_LP_SLEEPDEEP) || ((LP) == NVIC_LP_SLEEPONEXIT)) pNVIC_PriorityGroup_0 ((uint32_t)0x700) rNVIC_PriorityGroup_1 ((uint32_t)0x600) tNVIC_PriorityGroup_2 ((uint32_t)0x500) vNVIC_PriorityGroup_3 ((uint32_t)0x400) xNVIC_PriorityGroup_4 ((uint32_t)0x300) {IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || ((GROUP) == NVIC_PriorityGroup_1) || ((GROUP) == NVIC_PriorityGroup_2) || ((GROUP) == NVIC_PriorityGroup_3) || ((GROUP) == NVIC_PriorityGroup_4)) ?IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) ?IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) ?IS_NVIC_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF) ?SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB) ?SysTick_CLKSource_HCLK ((uint32_t)0x00000004) ?IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || ((SOURCE) == SysTick_CLKSource_HCLK_Div8))  t    i            ./SYSTEM/mish/ ../Drivers/CMSIS/Device/ST/STM32F4xx/Include/  misc.h   stm32f4xx.h     L       
./SYSTEM/mish/misc.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         *?NVIC_IRQChannel :  # NVIC_IRQChannelPreemptionPriority :  #NVIC_IRQChannelSubPriority :  #NVIC_IRQChannelCmd !  # PNVIC_InitTypeDef ? J        ?   ?   ?   ?    __SYSTEM_H  		
 !"aCONTROL_DELAY 1000 dCAR_NUMBER 6 eRATE_1_HZ 1 fRATE_5_HZ 5 gRATE_10_HZ 10 hRATE_20_HZ 20 iRATE_25_HZ 25 jRATE_50_HZ 50 kRATE_100_HZ 100 lRATE_200_HZ 200 mRATE_250_HZ 250 nRATE_500_HZ 500 oRATE_1000_HZ 1000 tuvwxy  ?   ?           .\Balance\ ../Core/Inc/ ../Drivers/STM32F4xx_HAL_Driver/Inc/ ./SYSTEM/sys/ ./SYSTEM/delay/ ./HARDWARE/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  system.h   stm32f4xx_it.h   stm32f4xx_hal.h   sys.h   delay.h   usart.h   balance.h   led.h   oled.h   usartx.h   adc.h   motor.h   encoder.h   show.h   key.h   lidar.h   pstwo.h   robot_select_init.h   gpio.h   tim.h   stdio.h   stdint.h   stdlib.h   string.h   math.h   stdarg.h     H       
.\Balance\system.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         float int PCarMode ?/PMotor_parameter ?:*?VX ? # VY ? #VZ ? # PSmooth_Control ? CqFlag_Stop ?  qDivisor_Mode ? qCar_Mode ?  qServo ? qRC_Velocity ? qMove_X ? qMove_Y ? qMove_Z ? qVelocity_KP ? qVelocity_KI ? qsmooth_control qMOTOR_A ? qMOTOR_B ? qMOTOR_C ? qMOTOR_D ? qEncoder_precision ? qWheel_perimeter ? qWheel_spacing ? qAxle_spacing ? qOmni_turn_radiaus ? qCCD_ON_Flag ?  qAPP_ON_Flag ?  qELE_ON_Flag ?  qAvoid_ON_Flag ?  qFollow_ON_Flag ?  qAlong_wall ?  qPS2_ON_Flag ?  qFlag_Left ?  qFlag_Right ?  qFlag_Direction ?  qTurn_Flag ?  qPID_Send ?  qPS2_LX ? qPS2_LY ? qPS2_RX ? qPS2_RY ? qPS2_KEY ? ?Mec_Car  Omni_Car Akm_Car Diff_Car FourWheel_Car Tank_Car  *?Encoder ? # Motor_Pwm ? #Target ? #Velocity_KP ? #Velocity_KI ? #   2       L    Flag_Stop )  Divisor_Mode <  Car_Mode M  Servo Y  RC_Velocity k  Move_X x  Move_Y ?  Move_Z ?  Velocity_KP ?  Velocity_KI ?  smooth_control ?  MOTOR_A ?  MOTOR_B ?  MOTOR_C ?  MOTOR_D   Encoder_precision   Wheel_perimeter 1  Wheel_spacing E  Axle_spacing X  Omni_turn_radiaus p  CCD_ON_Flag ?  APP_ON_Flag ?  ELE_ON_Flag ?  Avoid_ON_Flag ?  Follow_ON_Flag ?  Along_wall ?  PS2_ON_Flag    Flag_Left   Flag_Right %  Flag_Direction <  Turn_Flag N  PID_Send _  PS2_LX l  PS2_LY y  PS2_RX ?  PS2_RY ?  PS2_KEY          ?   ?   ?    __DELAY_H     €    u            ./SYSTEM/delay/ ./SYSTEM/mish/ ./SYSTEM/sys/ .\Balance\  delay.h   misc.h   sys.h   system.h     ?        
./SYSTEM/delay/delay.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                ?   ?   ?   ?    __USART_H__   ?    |            ../Core/Inc/ .\Balance\ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  usart.h   main.h   system.h   stdio.h     ?        
../Core/Inc/usart.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         qhuart5 ?  qhuart1 ?  qhuart2 ?    /        ?   ?   huart5 ?   huart1 ?   huart2         ?   ?   ?   ?    __LIDAR_H  HEADER_0 0xA5 HEADER_1 0x5A  Length_ 0x3A "POINT_PER_PACK 16     L    A            ./HARDWARE/ .\Balance\  lidar.h   system.h     ?       
./HARDWARE/lidar.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         float PLidarPointStructDef H/PLiDARFrameTypeDef ??PPointDataProcessDef oE?? ? qPointDataProcess  qPack_Data ? ?? ? qDataprocess 1qDistance_KP ? qDistance_KD ? qDistance_KI ? qFollow_KP ? qFollow_KD ? qFollow_KI ? qFollow_KP_Akm ? qFollow_KD_Akm ? qFollow_KI_Akm ? qDiff_Along_Distance_KP ? qDiff_Along_Distance_KD ? qDiff_Along_Distance_KI ? qAkm_Along_Distance_KP ? qAkm_Along_Distance_KD ? qAkm_Along_Distance_KI ? qFourWheel_Along_Distance_KP ? qFourWheel_Along_Distance_KD ? qFourWheel_Along_Distance_KI ? qAlong_Distance_KP ? qAlong_Distance_KD ? qAlong_Distance_KI ? )?PointData distance_h :  # distance_l :  #Strong :  # )?PackData :header_0 :  # header_1 :  #ver_len :  #speed_h :  #speed_l :  #start_angle_h :  #start_angle_l :  #??  point !#end_angle_h :  #7end_angle_l :  #8crc :  #9 )?PointDataProcess_ distance w  # angle ? #           ?  
  PointDataProcess !  Pack_Data ;  Dataprocess M  Distance_KP _  Distance_KD q  Distance_KI ?  Follow_KP ?  Follow_KD ?  Follow_KI ?  Follow_KP_Akm ?  Follow_KD_Akm ?  Follow_KI_Akm ?  Diff_Along_Distance_KP   Diff_Along_Distance_KD )  Diff_Along_Distance_KI F  Akm_Along_Distance_KP b  Akm_Along_Distance_KD ~  Akm_Along_Distance_KI ?  FourWheel_Along_Distance_KP ?  FourWheel_Along_Distance_KD ?  FourWheel_Along_Distance_KI    Along_Distance_KP   Along_Distance_KD 0  Along_Distance_KI          ?   ?   ?   ?    __BALANCE_H  Follow_Distance 1600 	Keep_Follow_Distance 500 
Avoid_Min_Distance 200 Avoid_Distance 450 X_PARAMETER (sqrt(3)/2.f) Y_PARAMETER (0.5f) L_PARAMETER (1.0f) Lidar_Detect_ON 1 Lidar_Detect_OFF 0 Barrier_Detected 1 No_Barrier 0 PS2_Control_Mode 0 APP_Control_Mode 1  Lidar_Avoid_Mode 2 !Lidar_Follow_Mode 3 "ELE_Line_Patrol_Mode 6 #CCD_Line_Patrol_Mode 5 $Lidar_Along_Mode 4 (RC_ON 1 )RC_OFF 0 +MAX_RC_Velocity 1230 -MAX_RC_Turn_Bias 227 /MINI_RC_Velocity 0.1 1MINI_RC_Turn_Velocity 0.2 3X_Step 0.2 5Z_Step 0.2   ?    ?            .\Balance\ ./SYSTEM/sys/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ./HARDWARE/  balance.h   sys.h   stdio.h   system.h   lidar.h     ?       
.\Balance\balance.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         float int qMec_Car_x1 ? qMec_Car_x2 ? qOmni_Car_x2 ? qOmni_Car_x1 ? qRC_Velocity_CCD ? qRC_Velocity_ELE ? qCCD_KP ? qCCD_KI ? qELE_KP ? qELE_KI ? qPS2_Velocity ? qPS2_Turn_Velocity ? qTime_count ? qLidar_Detect ?  qMode ?     ?        ?  ?   Mec_Car_x1 ?   Mec_Car_x2 ?   Omni_Car_x2 ?   Omni_Car_x1 ÿ   RC_Velocity_CCD   RC_Velocity_ELE +  CCD_KP 8  CCD_KI E  ELE_KP R  ELE_KI _  PS2_Velocity r  PS2_Turn_Velocity ?  Time_count ?  Lidar_Detect ?  Mode        ?   ?   ?   ?    __LED_H  Buzzer PAout(8) LED PAout(12)    `    V            ./HARDWARE/ ./SYSTEM/sys/ .\Balance\  led.h   sys.h   system.h     ?        
./HARDWARE/led.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         int qLed_Count ?            ?   ?   Led_Count        ?   ?   ?    __OLED_H  OLED_RST_Clr() PDout(12)=0 	OLED_RST_Set() PDout(12)=1 OLED_RS_Clr() PDout(11)=0 OLED_RS_Set() PDout(11)=1 OLED_SCLK_Clr() PDout(14)=0 OLED_SCLK_Set() PDout(14)=1 OLED_SDIN_Clr() PDout(13)=0 OLED_SDIN_Set() PDout(13)=1 OLED_CMD 0 OLED_DATA 1 #CNSizeWidth 16 $CNSizeHeight 16     `    W            ./HARDWARE/ ./SYSTEM/sys/ .\Balance\  oled.h   sys.h   system.h     ?        
./HARDWARE/oled.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                 ?   ?   ?   ?    __USRATX_H  SEND_DATA_SIZE 24 	RECEIVE_DATA_SIZE 11    ?    ?            ./HARDWARE/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\ ./SYSTEM/sys/ .\Balance\  usartx.h   stdio.h   sys.h   system.h     ,       
./HARDWARE/usartx.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         short unsigned char float PMpu6050_Data ?)€_Sensor_Str_ Frame_Header ? # X_speed ? #Y_speed ? #Z_speed ? #Power_Voltage ? #Accelerometer ? #
Gyroscope ? #Frame_Tail ? # )?_SEND_DATA_ 0??  buffer ?# Sensor_Str ? # PSEND_DATA €$)?_Control_Str_ Frame_Header ? # X_speed ? #Y_speed ? #Z_speed ? #Frame_Tail ? # )?_RECEIVE_DATA_  ?? 
 buffer D# Control_Str ?# PRECEIVE_DATA 11??    qUsart1_Receive_buf ???    qUsart2_Receive_buf ???    qUart5_Receive_buf ?)?__Mpu6050_Data_ X_data ? # Y_data ? #Z_data ? #    R        0  ?  Usart1_Receive_buf ?  Usart2_Receive_buf ?  Uart5_Receive_buf          ?   ?   ?   ?    __ADC_H__  "Battery_Ch 8 #Potentiometer 9   l    a            ../Core/Inc/ ./SYSTEM/sys/ .\Balance\  adc.h   main.h   sys.h   system.h     ?       
../Core/Inc/adc.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         float int qVoltage ? qVoltage_Count ? qVoltage_All ? qCCD_Median w  qCCD_Threshold w  ?w   qADV qSensor_Left ? qSensor_Middle ? qSensor_Right ? qSensor ? qsum ? qhadc1 ?       ?        ?  ?   Voltage ?   Voltage_Count ?   Voltage_All ?   CCD_Median ?   CCD_Threshold   ADV )  Sensor_Left ;  Sensor_Middle O  Sensor_Right b  Sensor o  sum y  hadc1           ?   ?   ?    __MOTOR_H  PWMA1 TIM10->CCR1 PWMA2 TIM11->CCR1 
PWMB1 TIM9->CCR1 PWMB2 TIM9->CCR2 PWMC1 TIM1->CCR1 PWMC2 TIM1->CCR2 PWMD1 TIM1->CCR3 PWMD2 TIM1->CCR4 EN PDin(3) Servo_PWM TIM8->CCR4 SERVO_INIT 1500    L    A            ./HARDWARE/ .\Balance\  motor.h   system.h     ?        
./HARDWARE/motor.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                ?   ?   ?    __ENCODER_H  ENCODER_TIM_PERIOD (u16)(65535)    d    Z            ./HARDWARE/ ./SYSTEM/sys/ .\Balance\  encoder.h   sys.h   system.h     ?        
./HARDWARE/encoder.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM              ?   ?   ?   ?    __SHOW_H      l    a            .\Balance\ ./SYSTEM/sys/ ./HARDWARE/  show.h   sys.h   oled.h   system.h     ?        
.\Balance\show.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         int qBuzzer_count ?             ?   ?   Buzzer_count         ?   ?   ?    __KEY_H  KEY_ON 0 KEY_OFF 1 No_Action 0 Click 1 Long_Press 3 Double_Click 2 KEY_PORT GPIOE KEY_PIN GPIO_PIN_0 KEY HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_0)    `    V            ./HARDWARE/ ./SYSTEM/sys/ .\Balance\  key.h   sys.h   system.h     ?        
./HARDWARE/key.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM              ÿ           __PSTWO_H  DI PEin(15) 
DO_H PEout(12)=1 DO_L PEout(12)=0 CS_H PEout(10)=1 CS_L PEout(10)=0 CLK_H PEout(8)=1 CLK_L PEout(8)=0 PSB_SELECT 1 PSB_L3 2 PSB_R3 3 PSB_START 4 PSB_PAD_UP 5 PSB_PAD_RIGHT 6 PSB_PAD_DOWN 7 PSB_PAD_LEFT 8 PSB_L2 9 PSB_R2 10 PSB_L1 11 PSB_R1 12  PSB_GREEN 13 !PSB_RED 14 "PSB_BLUE 15 #PSB_PINK 16 %PSB_TRIANGLE 13 &PSB_CIRCLE 14 'PSB_CROSS 15 (PSB_SQUARE 16 *PSS_RX 5 +PSS_RY 6 ,PSS_LX 7 -PSS_LY 8 /Default_Velocity 0.2 0Default_Turn_Bias 0.3 1PS2_Turn_Angle PI/4     L    A            ./HARDWARE/ .\Balance\  pstwo.h   system.h            
./HARDWARE/pstwo.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         int qBeep_Control_Flag ? qStrat ? ??   qData ? ?w   qMASK ? qHandkey w       L          ?   Beep_Control_Flag ?   Strat ?   Data ?   MASK ÿ   Handkey               __ROBOTSELECTINIT_H  MINI_AKM_MIN_TURN_RADIUS 0.350f $MEC_wheelspacing 0.0930 %Akm_wheelspacing 0.162f &Diff_wheelSpacing 0.177f 'Four_Mortor_wheelSpacing 0.187f (Tank_wheelSpacing 0.235f ,MEC_axlespacing 0.085 -Akm_axlespacing 0.144f .Diff_axlespacing 0.155f /Four_Mortor__axlespacing 0.173f 0Tank_axlespacing 0.222f 4HALL_30F 30 5MD36N_5_18 5.18 6MD36N_27 27 7MD36N_51 51 8MD36N_71 71 9MD60N_18 18 :MD60N_47 47 >Photoelectric_500 500 ?Hall_13 13 CMecanum_60 0.060f DMecanum_75 0.075f EMecanum_100 0.100f FMecanum_127 0.127f GMecanum_152 0.152f KFullDirecion_60 0.060 LFullDirecion_75 0.075 MFullDirecion_127 0.127 NFullDirecion_152 0.152 OFullDirecion_203 0.203 PFullDirecion_217 0.217 TBlack_WheelDiameter 0.065 VTank_WheelDiameter 0.043 ZOmni_Turn_Radiaus_109 0.109 [Omni_Turn_Radiaus_164 0.164 \Omni_Turn_Radiaus_180 0.180 ]Omni_Turn_Radiaus_290 0.290 aEncoderMultiples 4 dCONTROL_FREQUENCY 100   d    X            .\Balance\ ./SYSTEM/sys/  robot_select_init.h   sys.h   system.h     ?       
.\Balance\robot_select_init.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         float int PRobot_Parament_InitTypeDef *?A ? # B ? #C ? #D ? # PEncoder ? *?WheelSpacing ? # AxleSpacing ? #GearRatio ? #EncoderAccuracy ? #WheelDiameter ? #OmniTurnRadiaus ? #         	  
   __GPIO_H__    @    4            ../Core/Inc/  gpio.h   main.h     ?        
../Core/Inc/gpio.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM                         __TIM_H__     <    3            ../Core/Inc/  tim.h   main.h     4       
../Core/Inc/tim.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         qhtim1 R
  qhtim2 R
  qhtim3 R
  qhtim4 R
  qhtim5 R
  qhtim8 R
  qhtim9 R
  qhtim10 R
  qhtim11 R
  qhtim12 R
    u        8  ?   htim1 ?   htim2 ?   htim3 ?   htim4 ?   htim5 ?   htim8 ?   htim9 	  htim10   htim11 '  htim12                  __stdlib_h  __ARMCLIB_VERSION 5060044 __LONGLONG long long _ARMABI __declspec(__nothrow) _ARMABI_PURE __declspec(__nothrow) __attribute__((const)) _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn) _ARMABI_THROW  !__STDLIB_DECLS  )__USE_C99_STDLIB 1 -__CLIBNS 4__CLIBNS  GNULL HNULL 0 mEXIT_FAILURE 1 oEXIT_SUCCESS 0 ?RAND_MAX 0x7fffffff ?MB_CUR_MAX ( __aeabi_MB_CUR_MAX() ) ?__LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE  ?__fpsr_IXE 0x100000 ?__fpsr_UFE 0x80000 ?__fpsr_OFE 0x40000 ?__fpsr_DZE 0x20000 ?__fpsr_IOE 0x10000 ?__fpsr_IXC 0x10 ?__fpsr_UFC 0x8 ?__fpsr_OFC 0x4 ?__fpsr_DZC 0x2 ?__fpsr_IOC 0x1 ?__LONGLONG    \    P            C:\Keil_v5\ARM\ARMCC\Bin\..\include\  stdlib.h   stddef.h     ?       C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]          int long long long uvoid char unsigned int unsigned short Pdiv_t ?\))?ldiv_t quot ? # rem ? # Pldiv_t ? ^/)?lldiv_t quot ? # rem ? # Plldiv_t a2)?_rand_state ??? 8 __x X#  )?_ANSI_rand_state ??   __x ?#  N?? %?%?V "? ? "?"?P__heapprt ??)?__sdiv32by16 quot ? # rem ? # P__sdiv32by16 ?ÿ0)?__udiv32by16 quot ? # rem ? # P__udiv32by16 €9)?__sdiv64by32 rem ? # quot ? # P__sdiv64by32 E?0Psize_t ? .Pwchar_t ? @)?div_t quot ? # rem ? #             __string_h  __ARMCLIB_VERSION 5060044 _ARMABI __declspec(__nothrow) __STRING_DECLS  __CLIBNS $__CLIBNS  7NULL 8NULL 0  \    P            C:\Keil_v5\ARM\ARMCC\Bin\..\include\  string.h   stddef.h     ?        C:\Keil_v5\ARM\ARMCC\Bin\..\include\string.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]          unsigned int Psize_t ? .                __math_h  __ARMCLIB_VERSION 5060044  __LONGLONG long long ,__USE_C99_MATH 1 0_ARMABI __declspec(__nothrow) 4_ARMABI_SOFTFP __declspec(__nothrow) __attribute__((__pcs__("aapcs"))) 5__HAVE_LONGDOUBLE 1 7_ARMABI_PURE __declspec(__nothrow) __attribute__((const)) ;_ARMABI_FPEXCEPT _ARMABI __attribute__((const)) E_ARMABI_INLINE inline F_ARMABI_INLINE_DEF static inline O_SOFTFP __attribute__((__pcs__("aapcs"))) h__FLT(x) (*(unsigned *)&(x)) m__HI(x) (*(1 + (unsigned *)&(x))) n__LO(x) (*(unsigned *)&(x)) r__MATH_DECLS  ?__CLIBNS ?__CLIBNS  ?__has_builtin(x) 0 ?HUGE_VALF ((float)__INFINITY__) ?HUGE_VALL ((long double)__INFINITY__) ?INFINITY ((float)__INFINITY__) ?NAN (__ESCAPE__(0f_7FC00000)) ?MATH_ERRNO 1 ?MATH_ERREXCEPT 2 ?HUGE_VAL ((double)__INFINITY__) ?fpclassify(x) ((sizeof(x) == sizeof(float)) ? __ARM_fpclassifyf(x) : __ARM_fpclassify(x)) ?FP_ZERO (0) ?FP_SUBNORMAL (4) ?FP_NORMAL (5) ?FP_INFINITE (3) ?FP_NAN (7) ?FP_ILOGB0 (-0x7fffffff) ?FP_ILOGBNAN ( 0x80000000) ?isfinite(x) ((sizeof(x) == sizeof(float)) ? __ARM_isfinitef(x) : __ARM_isfinite(x)) ÿisgreater(x,y) (((sizeof(x) == sizeof(float)) && (sizeof(y) == sizeof(float))) ? ((__ARM_fcmp4((x), (y)) & 0xf0000000) == 0x20000000) : ((__ARM_dcmp4((x), (y)) & 0xf0000000) == 0x20000000)) ?isgreaterequal(x,y) (((sizeof(x) == sizeof(float)) && (sizeof(y) == sizeof(float))) ? ((__ARM_fcmp4((x), (y)) & 0x30000000) == 0x20000000) : ((__ARM_dcmp4((x), (y)) & 0x30000000) == 0x20000000)) ?isinf(x) ((sizeof(x) == sizeof(float)) ? __ARM_isinff(x) : __ARM_isinf(x)) ?isless(x,y) (((sizeof(x) == sizeof(float)) && (sizeof(y) == sizeof(float))) ? ((__ARM_fcmp4((x), (y)) & 0xf0000000) == 0x80000000) : ((__ARM_dcmp4((x), (y)) & 0xf0000000) == 0x80000000)) ?islessequal(x,y) (((sizeof(x) == sizeof(float)) && (sizeof(y) == sizeof(float))) ? ((__ARM_fcmp4((x), (y)) & 0xc0000000) != 0) : ((__ARM_dcmp4((x), (y)) & 0xc0000000) != 0)) ?islessgreater(x,y) (((sizeof(x) == sizeof(float)) && (sizeof(y) == sizeof(float))) ? __ARM_islessgreaterf((x), (y)) : __ARM_islessgreater((x), (y))) ?isnan(x) ((sizeof(x) == sizeof(float)) ? __ARM_isnanf(x) : __ARM_isnan(x)) ?isnormal(x) ((sizeof(x) == sizeof(float)) ? __ARM_isnormalf(x) : __ARM_isnormal(x)) ?isunordered(x,y) (((sizeof(x) == sizeof(float)) && (sizeof(y) == sizeof(float))) ? ((__ARM_fcmp4((x), (y)) & 0x10000000) == 0x10000000) : ((__ARM_dcmp4((x), (y)) & 0x10000000) == 0x10000000)) ?signbit(x) ((sizeof(x) == sizeof(float)) ? __ARM_signbitf(x) : __ARM_signbit(x)) ?_ARMDEFLD1(f) _ARMABI long double f ## l(long double ) ?_ARMDEFLD1P(f,T) _ARMABI long double f ## l(long double , T ) ?_ARMDEFLD2(f) _ARMABI long double f ## l(long double , long double ) ?FP_FAST_FMAF  ?_ARMDEFLD1 ?_ARMDEFLD1P ?_ARMDEFLD2 ?__LONGLONG   L    B            C:\Keil_v5\ARM\ARMCC\Bin\..\include\  math.h     ?       C:\Keil_v5\ARM\ARMCC\Bin\..\include\math.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]          float double int unsigned int long double long long long char Pfloat_t ? ?Pdouble_t ? ?? qmath_errhandling ÿ ;??'__ARM_isfinitef  ? $? __x a__result ?  ;??'__ARM_isfinite  ? $? __x a__result ?  ;??'__ARM_isinff  ? $? __x a__result ?  ;??'__ARM_isinf  ? $? __x a__result ?  ;??'__ARM_islessgreaterf  ? $? __x $? __y a__result ? \__f ?  ;??'__ARM_islessgreater  ? $? __x $? __y a__result ? \__f ?  ;??'__ARM_isnanf  ? $? __x a__result ?  ;??'__ARM_isnan  ? $? __x a__result ? \__xf ?  ;??'__ARM_isnormalf  ? $? __x a__result ? \__xe ?  ;??'__ARM_isnormal  ? $? __x a__result ? \__xe ?  ;??'__ARM_signbitf  ? $? __x a__result ?  ;??'__ARM_signbit  ? $? __x a__result ?  ;??_sqrt ? $? __x a__result ?  ;??_sqrtf ? $? __x a__result ?  ;??$copysign ? $? __x $? __y a__result ?  ;??#copysignf ? $? __x $? __y a__result ?  ;??#fabsf ? $? __f a__result ?  ;??$fmal ? $? __x $? __y $? __z a__result ?  ;??lrintl ? $? __x a__result ?  ;??#llrintl ? $? __x a__result ?  ;??lroundl ? $? __x a__result ?  ;??#llroundl ? $? __x a__result ?  ;??)nanl ? $?__t a__result ?  ? "?;??remquol ? $? __x $? __y $?__q a__result ?  "?      ?        ?    math_errhandling ?  _sqrt ?  _sqrtf ?  copysign '  copysignf [  fabsf ?  fmal ?  lrintl ?  llrintl   lroundl 7  llroundl b  nanl ?  remquol                 __stdarg_h  __ARMCLIB_VERSION 5060044 __STDARG_DECLS  __CLIBNS __CLIBNS  Cva_start(ap,parmN) __va_start(ap, parmN) Qva_arg(ap,type) __va_arg(ap, type) e__va_copy(dest,src) ((void)((dest) = (src))) kva_copy(dest,src) ((void)((dest) = (src))) uva_end(ap) __va_end(ap)    P    D            C:\Keil_v5\ARM\ARMCC\Bin\..\include\  stdarg.h     ?        C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdarg.h Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]          uvoid "? )?__va_list __ap ? #          "  #  $  %       ?    ?            ../Core/Inc/ C:\Keil_v5\ARM\ARMCC\Bin\..\include\  ../Core/Src/main.c    main.h   stdio.h   adc.h   tim.h   usart.h   gpio.h     ?        
../Core/Src/main.c Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]  C:\Users\Administrator\Desktop\hal\stm32c30dhal\MDK-ARM         int tY  9??Error_Handler  ?:                ?   ?   Error_Handler        '  ! /  !   I  $ >  %  %  %  %  	%C  
%C  %  %  %  %  %C  %C  & I      (   (             1   1  1   1   I8	   I    I8	4  ! I8	  " I  #7 I  $ I  % I  & I	  ' I  ( I  )  *  +  ,  -   .   /4  04  14  24  3 4  4 4  5.:;9?I  6.:;9?  7.:;9G  8.:;9?I   9.:;9?   :.:;9G   ;.:;9?I  <.:;9?  =.:;9G  >.:;9?I@  ?.:;9?@  @.:;9G@  A.:;9?I@
  B.:;9?@
  C.:;9G@
  D1  E1  F1XYW  G1XYW  H.1  I.1@  J.1@
  K.1  L.<4I?  M.<4?  NI  O  P I:;9  Q I4  R  S  T  U   V   W 1  X4 I	,  Y4 I	  Z4 I  [4 I,  \4 I  ]4 I	4  ^4 I	,4  _4 I4  `4 I,4  a4 I4  b4 1	,  c4 1  d4 1,  e4 1  f 1  g 1  h I	  i I  j I  k I	4  l I	,4  m I4  n 1	  o 1  p4 I	?  q4 I?<  r4 I,  s4 I  t5 I  u;   v=   w%  x<%          Component: ARM Compiler 5.06 update 7 (build 960) Tool: armlink [4d3601] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M4.fp.sp --fpu=VFPv4_SP_D16 --output=stm32c30dhal\main.o --vfemode=force
 Input Comments:  p6dc-3  Component: ARM Compiler 5.06 update 7 (build 960) Tool: armasm [4d35fa] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M4.fp.sp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide  main.o  Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d] ArmCC --c99 --split_sections --debug -c -ostm32c30dhal\main.o --depend=stm32c30dhal\main.d --cpu=Cortex-M4.fp.sp --apcs=interwork -O3 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I./SYSTEM/delay -I./SYSTEM/sys -I./SYSTEM/usart -I./HARDWARE -I./SYSTEM/mish -I./stm32c30dhal -I.\Balance -I.\RTE\_stm32c30dhal -IC:\Users\Administrator\AppData\Local\Arm\Packs\ARM\CMSIS\5.9.0\CMSIS\Core\Include -IC:\Users\Administrator\AppData\Local\Arm\Packs\Keil\STM32F4xx_DFP\2.9.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include -D__UVISION_VERSION=533 -D_RTE_ -DSTM32F407xx -D_RTE_ -DUSE_HAL_DRIVER -DSTM32F407xx --omf_browse=stm32c30dhal\main.crf ../Core/Src/main.c                     ²D             ²D             ²D             ²D             ²D             ¯D  ?          ²D             ¯D  T          £D             £D            (D           ?„D           €D             tD           €D             jD           €D                     ?             \    	         ?    
         \             ?             \             t             t             t                  % WD           ?µC            µC            µC            ¥C            þB            éB            þB            âB            þB            ÜB           þB            ÂB            ¨B            ŽB            vB            ^B            EB            ,B            B            ûA            âA            ÉA            °A            ˜A            €A            hA            MA             0A           ! A           " ö@           # Ý@           % º@         —@         v@         d@          ?Z@           @          '?          ? ?          ? i?          1 %?          5 ?          - ?          = i>          ? ,>          ? ?          
?          ? €=          ? E=          ? =          $?          ? ?          ]<          ? "<          ? ?          9 ?          ? n;          ';          ?          ? ?           u:          X 9:          ) ?          ? ?          |9          T ;9          G ?          P ?          K r8          ? (8          ? ?          ? ?          | O7          \ 7          x ?          t v6          p -6          ? ?          ? ?          ? H5          l ?          h ?          ? l4          ? %4          d ?          ` ?          ? J3          ? 3          ? ?          ? z2          € >2          2          ? ?          ? ?          B J1          1          ? ?          ? ?          ? w0          ? C0          1 0          5 ?          - ?          = w/          ? G/          ? /          
?          ? ?          ? ?          ? g.          $:.          ? .          ?          ? ?          ? €-          9 S-          ? %-          ?          ?          ? ?           `,          X 1,          ) ,          ? ?          ?          T g+          G 5+          P ÿ*          K ?          ? ?          ? M*          ? *          | ?          \ ?          x _)          t $)          p ?          ? ?          ? e(          ? *(          l ?          h ?          ? u'          ? ;'          d ?          ` ?          ? ?          ? L&          ? &          ? ?          € ?          ?          ? T%          ? %          B ?          ?          ? ?          ? Y$          ? $          ? ?          0 ?          4 T#          , #          < ?          ? ?          ? d"          	+"          ? ?          ? ?          ? }!          #C!          ? 	!          ?          ? ?          ? U           8            ? ?           ?          _          ? #          ?          W ?          ( p          ? 4          ?          S ?          F n          O +          J ?          ? ?          ? R          ?           { ?          [ z          w 0          s ?          o ?          ? S          ?           ? ?          k o          g (          ? ?          ? ?          c M          _           ? ?          ? t          ? 2          ? ?           ?          w          ? ;          ? ?          A ?          ?          ? E          ? 	          ? ?          ? ?          / >          3 ?          + ?          ; y          ? 9          ? ?          ?          ? ?          ? F          ? 	          "?          ? ?          R          ?           ? ?          7 ?          ? W          ÿ           ?          ? ?          R          V           ' ?          ? ?          M          R 	          E ?          N ?          I 7          ? ?          ? ?          ? R          z           Z ?          v q          r &          n ?          ? ?          ? 7
          ? ?          j ?          f T	          ? 	          ? ?          b p          ^ &          ? ?          ? ?          ? I          ?            ~ ?          ?          ? F          ? ?          @ ?          ?          ? D          ?           ? ?          ? ?          > G          ?           ? ?          %?          M                    ? ?          ? ?          L I          ? ÿ          C ?          ?          ? C          ? §C         ëB     ?    äB     T    :            &                                    ?             ?             ?             ?             ?             ?             ?             ?             ?             }             p             c             U             A             -                                                  "  þB            ?   
X    
X \   
G ~   
F     
E    
C    
J    
V    
I    
N    
O    
P     
Q $   
R (   
S ,   
T 0   
K 4   
L 8   
U <   
W @   
M N   
H T   &  X   Y    ;  ?     ?     ?     ?     ?     K        ;  ?     ?     ?     ?     ?     K        ;  ?     ?     ?     ?     ?     K     h     l     h     l     h     l     h   (  l      h   )  l   "  h   *  l   $     A  ?   7  ?   0     A  ?   N  ?   @     A  ?      ?      ?   1  ?   N  ?      ?      ?   4     A  ?   "  ?   "  ?   2  ?   "  ?   "  ?   5  ?   p    p    "    "    N  (  "  ,  "  9  N  D  N  H  "  L  "  X  N  \  "  `  "     A  ?   $  ?   $  ?   3  ?   $  ?   $  ?   6  6      6   "  6   $     ,     .     /     A  ?    ?   ?     A  ?   ?  ?   ?     A  ?   ?  ?   ?  ?   Z  ?   Z  ?   Z    Z  0  Z  K  Z  Z  Z  k  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  
  Z  *  Z  E  Z  s  Z  ?  Z  ?  Z  ?  Z  ?  Z  ÿ  Z    Z  ,  Z  @  Z  _  Z  z  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  6  Z  V  Z  e  Z  {  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  ,  Z     A  ?   ?  ?   ?     A  ?    ?   ?  ?   Z  ?   Z    Z  S  Z  x  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z    Z  9  Z     A  ?   ?  ?   ?  ?   Z  ?   Z  ?   Z  ?   Z    Z    Z  (  Z  6  Z  O  Z  p  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  !  Z  6  Z  D  Z  R  Z  `  Z  n  Z  |  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  C  Z  u  Z  ?  Z  ?  Z    Z  ?  Z  i  Z  o  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  *  Z  l  Z  ?  Z  	  Z  U	  Z  ?  Z  
  Z  <
  Z  e
  Z  ?  Z  ?  Z  D  Z  ?  Z    Z  =  Z  y  Z  ?  Z  ?  Z  ?  Z  ?  Z    ^  .  Z  4  ^  H  Z  j  ^  ?  Z  ?  ^  ?  Z  ?  ^  ?  ^     Z  &  ^  :  Z  ]  ^  h  Z  ?  Z  ?  ^  ?  Z  ?  Z  ?  Z  ?  Z  ÿ  Z    Z  2  Z  L  Z  b  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z    Z  9  ^  D  Z  v  Z  |  ^  ?  Z  ?  Z  ?  Z  ?  Z    Z    Z  *  Z  F  Z  L  Z  ^  Z  }  Z  ?  Z  ?  Z  ?  Z  ?  Z     G     A  ?   . ?   ?  ?   Z  ?   Z     z     A  ?    ?   ?  ?  Z  -	  Z  ?  Z  ?  Z  ?  Z  
  Z  
  Z  ?  Z  ?  Z  ?  Z  ?  Z  
  Z  ?  Z    Z  c  Z  ?  Z  ?  Z    Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  R  Z  ?  Z    Z  k  Z  ?  Z  ?  Z    Z  K  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  t  Z     Z  [   Z  n   Z  ?  Z  !  Z  l!  Z  ?  Z  ?  Z  "  Z  >"  Z  h"  Z  ?  Z  ?  Z     A  ?    ?   ?  G  Z  e  Z     `     A  ?    ?   ?     A  ?    ?   ?     A  ?    ?   ?     A  ?    ?   ?     A  ?   % ?   ?  ?   Z  ?   Z     Z    Z    Z  *  Z  Z  Z  k  Z  ?  Z  ?  Z     A  ?   $ ?   ?  ?   Z  ?   Z    Z    Z  5  Z  G  Z  T  q  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z     A  ?   ! ?   ?     A  ?     ?   ?  ?   Z  ?   Z  ?   Z    Z    Z     A  ?    ?   ?    Z  a  Z  o  Z  €  Z  ?  Z     A  ?    ?   ?     A  ?    ?   ?  ?   Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  !  Z  8  Z  J  Z  _  Z  8  e  e  Z  z  Z  ?  ^     A  ?    ?   ?  ?   Z  ?   Z    Z    Z  *  Z  @  Z  Z  Z  o  Z  ?  Z  ?  Z  ?  Z     A  ?   * ?   ?  ?   Z  ?   Z    Z  '  Z  .  ^  c  Z  v  ^  ?  Z  ?  Z  ?  Z  3  Z  S  Z  ?  Z  ?  Z  ?  Z  ?  Z  ,  Z  D  Z  z  Z  ?  Z  ?  Z  ?  Z  3  Z  K  Z  `  Z  q  Z  ?  Z  ?  Z  ?  Z  ?  Z  1  Z  n  Z  ?  Z  ?  Z  ?  Z    Z  D  Z  O  Z  g  Z  ?  Z  ?  Z  ?  Z  ?  Z  -  Z  E  Z  x  Z  ?  Z  ?  Z  ÿ  Z  <  Z  T  Z  ?  Z  ?  Z  ?  Z  ?  Z  ÿ  Z  /	  Z  G	  Z  p	  Z  ?  Z  ?  Z  ?  Z  
  Z  L
  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  -  Z  A  Z  P  Z    Z  ?  Z  ?  Z  ?  Z  ?  Z  6  Z  E  Z  Y  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  Q  Z  ?  Z  ?  Z  ?  Z  ?  Z  >  Z  M  Z  q  Z  ?  Z  ?  Z  ?  Z  7  Z  q  Z  ?  Z  ?  Z    Z  6  Z  ?  Z  ?  Z    Z  ?  Z  ?  Z  ?  Z  ?  Z  !  Z  9  Z  g  Z    Z  ?  Z  ?  Z  ?  Z    Z  .  Z  ?  Z    Z  !  Z  5  Z  m  Z  |  Z  ?  Z  ?  Z  ?  Z  ?  Z  "  Z  1  Z  E  Z  |  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  '  Z  O  Z  g  Z  ?  Z  ?  Z  r  Z  ?  Z  ?  Z  ?  Z    Z  ,  Z  W  Z  w  Z  ?  Z  ?  Z  ?  Z    Z  ;  Z  [  Z  ?  Z  ?  Z  ?  Z  ?  Z  !  Z  A  Z  n  Z  ?  Z  ?  Z  ?  Z  <  Z  T  Z  z  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z     A  ?    ?   ?  ?   Z  ?   Z    Z  2  Z  S  Z  z  _  ?  _  ?  Z  ?  Z  	  Z     Z  :  Z     A  ?    ?   ?  ?   Z  ?   Z  	  Z    Z  5  Z  Q  _  j  Z  ?  _  ?  Z  ?  Z  ?  Z  ?  _  *  Z  8  Z  N  Z  ^  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  _  ?  Z  ?  e  ?  ^  ?  Z  ?  f     A  ?    ?   ?  ?   Z  ?   Z    Z    Z  *  Z  a  Z  s  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z     A  ?    ?   ?     A  ?    ?   ?  ?  e  ?  Z  ?  Z     A  ?   # ?   ?     A  ?   " ?   ?  ?   Z  ?   Z     A  ?   ' ?   ?  ?   Z  ?   Z    Z  &  Z     A  ?   & ?   ?  ?   Z  ?   Z    Z    Z  4  Z  O  Z  €  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  &  Z  5  Z  I  Z  ^  Z  s  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  (  Z  :  Z  o  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z    Z  Q  Z  h  Z  €  Z  ?  Z  ?  Z  ?  Z    Z  %  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z    Z  6  Z  s  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z  ?  e  <
  ^  B
  f     A  ?   ( ?   ?  ?   Z  ?   Z    Z    Z  !  Z  4  Z  J  Z  p  Z  ?  Z    Z  W  e  ?  ^  ?  Z  ?  Z  ?  Z  ?  f  ?  Z     A  ?    ?   ?     A  ?    ?   ?     A  ?    ?   ?  ?   X     [     A  ?   , ?   ?  ?   Z  ?   Z  ?   Z  ?   Z  ?   Z  ?   Z    Z    Z  )  Z  p  Z  }  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z     A  ?   ) ?   ?     A  ?    ?   ?  ?   Z  ?   Z    Z  +  _     A  ?   - ?   ?  #  x  G  x  ~  x  ?  x  ?  x  ?  x  ?  x  ?  x  ?  x    x    x  6  x  H  x  Y  x     y     A  ?   ?  ?   ?     A  ?   0 ?   ?  ?   t  ?   t  ?   t     |     A  ?    ?   ?  c  Z  w  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z  ?  Z    Z    Z  E  Z  Z  Z  g  Z  ?  x     M     A  ?   ?  ?   ?  ?  x  ?  x     C     A  ?     ?   ?     L     A  ?    ?   ?     A  ?   1 ?   ?  ?  x  ?  x  ?  x     }     A  ?   ?  ?   ?  ?   x    x    x  ?  a     B     A  ?    ?   ?     A  ?   ?  ?   ?     A  ?    ?   ?     W     A  ?   ÿ  ?   ?     A  ?   	 ?   ?  ?   x  ?   x  	  x     U     A  ?   
 ?   ?     A  ?   ?  ?   ?     A  ?   / ?   ?  ?   r  ?   r  ?   r  ?   r  ?   r  ?   r    r    r  !  r  0  r     {     A  ?    ?   ?     A  ?   + ?   ?     A  €    ?   ?     P     A  ?    ?   ?     A  ?    ?   ?  ?   Z  ?   Z     N   .ARM.attributes .strtab .shstrtab .rel.debug_pubnames .rel.debug_frame .rel.debug_line .rel.debug_info .reli.main .reli.SystemClock_Config .symtab .comment .arm_vfe_header __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp.main.c.2_wt2000_dLyoCW_uq67_h00000 __ARM_grp.stdarg.h.2_0B0000_HtMGatqNZe1_300000 __ARM_grp.math.h.2_DC3000_tzQNIY3eZl6_700000 __ARM_grp.string.h.2_ww0000_7y$2m5QaN62_300000 __ARM_grp.stdlib.h.2_UV0000_VVb3$8WIgW4_300000 __ARM_grp.tim.h.2_hoG400_HIBl1g_VMAf_Z40000 __ARM_grp.gpio.h.2_8s0000_WA3PIZmpCZ4_300000 __ARM_grp.robot_select_init.h.2_c_0000_P8u3mTchxm3_300000 __ARM_grp.pstwo.h.2_UW3000_xKxzf24ts09_Z00000 __ARM_grp.key.h.2_4y0000_JNeMEuyvif4_300000 __ARM_grp.show.h.2_zW0000_415JGXX0Z1e_700000 __ARM_grp.encoder.h.2_wu0000_XnppK$_T0c7_300000 __ARM_grp.motor.h.2_0z0000_nca1WGG9Ndf_300000 __ARM_grp.adc.h.2_FoA400_qOkh6Ad$4ce_p40000 __ARM_grp.usartx.h.2_WU3000_npyKMGmD7g0_Z00000 __ARM_grp.oled.h.2_wC0000_EptPcdAsFle_300000 __ARM_grp.led.h.2_8X0000_0t$2BKZPItc_700000 __ARM_grp.balance.h.2_484000_X9MtvWcis45_X00000 __ARM_grp.lidar.h.2_294000_Jh0RRXN5rG3_j10000 __ARM_grp.usart.h.2_fhv400_bPCLfsYhzg9_l30000 __ARM_grp.delay.h.2_su0000_82S6Ol$8j64_300000 __ARM_grp.system.h.2_OB4000_C7WuBYmdVs7_j10000 __ARM_grp.misc.h.2_0s2000_sCNQV5s59p5_d00000 __ARM_grp.stm32f4xx_it.h.2_gs0000_lC$d_u13o25_300000 __ARM_grp.sys.h.2_c42000_07lWEXz4nd2_o00000 __ARM_grp.stdio.h.2_IJ1000_KFmlCUuvlda_f00000 __ARM_grp.main.h.2_Ex0000_Uk2RdTEwsjc_300000 __ARM_grp.stm32f4xx_hal_conf.h.2_4b2000_EQJOC2MnUYb_300000 __ARM_grp.stm32f4xx_hal_uart.h.2_8th200_vEDVbvYdqqa_A10000 __ARM_grp.stm32f4xx_hal_tim.h.2_I9s200_m1PfH0Kzgd9_h20000 __ARM_grp.stm32f4xx_hal_tim_ex.h.2_0F1000_RM7BSH_X5l8_a00000 __ARM_grp.stm32f4xx_hal_pwr.h.2_883000_qn7xUhS4Dh3_800000 __ARM_grp.stm32f4xx_hal_pwr_ex.h.2_o61000_$DuYg6TDgQe_300000 __ARM_grp.stm32f4xx_hal_flash.h.2_AU2000__7eojt4JWT8_c00000 __ARM_grp.stm32f4xx_hal_flash_ramfunc.h.2_ou0000_fJDqL$n5LJe_300000 __ARM_grp.stm32f4xx_hal_flash_ex.h.2_8h3000_Juw_t3HiBo8_i00000 __ARM_grp.stm32f4xx_hal_adc.h.2_8Mk200_PKOhMgESmt0_M10000 __ARM_grp.stm32f4xx_hal_adc_ex.h.2_Ey4000_ZTfA0l$kaLb_l00000 __ARM_grp.stm32f4xx_ll_adc.h.2_Y_r200__jSr3xgKMlc_H30000 __ARM_grp.stm32f4xx_hal_cortex.h.2_Q_3000_kuFhIINdPA4_h00000 __ARM_grp.stm32f4xx_hal_dma.h.2_cjg200_5VzCITor0Vb_g10000 __ARM_grp.stm32f4xx_hal_dma_ex.h.2_Mv0000_EdYOytIBSP8_300000 __ARM_grp.stm32f4xx_hal_exti.h.2_kD2000_6K3PocVh1c0_b00000 __ARM_grp.stm32f4xx_hal_gpio.h.2_EZ2000_aKeyyKAYYUd_b00000 __ARM_grp.stm32f4xx_hal_gpio_ex.h.2_UQ1000_zswZG7$FaZ6_300000 __ARM_grp.stm32f4xx_hal_rcc.h.2_sEn000_1jDJrJr$xHc_v00000 __ARM_grp.stm32f4xx_hal_rcc_ex.h.2_Y8h000_DEFbPzGI6j9_g00000 __ARM_grp.stm32f4xx_hal_def.h.2_EW0000_KB9Aedyn51b_300000 __ARM_grp.stddef.h.2_Qy0000_8SToRIbbof7_300000 __ARM_grp.stm32_hal_legacy.h.2_sdR000_dsBeRtx7Bd7_300000 __ARM_grp.stm32f4xx.h.2_4t1000_ZmiKLk9lNr5_300000 __ARM_grp.stm32f4xx_hal.h.2_HJ5000_56OFnQqUeTa_h00000 __ARM_grp.stm32f407xx.h.2_k2g400_SgYmuVYMTa9_V00000 __ARM_grp.system_stm32f4xx.h.2_Kt2000_NNeOSqZnxJd_h00000 __ARM_grp.core_cm4.h.2_zgE400_0_wYQffldU7_x50000 __ARM_grp.mpu_armv7.h.2_IF2000_SJQVjDDU1b2_k00000 __ARM_grp.cmsis_compiler.h.2_gv0000_nA8mVx9G$Ef_300000 __ARM_grp.cmsis_armcc.h.2_Yh3000_HFX6QW5GSsa_Q00000 __ARM_grp.cmsis_version.h.2_sx0000_0EoUtDOCJ8f_300000 __ARM_grp.stdint.h.2_8G1000_Dlkrv0fGqj5_300000 .debug_abbrev __ARM_asm.debug_abbrev.1 .debug_macinfo .debug_loc .data i.Error_Handler .rrx_text .revsh_text .rev16_text  Lib$$Request$$armlib huart1 __aeabi_memclr4 MX_USART2_UART_Init MX_USART1_UART_Init MX_UART5_Init MX_TIM9_Init MX_TIM8_Init MX_TIM5_Init MX_TIM4_Init MX_TIM3_Init MX_TIM2_Init MX_TIM1_Init MX_TIM12_Init MX_TIM11_Init MX_TIM10_Init MX_GPIO_Init MX_ADC1_Init HAL_UART_Transmit HAL_RCC_OscConfig HAL_RCC_ClockConfig HAL_Init __ARM_grp..debug_pubnames$usartx.h$.2_WU3000_npyKMGmD7g0_Z00000 __ARM_grp..debug_pubnames$usart.h$.2_fhv400_bPCLfsYhzg9_l30000 __ARM_grp..debug_pubnames$tim.h$.2_hoG400_HIBl1g_VMAf_Z40000 __ARM_grp..debug_pubnames$system_stm32f4xx.h$.2_Kt2000_NNeOSqZnxJd_h00000 __ARM_grp..debug_pubnames$system.h$.2_OB4000_C7WuBYmdVs7_j10000 __ARM_grp..debug_pubnames$stm32f4xx_hal.h$.2_HJ5000_56OFnQqUeTa_h00000 __ARM_grp..debug_pubnames$stdio.h$.2_IJ1000_KFmlCUuvlda_f00000 __ARM_grp..debug_pubnames$show.h$.2_zW0000_415JGXX0Z1e_700000 __ARM_grp..debug_pubnames$pstwo.h$.2_UW3000_xKxzf24ts09_Z00000 __ARM_grp..debug_pubnames$math.h$.2_DC3000_tzQNIY3eZl6_700000 __ARM_grp..debug_pubnames$main.c$.2_wt2000_dLyoCW_uq67_h00000 __ARM_grp..debug_pubnames$lidar.h$.2_294000_Jh0RRXN5rG3_j10000 __ARM_grp..debug_pubnames$led.h$.2_8X0000_0t$2BKZPItc_700000 __ARM_grp..debug_pubnames$core_cm4.h$.2_zgE400_0_wYQffldU7_x50000 __ARM_grp..debug_pubnames$balance.h$.2_484000_X9MtvWcis45_X00000 __ARM_grp..debug_pubnames$adc.h$.2_FoA400_qOkh6Ad$4ce_p40000 __ARM_grp..debug_macinfo$usartx.h$.2_WU3000_npyKMGmD7g0_Z00000 __ARM_grp..debug_macinfo$usart.h$.2_fhv400_bPCLfsYhzg9_l30000 __ARM_grp..debug_macinfo$tim.h$.2_hoG400_HIBl1g_VMAf_Z40000 __ARM_grp..debug_macinfo$system_stm32f4xx.h$.2_Kt2000_NNeOSqZnxJd_h00000 __ARM_grp..debug_macinfo$system.h$.2_OB4000_C7WuBYmdVs7_j10000 __ARM_grp..debug_macinfo$sys.h$.2_c42000_07lWEXz4nd2_o00000 __ARM_grp..debug_macinfo$string.h$.2_ww0000_7y$2m5QaN62_300000 __ARM_grp..debug_macinfo$stm32f4xx_ll_adc.h$.2_Y_r200__jSr3xgKMlc_H30000 __ARM_grp..debug_macinfo$stm32f4xx_it.h$.2_gs0000_lC$d_u13o25_300000 __ARM_grp..debug_macinfo$stm32f4xx_hal_uart.h$.2_8th200_vEDVbvYdqqa_A10000 __ARM_grp..debug_macinfo$stm32f4xx_hal_tim_ex.h$.2_0F1000_RM7BSH_X5l8_a00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_tim.h$.2_I9s200_m1PfH0Kzgd9_h20000 __ARM_grp..debug_macinfo$stm32f4xx_hal_rcc_ex.h$.2_Y8h000_DEFbPzGI6j9_g00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_rcc.h$.2_sEn000_1jDJrJr$xHc_v00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_pwr_ex.h$.2_o61000_$DuYg6TDgQe_300000 __ARM_grp..debug_macinfo$stm32f4xx_hal_pwr.h$.2_883000_qn7xUhS4Dh3_800000 __ARM_grp..debug_macinfo$stm32f4xx_hal_gpio_ex.h$.2_UQ1000_zswZG7$FaZ6_300000 __ARM_grp..debug_macinfo$stm32f4xx_hal_gpio.h$.2_EZ2000_aKeyyKAYYUd_b00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_flash_ramfunc.h$.2_ou0000_fJDqL$n5LJe_300000 __ARM_grp..debug_macinfo$stm32f4xx_hal_flash_ex.h$.2_8h3000_Juw_t3HiBo8_i00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_flash.h$.2_AU2000__7eojt4JWT8_c00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_exti.h$.2_kD2000_6K3PocVh1c0_b00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_dma_ex.h$.2_Mv0000_EdYOytIBSP8_300000 __ARM_grp..debug_macinfo$stm32f4xx_hal_dma.h$.2_cjg200_5VzCITor0Vb_g10000 __ARM_grp..debug_macinfo$stm32f4xx_hal_def.h$.2_EW0000_KB9Aedyn51b_300000 __ARM_grp..debug_macinfo$stm32f4xx_hal_cortex.h$.2_Q_3000_kuFhIINdPA4_h00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_conf.h$.2_4b2000_EQJOC2MnUYb_300000 __ARM_grp..debug_macinfo$stm32f4xx_hal_adc_ex.h$.2_Ey4000_ZTfA0l$kaLb_l00000 __ARM_grp..debug_macinfo$stm32f4xx_hal_adc.h$.2_8Mk200_PKOhMgESmt0_M10000 __ARM_grp..debug_macinfo$stm32f4xx_hal.h$.2_HJ5000_56OFnQqUeTa_h00000 __ARM_grp..debug_macinfo$stm32f4xx.h$.2_4t1000_ZmiKLk9lNr5_300000 __ARM_grp..debug_macinfo$stm32f407xx.h$.2_k2g400_SgYmuVYMTa9_V00000 __ARM_grp..debug_macinfo$stm32_hal_legacy.h$.2_sdR000_dsBeRtx7Bd7_300000 __ARM_grp..debug_macinfo$stdlib.h$.2_UV0000_VVb3$8WIgW4_300000 __ARM_grp..debug_macinfo$stdio.h$.2_IJ1000_KFmlCUuvlda_f00000 __ARM_grp..debug_macinfo$stdint.h$.2_8G1000_Dlkrv0fGqj5_300000 __ARM_grp..debug_macinfo$stddef.h$.2_Qy0000_8SToRIbbof7_300000 __ARM_grp..debug_macinfo$stdarg.h$.2_0B0000_HtMGatqNZe1_300000 __ARM_grp..debug_macinfo$show.h$.2_zW0000_415JGXX0Z1e_700000 __ARM_grp..debug_macinfo$robot_select_init.h$.2_c_0000_P8u3mTchxm3_300000 __ARM_grp..debug_macinfo$pstwo.h$.2_UW3000_xKxzf24ts09_Z00000 __ARM_grp..debug_macinfo$oled.h$.2_wC0000_EptPcdAsFle_300000 __ARM_grp..debug_macinfo$mpu_armv7.h$.2_IF2000_SJQVjDDU1b2_k00000 __ARM_grp..debug_macinfo$motor.h$.2_0z0000_nca1WGG9Ndf_300000 __ARM_grp..debug_macinfo$misc.h$.2_0s2000_sCNQV5s59p5_d00000 __ARM_grp..debug_macinfo$math.h$.2_DC3000_tzQNIY3eZl6_700000 __ARM_grp..debug_macinfo$main.h$.2_Ex0000_Uk2RdTEwsjc_300000 __ARM_grp..debug_macinfo$main.c$.2_wt2000_dLyoCW_uq67_h00000 __ARM_grp..debug_macinfo$lidar.h$.2_294000_Jh0RRXN5rG3_j10000 __ARM_grp..debug_macinfo$led.h$.2_8X0000_0t$2BKZPItc_700000 __ARM_grp..debug_macinfo$key.h$.2_4y0000_JNeMEuyvif4_300000 __ARM_grp..debug_macinfo$gpio.h$.2_8s0000_WA3PIZmpCZ4_300000 __ARM_grp..debug_macinfo$encoder.h$.2_wu0000_XnppK$_T0c7_300000 __ARM_grp..debug_macinfo$delay.h$.2_su0000_82S6Ol$8j64_300000 __ARM_grp..debug_macinfo$core_cm4.h$.2_zgE400_0_wYQffldU7_x50000 __ARM_grp..debug_macinfo$cmsis_version.h$.2_sx0000_0EoUtDOCJ8f_300000 __ARM_grp..debug_macinfo$cmsis_compiler.h$.2_gv0000_nA8mVx9G$Ef_300000 __ARM_grp..debug_macinfo$cmsis_armcc.h$.2_Yh3000_HFX6QW5GSsa_Q00000 __ARM_grp..debug_macinfo$balance.h$.2_484000_X9MtvWcis45_X00000 __ARM_grp..debug_macinfo$adc.h$.2_FoA400_qOkh6Ad$4ce_p40000 __ARM_grp..debug_line$usartx.h$.2_WU3000_npyKMGmD7g0_Z00000 __ARM_grp..debug_line$usart.h$.2_fhv400_bPCLfsYhzg9_l30000 __ARM_grp..debug_line$tim.h$.2_hoG400_HIBl1g_VMAf_Z40000 __ARM_grp..debug_line$system_stm32f4xx.h$.2_Kt2000_NNeOSqZnxJd_h00000 __ARM_grp..debug_line$system.h$.2_OB4000_C7WuBYmdVs7_j10000 __ARM_grp..debug_line$sys.h$.2_c42000_07lWEXz4nd2_o00000 __ARM_grp..debug_line$string.h$.2_ww0000_7y$2m5QaN62_300000 __ARM_grp..debug_line$stm32f4xx_ll_adc.h$.2_Y_r200__jSr3xgKMlc_H30000 __ARM_grp..debug_line$stm32f4xx_it.h$.2_gs0000_lC$d_u13o25_300000 __ARM_grp..debug_line$stm32f4xx_hal_uart.h$.2_8th200_vEDVbvYdqqa_A10000 __ARM_grp..debug_line$stm32f4xx_hal_tim_ex.h$.2_0F1000_RM7BSH_X5l8_a00000 __ARM_grp..debug_line$stm32f4xx_hal_tim.h$.2_I9s200_m1PfH0Kzgd9_h20000 __ARM_grp..debug_line$stm32f4xx_hal_rcc_ex.h$.2_Y8h000_DEFbPzGI6j9_g00000 __ARM_grp..debug_line$stm32f4xx_hal_rcc.h$.2_sEn000_1jDJrJr$xHc_v00000 __ARM_grp..debug_line$stm32f4xx_hal_pwr_ex.h$.2_o61000_$DuYg6TDgQe_300000 __ARM_grp..debug_line$stm32f4xx_hal_pwr.h$.2_883000_qn7xUhS4Dh3_800000 __ARM_grp..debug_line$stm32f4xx_hal_gpio_ex.h$.2_UQ1000_zswZG7$FaZ6_300000 __ARM_grp..debug_line$stm32f4xx_hal_gpio.h$.2_EZ2000_aKeyyKAYYUd_b00000 __ARM_grp..debug_line$stm32f4xx_hal_flash_ramfunc.h$.2_ou0000_fJDqL$n5LJe_300000 __ARM_grp..debug_line$stm32f4xx_hal_flash_ex.h$.2_8h3000_Juw_t3HiBo8_i00000 __ARM_grp..debug_line$stm32f4xx_hal_flash.h$.2_AU2000__7eojt4JWT8_c00000 __ARM_grp..debug_line$stm32f4xx_hal_exti.h$.2_kD2000_6K3PocVh1c0_b00000 __ARM_grp..debug_line$stm32f4xx_hal_dma_ex.h$.2_Mv0000_EdYOytIBSP8_300000 __ARM_grp..debug_line$stm32f4xx_hal_dma.h$.2_cjg200_5VzCITor0Vb_g10000 __ARM_grp..debug_line$stm32f4xx_hal_def.h$.2_EW0000_KB9Aedyn51b_300000 __ARM_grp..debug_line$stm32f4xx_hal_cortex.h$.2_Q_3000_kuFhIINdPA4_h00000 __ARM_grp..debug_line$stm32f4xx_hal_conf.h$.2_4b2000_EQJOC2MnUYb_300000 __ARM_grp..debug_line$stm32f4xx_hal_adc_ex.h$.2_Ey4000_ZTfA0l$kaLb_l00000 __ARM_grp..debug_line$stm32f4xx_hal_adc.h$.2_8Mk200_PKOhMgESmt0_M10000 __ARM_grp..debug_line$stm32f4xx_hal.h$.2_HJ5000_56OFnQqUeTa_h00000 __ARM_grp..debug_line$stm32f4xx.h$.2_4t1000_ZmiKLk9lNr5_300000 __ARM_grp..debug_line$stm32f407xx.h$.2_k2g400_SgYmuVYMTa9_V00000 __ARM_grp..debug_line$stm32_hal_legacy.h$.2_sdR000_dsBeRtx7Bd7_300000 __ARM_grp..debug_line$stdlib.h$.2_UV0000_VVb3$8WIgW4_300000 __ARM_grp..debug_line$stdio.h$.2_IJ1000_KFmlCUuvlda_f00000 __ARM_grp..debug_line$stdint.h$.2_8G1000_Dlkrv0fGqj5_300000 __ARM_grp..debug_line$stddef.h$.2_Qy0000_8SToRIbbof7_300000 __ARM_grp..debug_line$stdarg.h$.2_0B0000_HtMGatqNZe1_300000 __ARM_grp..debug_line$show.h$.2_zW0000_415JGXX0Z1e_700000 __ARM_grp..debug_line$robot_select_init.h$.2_c_0000_P8u3mTchxm3_300000 __ARM_grp..debug_line$pstwo.h$.2_UW3000_xKxzf24ts09_Z00000 __ARM_grp..debug_line$oled.h$.2_wC0000_EptPcdAsFle_300000 __ARM_grp..debug_line$mpu_armv7.h$.2_IF2000_SJQVjDDU1b2_k00000 __ARM_grp..debug_line$motor.h$.2_0z0000_nca1WGG9Ndf_300000 __ARM_grp..debug_line$misc.h$.2_0s2000_sCNQV5s59p5_d00000 __ARM_grp..debug_line$math.h$.2_DC3000_tzQNIY3eZl6_700000 __ARM_grp..debug_line$main.h$.2_Ex0000_Uk2RdTEwsjc_300000 __ARM_grp..debug_line$main.c$.2_wt2000_dLyoCW_uq67_h00000 __ARM_grp..debug_line$lidar.h$.2_294000_Jh0RRXN5rG3_j10000 __ARM_grp..debug_line$led.h$.2_8X0000_0t$2BKZPItc_700000 __ARM_grp..debug_line$key.h$.2_4y0000_JNeMEuyvif4_300000 __ARM_grp..debug_line$gpio.h$.2_8s0000_WA3PIZmpCZ4_300000 __ARM_grp..debug_line$encoder.h$.2_wu0000_XnppK$_T0c7_300000 __ARM_grp..debug_line$delay.h$.2_su0000_82S6Ol$8j64_300000 __ARM_grp..debug_line$core_cm4.h$.2_zgE400_0_wYQffldU7_x50000 __ARM_grp..debug_line$cmsis_version.h$.2_sx0000_0EoUtDOCJ8f_300000 __ARM_grp..debug_line$cmsis_compiler.h$.2_gv0000_nA8mVx9G$Ef_300000 __ARM_grp..debug_line$cmsis_armcc.h$.2_Yh3000_HFX6QW5GSsa_Q00000 __ARM_grp..debug_line$balance.h$.2_484000_X9MtvWcis45_X00000 __ARM_grp..debug_line$adc.h$.2_FoA400_qOkh6Ad$4ce_p40000 __ARM_grp.usartx.h.2_WU3000_npyKMGmD7g0_Z00000 __ARM_grp.usart.h.2_fhv400_bPCLfsYhzg9_l30000 __ARM_grp.tim.h.2_hoG400_HIBl1g_VMAf_Z40000 __ARM_grp.system_stm32f4xx.h.2_Kt2000_NNeOSqZnxJd_h00000 __ARM_grp.system.h.2_OB4000_C7WuBYmdVs7_j10000 __ARM_grp.sys.h.2_c42000_07lWEXz4nd2_o00000 __ARM_grp.string.h.2_ww0000_7y$2m5QaN62_300000 __ARM_grp.stm32f4xx_ll_adc.h.2_Y_r200__jSr3xgKMlc_H30000 __ARM_grp.stm32f4xx_it.h.2_gs0000_lC$d_u13o25_300000 __ARM_grp.stm32f4xx_hal_uart.h.2_8th200_vEDVbvYdqqa_A10000 __ARM_grp.stm32f4xx_hal_tim_ex.h.2_0F1000_RM7BSH_X5l8_a00000 __ARM_grp.stm32f4xx_hal_tim.h.2_I9s200_m1PfH0Kzgd9_h20000 __ARM_grp.stm32f4xx_hal_rcc_ex.h.2_Y8h000_DEFbPzGI6j9_g00000 __ARM_grp.stm32f4xx_hal_rcc.h.2_sEn000_1jDJrJr$xHc_v00000 __ARM_grp.stm32f4xx_hal_pwr_ex.h.2_o61000_$DuYg6TDgQe_300000 __ARM_grp.stm32f4xx_hal_pwr.h.2_883000_qn7xUhS4Dh3_800000 __ARM_grp.stm32f4xx_hal_gpio_ex.h.2_UQ1000_zswZG7$FaZ6_300000 __ARM_grp.stm32f4xx_hal_gpio.h.2_EZ2000_aKeyyKAYYUd_b00000 __ARM_grp.stm32f4xx_hal_flash_ramfunc.h.2_ou0000_fJDqL$n5LJe_300000 __ARM_grp.stm32f4xx_hal_flash_ex.h.2_8h3000_Juw_t3HiBo8_i00000 __ARM_grp.stm32f4xx_hal_flash.h.2_AU2000__7eojt4JWT8_c00000 __ARM_grp.stm32f4xx_hal_exti.h.2_kD2000_6K3PocVh1c0_b00000 __ARM_grp.stm32f4xx_hal_dma_ex.h.2_Mv0000_EdYOytIBSP8_300000 __ARM_grp.stm32f4xx_hal_dma.h.2_cjg200_5VzCITor0Vb_g10000 __ARM_grp.stm32f4xx_hal_def.h.2_EW0000_KB9Aedyn51b_300000 __ARM_grp.stm32f4xx_hal_cortex.h.2_Q_3000_kuFhIINdPA4_h00000 __ARM_grp.stm32f4xx_hal_conf.h.2_4b2000_EQJOC2MnUYb_300000 __ARM_grp.stm32f4xx_hal_adc_ex.h.2_Ey4000_ZTfA0l$kaLb_l00000 __ARM_grp.stm32f4xx_hal_adc.h.2_8Mk200_PKOhMgESmt0_M10000 __ARM_grp.stm32f4xx_hal.h.2_HJ5000_56OFnQqUeTa_h00000 __ARM_grp.stm32f4xx.h.2_4t1000_ZmiKLk9lNr5_300000 __ARM_grp.stm32f407xx.h.2_k2g400_SgYmuVYMTa9_V00000 __ARM_grp.stm32_hal_legacy.h.2_sdR000_dsBeRtx7Bd7_300000 __ARM_grp.stdlib.h.2_UV0000_VVb3$8WIgW4_300000 __ARM_grp.stdio.h.2_IJ1000_KFmlCUuvlda_f00000 __ARM_grp.stdint.h.2_8G1000_Dlkrv0fGqj5_300000 __ARM_grp.stddef.h.2_Qy0000_8SToRIbbof7_300000 __ARM_grp.stdarg.h.2_0B0000_HtMGatqNZe1_300000 __ARM_grp.show.h.2_zW0000_415JGXX0Z1e_700000 __ARM_grp.robot_select_init.h.2_c_0000_P8u3mTchxm3_300000 __ARM_grp.pstwo.h.2_UW3000_xKxzf24ts09_Z00000 __ARM_grp.oled.h.2_wC0000_EptPcdAsFle_300000 __ARM_grp.mpu_armv7.h.2_IF2000_SJQVjDDU1b2_k00000 __ARM_grp.motor.h.2_0z0000_nca1WGG9Ndf_300000 __ARM_grp.misc.h.2_0s2000_sCNQV5s59p5_d00000 __ARM_grp.math.h.2_DC3000_tzQNIY3eZl6_700000 __ARM_grp.main.h.2_Ex0000_Uk2RdTEwsjc_300000 __ARM_grp.main.c.2_wt2000_dLyoCW_uq67_h00000 __ARM_grp.lidar.h.2_294000_Jh0RRXN5rG3_j10000 __ARM_grp.led.h.2_8X0000_0t$2BKZPItc_700000 __ARM_grp.key.h.2_4y0000_JNeMEuyvif4_300000 __ARM_grp.gpio.h.2_8s0000_WA3PIZmpCZ4_300000 __ARM_grp.encoder.h.2_wu0000_XnppK$_T0c7_300000 __ARM_grp.delay.h.2_su0000_82S6Ol$8j64_300000 __ARM_grp.core_cm4.h.2_zgE400_0_wYQffldU7_x50000 __ARM_grp.cmsis_version.h.2_sx0000_0EoUtDOCJ8f_300000 __ARM_grp.cmsis_compiler.h.2_gv0000_nA8mVx9G$Ef_300000 __ARM_grp.cmsis_armcc.h.2_Yh3000_HFX6QW5GSsa_Q00000 __ARM_grp.balance.h.2_484000_X9MtvWcis45_X00000 __ARM_grp.adc.h.2_FoA400_qOkh6Ad$4ce_p40000 __ARM_grp..debug_info$usartx.h$.2_WU3000_npyKMGmD7g0_Z00000 __ARM_grp..debug_info$usart.h$.2_fhv400_bPCLfsYhzg9_l30000 __ARM_grp..debug_info$tim.h$.2_hoG400_HIBl1g_VMAf_Z40000 __ARM_grp..debug_info$system_stm32f4xx.h$.2_Kt2000_NNeOSqZnxJd_h00000 __ARM_grp..debug_info$system.h$.2_OB4000_C7WuBYmdVs7_j10000 __ARM_grp..debug_info$sys.h$.2_c42000_07lWEXz4nd2_o00000 __ARM_grp..debug_info$string.h$.2_ww0000_7y$2m5QaN62_300000 __ARM_grp..debug_info$stm32f4xx_ll_adc.h$.2_Y_r200__jSr3xgKMlc_H30000 __ARM_grp..debug_info$stm32f4xx_it.h$.2_gs0000_lC$d_u13o25_300000 __ARM_grp..debug_info$stm32f4xx_hal_uart.h$.2_8th200_vEDVbvYdqqa_A10000 __ARM_grp..debug_info$stm32f4xx_hal_tim_ex.h$.2_0F1000_RM7BSH_X5l8_a00000 __ARM_grp..debug_info$stm32f4xx_hal_tim.h$.2_I9s200_m1PfH0Kzgd9_h20000 __ARM_grp..debug_info$stm32f4xx_hal_rcc_ex.h$.2_Y8h000_DEFbPzGI6j9_g00000 __ARM_grp..debug_info$stm32f4xx_hal_rcc.h$.2_sEn000_1jDJrJr$xHc_v00000 __ARM_grp..debug_info$stm32f4xx_hal_pwr_ex.h$.2_o61000_$DuYg6TDgQe_300000 __ARM_grp..debug_info$stm32f4xx_hal_pwr.h$.2_883000_qn7xUhS4Dh3_800000 __ARM_grp..debug_info$stm32f4xx_hal_gpio_ex.h$.2_UQ1000_zswZG7$FaZ6_300000 __ARM_grp..debug_info$stm32f4xx_hal_gpio.h$.2_EZ2000_aKeyyKAYYUd_b00000 __ARM_grp..debug_info$stm32f4xx_hal_flash_ramfunc.h$.2_ou0000_fJDqL$n5LJe_300000 __ARM_grp..debug_info$stm32f4xx_hal_flash_ex.h$.2_8h3000_Juw_t3HiBo8_i00000 __ARM_grp..debug_info$stm32f4xx_hal_flash.h$.2_AU2000__7eojt4JWT8_c00000 __ARM_grp..debug_info$stm32f4xx_hal_exti.h$.2_kD2000_6K3PocVh1c0_b00000 __ARM_grp..debug_info$stm32f4xx_hal_dma_ex.h$.2_Mv0000_EdYOytIBSP8_300000 __ARM_grp..debug_info$stm32f4xx_hal_dma.h$.2_cjg200_5VzCITor0Vb_g10000 __ARM_grp..debug_info$stm32f4xx_hal_def.h$.2_EW0000_KB9Aedyn51b_300000 __ARM_grp..debug_info$stm32f4xx_hal_cortex.h$.2_Q_3000_kuFhIINdPA4_h00000 __ARM_grp..debug_info$stm32f4xx_hal_conf.h$.2_4b2000_EQJOC2MnUYb_300000 __ARM_grp..debug_info$stm32f4xx_hal_adc_ex.h$.2_Ey4000_ZTfA0l$kaLb_l00000 __ARM_grp..debug_info$stm32f4xx_hal_adc.h$.2_8Mk200_PKOhMgESmt0_M10000 __ARM_grp..debug_info$stm32f4xx_hal.h$.2_HJ5000_56OFnQqUeTa_h00000 __ARM_grp..debug_info$stm32f4xx.h$.2_4t1000_ZmiKLk9lNr5_300000 __ARM_grp..debug_info$stm32f407xx.h$.2_k2g400_SgYmuVYMTa9_V00000 __ARM_grp..debug_info$stm32_hal_legacy.h$.2_sdR000_dsBeRtx7Bd7_300000 __ARM_grp..debug_info$stdlib.h$.2_UV0000_VVb3$8WIgW4_300000 __ARM_grp..debug_info$stdio.h$.2_IJ1000_KFmlCUuvlda_f00000 __ARM_grp..debug_info$stdint.h$.2_8G1000_Dlkrv0fGqj5_300000 __ARM_grp..debug_info$stddef.h$.2_Qy0000_8SToRIbbof7_300000 __ARM_grp..debug_info$stdarg.h$.2_0B0000_HtMGatqNZe1_300000 __ARM_grp..debug_info$show.h$.2_zW0000_415JGXX0Z1e_700000 __ARM_grp..debug_info$robot_select_init.h$.2_c_0000_P8u3mTchxm3_300000 __ARM_grp..debug_info$pstwo.h$.2_UW3000_xKxzf24ts09_Z00000 __ARM_grp..debug_info$oled.h$.2_wC0000_EptPcdAsFle_300000 __ARM_grp..debug_info$mpu_armv7.h$.2_IF2000_SJQVjDDU1b2_k00000 __ARM_grp..debug_info$motor.h$.2_0z0000_nca1WGG9Ndf_300000 __ARM_grp..debug_info$misc.h$.2_0s2000_sCNQV5s59p5_d00000 __ARM_grp..debug_info$math.h$.2_DC3000_tzQNIY3eZl6_700000 __ARM_grp..debug_info$main.h$.2_Ex0000_Uk2RdTEwsjc_300000 __ARM_grp..debug_info$main.c$.2_wt2000_dLyoCW_uq67_h00000 __ARM_grp..debug_info$lidar.h$.2_294000_Jh0RRXN5rG3_j10000 __ARM_grp..debug_info$led.h$.2_8X0000_0t$2BKZPItc_700000 __ARM_grp..debug_info$key.h$.2_4y0000_JNeMEuyvif4_300000 __ARM_grp..debug_info$gpio.h$.2_8s0000_WA3PIZmpCZ4_300000 __ARM_grp..debug_info$encoder.h$.2_wu0000_XnppK$_T0c7_300000 __ARM_grp..debug_info$delay.h$.2_su0000_82S6Ol$8j64_300000 __ARM_grp..debug_info$core_cm4.h$.2_zgE400_0_wYQffldU7_x50000 __ARM_grp..debug_info$cmsis_version.h$.2_sx0000_0EoUtDOCJ8f_300000 __ARM_grp..debug_info$cmsis_compiler.h$.2_gv0000_nA8mVx9G$Ef_300000 __ARM_grp..debug_info$cmsis_armcc.h$.2_Yh3000_HFX6QW5GSsa_Q00000 __ARM_grp..debug_info$balance.h$.2_484000_X9MtvWcis45_X00000 __ARM_grp..debug_info$adc.h$.2_FoA400_qOkh6Ad$4ce_p40000 __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 TX_Buffer __ARM_use_no_argv __asm___6_main_c_1ddd219e____RRX __asm___6_main_c_1ddd219e____REVSH __asm___6_main_c_1ddd219e____REV16 __ARM_asm.debug_abbrev.1 __ARM_grp_.debug_pubnames$31 __ARM_grp_.debug_pubnames$24 __ARM_grp_.debug_pubnames$10 __ARM_grp_.debug_macinfo$4 __ARM_grp_.debug_loc$33 __ARM_grp_.debug_loc$26 __ARM_grp_.debug_loc$19 __ARM_grp_.debug_line$29 __ARM_grp_.debug_line$22 __ARM_grp_.debug_line$15 __ARM_grp_.debug_line$1 __ARM_grp_.debug_info$30 __ARM_grp_.debug_info$23 __ARM_grp_.debug_info$16 __ARM_grp_.debug_info$9 __ARM_grp_.debug_info$2 __ARM_grp_.debug_frame$34 __ARM_grp_.debug_frame$27 __ARM_grp_.debug_frame$20 .data i.main i.SystemClock_Config BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2 i.Error_Handler BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2 ../Core/Src/main.c .rrx_text .revsh_text $v0 .rev16_text ..\Core\Src\main.c $d.realdata $d $t Ah   aeabi ;   Cortex-M4.fp.sp Cortex-M4 M	
"$    C2.09         ARM                                                   ?            4                     ?            8                                 <                     o            B                     w             H   ?                  l             ?   \                  i            <                    \              C  ?                  L                \                  \              {  ?                  L              W  \                  \              ?  ?                  L              ?  \                  ;              ?  t                  ;              [  t                  ;              ?  t                  ;              C  t                  ;              ?  ?                  ;              ;  x                  \              ?  ?                  \              _  ?                  \              	  ?                  \              ?  l                 \              K  ?                  L              /  8                  L              g  L                  L              ?  ?                  L              g  ?                  ^             ?                    ^               <                  ^             K                    O             _  ?                 '              ?                     '                )                  '              4                    6             P     *  ;         (            X                     ?             x     *  ?         O            ?  ?                 L                T                  \             t                   ?             €     *  ?         O            ?  ?                  L             <   P                  \             ?  ?                  ?             L!     *  €         O            \!  ?                 L             ?  L                  \             00  8                 X             h5     *  ?         O            x5  $                  L             ?  ?                  \             ,6  ?                  &             ?     *  ?         O             7  ?                 L             ìA  L                  \             8B  `                 ?             ˜D     *  ?         O            ¬D   b                 L             Ì¦  ?                  \             |?  ?                 '             H?  #                  ?             l?     *  ?         O            €?                     L              º  d                  \             ?  0                 '             4?  J                  ?             €?     *  ?         O            ¼  Èd                L             X!	 ?                  \             ("	 ?                 R             ðE	    *  ?         O            F	 (                 L             ,W	 €                  \             ¬W	 €                 '             ,Y	 ;                                hY	    *  ?         O            xY	 t                 L             ì`	 ?                  \             ”a	 h                 ?             üb	    *  ?         O            c	 ?                L             	 d                  \             |	 ?                  ?             T
    *  ?         O            d
 ?                  L              T                  \             h                  ~
             p    *  ?         O            € ?                 L             l ?                  \             T \                 A
             ?    *  ?         O            ? Ø~                 L             ˜ x                  \             ?                   
             ?    *  ?         O             ? r                 L             $ ?                  \             ?                  ?             ?    *  ?         O            ? ?                 L             ? x                  \             , ?                  ?                  *  ?         O             ?                 L             ? ?                  \             <" t                 S	             ?    *  ?         O            ? ?                 L             ? t                  \              / ?                 	             ?    *  ?         O            ? (                  L             ? x                  \             h1                  ?             t2    *  ?         O            ? ?                 L             |a ?                  \             b ?                 ?             œg    *  ?         O            ¬g ?                 L             T} x                  \             Ì} ?                 f             ?    *  ?         O            ? <?                 L             ? ?                  \             ?                  )             ?    *  ?         O            ?                  L             ? x                  \             D6 `                 ?             ?    *  ?         O            ? 4                 L             Äl ?                  \             hm ?                 ?             @q    *  ?         O            Pq ?                 L             0? x                  \             ¨ ?                 l             ¤ƒ    *  ?         O            ´ƒ $                  L             Øƒ h                  \             @? ?                  0             ?    *  ?         O            ,? ?                 L             ? ?                  \             Ð                  ?             à‘    *  ?         O            ð‘                  L             ? x                  \             €? ?                  ?             T?    *  ?         O            d?                   L             „§ ?                  \             ?                  |              ?    *  ?         O            0? 0                 L             `? x                  \             Ø¬ T                 B             ,?    *  ?         O            <? Ìp                 L              ?                  \             ? p
                              *    *  ?         O            * ?                 L             ¸H t                  \             ,I ?                 ?             M    *  ?         O            M ?                 L             ôY X                 \             L[ ?                  ?             \    *  ?         O            \ ?                  L             °\ p                  \              ] ?                  q             Ì]    *  ?         O            à] H                 L             (` \                  \             „` ?                 '             @b p                  E             °b    *  ?         O            Àb                   L             Àh ?                  \             `i 0                              k    *  ?         O             k                   L             ¼k @                  \             ük ?                  ?             °l    *  ?         O            Àl ?                 L             q x                  \             r P                 ?             Xs    *  ?         O            ls `                 L             Ìt ?                 \             °v L                 '             üz 6                 ?             4}    *  ?         O            D}                    L             d} ?                  \             è} ?                  X             ˜~    *  ?         O            ¬~                    L             Ì~ ?                  \             X ?                  '             0€ 3                  *             d€    *  ?         O            x€ \                  L             Ô€ P                  \             $? ?                 '             Ì…                  ?             ä‡    *           O            ø‡ D                 L             <? ?                  \             àŠ ?                 '              Œ ?                  ?             ”    *  ?         O            ¨ <                  L             ä d                  \             H? ?                  '             ?                    ?             (?    *  ?         O            8? D                 L             |? d                  \             à ?                  r             Œ‘    *  ?         O             ‘ L                  L             ì‘ ?                  \             „’ 0                 '             ´• V                  F             ?    *  ~         O             ? @                  L             `? p                  \             Ð– ?                 '             \? ?                               ?    *  ?         O            (? ?                  L             ? P                  \             `? ?                  ?             ?    *  ?         O            ? @                  L             \? h                  \             Ä› ?                  ?             p?    *  ?         O            „œ                    L             ¤œ p                  \             ? ?                  '             Ø #                  ?             ü    *  ?         O            ? ?                  L             Äž d                  \             (? ?                  a             ÐŸ    *  ?         O            äŸ (                 L             ? P                  \             \?                  '             p? P                  '             À£    *  ?         O            Ð£ ?                 L             Œ§ h                  \             ô§ ?                 ?             ”©    *  ?         O            ¤©                   L             ¼© D                  \              ? ?                  ?             ¬ª    *  ?         O            Àª                   L             Øª @                  \             ? 8                 '             P? y                  ?             Ì¬    *  ?         O            Ü¬ ?                 L             „¯ `                  \             ä¯ ?                 p             ¨²    *  ?         O            ¸² ?                  L             @? `                  \              ³ ?                  C             L?    *  ?         O            `?                  L             h? P                  \             ¸¿ ?                 '             ŒÅ ?                               <?    *  ?         O            L?                   L             l? T                  \             ÀÇ ?                  ?              t?    *  ?         O            ˆÈ                    L             ¨È ?                  \             L? ?                  '             (? $                  ?              L?    *  A         (            T? ?                 ?              øÏ                   ?              üÏ \                 ?              X? ?  ?  ;         s   	           ?     *           h   	           8? ?   *           X   	           Øë 0   *           H   	           ?    *  	         X   	           ? 0   *  
         H   	           @?    *           X   	           H? 0   *           H   	           x?    *           7   	           €?    *           7   	           ì    *           7   	            ì    *           7   	           °ì    *           7   	           Àì    *           7   	           Ðì    *           X   	           àì    *           X   	           øì    *           X   	           ? @   *           X   	           P? ?   *           X   	           øí 8   *           H   	           0?    *           H   	           8?    *           H   	           @?    *           #   	           H?    *  !         #   	           P?    *  "         #   	           X?    *  #         X   	           `?    *  )         X   	           x?    *  -         X   	           î ?  *  1         X   	           ?    *  5         X   	           0? ?   *  9         X   	           ¸ð ?  *  =         #   	           p?    *  >         X   	           x? (   *  B         #   	            ô    *  C         X   	           ¨ô ?  *  G         X   	           X? (   *  K         #   	           €?    *  L         X   	           ˆö    *  P         X   	            ö    *  T         X   	           ¸ö    *  X         X   	           Ðö    *  \         X   	           èö h   *  `         X   	           P? x   *  d         X   	           È÷    *  h         X   	           à÷ @   *  l         X   	            ? @   *  p         X   	           `?    *  t         X   	           x? ?   *  x         X   	           ? p   *  |         X   	           ˆù ?  *  €         X   	           ÿ x   *  ?         X   	           ? ?   *  ?         X   	           x  x   *  ?         X   	           ?     *  ?         X   	            0   *  ?         X   	           8    *  ?         X   	           P (   *  ?         X   	           x 8   *  ?         X   	           ?   *  ?         X   	           ? ?   *  ?         X   	           X    *  ?         X   	           p    *  ?         X   	           ?     *  ?         #   	           ?    *  ?         X   	           ? ?   *  ?         X   	           X    *  ?         X   	           p 8   *  ?         X   	           ? ?   *  ?         #   	           0    *  ?         X   	           8    *  ?         X   	           P 0   *  ?         #   	           €    *  ?         X   	           ? ?   *  ?         #   	               *  ?         X   	            (   *  ?         #   	           @    *  ?         X   	           H    *  ?         #   	           `    *  ?         X   	           h    *  ?         X   	           € 0   *  ?         #   	           ?    *  ?         X   	           ? 8   *  ?         #   	           ?    *  ?         X   	           ?    *  ?         X   	               *  ?         X   	           (    *  ?         #   	           @    *  ?         X   	           H    *  ?         X   	           ` 0   *          #   	           ?    *          X   	           ?    *          X   	           ?    *  
        X   	           ? h   *          #   	           0	    *          X   	           8	    *          X   	           P	    *          X   	           h	    *          #   	           €	    *          X   	           ?    *           X   	           ? (   *  $        #   	           ?    *  %                      ? ?                               q µD                      p        &\ ?                  