(module "TLV7111812DSET" (layer F.Cu) (tedit 620D1BB9)
  (descr "TLV7111812DSET, WSON-6 Pre-ordered Chips ROHS")
  (tags "WSON-6 Pre-ordered Chips ROHS, Interface ICs, Pre-ordered Chips")
  (fp_text reference REF** (at 0 -2.901702) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value TLV7111812DSET (at 0 2.901702) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.760782 -0.737186) (end -0.730785 -0.737186) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -1.346203 -0.495301) (end -1.282703 -0.495301) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -1.016002 -0.495174) (end -0.889002 -0.495174) (layer F.Fab) (width 0.254001))
  (fp_line (start -1.041402 0.901702) (end 1.056642 0.901702) (layer F.SilkS) (width 0.20066))
  (fp_line (start -1.056642 -0.901702) (end 1.041402 -0.901702) (layer F.SilkS) (width 0.20066))
  (pad 1 smd rect (at -0.580772 -0.487173) (size 0.840005 0.28001) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at -0.635789 0.0127) (size 0.750013 0.28001) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at -0.635789 0.512827) (size 0.750013 0.28001) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.636551 0.512827) (size 0.750013 0.28001) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0.636551 0.0127) (size 0.750013 0.28001) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at 0.636551 -0.487173) (size 0.750013 0.28001) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.901702) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_interface_ics/packages3d/TLV7111812DSET.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -270))
  )
)