{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561025276819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561025276820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 12:07:56 2019 " "Processing started: Thu Jun 20 12:07:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561025276820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561025276820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExProject -c ExProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExProject -c ExProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561025276820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561025278186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561025278187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_avalon.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sim_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sim_avalon " "Found design unit 1: sim_avalon" {  } { { "sim_avalon.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/sim_avalon.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561025310660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sim_avalon-body " "Found design unit 2: sim_avalon-body" {  } { { "sim_avalon.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/sim_avalon.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561025310660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561025310660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm_coef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mm_coef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mm_coef-behaviour " "Found design unit 1: mm_coef-behaviour" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561025310670 ""} { "Info" "ISGN_ENTITY_NAME" "1 mm_coef " "Found entity 1: mm_coef" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561025310670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561025310670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter-rtl " "Found design unit 1: filter-rtl" {  } { { "i2s.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/i2s.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561025310677 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "i2s.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/i2s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561025310677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561025310677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mm_coef " "Elaborating entity \"mm_coef\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561025310761 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avs_s1_readdata mm_coef.vhd(17) " "VHDL Signal Declaration warning at mm_coef.vhd(17): used implicit default value for signal \"avs_s1_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561025310765 "|mm_coef"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ins_irq0_irq mm_coef.vhd(18) " "VHDL Signal Declaration warning at mm_coef.vhd(18): used implicit default value for signal \"ins_irq0_irq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561025310766 "|mm_coef"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_sink_ready mm_coef.vhd(25) " "VHDL Signal Declaration warning at mm_coef.vhd(25): used implicit default value for signal \"ast_sink_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561025310766 "|mm_coef"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_source_data mm_coef.vhd(28) " "VHDL Signal Declaration warning at mm_coef.vhd(28): used implicit default value for signal \"ast_source_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561025310766 "|mm_coef"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_source_valid mm_coef.vhd(30) " "VHDL Signal Declaration warning at mm_coef.vhd(30): used implicit default value for signal \"ast_source_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561025310767 "|mm_coef"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ast_source_error mm_coef.vhd(31) " "VHDL Signal Declaration warning at mm_coef.vhd(31): used implicit default value for signal \"ast_source_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561025310767 "|mm_coef"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[0\] GND " "Pin \"avs_s1_readdata\[0\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[1\] GND " "Pin \"avs_s1_readdata\[1\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[2\] GND " "Pin \"avs_s1_readdata\[2\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[3\] GND " "Pin \"avs_s1_readdata\[3\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[4\] GND " "Pin \"avs_s1_readdata\[4\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[5\] GND " "Pin \"avs_s1_readdata\[5\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[6\] GND " "Pin \"avs_s1_readdata\[6\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[7\] GND " "Pin \"avs_s1_readdata\[7\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[8\] GND " "Pin \"avs_s1_readdata\[8\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[9\] GND " "Pin \"avs_s1_readdata\[9\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[10\] GND " "Pin \"avs_s1_readdata\[10\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[11\] GND " "Pin \"avs_s1_readdata\[11\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[12\] GND " "Pin \"avs_s1_readdata\[12\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[13\] GND " "Pin \"avs_s1_readdata\[13\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[14\] GND " "Pin \"avs_s1_readdata\[14\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s1_readdata\[15\] GND " "Pin \"avs_s1_readdata\[15\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|avs_s1_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_irq0_irq GND " "Pin \"ins_irq0_irq\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ins_irq0_irq"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_sink_ready GND " "Pin \"ast_sink_ready\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_sink_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[0\] GND " "Pin \"ast_source_data\[0\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[1\] GND " "Pin \"ast_source_data\[1\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[2\] GND " "Pin \"ast_source_data\[2\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[3\] GND " "Pin \"ast_source_data\[3\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[4\] GND " "Pin \"ast_source_data\[4\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[5\] GND " "Pin \"ast_source_data\[5\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[6\] GND " "Pin \"ast_source_data\[6\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[7\] GND " "Pin \"ast_source_data\[7\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[8\] GND " "Pin \"ast_source_data\[8\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[9\] GND " "Pin \"ast_source_data\[9\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[10\] GND " "Pin \"ast_source_data\[10\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[11\] GND " "Pin \"ast_source_data\[11\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[12\] GND " "Pin \"ast_source_data\[12\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[13\] GND " "Pin \"ast_source_data\[13\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[14\] GND " "Pin \"ast_source_data\[14\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[15\] GND " "Pin \"ast_source_data\[15\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[16\] GND " "Pin \"ast_source_data\[16\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[17\] GND " "Pin \"ast_source_data\[17\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[18\] GND " "Pin \"ast_source_data\[18\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[19\] GND " "Pin \"ast_source_data\[19\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[20\] GND " "Pin \"ast_source_data\[20\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[21\] GND " "Pin \"ast_source_data\[21\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[22\] GND " "Pin \"ast_source_data\[22\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_data\[23\] GND " "Pin \"ast_source_data\[23\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_valid GND " "Pin \"ast_source_valid\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_error\[0\] GND " "Pin \"ast_source_error\[0\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ast_source_error\[1\] GND " "Pin \"ast_source_error\[1\]\" is stuck at GND" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561025311913 "|mm_coef|ast_source_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561025311913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561025312377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561025312377 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "61 " "Design contains 61 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "csi_clockreset_clk " "No output dependent on input pin \"csi_clockreset_clk\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|csi_clockreset_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "csi_clockreset_reset_n " "No output dependent on input pin \"csi_clockreset_reset_n\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|csi_clockreset_reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_write " "No output dependent on input pin \"avs_s1_write\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_read " "No output dependent on input pin \"avs_s1_read\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_chipselect " "No output dependent on input pin \"avs_s1_chipselect\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_chipselect"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_byteenable\[0\] " "No output dependent on input pin \"avs_s1_byteenable\[0\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_byteenable[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_byteenable\[1\] " "No output dependent on input pin \"avs_s1_byteenable\[1\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_byteenable[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[0\] " "No output dependent on input pin \"avs_s1_address\[0\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[1\] " "No output dependent on input pin \"avs_s1_address\[1\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[2\] " "No output dependent on input pin \"avs_s1_address\[2\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[3\] " "No output dependent on input pin \"avs_s1_address\[3\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[4\] " "No output dependent on input pin \"avs_s1_address\[4\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[5\] " "No output dependent on input pin \"avs_s1_address\[5\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[6\] " "No output dependent on input pin \"avs_s1_address\[6\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[7\] " "No output dependent on input pin \"avs_s1_address\[7\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[0\] " "No output dependent on input pin \"avs_s1_writedata\[0\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[1\] " "No output dependent on input pin \"avs_s1_writedata\[1\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[2\] " "No output dependent on input pin \"avs_s1_writedata\[2\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[3\] " "No output dependent on input pin \"avs_s1_writedata\[3\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[4\] " "No output dependent on input pin \"avs_s1_writedata\[4\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[5\] " "No output dependent on input pin \"avs_s1_writedata\[5\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[6\] " "No output dependent on input pin \"avs_s1_writedata\[6\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[7\] " "No output dependent on input pin \"avs_s1_writedata\[7\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[8\] " "No output dependent on input pin \"avs_s1_writedata\[8\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[9\] " "No output dependent on input pin \"avs_s1_writedata\[9\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[10\] " "No output dependent on input pin \"avs_s1_writedata\[10\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[11\] " "No output dependent on input pin \"avs_s1_writedata\[11\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[12\] " "No output dependent on input pin \"avs_s1_writedata\[12\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[13\] " "No output dependent on input pin \"avs_s1_writedata\[13\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[14\] " "No output dependent on input pin \"avs_s1_writedata\[14\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_writedata\[15\] " "No output dependent on input pin \"avs_s1_writedata\[15\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|avs_s1_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_irq " "No output dependent on input pin \"input_irq\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|input_irq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_counter " "No output dependent on input pin \"input_counter\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|input_counter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[0\] " "No output dependent on input pin \"ast_sink_data\[0\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[1\] " "No output dependent on input pin \"ast_sink_data\[1\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[2\] " "No output dependent on input pin \"ast_sink_data\[2\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[3\] " "No output dependent on input pin \"ast_sink_data\[3\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[4\] " "No output dependent on input pin \"ast_sink_data\[4\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[5\] " "No output dependent on input pin \"ast_sink_data\[5\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[6\] " "No output dependent on input pin \"ast_sink_data\[6\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[7\] " "No output dependent on input pin \"ast_sink_data\[7\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[8\] " "No output dependent on input pin \"ast_sink_data\[8\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[9\] " "No output dependent on input pin \"ast_sink_data\[9\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[10\] " "No output dependent on input pin \"ast_sink_data\[10\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[11\] " "No output dependent on input pin \"ast_sink_data\[11\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[12\] " "No output dependent on input pin \"ast_sink_data\[12\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[13\] " "No output dependent on input pin \"ast_sink_data\[13\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[14\] " "No output dependent on input pin \"ast_sink_data\[14\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[15\] " "No output dependent on input pin \"ast_sink_data\[15\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[16\] " "No output dependent on input pin \"ast_sink_data\[16\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[17\] " "No output dependent on input pin \"ast_sink_data\[17\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[18\] " "No output dependent on input pin \"ast_sink_data\[18\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[19\] " "No output dependent on input pin \"ast_sink_data\[19\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[20\] " "No output dependent on input pin \"ast_sink_data\[20\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[21\] " "No output dependent on input pin \"ast_sink_data\[21\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[22\] " "No output dependent on input pin \"ast_sink_data\[22\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_data\[23\] " "No output dependent on input pin \"ast_sink_data\[23\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_valid " "No output dependent on input pin \"ast_sink_valid\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_error\[0\] " "No output dependent on input pin \"ast_sink_error\[0\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_error[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_sink_error\[1\] " "No output dependent on input pin \"ast_sink_error\[1\]\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_sink_error[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ast_source_ready " "No output dependent on input pin \"ast_source_ready\"" {  } { { "mm_coef.vhd" "" { Text "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/mm_coef.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561025312441 "|mm_coef|ast_source_ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561025312441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561025312446 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561025312446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561025312446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561025312477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 12:08:32 2019 " "Processing ended: Thu Jun 20 12:08:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561025312477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561025312477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561025312477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561025312477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561025315199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561025315200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 12:08:34 2019 " "Processing started: Thu Jun 20 12:08:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561025315200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561025315200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ExProject -c ExProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ExProject -c ExProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561025315201 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561025315546 ""}
{ "Info" "0" "" "Project  = ExProject" {  } {  } 0 0 "Project  = ExProject" 0 0 "Fitter" 0 0 1561025315547 ""}
{ "Info" "0" "" "Revision = ExProject" {  } {  } 0 0 "Revision = ExProject" 0 0 "Fitter" 0 0 1561025315547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561025315892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561025315893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ExProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ExProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561025316015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561025316156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561025316156 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561025317179 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561025317843 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "106 106 " "No exact pin location assignment(s) for 106 pins of 106 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561025318453 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1561025340418 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025341181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561025341186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561025341187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561025341188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561025341189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561025341189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561025341189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561025341190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561025341190 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561025341190 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025341298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ExProject.sdc " "Synopsys Design Constraints File file not found: 'ExProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561025361228 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561025361229 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1561025361229 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1561025361230 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561025361231 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1561025361231 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561025361232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561025361235 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1561025361381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025364162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561025366081 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561025366759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025366759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561025368672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561025380418 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561025380418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561025380863 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1561025380863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561025380863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025380868 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561025384971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561025385060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561025385862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561025385862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561025386589 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025392130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/output_files/ExProject.fit.smsg " "Generated suppressed messages file C:/Users/fenta/Desktop/DSPC/projectgit/ExProject/output_files/ExProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561025392842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6289 " "Peak virtual memory: 6289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561025393650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 12:09:53 2019 " "Processing ended: Thu Jun 20 12:09:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561025393650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561025393650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561025393650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561025393650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561025395717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561025395718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 12:09:55 2019 " "Processing started: Thu Jun 20 12:09:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561025395718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561025395718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ExProject -c ExProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ExProject -c ExProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561025395719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561025398020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561025408243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561025408989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 12:10:08 2019 " "Processing ended: Thu Jun 20 12:10:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561025408989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561025408989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561025408989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561025408989 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561025409860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561025411330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561025411331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 12:10:10 2019 " "Processing started: Thu Jun 20 12:10:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561025411331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561025411331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ExProject -c ExProject " "Command: quartus_sta ExProject -c ExProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561025411331 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561025411719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1561025413712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561025413712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561025413828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561025413828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ExProject.sdc " "Synopsys Design Constraints File file not found: 'ExProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1561025414810 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561025414811 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1561025414811 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1561025414812 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1561025414812 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1561025414812 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561025414813 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1561025414828 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561025414830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025414832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025414842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025414845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025414849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025414851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025414856 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561025414865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561025414939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561025416202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561025416336 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1561025416336 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1561025416337 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1561025416337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025416338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025416346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025416349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025416352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025416355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025416358 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561025416362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561025416610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561025417792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561025417914 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1561025417915 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1561025417915 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1561025417915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025417919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025417922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025417926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025417930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025417933 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561025417937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561025418387 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1561025418387 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1561025418388 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1561025418388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025418398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025418402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025418408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025418412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561025418415 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561025421688 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561025421688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5105 " "Peak virtual memory: 5105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561025421812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 12:10:21 2019 " "Processing ended: Thu Jun 20 12:10:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561025421812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561025421812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561025421812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561025421812 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus Prime Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561025423019 ""}
