// Seed: 1994288191
module module_0 (
    output wor id_0,
    input wire id_1,
    output tri0 id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri0 id_8
);
  assign id_8 = 1;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    input wire id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    output supply0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output logic id_11,
    input tri id_12
    , id_14
);
  always @(1 or id_12)
    if (1) begin : LABEL_0
      id_11 <= -id_6;
    end
  module_0 modCall_1 (
      id_7,
      id_10,
      id_7,
      id_12,
      id_5,
      id_8,
      id_6,
      id_9,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
