
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004932                       # Number of seconds simulated (Second)
simTicks                                   4931707000                       # Number of ticks simulated (Tick)
finalTick                                  4931707000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     41.74                       # Real time elapsed on the host (Second)
hostTickRate                                118159108                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2238716                       # Number of bytes of host memory used (Byte)
simInsts                                     12126953                       # Number of instructions simulated (Count)
simOps                                       14706708                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   290549                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     352358                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9863415                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.813347                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.229488                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15035875                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      170                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14809367                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    294                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               329331                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            977326                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  98                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9816216                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.508664                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.005659                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    949352      9.67%      9.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4854382     49.45%     59.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2940241     29.95%     89.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    214461      2.18%     91.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    857780      8.74%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9816216                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          651      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9368261     63.26%     63.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       266324      1.80%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            45      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          195      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           10      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          297      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          108      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          302      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            4      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4611341     31.14%     96.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       560937      3.79%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          233      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          659      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14809367                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.501444                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 39431224                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                15362915                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        14804982                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      4020                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2503                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1907                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    14806712                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2004                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        4328310                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  21705813                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.20                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       5.01                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.44                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                      1496                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             521                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           47199                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4661315                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        570288                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2938733                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       529202                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          2738      0.84%      0.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         2748      0.84%      1.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          114      0.04%      1.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       309161     95.07%     96.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         8056      2.48%     99.27% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.27% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         2389      0.73%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         325210                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            4      0.03%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          263      2.27%      2.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          327      2.82%      5.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           55      0.47%      5.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        10373     89.58%     95.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          377      3.26%     98.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          180      1.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         11579                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            9      0.17%      0.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          214      4.02%      4.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           41      0.77%      4.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         4859     91.28%     96.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          152      2.86%     99.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           48      0.90%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         5323                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         2475      0.79%      0.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         2421      0.77%      1.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           59      0.02%      1.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       298787     95.27%     96.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         7679      2.45%     99.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         2209      0.70%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       313630                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          121      2.36%      2.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           41      0.80%      3.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         4820     93.99%     97.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          101      1.97%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           45      0.88%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         5128                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         4497    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         4497                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          121     19.18%     19.18% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           41      6.50%     25.67% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          323     51.19%     76.86% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          101     16.01%     92.87% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     92.87% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           45      7.13%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          631                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        22540      6.93%      6.93% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       297680     91.53%     98.47% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         2738      0.84%     99.31% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         2252      0.69%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       325210                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1010     19.04%     19.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         4286     80.78%     99.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            9      0.17%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            1      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         5306                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            309165                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       287856                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              5323                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            500                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               325210                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  937                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  301383                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.926733                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             719                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2503                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2252                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              251                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         2738      0.84%      0.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         2748      0.84%      1.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          114      0.04%      1.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       309161     95.07%     96.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         8056      2.48%     99.27% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.27% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         2389      0.73%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       325210                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            4      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         2738     11.49%     11.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          284      1.19%     12.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          114      0.48%     13.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        18111     76.01%     89.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          187      0.78%     89.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         2389     10.03%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         23827                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          214     22.84%     22.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     22.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          571     60.94%     83.78% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          152     16.22%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          937                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          214     22.84%     22.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          571     60.94%     83.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          152     16.22%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          937                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2503                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         2252                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          251                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           89                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2592                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3125                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3120                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                645                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   2475                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                2475                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          328973                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              4972                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9771993                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.504986                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.403118                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3054662     31.26%     31.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2642260     27.04%     58.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1589671     16.27%     74.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1056494     10.81%     85.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1428906     14.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9771993                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          48                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  2480                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          377      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      9327304     63.42%     63.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       266297      1.81%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           35      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           10      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          257      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          100      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          292      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            3      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4551089     30.95%     96.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       560047      3.81%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          154      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          576      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14706708                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1428906                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             12126953                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               14706708                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       12126953                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         14706708                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.813347                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.229488                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            5111866                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1743                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          14705300                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4551243                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          560623                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          377      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      9327304     63.42%     63.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       266297      1.81%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           35      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          167      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           10      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          257      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          100      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          292      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            3      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4551089     30.95%     96.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       560047      3.81%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          154      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          576      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     14706708                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       313630                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       308887                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         4743                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       298787                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        14843                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         2480                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         2475                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        4322354                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4322354                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4322354                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4322354                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         5908                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            5908                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         5908                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           5908                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    320101000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    320101000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    320101000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    320101000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4328262                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4328262                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4328262                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4328262                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001365                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001365                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001365                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001365                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54180.941097                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54180.941097                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54180.941097                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54180.941097                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1152                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             48                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          919                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               919                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1975                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1975                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1975                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1975                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         3933                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         3933                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         3933                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         3933                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    222957500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    222957500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    222957500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    222957500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000909                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000909                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 56688.914315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56688.914315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 56688.914315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56688.914315                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   3423                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       289000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       289000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        72250                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        72250                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       658500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       658500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       164625                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       164625                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3762703                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3762703                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4960                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4960                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    266316000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    266316000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3767663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3767663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001316                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001316                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53692.741935                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53692.741935                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1975                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1975                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2985                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2985                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    170120500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    170120500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000792                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000792                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56991.792295                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56991.792295                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       559651                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         559651                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          948                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          948                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     53785000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     53785000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       560599                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       560599                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001691                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001691                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56735.232068                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56735.232068                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          948                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          948                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     52837000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     52837000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001691                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001691                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 55735.232068                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 55735.232068                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           508.616391                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4326336                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               3935                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1099.450064                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   508.616391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          333                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8660555                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8660555                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   978940                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5044385                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1705126                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2082722                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5043                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               293780                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   370                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               15066488                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1218                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts            14807871                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           314778                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         4611250                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         561486                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.501293                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2587566                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       8367354                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           2346                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1219                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      20403720                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     13628743                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5172736                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      5805385                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             302670                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8919989                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10818                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            90                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    864927                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   515                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9816216                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.549091                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.844091                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5456622     55.59%     55.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   284824      2.90%     58.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   550125      5.60%     64.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   277444      2.83%     66.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3247201     33.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9816216                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              12538163                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.271179                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             325210                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.032971                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       890713                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         864037                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            864037                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        864037                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           864037                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          890                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             890                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          890                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            890                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     52362000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     52362000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     52362000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     52362000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       864927                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        864927                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       864927                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       864927                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001029                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001029                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001029                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001029                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58833.707865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58833.707865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58833.707865                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58833.707865                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           96                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             48                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          280                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               280                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          152                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           152                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          152                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          152                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          738                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          738                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          738                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          738                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     45547000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     45547000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     45547000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     45547000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000853                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000853                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000853                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000853                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61716.802168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61716.802168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61716.802168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61716.802168                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    280                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       864037                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          864037                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          890                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           890                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     52362000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     52362000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       864927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       864927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001029                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001029                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58833.707865                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58833.707865                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          152                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          152                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          738                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          738                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     45547000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     45547000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000853                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000853                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61716.802168                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61716.802168                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           407.719540                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               864775                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                738                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1171.781843                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   407.719540                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.796327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.796327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          456                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.890625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1730592                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1730592                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      5043                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     240386                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    31649                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               15036045                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  195                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4661315                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  570288                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    57                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      5076                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26423                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           4302                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          743                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 5045                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 14807237                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                14806889                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  12970713                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  17343004                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.501193                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.747893                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      843455                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  110072                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   72                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  44                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   9665                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     19                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4551243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.155920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.978157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                4546474     99.90%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   14      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    3      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   17      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   37      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  151      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  290      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  203      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  144      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  294      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2359      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                432      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 26      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                568      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 36      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4551243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores           5231603                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                 4611209                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  561486                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        89                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        65                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  864942                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        74                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5043                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1766426                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1084773                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            823                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2996968                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3962183                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15047825                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3659                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3367239                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2085                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  65645                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            35643727                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    57985474                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 20778961                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2635                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              34834545                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   809173                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  38                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5603364                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                13531395                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                     1092                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         23378352                       # The number of ROB reads (Count)
system.cpu.rob.writes                        30115611                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12126953                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14706708                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    17                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      1185.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       733.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3889.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002350648500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               11601                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1093                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        4671                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1199                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      4671                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1199                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  4671                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1199                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4197                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     322                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      83                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      66.869565                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.159961                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    199.014994                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63             61     88.41%     88.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127            4      5.80%     94.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            1      1.45%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-383            1      1.45%     97.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-575            1      1.45%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1599            1      1.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.797101                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.764046                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.078939                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               43     62.32%     62.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      1.45%     63.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               22     31.88%     95.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      2.90%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      1.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  298944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                76736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              60616739.80226320                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              15559724.04686653                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4931618000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     840139.35                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        46912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       248896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        74176                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 9512325.042829997838                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 50468529.456433646381                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 15040634.003601593897                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          736                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3935                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1199                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     22077000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     99408500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 114631035750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29995.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25262.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  95605534.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        47104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       251840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         298944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        47104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        47104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        58816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        58816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          736                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3935                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            4671                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          919                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            919                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        9551257                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       51065483                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          60616740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      9551257                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9551257                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     11926094                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         11926094                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     11926094                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       9551257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      51065483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         72542834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 4622                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1159                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                34823000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              23110000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          121485500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7534.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26284.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                3715                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                972                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1081                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   340.011101                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   210.416768                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   318.445507                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          368     34.04%     34.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          161     14.89%     48.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           99      9.16%     58.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          211     19.52%     77.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           38      3.52%     81.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           44      4.07%     85.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           21      1.94%     87.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           13      1.20%     88.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          126     11.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1081                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            295808                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          74176                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               59.980854                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               15.040634                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.12                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         5569200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         2937330                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       23390640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4144680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 389067120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    861109260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1168631040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2454849270                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   497.768677                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3029158000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    164580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1737969000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2241960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1165065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        9610440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1905300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 389067120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    430820250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1530979680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2365789815                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   479.710132                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3976267750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    164580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    790859250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3723                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           919                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           280                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2504                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                950                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               950                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             738                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2985                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1754                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         1754                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        11295                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        11295                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   13049                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port        65024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        65024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       310656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total       310656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   375680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4675                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.001283                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.035806                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4669     99.87%     99.87% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        6      0.13%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4675                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4931707000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            14310500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3916750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           20839750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8378                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3703                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
