{"version":"1.1.0","info":[["/home/enjou/work/assignment/rtl/Core/adder.v",[[[[[["m_adder",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[56,9]],[[["i_adderOperand1_64",[[1,2],[1,33]],[[1,15],[1,33]],["m_adder"],["port","input"]],["i_adderOperand2_64",[[2,2],[2,33]],[[2,15],[2,33]],["m_adder"],["port","input"]],["i_cIn_1",[[3,2],[3,18]],[[3,11],[3,18]],["m_adder"],["port","input"]],["o_adderSum_64",[[4,2],[4,28]],[[4,15],[4,28]],["m_adder"],["port","output"]],["o_cOut_1",[[5,2],[5,19]],[[5,11],[5,19]],["m_adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,32]],[[7,18],[7,32]],["m_adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,32]],[[8,18],[8,32]],["m_adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,29]],[[9,18],[9,29]],["m_adder"],["variable","reg"]],["w_0inCIn_16",[[10,1],[10,25]],[[10,14],[10,25]],["m_adder"],["variable","reg"]],["w_1inCIn_16",[[11,1],[11,25]],[[11,14],[11,25]],["m_adder"],["variable","reg"]],["w_cIn_16",[[12,1],[12,22]],[[12,14],[12,22]],["m_adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["m_adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["m_adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["m_adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["m_adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["m_adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/adder32.v",[[[[[["adder32",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[56,9]],[[["i_adderOperand1_32",[[1,2],[1,33]],[[1,15],[1,33]],["adder32"],["port","input"]],["i_adderOperand2_32",[[2,2],[2,33]],[[2,15],[2,33]],["adder32"],["port","input"]],["i_cIn_1",[[3,2],[3,19]],[[3,12],[3,19]],["adder32"],["port","input"]],["o_adderSum_32",[[4,2],[4,28]],[[4,15],[4,28]],["adder32"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["adder32"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,32]],[[7,13],[7,27]],["adder32"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,32]],[[8,13],[8,27]],["adder32"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,29]],[[9,13],[9,24]],["adder32"],["variable","reg"]],["w_0inCIn_8",[[10,1],[10,23]],[[10,13],[10,23]],["adder32"],["variable","wire"]],["w_1inCIn_8",[[11,1],[11,23]],[[11,13],[11,23]],["adder32"],["variable","wire"]],["w_cIn_8",[[12,1],[12,20]],[[12,13],[12,20]],["adder32"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["adder32"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["adder32"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["adder32"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["adder32"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["adder32"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/adder4.v",[[[[[["m_adder4",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[10,9]],[[["i_cIn_1",[[1,2],[1,17]],[[1,10],[1,17]],["m_adder4"],["port","input"]],["i_adderOperand1_4",[[2,2],[2,32]],[[2,15],[2,32]],["m_adder4"],["port","input"]],["i_adderOperand2_4",[[3,2],[3,32]],[[3,15],[3,32]],["m_adder4"],["port","input"]],["o_adderResult_4",[[4,2],[4,30]],[[4,15],[4,30]],["m_adder4"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["m_adder4"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/alu.v",[[[[[["alu",[[9,0],[23,2]],[[9,7],[9,10]],[],["module"]],[153,9]],[[["PC",[[10,1],[10,17]],[[10,15],[10,17]],["alu"],["port","input"]],["i_PCPlus4_32",[[11,1],[11,27]],[[11,15],[11,27]],["alu"],["port","input"]],["i_ALUControl_12",[[14,1],[14,30]],[[14,15],[14,30]],["alu"],["port","input"]],["i_ALUOperand1_32",[[15,1],[15,31]],[[15,15],[15,31]],["alu"],["port","input"]],["i_ALUOperand2_32",[[16,1],[16,31]],[[16,15],[16,31]],["alu"],["port","input"]],["o_JumpBranchAddr_32",[[19,1],[19,34]],[[19,15],[19,34]],["alu"],["port","output"]],["o_ALUResult_32",[[22,1],[22,29]],[[22,15],[22,29]],["alu"],["port","output"]],["ADD",[[26,1],[26,9]],[[26,6],[26,9]],["alu"],["variable","wire"]],["PC4",[[26,1],[26,15]],[[26,12],[26,15]],["alu"],["variable","ADD"]],["SUB",[[26,1],[26,21]],[[26,18],[26,21]],["alu"],["variable","PC4"]],["SLT",[[26,1],[26,27]],[[26,24],[26,27]],["alu"],["variable","SUB"]],["SLTU",[[26,1],[27,8]],[[27,4],[27,8]],["alu"],["variable","SLT"]],["AND",[[26,1],[27,13]],[[27,10],[27,13]],["alu"],["variable","SLTU"]],["OR",[[26,1],[27,18]],[[27,16],[27,18]],["alu"],["variable","AND"]],["XOR",[[26,1],[27,24]],[[27,21],[27,24]],["alu"],["variable","OR"]],["SLL",[[26,1],[28,7]],[[28,4],[28,7]],["alu"],["variable","XOR"]],["SRL",[[26,1],[28,13]],[[28,10],[28,13]],["alu"],["variable","SLL"]],["SRA",[[26,1],[28,19]],[[28,16],[28,19]],["alu"],["variable","SRL"]],["LUI",[[26,1],[28,25]],[[28,22],[28,25]],["alu"],["variable","SRA"]],["AddSubResult",[[48,1],[48,25]],[[48,13],[48,25]],["alu"],["variable","wire"]],["AdderOperand2",[[49,1],[49,26]],[[49,13],[49,26]],["alu"],["variable","wire"]],["adder",[[55,2],[61,3]],[[55,10],[55,15]],["alu"],["instance","adder32"]],["PC4Result",[[64,1],[64,22]],[[64,13],[64,22]],["alu"],["variable","wire"]],["SLTResult",[[69,1],[69,22]],[[69,13],[69,22]],["alu"],["variable","wire"]],["SLTUResult",[[70,1],[70,23]],[[70,13],[70,23]],["alu"],["variable","wire"]],["SLTOperand1",[[71,1],[71,24]],[[71,13],[71,24]],["alu"],["variable","wire"]],["SLTOperand2",[[72,1],[72,24]],[[72,13],[72,24]],["alu"],["variable","wire"]],["Operand1Small",[[73,1],[73,20]],[[73,7],[73,20]],["alu"],["variable","wire"]],["Operand2Small",[[74,1],[74,20]],[[74,7],[74,20]],["alu"],["variable","wire"]],["Comparator1",[[82,1],[87,2]],[[82,18],[82,29]],["alu"],["instance","Comparator_32bit"]],["Comparator2",[[89,1],[94,2]],[[89,18],[89,29]],["alu"],["instance","Comparator_32bit"]],["ANDResult",[[101,1],[101,22]],[[101,13],[101,22]],["alu"],["variable","wire"]],["ORResult",[[106,1],[106,21]],[[106,13],[106,21]],["alu"],["variable","wire"]],["XORResult",[[111,1],[111,22]],[[111,13],[111,22]],["alu"],["variable","wire"]],["SLLResult",[[116,1],[116,22]],[[116,13],[116,22]],["alu"],["variable","wire"]],["SRLResult",[[121,1],[121,22]],[[121,13],[121,22]],["alu"],["variable","wire"]],["SRAResult",[[126,1],[126,22]],[[126,13],[126,22]],["alu"],["variable","wire"]],["LUIResult",[[131,1],[131,22]],[[131,13],[131,22]],["alu"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/ALUtoMEM_REG.v",[[[[[["ALUtoMEM_REG",[[1,0],[23,2]],[[1,7],[1,19]],[],["module"]],[65,9]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["ALUtoMEM_REG"],["port","input"]],["rstn",[[3,1],[3,11]],[[3,7],[3,11]],["ALUtoMEM_REG"],["port","input"]],["i_ALUResult_32",[[5,1],[5,28]],[[5,14],[5,28]],["ALUtoMEM_REG"],["port","input"]],["o_ALUResult_32",[[6,1],[6,28]],[[6,14],[6,28]],["ALUtoMEM_REG"],["port","output"]],["i_Load_1",[[8,1],[8,19]],[[8,11],[8,19]],["ALUtoMEM_REG"],["port","input"]],["i_Store_1",[[9,1],[9,20]],[[9,11],[9,20]],["ALUtoMEM_REG"],["port","input"]],["i_LoadUnsigned_1",[[10,1],[10,27]],[[10,11],[10,27]],["ALUtoMEM_REG"],["port","input"]],["i_LoadStoreWidth_2",[[11,1],[11,32]],[[11,14],[11,32]],["ALUtoMEM_REG"],["port","input"]],["i_StoreData_32",[[12,1],[12,28]],[[12,14],[12,28]],["ALUtoMEM_REG"],["port","input"]],["i_GRFWriteAddr_5",[[13,1],[13,30]],[[13,14],[13,30]],["ALUtoMEM_REG"],["port","input"]],["i_GRFWen_1",[[14,1],[14,21]],[[14,11],[14,21]],["ALUtoMEM_REG"],["port","input"]],["o_Load_1",[[16,1],[16,19]],[[16,11],[16,19]],["ALUtoMEM_REG"],["port","output"]],["o_Store_1",[[17,1],[17,20]],[[17,11],[17,20]],["ALUtoMEM_REG"],["port","output"]],["o_LoadUnsigned_1",[[18,1],[18,27]],[[18,11],[18,27]],["ALUtoMEM_REG"],["port","output"]],["o_LoadStoreWidth_2",[[19,1],[19,32]],[[19,14],[19,32]],["ALUtoMEM_REG"],["port","output"]],["o_StoreData_32",[[20,1],[20,28]],[[20,14],[20,28]],["ALUtoMEM_REG"],["port","output"]],["o_GRFWriteAddr_5",[[21,1],[21,30]],[[21,14],[21,30]],["ALUtoMEM_REG"],["port","output"]],["o_GRFWen_1",[[22,1],[22,21]],[[22,11],[22,21]],["ALUtoMEM_REG"],["port","output"]],["ALUResult",[[25,0],[25,20]],[[25,11],[25,20]],["ALUtoMEM_REG"],["variable","reg"]],["Load",[[26,0],[26,12]],[[26,8],[26,12]],["ALUtoMEM_REG"],["variable","reg"]],["Store",[[27,0],[27,13]],[[27,8],[27,13]],["ALUtoMEM_REG"],["variable","reg"]],["LoadUnsigned",[[28,0],[28,20]],[[28,8],[28,20]],["ALUtoMEM_REG"],["variable","reg"]],["LoadStoreWidth",[[29,0],[29,25]],[[29,11],[29,25]],["ALUtoMEM_REG"],["variable","reg"]],["StoreData",[[30,0],[30,20]],[[30,11],[30,20]],["ALUtoMEM_REG"],["variable","reg"]],["GRFWriteAddr",[[31,0],[31,24]],[[31,12],[31,24]],["ALUtoMEM_REG"],["variable","reg"]],["GRFWen",[[32,0],[32,14]],[[32,8],[32,14]],["ALUtoMEM_REG"],["variable","reg"]]]]]],["/home/enjou/work/assignment/rtl/include/RVG.vh"]],null,0]],["/home/enjou/work/assignment/rtl/Core/Comparator_32bit.v",[[[[[["Comparator_32bit",[[2,0],[7,12]],[[2,7],[2,23]],[],["module"]],[80,9]],[[["m",[[3,6],[3,20]],[[3,19],[3,20]],["Comparator_32bit"],["port","input"]],["n",[[4,6],[4,20]],[[4,19],[4,20]],["Comparator_32bit"],["port","input"]],["equal",[[5,6],[5,18]],[[5,13],[5,18]],["Comparator_32bit"],["port","input"]],["result",[[6,6],[6,19]],[[6,13],[6,19]],["Comparator_32bit"],["port","output"]],["s_temp",[[9,3],[9,20]],[[9,14],[9,20]],["Comparator_32bit"],["variable","wire"]],["out",[[10,3],[10,17]],[[10,14],[10,17]],["Comparator_32bit"],["variable","wire"]],["d31",[[45,3],[45,54]],[[45,17],[45,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d30",[[46,3],[46,54]],[[46,17],[46,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d29",[[47,3],[47,54]],[[47,17],[47,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d28",[[48,3],[48,54]],[[48,17],[48,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d27",[[49,3],[49,54]],[[49,17],[49,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d26",[[50,3],[50,54]],[[50,17],[50,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d25",[[51,3],[51,54]],[[51,17],[51,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d24",[[52,3],[52,54]],[[52,17],[52,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d23",[[53,3],[53,54]],[[53,17],[53,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d22",[[54,3],[54,54]],[[54,17],[54,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d21",[[55,3],[55,54]],[[55,17],[55,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d20",[[56,3],[56,54]],[[56,17],[56,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d19",[[57,3],[57,54]],[[57,17],[57,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d18",[[58,3],[58,54]],[[58,17],[58,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d17",[[59,3],[59,54]],[[59,17],[59,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d16",[[60,3],[60,54]],[[60,17],[60,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d15",[[61,3],[61,54]],[[61,17],[61,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d14",[[62,3],[62,54]],[[62,17],[62,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d13",[[63,3],[63,54]],[[63,17],[63,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d12",[[64,3],[64,54]],[[64,17],[64,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d11",[[65,3],[65,54]],[[65,17],[65,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d10",[[66,3],[66,53]],[[66,17],[66,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d9",[[67,3],[67,49]],[[67,17],[67,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d8",[[68,3],[68,49]],[[68,17],[68,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d7",[[69,3],[69,49]],[[69,17],[69,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d6",[[70,3],[70,49]],[[70,17],[70,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d5",[[71,3],[71,49]],[[71,17],[71,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d4",[[72,3],[72,49]],[[72,17],[72,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d3",[[73,3],[73,49]],[[73,17],[73,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d2",[[74,3],[74,49]],[[74,17],[74,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d1",[[75,3],[75,49]],[[75,17],[75,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d0",[[76,3],[76,48]],[[76,17],[76,19]],["Comparator_32bit"],["instance","selector_2bit"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/cpu_top.v",[[[[[["cpu_top",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[264,9]],[[["clk",[[1,1],[1,10]],[[1,7],[1,10]],["cpu_top"],["port","input"]],["rstn",[[2,1],[2,11]],[[2,7],[2,11]],["cpu_top"],["port","input"]],["o_GRFWriteData",[[3,1],[3,22]],[[3,8],[3,22]],["cpu_top"],["port","output"]],["PCPlus4",[[5,0],[5,20]],[[5,13],[5,20]],["cpu_top"],["variable","wire"]],["JumpBranchAddr",[[6,0],[6,27]],[[6,13],[6,27]],["cpu_top"],["variable","wire"]],["JumpBranchInDE",[[7,0],[7,23]],[[7,9],[7,23]],["cpu_top"],["variable","wire"]],["JumpBranchInALU",[[8,0],[8,24]],[[8,9],[8,24]],["cpu_top"],["variable","wire"]],["WaitLoad",[[9,0],[9,17]],[[9,9],[9,17]],["cpu_top"],["variable","wire"]],["DEPC",[[10,0],[10,17]],[[10,13],[10,17]],["cpu_top"],["variable","wire"]],["NextPC",[[11,0],[11,19]],[[11,13],[11,19]],["cpu_top"],["variable","wire"]],["Inst",[[12,0],[12,17]],[[12,13],[12,17]],["cpu_top"],["variable","wire"]],["instfetch",[[14,24],[22,1]],[[14,34],[14,43]],["cpu_top"],["instance","instfetch"]],["DEPCPlus4",[[24,0],[24,21]],[[24,12],[24,21]],["cpu_top"],["variable","wire"]],["IFtoDE_REG",[[26,24],[33,1]],[[26,35],[26,45]],["cpu_top"],["instance","IFtoDE_REG"]],["IRom",[[35,25],[39,1]],[[35,39],[35,43]],["cpu_top"],["instance","blk_mem_gen_0"]],["DE_GRFReadAddr1",[[41,0],[41,27]],[[41,12],[41,27]],["cpu_top"],["variable","wire"]],["DE_GRFReadAddr2",[[42,0],[42,27]],[[42,12],[42,27]],["cpu_top"],["variable","wire"]],["DE_GRFReadData1",[[43,0],[43,27]],[[43,12],[43,27]],["cpu_top"],["variable","wire"]],["DE_GRFReadData2",[[44,0],[44,27]],[[44,12],[44,27]],["cpu_top"],["variable","wire"]],["DE_GRFWriteAddr",[[45,0],[45,27]],[[45,12],[45,27]],["cpu_top"],["variable","wire"]],["DE_GRFWen",[[46,0],[46,17]],[[46,8],[46,17]],["cpu_top"],["variable","wire"]],["DE_ALUControl",[[47,0],[47,25]],[[47,12],[47,25]],["cpu_top"],["variable","wire"]],["DE_ALUOperand1",[[48,0],[48,26]],[[48,12],[48,26]],["cpu_top"],["variable","wire"]],["DE_ALUOperand2",[[49,0],[49,26]],[[49,12],[49,26]],["cpu_top"],["variable","wire"]],["DE_Load",[[50,0],[50,15]],[[50,8],[50,15]],["cpu_top"],["variable","wire"]],["DE_Store",[[51,0],[51,16]],[[51,8],[51,16]],["cpu_top"],["variable","wire"]],["DE_LoadUnsigned",[[52,0],[52,23]],[[52,8],[52,23]],["cpu_top"],["variable","wire"]],["DE_LoadStoreWidth",[[53,0],[53,29]],[[53,12],[53,29]],["cpu_top"],["variable","wire"]],["DE_StoreData",[[54,0],[54,24]],[[54,12],[54,24]],["cpu_top"],["variable","wire"]],["JumpBranchType",[[55,0],[55,26]],[[55,12],[55,26]],["cpu_top"],["variable","wire"]],["CompareSrc1",[[56,0],[56,23]],[[56,12],[56,23]],["cpu_top"],["variable","wire"]],["CompareSrc2",[[57,0],[57,23]],[[57,12],[57,23]],["cpu_top"],["variable","wire"]],["UnsignedCMP",[[58,0],[58,19]],[[58,8],[58,19]],["cpu_top"],["variable","wire"]],["decode",[[60,25],[82,1]],[[60,32],[60,38]],["cpu_top"],["instance","decode"]],["ALUInst",[[85,0],[85,19]],[[85,12],[85,19]],["cpu_top"],["variable","wire"]],["ALUPC",[[86,0],[86,17]],[[86,12],[86,17]],["cpu_top"],["variable","wire"]],["ALUPCPlus4",[[87,0],[87,22]],[[87,12],[87,22]],["cpu_top"],["variable","wire"]],["ALU_ALUControl",[[89,0],[89,26]],[[89,12],[89,26]],["cpu_top"],["variable","wire"]],["ALU_ALUOperand1",[[90,0],[90,27]],[[90,12],[90,27]],["cpu_top"],["variable","wire"]],["ALU_ALUOperand2",[[91,0],[91,27]],[[91,12],[91,27]],["cpu_top"],["variable","wire"]],["ALU_Load",[[92,0],[92,16]],[[92,8],[92,16]],["cpu_top"],["variable","wire"]],["ALU_Store",[[93,0],[93,17]],[[93,8],[93,17]],["cpu_top"],["variable","wire"]],["ALU_LoadUnsigned",[[94,0],[94,24]],[[94,8],[94,24]],["cpu_top"],["variable","wire"]],["ALU_LoadStoreWidth",[[95,0],[95,30]],[[95,12],[95,30]],["cpu_top"],["variable","wire"]],["ALU_StoreData",[[96,0],[96,25]],[[96,12],[96,25]],["cpu_top"],["variable","wire"]],["ALU_GRFWriteAddr",[[97,0],[97,28]],[[97,12],[97,28]],["cpu_top"],["variable","wire"]],["ALU_GRFWen",[[98,0],[98,18]],[[98,8],[98,18]],["cpu_top"],["variable","wire"]],["DEtoALU_REG",[[100,25],[134,1]],[[100,37],[100,48]],["cpu_top"],["instance","DEtoALU_REG"]],["ALU_ALUResult",[[136,0],[136,25]],[[136,12],[136,25]],["cpu_top"],["variable","wire"]],["alu",[[138,25],[146,1]],[[138,29],[138,32]],["cpu_top"],["instance","alu"]],["JumpBranchControl",[[148,24],[154,1]],[[148,42],[148,59]],["cpu_top"],["instance","JumpBranchControl"]],["MemoryLoadData",[[156,0],[156,26]],[[156,12],[156,26]],["cpu_top"],["variable","wire"]],["MEM_MemoryLoadData",[[157,0],[157,30]],[[157,12],[157,30]],["cpu_top"],["variable","wire"]],["MemoryStoreData",[[158,0],[158,27]],[[158,12],[158,27]],["cpu_top"],["variable","wire"]],["MemoryStoreAddr",[[159,0],[159,27]],[[159,12],[159,27]],["cpu_top"],["variable","wire"]],["MemoryWriteEnable",[[160,0],[160,25]],[[160,8],[160,25]],["cpu_top"],["variable","wire"]],["MEM_GRFWriteData",[[161,0],[161,28]],[[161,12],[161,28]],["cpu_top"],["variable","wire"]],["MEM_ALUResult",[[163,0],[163,25]],[[163,12],[163,25]],["cpu_top"],["variable","wire"]],["MEM_Load",[[164,0],[164,16]],[[164,8],[164,16]],["cpu_top"],["variable","wire"]],["MEM_Store",[[165,0],[165,17]],[[165,8],[165,17]],["cpu_top"],["variable","wire"]],["MEM_LoadUnsigned",[[166,0],[166,24]],[[166,8],[166,24]],["cpu_top"],["variable","wire"]],["MEM_LoadStoreWidth",[[167,0],[167,30]],[[167,12],[167,30]],["cpu_top"],["variable","wire"]],["MEM_StoreData",[[168,0],[168,25]],[[168,12],[168,25]],["cpu_top"],["variable","wire"]],["MEM_StoreAddr",[[169,0],[169,25]],[[169,12],[169,25]],["cpu_top"],["variable","wire"]],["MEM_GRFWriteAddr",[[170,0],[170,28]],[[170,12],[170,28]],["cpu_top"],["variable","wire"]],["MEM_GRFWen",[[171,0],[171,18]],[[171,8],[171,18]],["cpu_top"],["variable","wire"]],["ALUtoMEM_REG",[[173,25],[192,1]],[[173,38],[173,50]],["cpu_top"],["instance","ALUtoMEM_REG"]],["memory",[[193,25],[205,1]],[[193,32],[193,38]],["cpu_top"],["instance","memory"]],["DRam",[[207,25],[215,1]],[[207,39],[207,43]],["cpu_top"],["instance","blk_mem_gen_1"]],["GRFReadAddr1",[[217,0],[217,24]],[[217,12],[217,24]],["cpu_top"],["variable","wire"]],["GRFReadAddr2",[[218,0],[218,24]],[[218,12],[218,24]],["cpu_top"],["variable","wire"]],["GRFReadData1",[[219,0],[219,24]],[[219,12],[219,24]],["cpu_top"],["variable","wire"]],["GRFReadData2",[[220,0],[220,24]],[[220,12],[220,24]],["cpu_top"],["variable","wire"]],["forward",[[222,25],[251,1]],[[222,33],[222,40]],["cpu_top"],["instance","forward"]],["regfile",[[252,25],[262,1]],[[252,33],[252,40]],["cpu_top"],["instance","regfile"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/decode.v",[[[[[["decode",[[11,0],[43,2]],[[11,7],[11,13]],[],["module"]],[361,9]],[[["rstn",[[12,1],[12,12]],[[12,8],[12,12]],["decode"],["port","input"]],["PC",[[14,2],[14,20]],[[14,18],[14,20]],["decode"],["port","input"]],["i_Inst_32",[[15,2],[15,27]],[[15,18],[15,27]],["decode"],["port","input"]],["o_GRFReadAddr1_5",[[18,2],[18,34]],[[18,18],[18,34]],["decode"],["port","output"]],["o_GRFReadAddr2_5",[[19,1],[19,33]],[[19,17],[19,33]],["decode"],["port","output"]],["i_GRFReadData1_32",[[20,1],[20,34]],[[20,17],[20,34]],["decode"],["port","input"]],["i_GRFReadData2_32",[[21,2],[21,35]],[[21,18],[21,35]],["decode"],["port","input"]],["o_GRFWriteAddr_5",[[23,1],[23,31]],[[23,15],[23,31]],["decode"],["port","output"]],["o_GRFWen_1",[[24,1],[24,22]],[[24,12],[24,22]],["decode"],["port","output"]],["o_ALUControl_12",[[27,1],[27,30]],[[27,15],[27,30]],["decode"],["port","output"]],["o_ALUOperand1_32",[[28,1],[28,32]],[[28,16],[28,32]],["decode"],["port","output"]],["o_ALUOperand2_32",[[29,1],[29,32]],[[29,16],[29,32]],["decode"],["port","output"]],["o_Load_1",[[32,1],[32,20]],[[32,12],[32,20]],["decode"],["port","output"]],["o_Store_1",[[33,1],[33,21]],[[33,12],[33,21]],["decode"],["port","output"]],["o_LoadUnsigned_1",[[34,1],[34,28]],[[34,12],[34,28]],["decode"],["port","output"]],["o_LoadStoreWidth_2",[[35,1],[35,33]],[[35,15],[35,33]],["decode"],["port","output"]],["o_StoreData_32",[[36,1],[36,30]],[[36,16],[36,30]],["decode"],["port","output"]],["o_JumpBranchType_8",[[39,1],[39,33]],[[39,15],[39,33]],["decode"],["port","output"]],["o_CompareSrc1_32",[[40,1],[40,31]],[[40,15],[40,31]],["decode"],["port","output"]],["o_CompareSrc2_32",[[41,1],[41,31]],[[41,15],[41,31]],["decode"],["port","output"]],["o_UnsignedCMP_1",[[42,1],[42,27]],[[42,12],[42,27]],["decode"],["port","output"]],["Inst",[[45,0],[45,40]],[[45,12],[45,16]],["decode"],["variable","wire"]],["funct7",[[49,4],[49,22]],[[49,16],[49,22]],["decode"],["variable","wire"]],["funct3",[[50,4],[50,22]],[[50,16],[50,22]],["decode"],["variable","wire"]],["funct12",[[51,4],[51,23]],[[51,16],[51,23]],["decode"],["variable","wire"]],["rs2",[[52,4],[52,19]],[[52,16],[52,19]],["decode"],["variable","wire"]],["rs1",[[53,4],[53,19]],[[53,16],[53,19]],["decode"],["variable","wire"]],["rd",[[54,4],[54,18]],[[54,16],[54,18]],["decode"],["variable","wire"]],["opcode",[[55,4],[55,22]],[[55,16],[55,22]],["decode"],["variable","wire"]],["imm20",[[56,2],[56,19]],[[56,14],[56,19]],["decode"],["variable","wire"]],["imm12",[[57,4],[57,21]],[[57,16],[57,21]],["decode"],["variable","wire"]],["imm12_B",[[58,2],[58,21]],[[58,14],[58,21]],["decode"],["variable","wire"]],["imm7",[[59,2],[59,18]],[[59,14],[59,18]],["decode"],["variable","wire"]],["imm5",[[60,2],[60,18]],[[60,14],[60,18]],["decode"],["variable","wire"]],["U_imm",[[61,4],[61,21]],[[61,16],[61,21]],["decode"],["variable","wire"]],["Inst_ADDI",[[84,4],[84,18]],[[84,9],[84,18]],["decode"],["variable","wire"]],["Inst_SLTI",[[84,4],[84,30]],[[84,21],[84,30]],["decode"],["variable","Inst_ADDI"]],["Inst_SLTIU",[[84,4],[84,43]],[[84,33],[84,43]],["decode"],["variable","Inst_SLTI"]],["Inst_ANDI",[[84,4],[84,54]],[[84,45],[84,54]],["decode"],["variable","Inst_SLTIU"]],["Inst_ORI",[[84,4],[85,17]],[[85,9],[85,17]],["decode"],["variable","Inst_ANDI"]],["Inst_XORI",[[84,4],[85,30]],[[85,21],[85,30]],["decode"],["variable","Inst_ORI"]],["Inst_SLLI",[[86,4],[86,18]],[[86,9],[86,18]],["decode"],["variable","wire"]],["Inst_SRLI",[[86,4],[86,30]],[[86,21],[86,30]],["decode"],["variable","Inst_SLLI"]],["Inst_SRAI",[[86,4],[86,42]],[[86,33],[86,42]],["decode"],["variable","Inst_SRLI"]],["Inst_LUI",[[86,4],[86,53]],[[86,45],[86,53]],["decode"],["variable","Inst_SRAI"]],["Inst_AUIPC",[[86,4],[87,19]],[[87,9],[87,19]],["decode"],["variable","Inst_LUI"]],["Inst_ADD",[[90,4],[90,17]],[[90,9],[90,17]],["decode"],["variable","wire"]],["Inst_SLT",[[90,4],[90,29]],[[90,21],[90,29]],["decode"],["variable","Inst_ADD"]],["Inst_SLTU",[[90,4],[90,42]],[[90,33],[90,42]],["decode"],["variable","Inst_SLT"]],["Inst_AND",[[90,4],[90,53]],[[90,45],[90,53]],["decode"],["variable","Inst_SLTU"]],["Inst_OR",[[90,4],[91,16]],[[91,9],[91,16]],["decode"],["variable","Inst_AND"]],["Inst_XOR",[[90,4],[91,29]],[[91,21],[91,29]],["decode"],["variable","Inst_OR"]],["Inst_SLL",[[90,4],[91,41]],[[91,33],[91,41]],["decode"],["variable","Inst_XOR"]],["Inst_SRL",[[90,4],[91,53]],[[91,45],[91,53]],["decode"],["variable","Inst_SLL"]],["Inst_SUB",[[90,4],[92,17]],[[92,9],[92,17]],["decode"],["variable","Inst_SRL"]],["Inst_SRA",[[90,4],[92,29]],[[92,21],[92,29]],["decode"],["variable","Inst_SUB"]],["Inst_JAL",[[97,4],[97,17]],[[97,9],[97,17]],["decode"],["variable","wire"]],["Inst_JALR",[[97,4],[97,30]],[[97,21],[97,30]],["decode"],["variable","Inst_JAL"]],["Inst_BEQ",[[100,4],[100,17]],[[100,9],[100,17]],["decode"],["variable","wire"]],["Inst_BNE",[[100,4],[100,29]],[[100,21],[100,29]],["decode"],["variable","Inst_BEQ"]],["Inst_BLT",[[100,4],[100,39]],[[100,31],[100,39]],["decode"],["variable","Inst_BNE"]],["Inst_BLTU",[[100,4],[100,50]],[[100,41],[100,50]],["decode"],["variable","Inst_BLT"]],["Inst_BGE",[[100,4],[101,11]],[[101,3],[101,11]],["decode"],["variable","Inst_BLTU"]],["Inst_BGEU",[[100,4],[101,24]],[[101,15],[101,24]],["decode"],["variable","Inst_BGE"]],["Inst_LB",[[105,4],[105,16]],[[105,9],[105,16]],["decode"],["variable","wire"]],["Inst_LH",[[105,4],[105,28]],[[105,21],[105,28]],["decode"],["variable","Inst_LB"]],["Inst_LW",[[105,4],[105,40]],[[105,33],[105,40]],["decode"],["variable","Inst_LH"]],["Inst_LBU",[[105,4],[105,53]],[[105,45],[105,53]],["decode"],["variable","Inst_LW"]],["Inst_LHU",[[105,4],[106,17]],[[106,9],[106,17]],["decode"],["variable","Inst_LBU"]],["Inst_SB",[[105,4],[106,28]],[[106,21],[106,28]],["decode"],["variable","Inst_LHU"]],["Inst_SH",[[105,4],[106,40]],[[106,33],[106,40]],["decode"],["variable","Inst_SB"]],["Inst_SW",[[105,4],[106,52]],[[106,45],[106,52]],["decode"],["variable","Inst_SH"]],["Inst_FENCE",[[109,4],[109,19]],[[109,9],[109,19]],["decode"],["variable","wire"]],["Inst_FENCETSO",[[109,4],[109,34]],[[109,21],[109,34]],["decode"],["variable","Inst_FENCE"]],["Inst_PAUSE",[[112,4],[112,19]],[[112,9],[112,19]],["decode"],["variable","wire"]],["Inst_ECALL",[[112,4],[112,31]],[[112,21],[112,31]],["decode"],["variable","Inst_PAUSE"]],["Inst_EBREAK",[[112,4],[112,44]],[[112,33],[112,44]],["decode"],["variable","Inst_ECALL"]],["R_Type",[[184,4],[184,15]],[[184,9],[184,15]],["decode"],["variable","wire"]],["I_Type",[[185,4],[185,15]],[[185,9],[185,15]],["decode"],["variable","wire"]],["S_Type",[[186,4],[186,15]],[[186,9],[186,15]],["decode"],["variable","wire"]],["B_Type",[[187,4],[187,15]],[[187,9],[187,15]],["decode"],["variable","wire"]],["U_Type",[[188,4],[188,15]],[[188,9],[188,15]],["decode"],["variable","wire"]],["J_Type",[[189,4],[189,15]],[[189,9],[189,15]],["decode"],["variable","wire"]],["ADD",[[212,2],[212,10]],[[212,7],[212,10]],["decode"],["variable","wire"]],["SUB",[[212,2],[212,16]],[[212,13],[212,16]],["decode"],["variable","ADD"]],["SLT",[[212,2],[212,22]],[[212,19],[212,22]],["decode"],["variable","SUB"]],["SLTU",[[212,2],[212,29]],[[212,25],[212,29]],["decode"],["variable","SLT"]],["AND",[[212,2],[213,8]],[[213,5],[213,8]],["decode"],["variable","SLTU"]],["OR",[[212,2],[213,13]],[[213,11],[213,13]],["decode"],["variable","AND"]],["XOR",[[212,2],[213,19]],[[213,16],[213,19]],["decode"],["variable","OR"]],["SLL",[[212,2],[213,25]],[[213,22],[213,25]],["decode"],["variable","XOR"]],["SRL",[[212,2],[214,8]],[[214,5],[214,8]],["decode"],["variable","SLL"]],["SRA",[[212,2],[214,14]],[[214,11],[214,14]],["decode"],["variable","SRL"]],["LUI",[[212,2],[214,20]],[[214,17],[214,20]],["decode"],["variable","SRA"]],["PC4",[[212,2],[214,26]],[[214,23],[214,26]],["decode"],["variable","LUI"]],["WithRS2",[[244,1],[244,14]],[[244,7],[244,14]],["decode"],["variable","wire"]],["WithImm",[[244,1],[244,24]],[[244,17],[244,24]],["decode"],["variable","WithRS2"]],["LoadStoreWidth",[[251,1],[251,26]],[[251,12],[251,26]],["decode"],["variable","wire"]],["Load",[[252,1],[252,13]],[[252,9],[252,13]],["decode"],["variable","wire"]],["Store",[[253,1],[253,14]],[[253,9],[253,14]],["decode"],["variable","wire"]],["LoadUnsigned",[[254,1],[254,21]],[[254,9],[254,21]],["decode"],["variable","wire"]],["UnsignedCMP",[[265,1],[265,17]],[[265,6],[265,17]],["decode"],["variable","wire"]],["Operand1PC",[[270,1],[270,16]],[[270,6],[270,16]],["decode"],["variable","wire"]],["imm_32",[[280,1],[280,19]],[[280,13],[280,19]],["decode"],["variable","wire"]],["ALUControl",[[281,1],[281,23]],[[281,13],[281,23]],["decode"],["variable","wire"]],["ALUOperand1",[[282,1],[282,24]],[[282,13],[282,24]],["decode"],["variable","wire"]],["ALUOperand2",[[283,1],[283,24]],[[283,13],[283,24]],["decode"],["variable","wire"]],["GRF_Wen",[[284,1],[284,16]],[[284,9],[284,16]],["decode"],["variable","wire"]],["JumpBranchType",[[285,1],[285,27]],[[285,13],[285,27]],["decode"],["variable","wire"]]]]]],["/home/enjou/work/assignment/rtl/include/RVG.vh"]],null,0]],["/home/enjou/work/assignment/rtl/Core/DEtoALU_REG.v",[[[[[["DEtoALU_REG",[[2,0],[42,2]],[[2,7],[2,18]],[],["module"]],[124,9]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["DEtoALU_REG"],["port","input"]],["rstn",[[4,2],[4,12]],[[4,8],[4,12]],["DEtoALU_REG"],["port","input"]],["i_DecodePC_32",[[7,2],[7,28]],[[7,15],[7,28]],["DEtoALU_REG"],["port","input"]],["i_Inst_32",[[8,2],[8,24]],[[8,15],[8,24]],["DEtoALU_REG"],["port","input"]],["i_PCPlus4_32",[[9,2],[9,28]],[[9,16],[9,28]],["DEtoALU_REG"],["port","input"]],["o_ALUPC_32",[[10,2],[10,25]],[[10,15],[10,25]],["DEtoALU_REG"],["port","output"]],["o_PCPlus4_32",[[11,2],[11,28]],[[11,16],[11,28]],["DEtoALU_REG"],["port","output"]],["o_Inst_32",[[12,2],[12,24]],[[12,15],[12,24]],["DEtoALU_REG"],["port","output"]],["i_ALUControl_12",[[15,2],[15,30]],[[15,15],[15,30]],["DEtoALU_REG"],["port","input"]],["i_ALUOperand1_32",[[16,2],[16,31]],[[16,15],[16,31]],["DEtoALU_REG"],["port","input"]],["i_ALUOperand2_32",[[17,2],[17,32]],[[17,16],[17,32]],["DEtoALU_REG"],["port","input"]],["o_ALUControl_12",[[19,2],[19,30]],[[19,15],[19,30]],["DEtoALU_REG"],["port","output"]],["o_ALUOperand1_32",[[20,2],[20,31]],[[20,15],[20,31]],["DEtoALU_REG"],["port","output"]],["o_ALUOperand2_32",[[21,2],[21,32]],[[21,16],[21,32]],["DEtoALU_REG"],["port","output"]],["i_Load_1",[[24,2],[24,20]],[[24,12],[24,20]],["DEtoALU_REG"],["port","input"]],["i_Store_1",[[25,2],[25,21]],[[25,12],[25,21]],["DEtoALU_REG"],["port","input"]],["i_LoadUnsigned_1",[[26,2],[26,28]],[[26,12],[26,28]],["DEtoALU_REG"],["port","input"]],["i_LoadStoreWidth_2",[[27,2],[27,33]],[[27,15],[27,33]],["DEtoALU_REG"],["port","input"]],["i_StoreData_32",[[28,2],[28,29]],[[28,15],[28,29]],["DEtoALU_REG"],["port","input"]],["i_GRFWriteAddr_5",[[29,2],[29,31]],[[29,15],[29,31]],["DEtoALU_REG"],["port","input"]],["i_GRFWen_1",[[30,2],[30,22]],[[30,12],[30,22]],["DEtoALU_REG"],["port","input"]],["o_Load_1",[[32,2],[32,20]],[[32,12],[32,20]],["DEtoALU_REG"],["port","output"]],["o_Store_1",[[33,2],[33,21]],[[33,12],[33,21]],["DEtoALU_REG"],["port","output"]],["o_LoadUnsigned_1",[[34,2],[34,28]],[[34,12],[34,28]],["DEtoALU_REG"],["port","output"]],["o_LoadStoreWidth_2",[[35,2],[35,33]],[[35,15],[35,33]],["DEtoALU_REG"],["port","output"]],["o_StoreData_32",[[36,2],[36,29]],[[36,15],[36,29]],["DEtoALU_REG"],["port","output"]],["o_GRFWriteAddr_5",[[37,2],[37,31]],[[37,15],[37,31]],["DEtoALU_REG"],["port","output"]],["o_GRFWen_1",[[38,2],[38,22]],[[38,12],[38,22]],["DEtoALU_REG"],["port","output"]],["i_JumpBranch_1",[[40,2],[40,26]],[[40,12],[40,26]],["DEtoALU_REG"],["port","input"]],["o_JumpBranch_1",[[41,2],[41,26]],[[41,12],[41,26]],["DEtoALU_REG"],["port","output"]],["PC",[[44,0],[44,13]],[[44,11],[44,13]],["DEtoALU_REG"],["variable","reg"]],["PCPlus4",[[45,0],[45,18]],[[45,11],[45,18]],["DEtoALU_REG"],["variable","reg"]],["Inst",[[46,0],[46,15]],[[46,11],[46,15]],["DEtoALU_REG"],["variable","reg"]],["ALUControl",[[48,0],[48,21]],[[48,11],[48,21]],["DEtoALU_REG"],["variable","reg"]],["ALUOperand1",[[49,0],[49,22]],[[49,11],[49,22]],["DEtoALU_REG"],["variable","reg"]],["ALUOperand2",[[50,0],[50,22]],[[50,11],[50,22]],["DEtoALU_REG"],["variable","reg"]],["Load",[[52,0],[52,12]],[[52,8],[52,12]],["DEtoALU_REG"],["variable","reg"]],["Store",[[53,0],[53,13]],[[53,8],[53,13]],["DEtoALU_REG"],["variable","reg"]],["LoadUnsigned",[[54,0],[54,20]],[[54,8],[54,20]],["DEtoALU_REG"],["variable","reg"]],["LoadStoreWidth",[[55,0],[55,25]],[[55,11],[55,25]],["DEtoALU_REG"],["variable","reg"]],["StoreData",[[56,0],[56,20]],[[56,11],[56,20]],["DEtoALU_REG"],["variable","reg"]],["GRFWriteAddr",[[58,0],[58,23]],[[58,11],[58,23]],["DEtoALU_REG"],["variable","reg"]],["GRFWen",[[59,0],[59,14]],[[59,8],[59,14]],["DEtoALU_REG"],["variable","reg"]],["JumpBranch",[[61,0],[61,18]],[[61,8],[61,18]],["DEtoALU_REG"],["variable","reg"]]]]]],["/home/enjou/work/assignment/rtl/include/RVG.vh"]],null,0]],["/home/enjou/work/assignment/rtl/Core/forward.v",[[[[[["forward",[[0,0],[30,2]],[[0,7],[0,14]],[],["module"]],[76,9]],[[["clk",[[1,1],[1,10]],[[1,7],[1,10]],["forward"],["port","input"]],["rstn",[[2,1],[2,11]],[[2,7],[2,11]],["forward"],["port","input"]],["DE_GRFReadAddr1_5",[[3,1],[3,31]],[[3,14],[3,31]],["forward"],["port","input"]],["DE_GRFReadAddr2_5",[[4,1],[4,31]],[[4,14],[4,31]],["forward"],["port","input"]],["DE_GRFReadData1_32",[[5,1],[5,32]],[[5,14],[5,32]],["forward"],["port","output"]],["DE_GRFReadData2_32",[[6,1],[6,32]],[[6,14],[6,32]],["forward"],["port","output"]],["ALU_GRFWriteAddr_5",[[8,1],[8,32]],[[8,14],[8,32]],["forward"],["port","input"]],["ALU_GRFWen_1",[[9,1],[9,23]],[[9,11],[9,23]],["forward"],["port","input"]],["ALU_Load_1",[[10,1],[10,21]],[[10,11],[10,21]],["forward"],["port","input"]],["ALU_ALUResult_32",[[11,1],[11,30]],[[11,14],[11,30]],["forward"],["port","input"]],["MEM_GRFWriteAddr_5",[[13,1],[13,32]],[[13,14],[13,32]],["forward"],["port","input"]],["MEM_GRFWen_1",[[14,1],[14,23]],[[14,11],[14,23]],["forward"],["port","input"]],["MEM_GRFWriteData_32",[[15,1],[15,33]],[[15,14],[15,33]],["forward"],["port","input"]],["MemoryWriteEnable_1",[[16,1],[16,30]],[[16,11],[16,30]],["forward"],["port","input"]],["MemoryStoreAddr_32",[[17,1],[17,32]],[[17,14],[17,32]],["forward"],["port","input"]],["GRFReadAddr1_5",[[19,1],[19,28]],[[19,14],[19,28]],["forward"],["port","output"]],["GRFReadAddr2_5",[[20,1],[20,28]],[[20,14],[20,28]],["forward"],["port","output"]],["GRFReadData1_32",[[22,1],[22,29]],[[22,14],[22,29]],["forward"],["port","input"]],["GRFReadData2_32",[[23,1],[23,29]],[[23,14],[23,29]],["forward"],["port","input"]],["MemoryLoadData_32",[[25,1],[25,31]],[[25,14],[25,31]],["forward"],["port","input"]],["MemoryStoreData_32",[[26,1],[26,32]],[[26,14],[26,32]],["forward"],["port","input"]],["MEM_MemoryLoadData_32",[[27,1],[27,35]],[[27,14],[27,35]],["forward"],["port","output"]],["WaitLoad_1",[[29,1],[29,21]],[[29,11],[29,21]],["forward"],["port","output"]],["LoadAfterStore",[[32,0],[32,18]],[[32,4],[32,18]],["forward"],["variable","reg"]],["LoadAfterStoreData",[[33,0],[33,29]],[[33,11],[33,29]],["forward"],["variable","reg"]],["LoAfSt",[[34,0],[34,11]],[[34,5],[34,11]],["forward"],["variable","wire"]],["GRFReadData1",[[46,0],[46,23]],[[46,11],[46,23]],["forward"],["variable","wire"]],["GRFReadData2",[[47,0],[47,23]],[[47,11],[47,23]],["forward"],["variable","wire"]],["ALUtoDEForward1",[[49,0],[49,94]],[[49,5],[49,20]],["forward"],["variable","wire"]],["ALUtoDEForward2",[[50,0],[50,94]],[[50,5],[50,20]],["forward"],["variable","wire"]],["MEMtoDEForward1",[[52,0],[52,80]],[[52,5],[52,20]],["forward"],["variable","wire"]],["MEMtoDEForward2",[[53,0],[53,80]],[[53,5],[53,20]],["forward"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/IFtoDE_REG.v",[[[[[["IFtoDE_REG",[[0,0],[8,2]],[[0,7],[0,17]],[],["module"]],[26,9]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["IFtoDE_REG"],["port","input"]],["rstn",[[2,2],[2,12]],[[2,8],[2,12]],["IFtoDE_REG"],["port","input"]],["i_NextPC_32",[[3,2],[3,26]],[[3,15],[3,26]],["IFtoDE_REG"],["port","input"]],["o_PC_32",[[4,2],[4,22]],[[4,15],[4,22]],["IFtoDE_REG"],["port","output"]],["i_PCPlus4_32",[[6,2],[6,27]],[[6,15],[6,27]],["IFtoDE_REG"],["port","input"]],["o_PCPlus4_32",[[7,2],[7,27]],[[7,15],[7,27]],["IFtoDE_REG"],["port","output"]],["PC",[[10,0],[10,13]],[[10,11],[10,13]],["IFtoDE_REG"],["variable","reg"]],["PCPlus4",[[11,0],[11,18]],[[11,11],[11,18]],["IFtoDE_REG"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/instfetch.v",[[[[[["instfetch",[[0,0],[18,2]],[[0,7],[0,16]],[],["module"]],[39,9]],[[["i_JumpBranchAddr_32",[[2,1],[2,33]],[[2,14],[2,33]],["instfetch"],["port","input"]],["i_JumpBranchInALU_1",[[3,1],[3,30]],[[3,11],[3,30]],["instfetch"],["port","input"]],["i_PC_32",[[6,1],[6,22]],[[6,15],[6,22]],["instfetch"],["port","input"]],["i_JumpBranchInDE_1",[[9,1],[9,27]],[[9,9],[9,27]],["instfetch"],["port","input"]],["o_NextPC_32",[[12,2],[12,26]],[[12,15],[12,26]],["instfetch"],["port","output"]],["o_PCPlus4_32",[[15,1],[15,27]],[[15,15],[15,27]],["instfetch"],["port","output"]],["i_WaitLoad_1",[[17,1],[17,23]],[[17,11],[17,23]],["instfetch"],["port","input"]],["NextPC",[[21,0],[21,17]],[[21,11],[21,17]],["instfetch"],["variable","wire"]],["PCPlus4",[[22,0],[22,18]],[[22,11],[22,18]],["instfetch"],["variable","wire"]],["JumpBranch",[[24,0],[24,74]],[[24,5],[24,15]],["instfetch"],["variable","wire"]],["Wait",[[26,0],[26,68]],[[26,5],[26,9]],["instfetch"],["variable","wire"]],["GoOn",[[28,0],[28,47]],[[28,5],[28,9]],["instfetch"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/IRom.v",[[[[[["IRom",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[13,9]],[[["addr",[[1,4],[1,28]],[[1,24],[1,28]],["IRom"],["port","input"]],["inst",[[2,4],[2,28]],[[2,24],[2,28]],["IRom"],["port","reg"]],["inst_rom",[[5,4],[5,29]],[[5,15],[5,23]],["IRom"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/JumpBranchControl.v",[[[[[["JumpBranchControl",[[0,0],[6,2]],[[0,7],[0,24]],[],["module"]],[31,9]],[[["i_UnsignedCMP_1",[[1,2],[1,25]],[[1,10],[1,25]],["JumpBranchControl"],["port","input"]],["i_JumpCode_8",[[2,2],[2,28]],[[2,16],[2,28]],["JumpBranchControl"],["port","input"]],["i_CompareSrc1_32",[[3,2],[3,32]],[[3,16],[3,32]],["JumpBranchControl"],["port","input"]],["i_CompareSrc2_32",[[4,2],[4,32]],[[4,16],[4,32]],["JumpBranchControl"],["port","input"]],["o_JumpBranch_1",[[5,2],[5,25]],[[5,11],[5,25]],["JumpBranchControl"],["port","output"]],["Jump",[[8,1],[8,10]],[[8,6],[8,10]],["JumpBranchControl"],["variable","wire"]],["Equal",[[8,1],[8,16]],[[8,11],[8,16]],["JumpBranchControl"],["variable","Jump"]],["GreaterOrEqual",[[8,1],[8,31]],[[8,17],[8,31]],["JumpBranchControl"],["variable","Equal"]],["ComparatorResult",[[8,1],[8,48]],[[8,32],[8,48]],["JumpBranchControl"],["variable","GreaterOrEqual"]],["UnsignedOrSameSign",[[8,1],[8,67]],[[8,49],[8,67]],["JumpBranchControl"],["variable","ComparatorResult"]],["Comparator",[[18,1],[23,2]],[[18,18],[18,28]],["JumpBranchControl"],["instance","Comparator_32bit"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/memory.v",[[[[[["memory",[[0,0],[22,2]],[[0,7],[0,13]],[],["module"]],[77,9]],[[["i_ALUResult_32",[[3,1],[3,28]],[[3,14],[3,28]],["memory"],["port","input"]],["i_Load_1",[[6,1],[6,17]],[[6,9],[6,17]],["memory"],["port","input"]],["i_Store_1",[[7,1],[7,18]],[[7,9],[7,18]],["memory"],["port","input"]],["i_LoadUnsigned_1",[[8,1],[8,25]],[[8,9],[8,25]],["memory"],["port","input"]],["i_LoadStoreWidth_2",[[9,1],[9,32]],[[9,14],[9,32]],["memory"],["port","input"]],["i_StoreData_32",[[10,1],[10,28]],[[10,14],[10,28]],["memory"],["port","input"]],["i_MemoryLoadData_32",[[13,1],[13,33]],[[13,14],[13,33]],["memory"],["port","input"]],["o_MemoryStoreAddr_32",[[16,1],[16,34]],[[16,14],[16,34]],["memory"],["port","output"]],["o_MemoryStoreData_32",[[17,1],[17,34]],[[17,14],[17,34]],["memory"],["port","output"]],["o_MemoryWriteEnable_1",[[18,1],[18,32]],[[18,11],[18,32]],["memory"],["port","output"]],["o_GRFWriteData_32",[[21,1],[21,31]],[[21,14],[21,31]],["memory"],["port","output"]],["SW",[[24,0],[24,7]],[[24,5],[24,7]],["memory"],["variable","wire"]],["SH",[[24,0],[24,10]],[[24,8],[24,10]],["memory"],["variable","SW"]],["SB",[[24,0],[24,13]],[[24,11],[24,13]],["memory"],["variable","SH"]],["LW",[[24,0],[24,16]],[[24,14],[24,16]],["memory"],["variable","SB"]],["LH",[[24,0],[24,19]],[[24,17],[24,19]],["memory"],["variable","LW"]],["LB",[[24,0],[24,22]],[[24,20],[24,22]],["memory"],["variable","LH"]],["SHData",[[25,0],[25,19]],[[25,13],[25,19]],["memory"],["variable","wire"]],["SBData",[[26,0],[26,19]],[[26,13],[26,19]],["memory"],["variable","wire"]],["LHData",[[27,0],[27,19]],[[27,13],[27,19]],["memory"],["variable","wire"]],["LBData",[[28,0],[28,19]],[[28,13],[28,19]],["memory"],["variable","wire"]],["DataWriteToGRF",[[29,0],[29,27]],[[29,13],[29,27]],["memory"],["variable","wire"]],["DataWriteToMem",[[30,0],[30,27]],[[30,13],[30,27]],["memory"],["variable","wire"]],["LoadData",[[31,0],[31,21]],[[31,13],[31,21]],["memory"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/regfile.v",[[[[[["regfile",[[9,0],[25,2]],[[9,7],[9,14]],[],["module"]],[46,9]],[[["clk",[[12,4],[12,27]],[[12,24],[12,27]],["regfile"],["port","input"]],["rstn",[[13,1],[13,14]],[[13,10],[13,14]],["regfile"],["port","input"]],["i_wen",[[16,4],[16,29]],[[16,24],[16,29]],["regfile"],["port","input"]],["i_waddr_5",[[17,4],[17,33]],[[17,24],[17,33]],["regfile"],["port","input"]],["i_wdata_32",[[18,4],[18,34]],[[18,24],[18,34]],["regfile"],["port","input"]],["i_raddr1_5",[[21,4],[21,34]],[[21,24],[21,34]],["regfile"],["port","input"]],["i_raddr2_5",[[22,4],[22,34]],[[22,24],[22,34]],["regfile"],["port","input"]],["o_rdata1_32",[[23,4],[23,35]],[[23,24],[23,35]],["regfile"],["port","output"]],["o_rdata2_32",[[24,4],[24,35]],[[24,24],[24,35]],["regfile"],["port","output"]],["i",[[26,1],[26,10]],[[26,9],[26,10]],["regfile"],["variable","integer"]],["rf",[[27,4],[27,23]],[[27,15],[27,17]],["regfile"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/selector_2bit.v",[[[[[["selector_2bit",[[12,0],[17,11]],[[12,7],[12,20]],[],["module"]],[21,10]],[[["a",[[13,6],[13,13]],[[13,12],[13,13]],["selector_2bit"],["port","input"]],["b",[[14,6],[14,13]],[[14,12],[14,13]],["selector_2bit"],["port","input"]],["s",[[15,6],[15,13]],[[15,12],[15,13]],["selector_2bit"],["port","input"]],["out",[[16,6],[16,16]],[[16,13],[16,16]],["selector_2bit"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Core/tb.v",[[[[[["tb",[[22,0],[24,6]],[[22,7],[22,9]],[],["module"]],[38,9]],[[["clk",[[25,1],[25,8]],[[25,5],[25,8]],["tb"],["variable","reg"]],["rstn",[[26,1],[26,9]],[[26,5],[26,9]],["tb"],["variable","reg"]],["cpu_top",[[27,0],[30,5]],[[27,8],[27,15]],["tb"],["instance","cpu_top"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/adder32.v",[[[[[["Adder",[[0,0],[6,2]],[[0,7],[0,12]],[],["module"]],[56,9]],[[["i_adderOperand1_32",[[1,2],[1,33]],[[1,15],[1,33]],["Adder"],["port","input"]],["i_adderOperand2_32",[[2,2],[2,33]],[[2,15],[2,33]],["Adder"],["port","input"]],["i_cIn_1",[[3,2],[3,19]],[[3,12],[3,19]],["Adder"],["port","input"]],["o_adderSum_32",[[4,2],[4,28]],[[4,15],[4,28]],["Adder"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["Adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,32]],[[7,13],[7,27]],["Adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,32]],[[8,13],[8,27]],["Adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,29]],[[9,13],[9,24]],["Adder"],["variable","reg"]],["w_0inCIn_8",[[10,1],[10,23]],[[10,13],[10,23]],["Adder"],["variable","wire"]],["w_1inCIn_8",[[11,1],[11,23]],[[11,13],[11,23]],["Adder"],["variable","wire"]],["w_cIn_8",[[12,1],[12,20]],[[12,13],[12,20]],["Adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["Adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["Adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["Adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["Adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["Adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/adder4.v",[[[[[["m_adder4",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[37,9]],[[["i_cIn_1",[[1,2],[1,17]],[[1,10],[1,17]],["m_adder4"],["port","input"]],["i_adderOperand1_4",[[2,2],[2,32]],[[2,15],[2,32]],["m_adder4"],["port","input"]],["i_adderOperand2_4",[[3,2],[3,32]],[[3,15],[3,32]],["m_adder4"],["port","input"]],["o_adderResult_4",[[4,2],[4,30]],[[4,15],[4,30]],["m_adder4"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["m_adder4"],["port","output"]],["p",[[8,1],[8,13]],[[8,12],[8,13]],["m_adder4"],["variable","wire"]],["g",[[9,1],[9,13]],[[9,12],[9,13]],["m_adder4"],["variable","wire"]],["c",[[10,1],[10,13]],[[10,12],[10,13]],["m_adder4"],["variable","wire"]],["i",[[11,1],[11,9]],[[11,8],[11,9]],["m_adder4"],["variable","genvar"]],["pgGen",[[14,3],[19,4]],[[14,9],[14,14]],["m_adder4"],["instance","pgGen"]],["CarryGen",[[23,1],[29,2]],[[23,10],[23,18]],["m_adder4"],["instance","CarryGen"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/adder64.v",[[[[[["m_adder",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[56,9]],[[["i_adderOperand1_64",[[1,2],[1,33]],[[1,15],[1,33]],["m_adder"],["port","input"]],["i_adderOperand2_64",[[2,2],[2,33]],[[2,15],[2,33]],["m_adder"],["port","input"]],["i_cIn_1",[[3,2],[3,19]],[[3,12],[3,19]],["m_adder"],["port","input"]],["o_adderSum_64",[[4,2],[4,28]],[[4,15],[4,28]],["m_adder"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["m_adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,33]],[[7,13],[7,27]],["m_adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,33]],[[8,13],[8,27]],["m_adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,30]],[[9,13],[9,24]],["m_adder"],["variable","reg"]],["w_0inCIn_16",[[10,1],[10,25]],[[10,14],[10,25]],["m_adder"],["variable","wire"]],["w_1inCIn_16",[[11,1],[11,25]],[[11,14],[11,25]],["m_adder"],["variable","wire"]],["w_cIn_16",[[12,1],[12,22]],[[12,14],[12,22]],["m_adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["m_adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["m_adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["m_adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["m_adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["m_adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/CarryGen.v",[[[[[["CarryGen",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[14,9]],[[["p",[[1,1],[1,15]],[[1,14],[1,15]],["CarryGen"],["port","input"]],["g",[[2,1],[2,15]],[[2,14],[2,15]],["CarryGen"],["port","input"]],["cin",[[3,1],[3,12]],[[3,9],[3,12]],["CarryGen"],["port","input"]],["c",[[4,1],[4,15]],[[4,14],[4,15]],["CarryGen"],["port","output"]],["cout",[[5,1],[5,14]],[[5,10],[5,14]],["CarryGen"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/pgGen.v",[[[[[["pgGen",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[8,9]],[[["a",[[1,1],[1,8]],[[1,7],[1,8]],["pgGen"],["port","input"]],["b",[[2,1],[2,8]],[[2,7],[2,8]],["pgGen"],["port","input"]],["p",[[3,1],[3,9]],[[3,8],[3,9]],["pgGen"],["port","output"]],["g",[[4,1],[4,9]],[[4,8],[4,9]],["pgGen"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/tb.v",[[[[[["tb",[[0,0],[2,2]],[[0,7],[0,9]],[],["module"]],[34,9]],[[["cin",[[3,0],[3,7]],[[3,4],[3,7]],["tb"],["variable","reg"]],["cout",[[4,0],[4,9]],[[4,5],[4,9]],["tb"],["variable","wire"]],["good",[[5,0],[5,9]],[[5,5],[5,9]],["tb"],["variable","wire"]],["c",[[6,0],[6,5]],[[6,4],[6,5]],["tb"],["variable","reg"]],["Operand1",[[7,0],[7,18]],[[7,10],[7,18]],["tb"],["variable","reg"]],["Operand2",[[8,0],[8,18]],[[8,10],[8,18]],["tb"],["variable","reg"]],["Result",[[9,0],[9,16]],[[9,10],[9,16]],["tb"],["variable","wire"]],["sum",[[10,0],[10,13]],[[10,10],[10,13]],["tb"],["variable","reg"]],["adder4",[[12,0],[18,1]],[[12,9],[12,15]],["tb"],["instance","m_adder4"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/tb32.v",[[[[[["tb",[[0,0],[2,2]],[[0,7],[0,9]],[],["module"]],[35,9]],[[["cin",[[3,0],[3,7]],[[3,4],[3,7]],["tb"],["variable","reg"]],["cout",[[4,0],[4,9]],[[4,5],[4,9]],["tb"],["variable","wire"]],["good",[[5,0],[5,9]],[[5,5],[5,9]],["tb"],["variable","wire"]],["c",[[6,0],[6,5]],[[6,4],[6,5]],["tb"],["variable","reg"]],["Operand1",[[7,0],[7,19]],[[7,11],[7,19]],["tb"],["variable","reg"]],["Operand2",[[8,0],[8,19]],[[8,11],[8,19]],["tb"],["variable","reg"]],["Result",[[9,0],[9,17]],[[9,11],[9,17]],["tb"],["variable","wire"]],["sum",[[10,0],[10,14]],[[10,11],[10,14]],["tb"],["variable","reg"]],["m_adder",[[12,0],[18,1]],[[12,8],[12,15]],["tb"],["instance","m_adder"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Data/adder/tb64.v",[[[[[["tb",[[0,0],[2,2]],[[0,7],[0,9]],[],["module"]],[35,9]],[[["cin",[[3,0],[3,7]],[[3,4],[3,7]],["tb"],["variable","reg"]],["cout",[[4,0],[4,9]],[[4,5],[4,9]],["tb"],["variable","wire"]],["good",[[5,0],[5,9]],[[5,5],[5,9]],["tb"],["variable","wire"]],["c",[[6,0],[6,5]],[[6,4],[6,5]],["tb"],["variable","reg"]],["Operand1",[[7,0],[7,19]],[[7,11],[7,19]],["tb"],["variable","reg"]],["Operand2",[[8,0],[8,19]],[[8,11],[8,19]],["tb"],["variable","reg"]],["Result",[[9,0],[9,17]],[[9,11],[9,17]],["tb"],["variable","wire"]],["sum",[[10,0],[10,14]],[[10,11],[10,14]],["tb"],["variable","reg"]],["m_adder",[[12,0],[18,1]],[[12,8],[12,15]],["tb"],["instance","m_adder"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/include/RVG.vh",[[[[[["cache",[[10,0],[38,2]],[[10,7],[10,12]],[],["module"]],[244,9]],[[["clk",[[11,4],[11,13]],[[11,10],[11,13]],["cache"],["port","input"]],["rstn",[[12,4],[12,14]],[[12,10],[12,14]],["cache"],["port","input"]],["i_Valid",[[15,4],[15,21]],[[15,14],[15,21]],["cache"],["port","input"]],["i_Operation",[[16,4],[16,25]],[[16,14],[16,25]],["cache"],["port","input"]],["i_Index",[[17,4],[17,24]],[[17,17],[17,24]],["cache"],["port","input"]],["i_Tag",[[18,4],[18,22]],[[18,17],[18,22]],["cache"],["port","input"]],["i_Offset",[[19,4],[19,25]],[[19,17],[19,25]],["cache"],["port","input"]],["i_StoreData",[[20,4],[20,28]],[[20,17],[20,28]],["cache"],["port","input"]],["o_DataOK",[[21,4],[21,22]],[[21,14],[21,22]],["cache"],["port","output"]],["o_LoadData",[[22,4],[22,27]],[[22,17],[22,27]],["cache"],["port","output"]],["o_LoadRequire",[[25,4],[25,27]],[[25,14],[25,27]],["cache"],["port","output"]],["o_LoadWidth",[[26,4],[26,29]],[[26,18],[26,29]],["cache"],["port","output"]],["o_LoadAddr",[[27,4],[27,28]],[[27,18],[27,28]],["cache"],["port","output"]],["i_LoadReady",[[28,4],[28,25]],[[28,14],[28,25]],["cache"],["port","input"]],["i_ReturnValid",[[29,4],[29,27]],[[29,14],[29,27]],["cache"],["port","input"]],["i_ReturnLast",[[30,4],[30,29]],[[30,17],[30,29]],["cache"],["port","input"]],["i_ReturnData",[[31,4],[31,29]],[[31,17],[31,29]],["cache"],["port","input"]],["o_WriteRequire",[[32,4],[32,28]],[[32,14],[32,28]],["cache"],["port","output"]],["o_WriteWidth",[[33,4],[33,29]],[[33,17],[33,29]],["cache"],["port","output"]],["o_WriteAddr",[[34,4],[34,28]],[[34,17],[34,28]],["cache"],["port","output"]],["o_WriteByteEnable",[[35,4],[35,34]],[[35,17],[35,34]],["cache"],["port","output"]],["o_WriteData",[[36,4],[36,29]],[[36,18],[36,29]],["cache"],["port","output"]],["i_WriteReady",[[37,4],[37,26]],[[37,14],[37,26]],["cache"],["port","input"]],["PhysicalAddr",[[42,2],[42,25]],[[42,13],[42,25]],["cache"],["variable","reg"]],["InputTag",[[43,1],[43,20]],[[43,12],[43,20]],["cache"],["variable","wire"]],["InputIndex",[[44,1],[44,22]],[[44,12],[44,22]],["cache"],["variable","wire"]],["InputOffset",[[45,1],[45,23]],[[45,12],[45,23]],["cache"],["variable","wire"]],["WAY0Hit",[[63,1],[63,13]],[[63,6],[63,13]],["cache"],["variable","wire"]],["WAY1Hit",[[64,1],[64,13]],[[64,6],[64,13]],["cache"],["variable","wire"]],["CacheHit",[[65,1],[65,14]],[[65,6],[65,14]],["cache"],["variable","wire"]],["BankEnable",[[74,1],[74,21]],[[74,11],[74,21]],["cache"],["variable","wire"]],["ByteWriteEnable",[[75,1],[75,26]],[[75,11],[75,26]],["cache"],["variable","wire"]],["WAY0TAGV",[[99,1],[99,20]],[[99,12],[99,20]],["cache"],["variable","wire"]],["WAY0TAG",[[100,1],[100,19]],[[100,12],[100,19]],["cache"],["variable","wire"]],["WAY0Valid",[[101,1],[101,18]],[[101,9],[101,18]],["cache"],["variable","wire"]],["TAGV_WAY0_RAM",[[105,2],[112,3]],[[105,11],[105,24]],["cache"],["instance","TAGV_RAM"]],["WAY0_DirtyReg",[[115,1],[115,25]],[[115,12],[115,25]],["cache"],["variable","reg"]],["WAY0DirtyReg_Next",[[116,1],[116,23]],[[116,6],[116,23]],["cache"],["variable","wire"]],["WAY0CacheReadData",[[127,1],[127,30]],[[127,13],[127,30]],["cache"],["variable","wire"]],["WAY0ReadData",[[128,1],[128,24]],[[128,12],[128,24]],["cache"],["variable","wire"]],["DATA_Bank_WAY0_RAM0",[[135,2],[142,3]],[[135,16],[135,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY0_RAM1",[[144,2],[151,3]],[[144,16],[144,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY0_RAM2",[[153,2],[160,3]],[[153,16],[153,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY0_RAM3",[[162,2],[169,3]],[[162,16],[162,35]],["cache"],["instance","DATA_Bank_RAM"]],["WAY1TAGV",[[173,1],[173,20]],[[173,12],[173,20]],["cache"],["variable","wire"]],["WAY1TAG",[[174,1],[174,19]],[[174,12],[174,19]],["cache"],["variable","wire"]],["WAY1Valid",[[175,1],[175,18]],[[175,9],[175,18]],["cache"],["variable","wire"]],["TAGV_WAY1_RAM",[[179,2],[186,3]],[[179,11],[179,24]],["cache"],["instance","TAGV_RAM"]],["WAY1_DirtyReg",[[189,1],[189,25]],[[189,12],[189,25]],["cache"],["variable","reg"]],["WAY1DirtyReg_Next",[[190,1],[190,23]],[[190,6],[190,23]],["cache"],["variable","wire"]],["WAY1CacheReadData",[[200,1],[200,30]],[[200,13],[200,30]],["cache"],["variable","wire"]],["WAY1ReadData",[[201,1],[201,24]],[[201,12],[201,24]],["cache"],["variable","wire"]],["DATA_Bank_WAY1_RAM0",[[208,2],[215,3]],[[208,16],[208,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY1_RAM1",[[217,2],[224,3]],[[217,16],[217,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY1_RAM2",[[226,2],[233,3]],[[226,16],[226,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY1_RAM3",[[235,2],[242,3]],[[235,16],[235,35]],["cache"],["instance","DATA_Bank_RAM"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Uncore/Cache/cache.v",[[[[[["cache",[[10,0],[38,2]],[[10,7],[10,12]],[],["module"]],[244,9]],[[["clk",[[11,4],[11,13]],[[11,10],[11,13]],["cache"],["port","input"]],["rstn",[[12,4],[12,14]],[[12,10],[12,14]],["cache"],["port","input"]],["i_Valid",[[15,4],[15,21]],[[15,14],[15,21]],["cache"],["port","input"]],["i_Operation",[[16,4],[16,25]],[[16,14],[16,25]],["cache"],["port","input"]],["i_Index",[[17,4],[17,24]],[[17,17],[17,24]],["cache"],["port","input"]],["i_Tag",[[18,4],[18,22]],[[18,17],[18,22]],["cache"],["port","input"]],["i_Offset",[[19,4],[19,25]],[[19,17],[19,25]],["cache"],["port","input"]],["i_StoreData",[[20,4],[20,28]],[[20,17],[20,28]],["cache"],["port","input"]],["o_DataOK",[[21,4],[21,22]],[[21,14],[21,22]],["cache"],["port","output"]],["o_LoadData",[[22,4],[22,27]],[[22,17],[22,27]],["cache"],["port","output"]],["o_LoadRequire",[[25,4],[25,27]],[[25,14],[25,27]],["cache"],["port","output"]],["o_LoadWidth",[[26,4],[26,29]],[[26,18],[26,29]],["cache"],["port","output"]],["o_LoadAddr",[[27,4],[27,28]],[[27,18],[27,28]],["cache"],["port","output"]],["i_LoadReady",[[28,4],[28,25]],[[28,14],[28,25]],["cache"],["port","input"]],["i_ReturnValid",[[29,4],[29,27]],[[29,14],[29,27]],["cache"],["port","input"]],["i_ReturnLast",[[30,4],[30,29]],[[30,17],[30,29]],["cache"],["port","input"]],["i_ReturnData",[[31,4],[31,29]],[[31,17],[31,29]],["cache"],["port","input"]],["o_WriteRequire",[[32,4],[32,28]],[[32,14],[32,28]],["cache"],["port","output"]],["o_WriteWidth",[[33,4],[33,29]],[[33,17],[33,29]],["cache"],["port","output"]],["o_WriteAddr",[[34,4],[34,28]],[[34,17],[34,28]],["cache"],["port","output"]],["o_WriteByteEnable",[[35,4],[35,34]],[[35,17],[35,34]],["cache"],["port","output"]],["o_WriteData",[[36,4],[36,29]],[[36,18],[36,29]],["cache"],["port","output"]],["i_WriteReady",[[37,4],[37,26]],[[37,14],[37,26]],["cache"],["port","input"]],["PhysicalAddr",[[42,2],[42,25]],[[42,13],[42,25]],["cache"],["variable","reg"]],["InputTag",[[43,1],[43,20]],[[43,12],[43,20]],["cache"],["variable","wire"]],["InputIndex",[[44,1],[44,22]],[[44,12],[44,22]],["cache"],["variable","wire"]],["InputOffset",[[45,1],[45,23]],[[45,12],[45,23]],["cache"],["variable","wire"]],["WAY0Hit",[[63,1],[63,13]],[[63,6],[63,13]],["cache"],["variable","wire"]],["WAY1Hit",[[64,1],[64,13]],[[64,6],[64,13]],["cache"],["variable","wire"]],["CacheHit",[[65,1],[65,14]],[[65,6],[65,14]],["cache"],["variable","wire"]],["BankEnable",[[74,1],[74,21]],[[74,11],[74,21]],["cache"],["variable","wire"]],["ByteWriteEnable",[[75,1],[75,26]],[[75,11],[75,26]],["cache"],["variable","wire"]],["WAY0TAGV",[[99,1],[99,20]],[[99,12],[99,20]],["cache"],["variable","wire"]],["WAY0TAG",[[100,1],[100,19]],[[100,12],[100,19]],["cache"],["variable","wire"]],["WAY0Valid",[[101,1],[101,18]],[[101,9],[101,18]],["cache"],["variable","wire"]],["TAGV_WAY0_RAM",[[105,2],[112,3]],[[105,11],[105,24]],["cache"],["instance","TAGV_RAM"]],["WAY0_DirtyReg",[[115,1],[115,25]],[[115,12],[115,25]],["cache"],["variable","reg"]],["WAY0DirtyReg_Next",[[116,1],[116,23]],[[116,6],[116,23]],["cache"],["variable","wire"]],["WAY0CacheReadData",[[127,1],[127,30]],[[127,13],[127,30]],["cache"],["variable","wire"]],["WAY0ReadData",[[128,1],[128,24]],[[128,12],[128,24]],["cache"],["variable","wire"]],["DATA_Bank_WAY0_RAM0",[[135,2],[142,3]],[[135,16],[135,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY0_RAM1",[[144,2],[151,3]],[[144,16],[144,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY0_RAM2",[[153,2],[160,3]],[[153,16],[153,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY0_RAM3",[[162,2],[169,3]],[[162,16],[162,35]],["cache"],["instance","DATA_Bank_RAM"]],["WAY1TAGV",[[173,1],[173,20]],[[173,12],[173,20]],["cache"],["variable","wire"]],["WAY1TAG",[[174,1],[174,19]],[[174,12],[174,19]],["cache"],["variable","wire"]],["WAY1Valid",[[175,1],[175,18]],[[175,9],[175,18]],["cache"],["variable","wire"]],["TAGV_WAY1_RAM",[[179,2],[186,3]],[[179,11],[179,24]],["cache"],["instance","TAGV_RAM"]],["WAY1_DirtyReg",[[189,1],[189,25]],[[189,12],[189,25]],["cache"],["variable","reg"]],["WAY1DirtyReg_Next",[[190,1],[190,23]],[[190,6],[190,23]],["cache"],["variable","wire"]],["WAY1CacheReadData",[[200,1],[200,30]],[[200,13],[200,30]],["cache"],["variable","wire"]],["WAY1ReadData",[[201,1],[201,24]],[[201,12],[201,24]],["cache"],["variable","wire"]],["DATA_Bank_WAY1_RAM0",[[208,2],[215,3]],[[208,16],[208,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY1_RAM1",[[217,2],[224,3]],[[217,16],[217,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY1_RAM2",[[226,2],[233,3]],[[226,16],[226,35]],["cache"],["instance","DATA_Bank_RAM"]],["DATA_Bank_WAY1_RAM3",[[235,2],[242,3]],[[235,16],[235,35]],["cache"],["instance","DATA_Bank_RAM"]]]]]]],null,0]]]}