#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep 28 09:59:48 2020
# Process ID: 2904
# Current directory: C:/Users/cs/Desktop/FPGA/project/project_testbench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11996 C:\Users\cs\Desktop\FPGA\project\project_testbench\project_testbench.xpr
# Log file: C:/Users/cs/Desktop/FPGA/project/project_testbench/vivado.log
# Journal file: C:/Users/cs/Desktop/FPGA/project/project_testbench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source top.tcl
run all
close_sim
