

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                                           Sun Jun 08 15:24:18 2025


     1                           	processor	16F15223
     2                           	pagewidth 132
     3                           	psect	udata_shr,global,class=COMMON,space=1,delta=1,noexec
     4                           	psect	udata,global,class=RAM,space=1,delta=1,noexec
     5                           	psect	udata_bank0,global,class=BANK0,space=1,delta=1,noexec
     6                           	psect	udata_bank1,global,class=BANK1,space=1,delta=1,noexec
     7                           	psect	udata_bank2,global,class=BANK2,space=1,delta=1,noexec
     8                           	psect	code,global,class=CODE,delta=2
     9                           	psect	data,global,class=STRCODE,delta=2,noexec
    10                           	psect	reset_vec,global,class=CODE,delta=2
    11                           	psect	intentry,global,class=CODE,delta=2
    12                           	psect	init,global,class=CODE,delta=2
    13                           	psect	end_init,global,class=CODE,delta=2
    14                           	psect	powerup,global,delta=1
    15                           	psect	cinit,global,delta=1
    16                           	psect	functab,global,delta=1
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18  0080                     
    19                           	psect	code
    20  0005                     main:
    21  0005  2010               	call	pwm_setup
    22  0006  017E               	banksel	7971
    23  0007  3003               	movlw	3
    24  0008  00A3               	movwf	7971
    25  0009  0140               	banksel	20
    26  000A  1194               	bcf	20,3
    27  000B  017E               	banksel	8014
    28  000C  11CE               	bcf	78,3
    29  000D  3000               	movlw	0
    30  000E  3E01               	addlw	1
    31  000F  33FE               	bra	-2
    32  0010                     pwm_setup:
    33  0010  0146               	banksel	790
    34  0011  0196               	clrf	22
    35  0012  0145               	banksel	653
    36  0013  30FF               	movlw	255
    37  0014  008D               	movwf	653
    38  0015  0146               	banksel	789
    39  0016  3080               	movlw	128
    40  0017  0095               	movwf	21
    41  0018  0194               	clrf	20
    42  0019  014E               	banksel	1805
    43  001A  130D               	bcf	13,6
    44  001B  0145               	banksel	653
    45  001C  3001               	movlw	1
    46  001D  0090               	movwf	656
    47  001E  3084               	movlw	132
    48  001F  008F               	movwf	655
    49  0020  30F0               	movlw	240
    50  0021  008E               	movwf	654
    51  0022  0146               	banksel	790
    52  0023  1796               	bsf	22,7
    53  0024  0008               	return
    54                           
    55                           	psect	data
    56  0000                     stk_offset	set	0
    57  0000                     auto_size	set	0
    58                           
    59                           ; stack_auto defines a symbol /name/_offset which equates to the
    60                           ; stack offset of the auto object in question
    61  0000                     
    62                           ; stack_param defines a symbol /name/_offset which equates to the
    63                           ; stack offset of the parameter object in question
    64  0000                     
    65                           ; alloc_stack adjusts the SP to allocate space for auto objects
    66                           ; it also links in to the btemp symbol so that can be used
    67  0000                     
    68                           ; restore_stack adjusts the SP to remove all auto and parameter
    69                           ; objects from the stack prior to returning from a function
    70  0000                     
    71                           	psect	reset_vec
    72  0000                     reset_vec:
    73  0000  3180               	pagesel	main
    74  0001  2805               	goto	main
    75                           
    76                           	psect	intentry
    77  0004  0009               	retfie
    78                           
    79                           	psect	config
    80                           
    81                           ;Config register CONFIG1 @ 0x8007
    82                           ;	External Oscillator Mode Selection bits
    83                           ;	FEXTOSC = OFF, Oscillator not enabled
    84                           ;	Power-up Default Value for COSC bits
    85                           ;	RSTOSC = HFINTOSC_32MHZ, HFINTOSC (32 MHz)
    86                           ;	Clock Out Enable bit
    87                           ;	CLKOUTEN = OFF, CLKOUT function is disabled; I/O function on RA4
    88                           ;	VDD Range Analog Calibration Selection bit
    89                           ;	VDDAR = LO, Internal analog systems are calibrated for operation between VDD = 1.8V - 3.6V
    90  8007                     	org	32775
    91  8007  2FCD               	dw	12237
    92                           
    93                           ;Config register CONFIG2 @ 0x8008
    94                           ;	Master Clear Enable bit
    95                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RA3 pin function is MCLR
    96                           ;	Power-up Timer Selection bits
    97                           ;	PWRTS = PWRT_OFF, PWRT is disabled
    98                           ;	WDT Operating Mode bits
    99                           ;	WDTE = OFF, WDT disabled; SEN is ignored
   100                           ;	Brown-out Reset Enable bits
   101                           ;	BOREN = ON, Brown-out Reset Enabled, SBOREN bit is ignored
   102                           ;	Brown-out Reset Voltage Selection bit
   103                           ;	BORV = LO, Brown-out Reset Voltage (VBOR) set to 1.9V
   104                           ;	PPSLOCKED One-Way Set Enable bit
   105                           ;	PPS1WAY = ON, The PPSLOCKED bit can be set once after an unlocking sequence is executed; once PPSL
      +                          OCKED is set, all future changes to PPS registers are prevented
   106                           ;	Stack Overflow/Underflow Reset Enable bit
   107                           ;	STVREN = OFF, Stack Overflow or Underflow will not cause a reset
   108  8008                     	org	32776
   109  8008  2FE7               	dw	12263
   110                           
   111                           ;Config register CONFIG3 @ 0x8009
   112                           ;	unspecified, using default values
   113  8009                     	org	32777
   114  8009  3FFF               	dw	16383
   115                           
   116                           ;Config register CONFIG4 @ 0x800A
   117                           ;	Boot Block Size Selection bits
   118                           ;	BBSIZE = BB512, 512 words boot block size
   119                           ;	Boot Block Enable bit
   120                           ;	BBEN = OFF, Boot Block is disabled
   121                           ;	SAF Enable bit
   122                           ;	SAFEN = OFF, SAF is disabled
   123                           ;	Application Block Write Protection bit
   124                           ;	WRTAPP = OFF, Application Block is not write-protected
   125                           ;	Boot Block Write Protection bit
   126                           ;	WRTB = OFF, Boot Block is not write-protected
   127                           ;	Configuration Registers Write Protection bit
   128                           ;	WRTC = OFF, Configuration Registers are not write-protected
   129                           ;	Storage Area Flash (SAF) Write Protection bit
   130                           ;	WRTSAF = OFF, SAF is not write-protected
   131                           ;	Low Voltage Programming Enable bit
   132                           ;	LVP = ON, Low Voltage programming enabled. MCLR/Vpp pin function is MCLR. MCLRE Configuration bit 
      +                          is ignored.
   133  800A                     	org	32778
   134  800A  3FFF               	dw	16383
   135                           
   136                           ;Config register CONFIG5 @ 0x800B
   137                           ;	User Program Flash Memory Code Protection bit
   138                           ;	CP = OFF, User Program Flash Memory code protection is disabled
   139  800B                     	org	32779
   140  800B  3FFF               	dw	16383


Microchip Technology PIC Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                               Sun Jun 08 15:24:18 2025

                            T2PR 028D                              PIR1 070D                              main 0005  
                           T2CON 028E                             T2HLT 028F                             TRISC 0014  
                          ANSELC 1F4E                            RC3PPS 1F23                           PWM3DCH 0315  
                         PWM3DCL 0314                           PWM3CON 0316                          T2CLKCON 0290  
                       reset_vec 0000                         pwm_setup 0010  
