<module name="DSS0_COMMON1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="COMMON1_DISPC_IRQ_EOI" acronym="COMMON1_DISPC_IRQ_EOI" offset="0x24" width="32" description="End Of Interrupt number">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Software End Of Interrupt [EOI] control if pulse interrupts are used. Write 1 to acknowledge interrupt" range="0" rwaccess="W"/>
	</register>
	<register id="COMMON1_DISPC_IRQSTATUS_RAW" acronym="COMMON1_DISPC_IRQSTATUS_RAW" offset="0x28" width="32" description="RAW Interrupt status. Raw status is set even if interrupt is not enabled. Write 1 to set the RAW status">
		<bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events" range="5 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="1 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="COMMON1_DISPC_IRQSTATUS" acronym="COMMON1_DISPC_IRQSTATUS" offset="0x2C" width="32" description="Interrupt status. Enabled status, isn't set unless event is enabled. Write 1 to clear the status after interrupt has been serviced. RAW status also gets cleared, i.e. even if not enabled">
		<bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events" range="5 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON1_DISPC_IRQENABLE_SET" acronym="COMMON1_DISPC_IRQENABLE_SET" offset="0x30" width="32" description="SET Interrupt enable.  Write 1 to set interrupt enable. Readout equal to corresponding _CLR register">
		<bitfield id="SET_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ" range="5 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="SET_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ" range="1 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="COMMON1_DISPC_IRQENABLE_CLR" acronym="COMMON1_DISPC_IRQENABLE_CLR" offset="0x40" width="32" description="CLR Interrupt enable.  Write 1 to clear interrupt enable">
		<bitfield id="CLR_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ" range="5 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON1_VID_IRQENABLE_0" acronym="COMMON1_VID_IRQENABLE_0" offset="0x44" width="32" description="This register allows to mask/unmask the VID_0 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON1_VID_IRQENABLE_1" acronym="COMMON1_VID_IRQENABLE_1" offset="0x48" width="32" description="This register allows to mask/unmask the VIDL_0 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON1_DISPC_SECURE" acronym="COMMON1_DISPC_SECURE" offset="0x54" width="32" description="Security bit settings for different DISPC sub-modules">
		<bitfield id="OVR_SECURE" width="2" begin="16" end="15" resetval="0x0" description="Secure bit for OVR" range="16 - 15" rwaccess="R/W"/> 
		<bitfield id="VID_SECURE" width="2" begin="5" end="4" resetval="0x0" description="Secure bit for VID" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="VP_SECURE" width="2" begin="1" end="0" resetval="0x0" description="Secure bit for VP [Unused in K3_DSS]" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="COMMON1_VID_IRQSTATUS_0" acronym="COMMON1_VID_IRQSTATUS_0" offset="0x58" width="32" description="This register groups all the status of the VID_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON1_VID_IRQSTATUS_1" acronym="COMMON1_VID_IRQSTATUS_1" offset="0x5C" width="32" description="This register groups all the status of the VID_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON1_VP_IRQENABLE_0" acronym="COMMON1_VP_IRQENABLE_0" offset="0x70" width="32" description="This register allows to mask/unmask the VP_0 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON1_VP_IRQENABLE_1" acronym="COMMON1_VP_IRQENABLE_1" offset="0x74" width="32" description="This register allows to mask/unmask the VP_1 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON1_VP_IRQSTATUS_0" acronym="COMMON1_VP_IRQSTATUS_0" offset="0x7C" width="32" description="This register groups all the status of the VP_0 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON1_VP_IRQSTATUS_1" acronym="COMMON1_VP_IRQSTATUS_1" offset="0x80" width="32" description="This register groups all the status of the VP_1 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
</module>