#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon May 23 13:39:29 2022
# Process ID: 1354
# Current directory: /home/muheet/stableEnv/New_Folder/verif/sim/vivado/test_ddr
# Command line: xsim -source {xsim.dir/tb/xsim_script.tcl}
# Log file: /home/muheet/stableEnv/New_Folder/verif/sim/vivado/test_ddr/xsim.log
# Journal file: /home/muheet/stableEnv/New_Folder/verif/sim/vivado/test_ddr/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb/xsim_script.tcl
open_wave_config /home/muheet/stableEnv/New_Folder/verif/sim/vivado/test_ddr/tb.wcfg
current_wave_config {tb.wcfg}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_araddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_bid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_bready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_bresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_rdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_rid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_rlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_rready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_rresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_wdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_wlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_wready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/S00_AXI_0_wvalid}} 
run all
current_wave_config {tb.wcfg}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/clk}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/arst_n}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/arst_ndm_n}} 
current_wave_config {tb.wcfg}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_araddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bresp}} 
restart
run all
current_wave_config {tb.wcfg}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_araddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awqos}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/hydra_m_wvalid}} 
restart
run all
current_wave_config {tb.wcfg}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/clka}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/rsta}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/ena}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/wea}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/addra}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/dina}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/douta}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/xlx_subsys/design_ss/blk_mem_gen_0/rsta_busy}} 
restart
run all
close_sim
