{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617658295718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617658295719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 18:31:35 2021 " "Processing started: Mon Apr 05 18:31:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617658295719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658295719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658295719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617658296220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617658296220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_v2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_v2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_v2_1-controller " "Found design unit 1: lcd_controller_v2_1-controller" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306624 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_v2_1 " "Found entity 1: lcd_controller_v2_1" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_digikey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_digikey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_digikey-behavior " "Found design unit 1: lcd_example_digikey-behavior" {  } { { "lcd_example_digikey.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example_digikey.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306627 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_digikey " "Found entity 1: lcd_example_digikey" {  } { { "lcd_example_digikey.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example_digikey.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteseg-behavior " "Found design unit 1: seteseg-behavior" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306631 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteseg " "Found entity 1: seteseg" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio-contar " "Found design unit 1: contador_relogio-contar" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/contador_relogio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306634 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio " "Found entity 1: contador_relogio" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/contador_relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306637 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-Behavior " "Found design unit 1: menu-Behavior" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/menu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306640 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/menu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor2s-Behavioral " "Found design unit 1: divisor2s-Behavioral" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/divisor2s.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306643 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor2s " "Found entity 1: divisor2s" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/divisor2s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306647 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecontdisp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecontdisp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecontdisp " "Found entity 1: testecontdisp" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparar " "Found design unit 1: comparador-comparar" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306652 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorpre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorpre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorpre-comparar " "Found design unit 1: comparadorpre-comparar" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306655 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorpre " "Found entity 1: comparadorpre" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617658306655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658306655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecontdisp " "Elaborating entity \"testecontdisp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617658306700 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617658306701 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617658306702 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } { 224 880 1096 464 "64489988" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617658306702 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658306702 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617658306702 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658306702 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617658306702 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658306702 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617658306702 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617658306702 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617658306702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example lcd_example:64489988 " "Elaborating entity \"lcd_example\" for hierarchy \"lcd_example:64489988\"" {  } { { "testecontdisp.bdf" "64489988" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 224 880 1096 464 "64489988" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658306703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_ena lcd_example.vhd(64) " "VHDL Process Statement warning at lcd_example.vhd(64): signal \"load_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306705 "|testecontdisp|lcd_example:64489988"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example.vhd(72) " "VHDL Process Statement warning at lcd_example.vhd(72): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306705 "|testecontdisp|lcd_example:64489988"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example.vhd(73) " "VHDL Process Statement warning at lcd_example.vhd(73): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306705 "|testecontdisp|lcd_example:64489988"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example.vhd(74) " "VHDL Process Statement warning at lcd_example.vhd(74): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306705 "|testecontdisp|lcd_example:64489988"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example.vhd(75) " "VHDL Process Statement warning at lcd_example.vhd(75): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306705 "|testecontdisp|lcd_example:64489988"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example.vhd(76) " "VHDL Process Statement warning at lcd_example.vhd(76): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306705 "|testecontdisp|lcd_example:64489988"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example.vhd(77) " "VHDL Process Statement warning at lcd_example.vhd(77): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306706 "|testecontdisp|lcd_example:64489988"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller_v2_1 lcd_example:64489988\|lcd_controller_v2_1:dut " "Elaborating entity \"lcd_controller_v2_1\" for hierarchy \"lcd_example:64489988\|lcd_controller_v2_1:dut\"" {  } { { "lcd_example.vhd" "dut" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658306706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorpre comparadorpre:hsdgft " "Elaborating entity \"comparadorpre\" for hierarchy \"comparadorpre:hsdgft\"" {  } { { "testecontdisp.bdf" "hsdgft" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 416 352 504 656 "hsdgft" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658306709 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulso comparadorpre.vhd(19) " "VHDL Process Statement warning at comparadorpre.vhd(19): signal \"pulso\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl comparadorpre.vhd(20) " "VHDL Process Statement warning at comparadorpre.vhd(20): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh comparadorpre.vhd(20) " "VHDL Process Statement warning at comparadorpre.vhd(20): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml comparadorpre.vhd(20) " "VHDL Process Statement warning at comparadorpre.vhd(20): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh comparadorpre.vhd(20) " "VHDL Process Statement warning at comparadorpre.vhd(20): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl comparadorpre.vhd(20) " "VHDL Process Statement warning at comparadorpre.vhd(20): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh comparadorpre.vhd(20) " "VHDL Process Statement warning at comparadorpre.vhd(20): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulso comparadorpre.vhd(27) " "VHDL Process Statement warning at comparadorpre.vhd(27): signal \"pulso\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comparadorpre.vhd(47) " "VHDL Process Statement warning at comparadorpre.vhd(47): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 comparadorpre.vhd(47) " "VHDL Process Statement warning at comparadorpre.vhd(47): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 comparadorpre.vhd(47) " "VHDL Process Statement warning at comparadorpre.vhd(47): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 comparadorpre.vhd(47) " "VHDL Process Statement warning at comparadorpre.vhd(47): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorpre.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/comparadorpre.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617658306711 "|testecontdisp|comparadorpre:hsdgft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_relogio contador_relogio:gf " "Elaborating entity \"contador_relogio\" for hierarchy \"contador_relogio:gf\"" {  } { { "testecontdisp.bdf" "gf" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 240 520 672 384 "gf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658306738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "testecontdisp.bdf" "inst2" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 240 336 480 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658306740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:5484822 " "Elaborating entity \"menu\" for hierarchy \"menu:5484822\"" {  } { { "testecontdisp.bdf" "5484822" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 128 760 920 208 "5484822" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658306741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor2s divisor2s:inst1 " "Elaborating entity \"divisor2s\" for hierarchy \"divisor2s:inst1\"" {  } { { "testecontdisp.bdf" "inst1" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 128 488 632 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658306743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecontdisp.bdf" { { 248 1168 1344 264 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617658307781 "|testecontdisp|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617658307781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617658307861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617658309279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617658309279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "456 " "Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617658309373 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617658309373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Implemented 438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617658309373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617658309373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617658309430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 18:31:49 2021 " "Processing ended: Mon Apr 05 18:31:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617658309430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617658309430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617658309430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617658309430 ""}
