

================================================================
== Vivado HLS Report for 'Testbench_add'
================================================================
* Date:           Tue Jan 19 07:40:52 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-add
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.913 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"   --->   Operation 5 'specinterface' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [1 x i8]* @p_str26)"   --->   Operation 6 'specinterface' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %in1_V_V), !map !86"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %in2_V_V), !map !90"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %out_V_V), !map !94"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %numReps), !map !98"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @Testbench_add_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)" [add_top.cpp:9]   --->   Operation 12 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%image_0_i = phi i32 [ 0, %0 ], [ %image, %2 ]"   --->   Operation 14 'phi' 'image_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.11ns)   --->   "%icmp_ln718 = icmp eq i32 %image_0_i, %numReps_read" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 15 'icmp' 'icmp_ln718' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.20ns)   --->   "%image = add i32 %image_0_i, 1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 16 'add' 'image' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln718, label %"AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, 0, 0, 0>, 4u, 2>.exit", label %2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @AddStreams(i128* %in1_V_V, i128* %in2_V_V, i128* %out_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:719->add_top.cpp:14]   --->   Operation 18 'call' <Predicate = (!icmp_ln718)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [add_top.cpp:15]   --->   Operation 19 'ret' <Predicate = (icmp_ln718)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @AddStreams(i128* %in1_V_V, i128* %in2_V_V, i128* %out_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:719->add_top.cpp:14]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('image') with incoming values : ('image', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14) [16]  (0.755 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('image') with incoming values : ('image', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14) [16]  (0 ns)
	'add' operation ('image', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14) [18]  (1.2 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
