{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637835384378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637835384379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 11:16:24 2021 " "Processing started: Thu Nov 25 11:16:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637835384379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637835384379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIcrocontroller -c MIcrocontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIcrocontroller -c MIcrocontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637835384380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1637835385104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_ROOT-ROM_arch " "Found design unit 1: ROM_ROOT-ROM_arch" {  } { { "ROM_ROOT.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_ROOT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_ROOT " "Found entity 1: ROM_ROOT" {  } { { "ROM_ROOT.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_ROOT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_1-ROM_arch " "Found design unit 1: ROM_1-ROM_arch" {  } { { "ROM_Division.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_Division.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM_Division.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_Division.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rombcd2bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rombcd2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMBCD2bin-ROM_arch " "Found design unit 1: ROMBCD2bin-ROM_arch" {  } { { "ROMBCD2bin.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROMBCD2bin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMBCD2bin " "Found entity 1: ROMBCD2bin" {  } { { "ROMBCD2bin.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROMBCD2bin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bin_to_bcd_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_bin_to_bcd_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_Bin_to_BCD_uC-ROM_arch " "Found design unit 1: ROM_Bin_to_BCD_uC-ROM_arch" {  } { { "ROM_Bin_to_BCD_uC.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_Bin_to_BCD_uC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Bin_to_BCD_uC " "Found entity 1: ROM_Bin_to_BCD_uC" {  } { { "ROM_Bin_to_BCD_uC.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_Bin_to_BCD_uC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDec-SevenSegDec " "Found design unit 1: SevenSegDec-SevenSegDec" {  } { { "SevenSegDec.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/SevenSegDec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385917 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDec " "Found entity 1: SevenSegDec" {  } { { "SevenSegDec.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/SevenSegDec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM256x16-ROM_arch " "Found design unit 1: ROM256x16-ROM_arch" {  } { { "ROM.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385921 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM256X16 " "Found entity 1: ROM256X16" {  } { { "ROM.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Reg " "Found design unit 1: Reg-Reg" {  } { { "Reg.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-pc_arch " "Found design unit 1: pc-pc_arch" {  } { { "pc.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385927 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcontroller-microcontroller " "Found design unit 1: microcontroller-microcontroller" {  } { { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385931 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcontroller " "Found entity 1: microcontroller" {  } { { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385934 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR " "Found design unit 1: MAR-MAR" {  } { { "MAR.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/MAR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385938 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/MAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR " "Found design unit 1: IR-IR" {  } { { "IR.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/IR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385941 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defs.vhd 1 0 " "Found 1 design units, including 0 entities, in source file defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEFS " "Found design unit 1: DEFS" {  } { { "DEFS.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/DEFS.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Debounce " "Found design unit 1: Debounce-Debounce" {  } { { "Debounce.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller_arch " "Found design unit 1: controller-controller_arch" {  } { { "controller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385950 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU " "Found design unit 1: ALU-ALU" {  } { { "ALU.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385954 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file three_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Three_state-Three_state " "Found design unit 1: Three_state-Three_state" {  } { { "Three_state.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Three_state.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Three_state " "Found entity 1: Three_state" {  } { { "Three_state.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Three_state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835385957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835385957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIcrocontroller " "Elaborating entity \"MIcrocontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637835386049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U1 " "Elaborating entity \"memory\" for hierarchy \"memory:U1\"" {  } { { "microcontroller.vhd" "U1" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:U1\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:U1\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637835386334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BYPASS " "Parameter \"init_file\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386336 ""}  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1637835386336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kc1 " "Found entity 1: altsyncram_5kc1" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835386430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835386430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kc1 memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated " "Elaborating entity \"altsyncram_5kc1\" for hierarchy \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386432 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/BYPASS.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/BYPASS.mif -- setting all initial values to 0" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 55 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1637835386452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDec SevenSegDec:U10 " "Elaborating entity \"SevenSegDec\" for hierarchy \"SevenSegDec:U10\"" {  } { { "microcontroller.vhd" "U10" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:U11 " "Elaborating entity \"Reg\" for hierarchy \"Reg:U11\"" {  } { { "microcontroller.vhd" "U11" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Three_state Three_state:U13 " "Elaborating entity \"Three_state\" for hierarchy \"Three_state:U13\"" {  } { { "microcontroller.vhd" "U13" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U2 " "Elaborating entity \"controller\" for hierarchy \"controller:U2\"" {  } { { "microcontroller.vhd" "U2" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:U3\"" {  } { { "microcontroller.vhd" "U3" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:U4 " "Elaborating entity \"IR\" for hierarchy \"IR:U4\"" {  } { { "microcontroller.vhd" "U4" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:U5 " "Elaborating entity \"MAR\" for hierarchy \"MAR:U5\"" {  } { { "microcontroller.vhd" "U5" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM256X16 ROM256X16:U6 " "Elaborating entity \"ROM256X16\" for hierarchy \"ROM256X16:U6\"" {  } { { "microcontroller.vhd" "U6" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U7 " "Elaborating entity \"pc\" for hierarchy \"pc:U7\"" {  } { { "microcontroller.vhd" "U7" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U8 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:U8\"" {  } { { "microcontroller.vhd" "U8" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835386630 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[8\] " "Synthesized away node \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 55 0 0 } } { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637835386744 "|microcontroller|memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[9\] " "Synthesized away node \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 55 0 0 } } { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637835386744 "|microcontroller|memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[10\] " "Synthesized away node \"memory:U1\|altsyncram:altsyncram_component\|altsyncram_5kc1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_5kc1.tdf" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/altsyncram_5kc1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 55 0 0 } } { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637835386744 "|microcontroller|memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1637835386744 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1637835386744 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:U3\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:U3\|Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "c:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637835387212 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1637835387212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:U3\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ALU:U3\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637835387299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:U3\|lpm_add_sub:Add0 " "Instantiated megafunction \"ALU:U3\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835387299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835387299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835387299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637835387299 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1637835387299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637835387383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637835387383 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[3\] Reg:U12\|Q\[3\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[3\]\" to the node \"Reg:U12\|Q\[3\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[2\] Reg:U12\|Q\[2\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[2\]\" to the node \"Reg:U12\|Q\[2\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[1\] Reg:U12\|Q\[1\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[1\]\" to the node \"Reg:U12\|Q\[1\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[0\] Reg:U12\|Q\[0\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[0\]\" to the node \"Reg:U12\|Q\[0\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM256X16:U6\|data_rom\[7\] Reg:U12\|Q\[7\] " "Converted the fan-out from the tri-state buffer \"ROM256X16:U6\|data_rom\[7\]\" to the node \"Reg:U12\|Q\[7\]\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[6\] Reg:U12\|Q\[6\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[6\]\" to the node \"Reg:U12\|Q\[6\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[5\] Reg:U12\|Q\[5\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[5\]\" to the node \"Reg:U12\|Q\[5\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[4\] Reg:U12\|Q\[4\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[4\]\" to the node \"Reg:U12\|Q\[4\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[15\] IR:U4\|IR_reg\[7\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[15\]\" to the node \"IR:U4\|IR_reg\[7\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[14\] IR:U4\|IR_reg\[6\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[14\]\" to the node \"IR:U4\|IR_reg\[6\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[13\] IR:U4\|IR_reg\[5\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[13\]\" to the node \"IR:U4\|IR_reg\[5\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[12\] IR:U4\|IR_reg\[4\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[12\]\" to the node \"IR:U4\|IR_reg\[4\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memory:U1\|data\[11\] IR:U4\|IR_reg\[3\] " "Converted the fan-out from the tri-state buffer \"memory:U1\|data\[11\]\" to the node \"IR:U4\|IR_reg\[3\]\" into an OR gate" {  } { { "memory.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1637835387737 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1637835387737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seg0\[7\] VCC " "Pin \"Seg0\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637835388056 "|microcontroller|Seg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg1\[7\] VCC " "Pin \"Seg1\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637835388056 "|microcontroller|Seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg2\[7\] VCC " "Pin \"Seg2\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637835388056 "|microcontroller|Seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg3\[7\] VCC " "Pin \"Seg3\[7\]\" is stuck at VCC" {  } { { "microcontroller.vhd" "" { Text "D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637835388056 "|microcontroller|Seg3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1637835388056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1637835389845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637835390131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637835390131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637835390292 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637835390292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "429 " "Implemented 429 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637835390292 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1637835390292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637835390292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637835390321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 11:16:30 2021 " "Processing ended: Thu Nov 25 11:16:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637835390321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637835390321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637835390321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637835390321 ""}
