#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 15 09:04:47 2025
# Process ID: 15800
# Current directory: C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3604 C:\Users\hanqi\Desktop\EDA_XILINX\FIR_COE20\vivado_prj\fir_coe20.xpr
# Log file: C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vivado.log
# Journal file: C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Clock_Frequency {100} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {15}] [get_bd_cells fir_compiler_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
ipx::edit_ip_in_project -upgrade true -name fir_ip_v1_0_project -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/component.xml
current_project fir_coe20
current_project fir_ip_v1_0_project
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {300.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.CLKOUT1_JITTER {141.251}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -directory c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project fir_coe20
current_project fir_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fir_ip:1.0 [get_ips  design_1_fir_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fir_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
set_property -dict [list CONFIG.Clock_Frequency {300} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {5}] [get_bd_cells fir_compiler_0]
endgroup
connect_bd_net [get_bd_pins fir_ip_0/fir_data_out_clk_o] [get_bd_pins fir_compiler_0/aclk]
undo
connect_bd_net [get_bd_pins fir_ip_0/clk_300M] [get_bd_pins fir_compiler_0/aclk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins fir_ip_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
endgroup
regenerate_bd_layout
report_ip_status -name ip_status 
validate_bd_design
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name fir_ip_v1_0_project -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
regenerate_bd_layout
reset_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fir_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_fir_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_fir_compiler_0_0_synth_1 design_1_fir_ip_0_0_synth_1 -jobs 20
wait_on_run design_1_fir_compiler_0_0_synth_1
wait_on_run design_1_fir_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw_manager
open_bd_design {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Clock_Frequency {250} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {6}] [get_bd_cells fir_compiler_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name fir_ip_v1_0_project -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} CONFIG.MMCM_CLKFBOUT_MULT_F {20} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4} CONFIG.CLKOUT1_JITTER {136.987} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
current_project fir_coe20
current_project fir_ip_v1_0_project
generate_target all [get_files  c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -directory c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project fir_coe20
current_project fir_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fir_ip:1.0 [get_ips  design_1_fir_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fir_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fir_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fir_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_fir_compiler_0_0_synth_1 design_1_fir_ip_0_0_synth_1 -jobs 20
wait_on_run design_1_fir_compiler_0_0_synth_1
wait_on_run design_1_fir_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -top
ipx::edit_ip_in_project -upgrade true -name fir_ip_v1_0_project -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -jobs 20
wait_on_run impl_1
open_bd_design {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name fir_ip_v1_0_project -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_CLKFBOUT_MULT_F {18} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.CLKOUT1_JITTER {159.601} CONFIG.CLKOUT1_PHASE_ERROR {161.614}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -directory c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project fir_coe20
current_project fir_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fir_ip:1.0 [get_ips  design_1_fir_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fir_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fir_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_fir_ip_0_0_synth_1 -jobs 20
wait_on_run design_1_fir_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Clock_Frequency {150} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {10}] [get_bd_cells fir_compiler_0]
endgroup
validate_bd_design
regenerate_bd_layout
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fir_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_fir_compiler_0_0_synth_1 -jobs 20
wait_on_run design_1_fir_compiler_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw_manager
open_bd_design {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name fir_ip_v1_0_project -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKFBOUT_MULT_F {20} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0/src/clk_wiz_0_1/clk_wiz_0.xci] -directory c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/hanqi/desktop/eda_xilinx/fir_coe20/vivado_prj/fir_coe20.tmp/fir_ip_v1_0_project/fir_ip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project fir_coe20
current_project fir_ip_v1_0_project
current_project fir_coe20
current_project fir_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/my_ip/fir_ip_1.0
startgroup
set_property -dict [list CONFIG.Clock_Frequency {200} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {8}] [get_bd_cells fir_compiler_0]
endgroup
upgrade_ip -vlnv xilinx.com:user:fir_ip:1.0 [get_ips  design_1_fir_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fir_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fir_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fir_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_fir_compiler_0_0_synth_1 design_1_fir_ip_0_0_synth_1 -jobs 20
wait_on_run design_1_fir_compiler_0_0_synth_1
wait_on_run design_1_fir_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fir_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_fir_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files -ipstatic_source_dir C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/modelsim} {questa=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/questa} {riviera=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/riviera} {activehdl=C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run impl_1
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/vitis/design_1_wrapper.xsa
