============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:29 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area  Wireload     
----------------------------------------------------------------------------
ADC_SAR1                156   1678.422     0.000     1678.422    <none> (D) 

 (D) = wireload is default in technology library
