
---------- Begin Simulation Statistics ----------
final_tick                               986900789580                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 733998                       # Simulator instruction rate (inst/s)
host_mem_usage                              135175364                       # Number of bytes of host memory used
host_op_rate                                   863686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16346.75                       # Real time elapsed on the host
host_tick_rate                                1765136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 11998478428                       # Number of instructions simulated
sim_ops                                   14118454647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028854                       # Number of seconds simulated
sim_ticks                                 28854235582                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                   2                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls                1820                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                   2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests      4218149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2192602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8113761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    43.843271                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits       8656539                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups     19744282                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect        16434                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted     17790809                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits       521989                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups       522608                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses          619                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups      22302722                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS       1665639                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads        39866811                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes       37213875                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts        16309                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches         22119060                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events      7316893                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls      1147406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts       438411                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts    103773722                       # Number of instructions committed
system.switch_cpus00.commit.committedOps    120741644                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples     69130185                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.746584                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.650238                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0     37637479     54.44%     54.44% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1      8332763     12.05%     66.50% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2      6794762      9.83%     76.33% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3      1714992      2.48%     78.81% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4      4378078      6.33%     85.14% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5      1065669      1.54%     86.68% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6       928263      1.34%     88.03% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7       961286      1.39%     89.42% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8      7316893     10.58%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total     69130185                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls      1661318                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts       107578757                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads            23461354                       # Number of loads committed
system.switch_cpus00.commit.membars           1274890                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu     74798945     61.95%     61.95% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult      4716713      3.91%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead     23461354     19.43%     85.29% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite     17764632     14.71%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total    120741644                       # Class of committed instruction
system.switch_cpus00.commit.refs             41225986                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts         1960039                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts         103773722                       # Number of Instructions Simulated
system.switch_cpus00.committedOps           120741644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     0.666785                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               0.666785                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles     41923869                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred          131                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved      8642600                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts    121421886                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles        7984804                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles        15336654                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles        17026                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts          484                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles      3931140                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches          22302722                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines        14680894                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles            54483635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes         1847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts            104599680                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles         34302                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.322318                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles     14692632                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches     10844167                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.511669                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples     69193494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.758434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.827144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0       44794747     64.74%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1        3208711      4.64%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2        2031564      2.94%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3        2586295      3.74%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4        3800548      5.49%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5        1775658      2.57%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6        2272964      3.28%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7         860857      1.24%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8        7862150     11.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total     69193494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  1315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts        24357                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches       22146393                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.761035                       # Inst execution rate
system.switch_cpus00.iew.exec_refs           42191304                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores         17789004                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles       1802746                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts     23546118                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts      1151403                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts          387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts     17822826                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts    121179292                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts     24402300                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts        15413                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts    121854503                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents        75757                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents        89038                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles        17026                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles       264820                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads      4454446                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation         1032                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads       892378                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads        84735                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores        58172                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents         1032                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect          403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect        23954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers       116477391                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count           120936459                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.576046                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers        67096332                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.747768                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent            120941913                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads      149018152                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes      86525352                       # number of integer regfile writes
system.switch_cpus00.ipc                     1.499733                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               1.499733                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu     74951114     61.50%     61.50% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult      4717159      3.87%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead     24406758     20.03%     85.40% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite     17794884     14.60%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total    121869918                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt           1896423                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.015561                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu        236365     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult       254956     13.44%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     25.91% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead       574323     30.28%     56.19% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite       830779     43.81%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses    120911088                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads    309249588                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses    118976101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes    119654960                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded        120027888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued       121869918                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded      1151404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined       437556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued          404                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved         3998                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined       383198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples     69193494                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.761292                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     2.066640                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0     28743062     41.54%     41.54% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1     11562382     16.71%     58.25% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2      7891911     11.41%     69.66% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3      6436869      9.30%     78.96% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4      5088263      7.35%     86.31% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5      5075886      7.34%     93.65% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6      2360095      3.41%     97.06% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7       960153      1.39%     98.45% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8      1074873      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total     69193494                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.761258                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses      2855253                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads      5580567                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses      1960358                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes      1962914                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads       879884                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores       879777                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads     23546118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores     17822826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads     128241972                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes      4589616                       # number of misc regfile writes
system.switch_cpus00.numCycles               69194809                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.rename.BlockCycles       3075727                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps    126462063                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents      4635480                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles        9644896                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents      2734517                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents          818                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups    194550855                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts    121295760                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands    127055126                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles        17534895                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents      1667005                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles        17026                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles     10672766                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps         592969                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups    148536650                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles     28248183                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts      1410389                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts        22932843                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts      1151409                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups      1307743                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads          182993321                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes         242423523                       # The number of ROB writes
system.switch_cpus00.timesIdled                     9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads        1306929                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes        653430                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    88.375472                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits       5337411                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups      6039471                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       117392                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     13672564                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits       570027                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups       574073                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses         4046                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      16691084                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS        712739                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted          150                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads        23822418                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes       21630837                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       116959                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         15370270                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events      3872043                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls      1595460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts      3689373                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts     68260982                       # Number of instructions committed
system.switch_cpus01.commit.committedOps     77813090                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples     68532962                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     1.135411                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.183991                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0     44357247     64.72%     64.72% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1      9913081     14.46%     79.19% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2      3513967      5.13%     84.32% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      2638849      3.85%     88.17% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      1778690      2.60%     90.76% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5       647569      0.94%     91.71% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      1054033      1.54%     93.24% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7       757483      1.11%     94.35% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8      3872043      5.65%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total     68532962                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls       681354                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts        69694852                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads            16650195                       # Number of loads committed
system.switch_cpus01.commit.membars           2354979                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu     47339147     60.84%     60.84% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult       266500      0.34%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead     16650195     21.40%     82.58% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     13557248     17.42%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total     77813090                       # Class of committed instruction
system.switch_cpus01.commit.refs             30207443                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts            4239                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts          68260982                       # Number of Instructions Simulated
system.switch_cpus01.committedOps            77813090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.011509                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.011509                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles     54101369                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred          439                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved      5183187                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts     82689644                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles        3244729                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles         8713368                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       118287                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts         2494                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles      2868260                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          16691084                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines         9080833                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles            59772223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes        37144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts             74354027                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles        237440                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.241737                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles      9155026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches      6620177                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              1.076868                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples     69046017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     1.227551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.557216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0       52638484     76.24%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1        2208954      3.20%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2        1545055      2.24%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3        1814504      2.63%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        1697186      2.46%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5         741780      1.07%     87.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        1392446      2.02%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7         898244      1.30%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8        6109364      8.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total     69046017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       125383                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       15588293                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           1.156387                       # Inst execution rate
system.switch_cpus01.iew.exec_refs           30957450                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         13822695                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles       1509194                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts     17338612                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts      1527235                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        25449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     14204719                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts     81502341                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts     17134755                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       159111                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts     79844589                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents        22223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents        99461                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       118287                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles       122118                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads       519071                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation          972                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads       185086                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads       688415                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores       647466                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents          972                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect        53430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect        71953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers        71840390                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count            79578941                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.559572                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers        40199901                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             1.152540                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent             79603940                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads       91532124                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes      55206192                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.988622                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.988622                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu     48705549     60.88%     60.88% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult       266501      0.33%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv            2      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            2      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            1      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     61.21% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead     17185493     21.48%     82.69% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     13846155     17.31%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total     80003703                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt           2148247                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.026852                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        161139      7.50%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      7.50% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      1018352     47.40%     54.90% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite       968756     45.10%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses     82147561                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads    231207194                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses     79574605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes     85187902                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded         79865670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued        80003703                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded      1636671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined      3689226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued        14312                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved        41211                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined      3101269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples     69046017                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     1.158701                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.946865                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0     43598211     63.14%     63.14% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1      7898867     11.44%     74.58% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2      3863557      5.60%     80.18% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3      3375767      4.89%     85.07% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4      3755546      5.44%     90.51% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5      2360267      3.42%     93.93% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      2511695      3.64%     97.56% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      1100124      1.59%     99.16% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8       581983      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total     69046017                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 1.158692                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses         4389                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads         8785                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses         4336                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes         4569                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads      1928887                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores      1608161                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads     17338612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     14204719                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads      84419806                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes      5991737                       # number of misc regfile writes
system.switch_cpus01.numCycles               69046570                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles             148239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles       2064122                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps     78002057                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents       457557                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles        4604836                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents          516                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents         1218                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    120277566                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts     82081468                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands     82479938                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        10224019                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents      4207557                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       118287                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles      7422087                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps        4477839                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups     94295916                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles     44612662                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts      1801073                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts        16348399                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts      1530736                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups         4361                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads          146159287                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes         163518753                       # The number of ROB writes
system.switch_cpus01.timesIdled                   258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads           4299                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes            38                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    94.729615                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits       1042453                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups      1100451                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect        35351                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted      2189139                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits        11918                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups        16094                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses         4176                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups       2514598                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS        115075                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads         3847332                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes        3782007                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts        34135                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches          1983164                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events       883542                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls        40553                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts      2207857                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts      9991634                       # Number of instructions committed
system.switch_cpus02.commit.committedOps     12103434                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples     15850848                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.763583                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.057689                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0     13028828     82.20%     82.20% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1       809132      5.10%     87.30% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2       388989      2.45%     89.76% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3       190473      1.20%     90.96% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4       176711      1.11%     92.07% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5       184596      1.16%     93.24% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6        73294      0.46%     93.70% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7       115283      0.73%     94.43% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8       883542      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total     15850848                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls        88054                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts        10993285                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads             2690351                       # Number of loads committed
system.switch_cpus02.commit.membars             57487                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu      7087647     58.56%     58.56% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult       321442      2.66%     61.21% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv          144      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     61.22% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead      2690351     22.23%     83.44% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite      2003850     16.56%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total     12103434                       # Class of committed instruction
system.switch_cpus02.commit.refs              4694201                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts          417198                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts           9991634                       # Number of Instructions Simulated
system.switch_cpus02.committedOps            12103434                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.616902                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.616902                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles     13012151                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred         1218                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved       989049                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts     14634690                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles         894282                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles         1651065                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles        34425                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts         8857                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles       563076                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches           2514598                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines         1733323                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles            14358528                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes         7948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus02.fetch.Insts             12828928                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus02.fetch.SquashCycles         71282                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.155650                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles      1760795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches      1169446                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.794091                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples     16155002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.962642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.315650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0       13080875     80.97%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1         426762      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2         322818      2.00%     85.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3         442150      2.74%     88.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4         237244      1.47%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5         108240      0.67%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6         264140      1.64%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7         104557      0.65%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8        1168216      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total     16155002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts        35645                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches        2168940                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.877901                       # Inst execution rate
system.switch_cpus02.iew.exec_refs            5792451                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores          2224211                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles        461850                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts      3158325                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts        45280                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts         6107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts      2408283                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts     14297857                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts      3568240                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts        32647                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts     14182925                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents         9977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents      2261119                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles        34425                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles      2281660                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked         3279                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads       252967                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads       561060                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads       467952                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores       404405                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect        24213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect        11432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers        14351411                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count            13581903                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.544103                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers         7808640                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.840699                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent             13587913                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads       17171989                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes       9896393                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.618467                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.618467                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu      8044169     56.59%     56.59% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult       362092      2.55%     59.13% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv          144      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     59.14% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead      3578097     25.17%     84.31% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite      2231073     15.69%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total     14215575                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt            332395                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.023382                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu         34201     10.29%     10.29% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult         2006      0.60%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead       184906     55.63%     66.52% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite       111282     33.48%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses     14047580                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads     43922274                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses     13164005                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes     15903197                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded         14252247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued        14215575                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded        45610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined      2194342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued         3925                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved         5057                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined      1368212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples     16155002                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.879949                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.764231                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0     11319431     70.07%     70.07% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1      1677724     10.39%     80.45% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2       975798      6.04%     86.49% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3       575690      3.56%     90.06% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4       504801      3.12%     93.18% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5       413116      2.56%     95.74% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6       280733      1.74%     97.48% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7       171669      1.06%     98.54% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8       236040      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total     16155002                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.879922                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses       500390                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads      1000195                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses       417898                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes       589402                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads       405758                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores       343668                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads      3158325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores      2408283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads      16560613                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes       163026                       # number of misc regfile writes
system.switch_cpus02.numCycles               16155494                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles                293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles       2981431                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps     12388002                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents       326878                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles        1116950                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents      5377830                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents         3346                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups     23133261                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts     14427070                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands     14719930                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles         1974773                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents       873381                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles        34425                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles      6619911                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps        2331866                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups     17646836                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles      3427503                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts        49424                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts         3073791                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts        48515                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups       336862                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads           29277934                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes          28926936                       # The number of ROB writes
system.switch_cpus02.timesIdled                    18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads         278634                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes        139312                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    94.335571                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits       1063443                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups      1127298                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect        39024                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted      2237132                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits        15733                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups        20884                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses         5151                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups       2600361                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS        115630                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads         3951426                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes        3860133                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts        37367                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches          2064285                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events       887434                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls        55457                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts      2053300                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts     10269492                       # Number of instructions committed
system.switch_cpus03.commit.committedOps     12378957                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples     15864054                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.780315                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.066974                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0     12920588     81.45%     81.45% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1       880317      5.55%     86.99% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2       404226      2.55%     89.54% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3       199654      1.26%     90.80% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4       182380      1.15%     91.95% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5       188429      1.19%     93.14% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6        87093      0.55%     93.69% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7       113933      0.72%     94.41% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8       887434      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total     15864054                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls        90717                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts        11220428                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads             2677102                       # Number of loads committed
system.switch_cpus03.commit.membars             78726                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu      7369548     59.53%     59.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult       300170      2.42%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv          198      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead      2677102     21.63%     83.59% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite      2031939     16.41%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total     12378957                       # Class of committed instruction
system.switch_cpus03.commit.refs              4709041                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts          394497                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts          10269492                       # Number of Instructions Simulated
system.switch_cpus03.committedOps            12378957                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.573148                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.573148                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles     12905613                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred         1660                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved      1006834                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts     14797659                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles         946917                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles         1739115                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles        37692                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts        12190                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles       525436                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches           2600361                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines         1781287                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles            14304009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes         9360                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.Insts             13058644                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.SquashCycles         78698                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.160959                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles      1811418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches      1194806                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.808313                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples     16154776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.975283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.326399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0       13041871     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1         428473      2.65%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2         328292      2.03%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3         433968      2.69%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4         247749      1.53%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5         126749      0.78%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6         265416      1.64%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7         106781      0.66%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8        1175477      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total     16154776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts        39221                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches        2242695                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.886240                       # Inst execution rate
system.switch_cpus03.iew.exec_refs            5713605                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores          2237630                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles        396300                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts      3092805                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts        61817                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts         8098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts      2414643                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts     14421362                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts      3475975                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts        37713                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts     14317592                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents         6484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents      2030316                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles        37692                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles      2047508                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked         3641                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads       249176                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads       514003                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads       415670                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores       382676                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents          452                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect        26314                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect        12907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers        14329357                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count            13763472                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.545491                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers         7816530                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.851941                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent             13770261                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads       17265560                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes       9994397                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.635668                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.635668                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu      8288395     57.74%     57.74% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult       334120      2.33%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv          198      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead      3486320     24.29%     84.35% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite      2246272     15.65%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total     14355305                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt            347517                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.024208                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu         39859     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult         1902      0.55%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead       182899     52.63%     64.65% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite       122857     35.35%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses     14226663                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads     44265874                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses     13368473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes     15928163                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded         14359130                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued        14355305                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded        62232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined      2042262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued         4523                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved         6775                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined      1231436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples     16154776                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.888611                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.777931                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0     11304948     69.98%     69.98% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1      1679348     10.40%     80.37% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2       961297      5.95%     86.32% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3       581849      3.60%     89.93% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4       498967      3.09%     93.02% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5       415783      2.57%     95.59% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6       296058      1.83%     97.42% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7       175523      1.09%     98.51% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8       241003      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total     16154776                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.888575                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses       476159                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads       951552                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses       394999                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes       535880                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads       370831                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores       324996                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads      3092805                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores      2414643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads      16431567                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes       222815                       # number of misc regfile writes
system.switch_cpus03.numCycles               16155428                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles                360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles       2634579                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps     12689726                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents       274279                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles        1162085                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents      4625631                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents         2954                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups     23213387                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts     14566820                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands     14872575                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles         2036857                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents       655570                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles        37692                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles      5635048                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps        2182700                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups     17745670                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles      4648511                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts        67362                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts         2909341                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts        66143                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups       311326                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads           29407889                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes          29155520                       # The number of ROB writes
system.switch_cpus03.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads         263360                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes        131674                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    93.684889                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits       1057827                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups      1129133                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect        37037                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted      2221629                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits        14171                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups        18817                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses         4646                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups       2570071                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS        115709                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads         3920988                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes        3843705                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts        35602                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches          2040322                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events       891581                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls        49947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts      2113673                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts     10212581                       # Number of instructions committed
system.switch_cpus04.commit.committedOps     12335191                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples     15859891                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.777760                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.068696                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0     12953370     81.67%     81.67% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1       854911      5.39%     87.06% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2       397259      2.50%     89.57% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3       195519      1.23%     90.80% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4       180101      1.14%     91.94% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5       190077      1.20%     93.14% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6        83743      0.53%     93.66% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7       113330      0.71%     94.38% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8       891581      5.62%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total     15859891                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls        90049                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts        11192320                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads             2698672                       # Number of loads committed
system.switch_cpus04.commit.membars             71572                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu      7292281     59.12%     59.12% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult       309788      2.51%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv          186      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead      2698672     21.88%     83.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite      2034264     16.49%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total     12335191                       # Class of committed instruction
system.switch_cpus04.commit.refs              4732936                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts          407175                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts          10212581                       # Number of Instructions Simulated
system.switch_cpus04.committedOps            12335191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.581925                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.581925                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles     12941762                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred         1443                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved      1003111                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts     14792480                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles         925676                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles         1710179                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles        35924                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts        10479                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles       541410                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches           2570071                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines         1765351                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles            14323651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes         8586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.Insts             13004265                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.SquashCycles         74718                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.159083                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles      1793944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches      1187707                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.804942                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples     16154954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.973177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.325308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0       13049658     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1         428115      2.65%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2         326270      2.02%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3         438308      2.71%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4         245539      1.52%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5         118312      0.73%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6         265662      1.64%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7         106350      0.66%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8        1176740      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total     16154954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts        37270                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches        2221750                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.887491                       # Inst execution rate
system.switch_cpus04.iew.exec_refs            5781689                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores          2247082                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles        413654                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts      3134948                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts        55697                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts         7250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts      2427823                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts     14436557                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts      3534607                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts        35792                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts     14337897                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents         7868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents      2124934                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles        35924                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles      2143339                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked         3362                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads       252108                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation          487                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads       538240                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads       436243                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores       393526                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents          487                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect        25100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect        12170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers        14417290                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count            13760718                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.544937                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers         7856509                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.851765                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent             13767380                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads       17322160                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes      10006619                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.632141                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.632141                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu      8227093     57.24%     57.24% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult       346086      2.41%     59.64% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv          186      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead      3545399     24.67%     84.31% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite      2254925     15.69%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total     14373689                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt            342798                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.023849                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu         38028     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult         1819      0.53%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead       183791     53.61%     65.24% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite       119160     34.76%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses     14225414                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads     44268162                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses     13352849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes     15977110                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded         14380461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued        14373689                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded        56096                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined      2101213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued         4417                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved         6149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined      1279068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples     16154954                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.889739                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.777750                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0     11294830     69.92%     69.92% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1      1680320     10.40%     80.32% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2       967409      5.99%     86.31% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3       583878      3.61%     89.92% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4       503712      3.12%     93.04% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5       418411      2.59%     95.63% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6       289098      1.79%     97.42% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7       172942      1.07%     98.49% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8       244354      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total     16154954                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.889707                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses       491073                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads       981385                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses       407869                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes       561117                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads       390194                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores       335689                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads      3134948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores      2427823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads      16592189                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes       200664                       # number of misc regfile writes
system.switch_cpus04.numCycles               16155538                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles                250                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles       2757633                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps     12634086                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents       289926                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles        1144443                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents      4936081                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents         2954                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups     23277130                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts     14571008                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands     14867334                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles         2018475                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents       729322                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles        35924                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles      6022979                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps        2233106                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups     17785183                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles      4175497                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts        60632                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts         2983080                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts        59461                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups       324026                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads           29416381                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes          29193107                       # The number of ROB writes
system.switch_cpus04.timesIdled                    18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads         271960                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes        135941                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    94.012602                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits       1057544                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups      1124896                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect        37916                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted      2213536                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits        13543                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups        18422                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses         4879                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups       2557395                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS        115210                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads         3891240                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes        3811512                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts        36531                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches          2011451                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events       882477                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls        47443                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts      2180084                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts     10092355                       # Number of instructions committed
system.switch_cpus05.commit.committedOps     12192787                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples     15851452                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.769191                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.058913                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0     12977371     81.87%     81.87% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1       843775      5.32%     87.19% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2       396442      2.50%     89.69% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3       193697      1.22%     90.91% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4       179575      1.13%     92.05% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5       185555      1.17%     93.22% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6        78774      0.50%     93.72% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7       113786      0.72%     94.43% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8       882477      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total     15851452                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls        88525                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts        11062344                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads             2679332                       # Number of loads committed
system.switch_cpus05.commit.membars             69549                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu      7191652     58.98%     58.98% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult       310376      2.55%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv          188      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead      2679332     21.97%     83.50% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite      2011239     16.50%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total     12192787                       # Class of committed instruction
system.switch_cpus05.commit.refs              4690571                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts          406992                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts          10092355                       # Number of Instructions Simulated
system.switch_cpus05.committedOps            12192787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.600788                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.600788                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles     12953705                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred         1389                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved      1000401                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts     14722709                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles         922402                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles         1696993                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles        36871                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts        10101                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles       545315                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches           2557395                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines         1763928                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles            14323361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes         8458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts             12975531                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles         76512                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.158297                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles      1793649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches      1186297                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.803154                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples     16155289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.970984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.322979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0       13052462     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1         431701      2.67%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2         327545      2.03%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3         439010      2.72%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4         242153      1.50%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5         115863      0.72%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6         265269      1.64%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7         107128      0.66%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8        1174158      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total     16155289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts        38204                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches        2195287                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.880833                       # Inst execution rate
system.switch_cpus05.iew.exec_refs            5757640                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores          2227470                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles        444663                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts      3135351                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts        53033                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts         7902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts      2410809                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts     14360360                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts      3530170                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts        35965                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts     14230498                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents         8652                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents      2157163                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles        36871                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles      2176443                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked         3397                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads       250573                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads       542874                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads       455986                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores       399546                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect        25642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect        12562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers        14323136                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count            13645741                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.545027                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers         7806490                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.844638                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent             13652323                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads       17199282                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes       9927982                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.624692                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.624692                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu      8141379     57.07%     57.07% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult       349304      2.45%     59.51% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv          188      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead      3540281     24.82%     84.33% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite      2235311     15.67%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total     14266463                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt            339469                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.023795                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu         37088     10.93%     10.93% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult         2106      0.62%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead       183614     54.09%     65.63% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite       116661     34.37%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses     14115443                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads     44051588                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses     13238136                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes     15958330                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded         14306934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued        14266463                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded        53426                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined      2167434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued         4152                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved         5983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined      1349685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples     16155289                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.883083                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.768010                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0     11306914     69.99%     69.99% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1      1685409     10.43%     80.42% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2       970304      6.01%     86.43% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3       580957      3.60%     90.02% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4       504671      3.12%     93.15% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5       411421      2.55%     95.69% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6       284843      1.76%     97.46% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7       173432      1.07%     98.53% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8       237338      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total     16155289                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.883060                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses       490489                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads       980248                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses       407605                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes       569892                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads       388312                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores       336273                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads      3135351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores      2410809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads      16494083                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes       190732                       # number of misc regfile writes
system.switch_cpus05.numCycles               16155720                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles                 68                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles       2851371                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps     12487287                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents       305582                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles        1141555                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents      5039115                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents         4145                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups     23197113                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts     14500921                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands     14802876                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles         2007790                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents       771589                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles        36871                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles      6173841                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps        2315450                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups     17704496                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles      3943857                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts        57800                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts         2996406                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts        56746                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups       327004                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads           29340793                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes          29049861                       # The number of ROB writes
system.switch_cpus05.timesIdled                    19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads         271752                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes        135891                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    94.651517                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits       1056292                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups      1115980                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect        37700                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted      2219546                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits        13904                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups        18930                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses         5026                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups       2563533                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS        115622                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads         3911034                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes        3831981                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts        36282                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches          2023843                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events       887401                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls        46814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts      2154992                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts     10138715                       # Number of instructions committed
system.switch_cpus06.commit.committedOps     12258247                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples     15853701                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.773210                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.064568                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0     12972191     81.82%     81.82% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1       841555      5.31%     87.13% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2       394043      2.49%     89.62% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3       197302      1.24%     90.86% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4       179374      1.13%     91.99% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5       186843      1.18%     93.17% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6        79163      0.50%     93.67% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7       115829      0.73%     94.40% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8       887401      5.60%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total     15853701                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls        89578                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts        11122668                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads             2692518                       # Number of loads committed
system.switch_cpus06.commit.membars             65909                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu      7229821     58.98%     58.98% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult       313142      2.55%     61.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv          170      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead      2692518     21.96%     83.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite      2022596     16.50%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total     12258247                       # Class of committed instruction
system.switch_cpus06.commit.refs              4715114                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts          409545                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts          10138715                       # Number of Instructions Simulated
system.switch_cpus06.committedOps            12258247                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.593475                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.593475                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles     12951438                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred         1421                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved      1000504                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts     14763084                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles         923482                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles         1693737                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles        36609                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts        10404                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles       549912                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches           2563533                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines         1762965                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles            14325042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes         8820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts             12980930                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles         76054                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.158676                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles      1792082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches      1185818                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.803485                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples     16155181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.972243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.324528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0       13051094     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1         430081      2.66%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2         325621      2.02%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3         440290      2.73%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4         243712      1.51%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5         116328      0.72%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6         265636      1.64%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7         105088      0.65%     92.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8        1177331      7.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total     16155181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts        37992                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches        2208308                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.884273                       # Inst execution rate
system.switch_cpus06.iew.exec_refs            5773428                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores          2237391                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles        436190                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts      3138573                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts        52486                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts         7481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts      2420214                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts     14401371                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts      3536037                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts        36377                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts     14286130                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents         8440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents      2121058                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles        36609                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles      2139973                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked         3316                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads       252543                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation          440                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads       540632                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads       446027                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores       397595                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents          440                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect        25497                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect        12495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers        14399788                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count            13705179                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.544258                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers         7837201                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.848314                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent             13711732                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads       17263378                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes       9970670                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.627559                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.627559                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu      8179638     57.11%     57.11% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult       350793      2.45%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv          170      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead      3546655     24.76%     84.32% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite      2245255     15.68%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total     14322511                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt            337773                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.023583                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu         36646     10.85%     10.85% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult         1963      0.58%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead       183777     54.41%     65.84% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite       115387     34.16%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses     14169312                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads     44161127                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses     13294881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes     15975730                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded         14348507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued        14322511                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded        52864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined      2142992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued         4411                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved         6050                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined      1316433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples     16155181                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.886558                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.772993                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0     11303396     69.97%     69.97% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1      1676848     10.38%     80.35% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2       972089      6.02%     86.36% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3       580526      3.59%     89.96% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4       505482      3.13%     93.09% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5       417473      2.58%     95.67% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6       286252      1.77%     97.44% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7       171818      1.06%     98.51% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8       241297      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total     16155181                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.886525                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses       490972                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads       981256                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses       410298                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes       569040                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads       391228                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores       331146                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads      3138573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores      2420214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads      16552851                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes       188121                       # number of misc regfile writes
system.switch_cpus06.numCycles               16155788                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.rename.BlockCycles       2793928                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps     12556131                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents       301474                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles        1143614                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents      5080924                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents         3343                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups     23255321                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts     14540751                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands     14841064                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles         2008907                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents       759453                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles        36609                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles      6202592                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps        2284788                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups     17749971                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles      3969527                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts        57213                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts         3010856                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts        56178                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups       327526                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads           29378525                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes          29128240                       # The number of ROB writes
system.switch_cpus06.timesIdled                    20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads         273594                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes        136742                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    93.979660                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits       1057071                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups      1124787                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect        37866                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted      2223871                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits        15062                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups        19981                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses         4919                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups       2577602                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS        115788                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads         3930909                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes        3842016                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts        36322                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches          2047093                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events       885946                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls        50956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts      2073089                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts     10192323                       # Number of instructions committed
system.switch_cpus07.commit.committedOps     12304463                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples     15862184                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.775711                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.064350                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0     12951359     81.65%     81.65% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1       861832      5.43%     87.08% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2       398441      2.51%     89.59% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3       198772      1.25%     90.85% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4       180687      1.14%     91.99% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5       186799      1.18%     93.16% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6        83314      0.53%     93.69% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7       115034      0.73%     94.41% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8       885946      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total     15862184                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls        90461                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts        11156218                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads             2675898                       # Number of loads committed
system.switch_cpus07.commit.membars             70373                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu      7300712     59.33%     59.33% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult       306115      2.49%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv          162      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead      2675898     21.75%     83.57% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite      2021576     16.43%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total     12304463                       # Class of committed instruction
system.switch_cpus07.commit.refs              4697474                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts          398751                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts          10192323                       # Number of Instructions Simulated
system.switch_cpus07.committedOps            12304463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.585025                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.585025                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles     12932012                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred         1549                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved      1000682                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts     14731988                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles         935442                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles         1717256                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles        36674                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts        11418                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles       533199                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches           2577602                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines         1768588                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles            14318608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes         8913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.Insts             12966973                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.SquashCycles         76436                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.159554                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles      1797760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches      1187921                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.802656                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples     16154586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.970169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.321533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0       13055462     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1         428940      2.66%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2         327435      2.03%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3         434815      2.69%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4         244439      1.51%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5         122436      0.76%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6         264242      1.64%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7         105493      0.65%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8        1171324      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total     16154586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts        38158                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches        2226470                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.882963                       # Inst execution rate
system.switch_cpus07.iew.exec_refs            5715777                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores          2230865                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles        400845                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts      3098770                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts        56851                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts         6618                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts      2409420                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts     14365869                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts      3484912                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts        35726                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts     14264351                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents         6806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents      2086959                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles        36674                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles      2104156                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked         3566                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads       250178                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads       519077                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads       422839                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores       387820                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect        25598                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect        12560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers        14323124                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count            13705495                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.544829                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers         7803660                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.848370                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent             13712018                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads       17212943                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes       9958032                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.630905                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.630905                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu      8225036     57.52%     57.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult       341011      2.38%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv          162      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead      3494724     24.44%     84.34% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite      2239144     15.66%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total     14300077                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt            343747                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.024038                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu         38429     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult         1877      0.55%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead       183787     53.47%     65.19% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite       119654     34.81%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses     14166470                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads     44148904                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses     13306186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes     15879588                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded         14308657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued        14300077                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded        57212                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined      2061267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued         4438                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved         6256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined      1245869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples     16154586                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.885202                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.774784                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0     11317763     70.06%     70.06% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1      1677744     10.39%     80.44% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2       962133      5.96%     86.40% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3       576868      3.57%     89.97% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4       497066      3.08%     93.05% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5       414164      2.56%     95.61% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6       293846      1.82%     97.43% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7       174713      1.08%     98.51% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8       240289      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total     16154586                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.885175                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses       477354                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads       954021                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses       399309                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes       547949                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads       376920                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores       326287                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads      3098770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores      2409420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads      16418279                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes       204506                       # number of misc regfile writes
system.switch_cpus07.numCycles               16155088                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles                700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles       2699648                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps     12610821                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents       283499                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles        1151562                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents      4809438                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents         2649                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups     23153210                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts     14507867                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands     14807163                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles         2020809                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents       726023                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles        36674                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles      5889920                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps        2196203                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups     17684554                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles      4355970                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts        62011                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts         2941045                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts        60871                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups       316987                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads           29352399                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes          29047794                       # The number of ROB writes
system.switch_cpus07.timesIdled                    21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads         266248                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes        133148                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    93.588246                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits       1062571                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups      1135368                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect        38760                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted      2233920                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits        15100                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups        20579                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses         5479                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups       2590657                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS        115763                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads         3942360                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes        3851076                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts        37203                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches          2048632                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events       886604                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls        52348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts      2112098                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts     10206653                       # Number of instructions committed
system.switch_cpus08.commit.committedOps     12315143                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples     15857393                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.776618                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.065155                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0     12940586     81.61%     81.61% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1       867432      5.47%     87.08% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2       398881      2.52%     89.59% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3       197388      1.24%     90.84% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4       181063      1.14%     91.98% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5       186994      1.18%     93.16% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6        83384      0.53%     93.68% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7       115061      0.73%     94.41% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8       886604      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total     15857393                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls        90198                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts        11163853                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads             2675966                       # Number of loads committed
system.switch_cpus08.commit.membars             73776                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu      7311375     59.37%     59.37% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult       304225      2.47%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv          190      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     61.84% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead      2675966     21.73%     83.57% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite      2023387     16.43%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total     12315143                       # Class of committed instruction
system.switch_cpus08.commit.refs              4699353                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts          398361                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts          10206653                       # Number of Instructions Simulated
system.switch_cpus08.committedOps            12315143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.582866                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.582866                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles     12916813                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred         1566                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved      1006086                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts     14791358                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles         940282                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles         1727510                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles        37556                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts        11457                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles       532983                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches           2590657                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines         1777766                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles            14308535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes         9152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts             13039107                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles         78226                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.160355                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles      1807487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches      1193434                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.807087                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples     16155147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.974731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.325899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0       13041643     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1         430291      2.66%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2         328595      2.03%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3         436987      2.70%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4         246424      1.53%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5         123313      0.76%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6         265407      1.64%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7         106115      0.66%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8        1176372      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total     16155147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts        39055                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches        2230947                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.885309                       # Inst execution rate
system.switch_cpus08.iew.exec_refs            5730622                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores          2235311                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles        407658                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts      3107751                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts        58440                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts         7569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts      2417086                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts     14414803                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts      3495311                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts        37490                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts     14302852                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents         7102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents      2046058                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles        37556                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles      2063713                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked         3666                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads       249954                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads       523548                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads       431777                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores       393699                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect        26075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect        12980                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers        14350899                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count            13738352                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.545016                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers         7821471                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.850368                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent             13745290                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads       17254732                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes       9982762                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.631765                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.631765                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu      8250803     57.54%     57.54% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult       339748      2.37%     59.90% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv          190      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     59.91% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead      3505819     24.45%     84.35% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite      2243783     15.65%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total     14340343                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt            345465                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.024090                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu         38592     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult         1798      0.52%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead       184403     53.38%     65.07% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite       120672     34.93%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses     14205481                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads     44226007                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses     13339350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes     15965706                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded         14355957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued        14340343                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded        58846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined      2099640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued         4552                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved         6498                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined      1273692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples     16155147                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.887664                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.776187                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0     11306259     69.99%     69.99% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1      1678598     10.39%     80.38% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2       963822      5.97%     86.34% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3       581117      3.60%     89.94% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4       500503      3.10%     93.04% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5       415987      2.57%     95.61% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6       294415      1.82%     97.43% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7       173255      1.07%     98.51% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8       241191      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total     16155147                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.887630                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses       480327                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads       959842                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses       399002                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes       549181                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads       382876                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores       330997                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads      3107751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores      2417086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads      16461940                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes       210314                       # number of misc regfile writes
system.switch_cpus08.numCycles               16155769                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles                 19                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles       2675742                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps     12622956                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents       282721                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles        1157067                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents      4748384                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents         2972                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups     23236938                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts     14561291                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands     14864280                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles         2029613                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents       718434                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles        37556                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles      5822696                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps        2241299                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups     17746555                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles      4432468                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts        63731                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts         2945659                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts        62614                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups       317383                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads           29396860                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes          29152393                       # The number of ROB writes
system.switch_cpus08.timesIdled                    19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads         266046                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes        133016                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    93.630860                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits       1052850                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups      1124469                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect        38246                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted      2219158                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits        14699                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups        19790                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses         5091                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups       2571785                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS        115412                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads         3891867                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes        3812016                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts        36692                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches          2028741                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events       878811                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls        51273                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts      2128500                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts     10110724                       # Number of instructions committed
system.switch_cpus09.commit.committedOps     12202359                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples     15856380                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.769555                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.056940                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0     12967286     81.78%     81.78% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1       855889      5.40%     87.18% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2       398460      2.51%     89.69% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3       195207      1.23%     90.92% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4       178699      1.13%     92.05% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5       185946      1.17%     93.22% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6        83659      0.53%     93.75% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7       112423      0.71%     94.46% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8       878811      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total     15856380                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls        89400                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts        11067101                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads             2656105                       # Number of loads committed
system.switch_cpus09.commit.membars             71865                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu      7236942     59.31%     59.31% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult       303621      2.49%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv          188      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead      2656105     21.77%     83.56% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite      2005503     16.44%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total     12202359                       # Class of committed instruction
system.switch_cpus09.commit.refs              4661608                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts          395280                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts          10110724                       # Number of Instructions Simulated
system.switch_cpus09.committedOps            12202359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.597882                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.597882                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles     12952044                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred         1559                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved       996237                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts     14687085                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles         926731                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles         1704817                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles        37017                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts        11420                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles       534591                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches           2571785                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines         1762747                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles            14324239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes         8885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts             12953065                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles         77142                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.159187                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles      1792380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches      1182961                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.801762                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples     16155202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.968521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.320332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0       13063734     80.86%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1         427011      2.64%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2         325920      2.02%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3         433027      2.68%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4         243110      1.50%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5         122765      0.76%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6         264358      1.64%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7         105910      0.66%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8        1169367      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total     16155202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts        38528                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches        2210640                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.878292                       # Inst execution rate
system.switch_cpus09.iew.exec_refs            5692544                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores          2218303                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles        422072                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts      3095253                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts        57134                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts         7091                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts      2399740                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts     14318732                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts      3474241                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts        36184                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts     14189468                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents         7739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents      2106913                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles        37017                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles      2124949                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked         3704                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads       248177                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation          441                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads       518755                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads       439126                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores       394218                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents          441                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect        25893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect        12635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers        14238826                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count            13629414                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.545272                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers         7764030                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.843626                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent             13636198                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads       17128575                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes       9909049                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.625828                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.625828                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu      8174429     57.46%     57.46% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult       340057      2.39%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv          188      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     59.85% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead      3484499     24.49%     84.35% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite      2226479     15.65%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total     14225652                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt            341538                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.024009                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu         38225     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult         1949      0.57%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead       182037     53.30%     65.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite       119327     34.94%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses     14091856                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads     44002642                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses     13233534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes     15887683                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded         14261189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued        14225652                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded        57543                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined      2116250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued         4506                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved         6269                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined      1298404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples     16155202                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.880562                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.769104                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0     11331835     70.14%     70.14% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1      1677852     10.39%     80.53% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2       960394      5.94%     86.47% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3       574518      3.56%     90.03% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4       499590      3.09%     93.12% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5       411281      2.55%     95.67% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6       288498      1.79%     97.45% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7       172167      1.07%     98.52% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8       239067      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total     16155202                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.880532                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses       475334                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads       949908                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses       395880                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes       547714                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads       378211                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores       328331                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads      3095253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores      2399740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads      16335443                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes       205783                       # number of misc regfile writes
system.switch_cpus09.numCycles               16155747                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles                 41                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles       2759244                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps     12503132                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents       286506                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles        1142811                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents      4833539                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents         3036                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups     23071996                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts     14460465                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands     14759171                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles         2009340                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents       706451                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles        37017                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles      5897508                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps        2255905                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups     17634728                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles      4309278                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts        62290                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts         2943312                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts        61251                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups       315610                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads           29307466                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes          28960807                       # The number of ROB writes
system.switch_cpus09.timesIdled                    21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads         263954                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes        131962                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    93.467737                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits       1054589                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups      1128292                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect        37578                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted      2221472                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits        14397                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups        19749                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses         5352                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups       2570140                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS        115926                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted           96                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads         3906975                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes        3828141                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts        36123                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches          2030493                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events       884704                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls        48607                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts      2148547                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts     10137978                       # Number of instructions committed
system.switch_cpus10.commit.committedOps     12247629                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples     15854846                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.772485                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.062461                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0     12968656     81.80%     81.80% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1       846763      5.34%     87.14% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2       396414      2.50%     89.64% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3       196144      1.24%     90.87% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4       179523      1.13%     92.01% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5       186474      1.18%     93.18% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6        81664      0.52%     93.70% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7       114504      0.72%     94.42% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8       884704      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total     15854846                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls        89772                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts        11111188                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads             2677822                       # Number of loads committed
system.switch_cpus10.commit.membars             67675                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu      7244355     59.15%     59.15% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult       309722      2.53%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv          158      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead      2677822     21.86%     83.54% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite      2015572     16.46%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total     12247629                       # Class of committed instruction
system.switch_cpus10.commit.refs              4693394                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts          402297                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts          10137978                       # Number of Instructions Simulated
system.switch_cpus10.committedOps            12247629                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.593581                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.593581                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles     12944708                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred         1460                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved       999178                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts     14745611                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles         926605                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles         1708956                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles        36441                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts        10714                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles       538393                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches           2570140                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines         1762989                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles            14325187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes         8684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts             12974884                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles         75792                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.159086                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles      1792006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches      1184912                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.803116                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples     16155104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.971170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.323280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0       13055767     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1         427460      2.65%     83.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2         326081      2.02%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3         437749      2.71%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4         243509      1.51%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5         119267      0.74%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6         265241      1.64%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7         105577      0.65%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8        1174453      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total     16155104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts        37849                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches        2214352                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.882831                       # Inst execution rate
system.switch_cpus10.iew.exec_refs            5741650                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores          2230944                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles        426292                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts      3122822                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts        54267                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts         6744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts      2412757                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts     14383339                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts      3510706                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts        35531                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts     14262737                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents         7910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents      2099026                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles        36441                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles      2117377                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked         3538                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads       250753                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads       529203                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads       444978                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores       397166                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect        25547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect        12302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers        14344697                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count            13692768                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.544967                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers         7817382                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.847551                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent             13699275                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads       17227927                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes       9959945                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.627518                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.627518                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu      8191346     57.29%     57.29% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult       347195      2.43%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv          158      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead      3520693     24.62%     84.34% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite      2238876     15.66%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total     14298268                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt            341906                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.023912                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu         37927     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult         1876      0.55%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead       183393     53.64%     65.28% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite       118710     34.72%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses     14156314                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads     44130807                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses     13289806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes     15959661                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded         14328704                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued        14298268                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded        54635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined      2135587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued         4295                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved         6027                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined      1305183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples     16155104                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.885062                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.773290                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0     11316893     70.05%     70.05% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1      1674820     10.37%     80.42% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2       963948      5.97%     86.39% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3       578940      3.58%     89.97% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4       500274      3.10%     93.07% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5       415724      2.57%     95.64% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6       291983      1.81%     97.45% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7       173058      1.07%     98.52% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8       239464      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total     16155104                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.885030                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses       483860                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads       967034                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses       402962                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes       559669                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads       385170                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores       328362                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads      3122822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores      2412757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads      16473868                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes       195298                       # number of misc regfile writes
system.switch_cpus10.numCycles               16155685                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles                103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles       2747268                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps     12547448                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents       292235                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles        1144567                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents      4942824                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents         3482                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups     23197046                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts     14523218                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands     14822213                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles         2014992                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents       761066                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles        36441                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles      6060282                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps        2274631                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups     17721538                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles      4151551                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts        59198                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts         2974460                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts        58070                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups       321926                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads           29365421                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes          29092861                       # The number of ROB writes
system.switch_cpus10.timesIdled                    20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads         268677                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes        134322                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    93.956915                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits       1052682                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups      1120388                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect        38139                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted      2220187                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits        14819                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups        20188                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses         5369                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups       2575410                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS        115414                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted          104                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads         3896040                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes        3815646                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts        36553                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches          2035561                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events       879242                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls        52441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts      2104978                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts     10136242                       # Number of instructions committed
system.switch_cpus11.commit.committedOps     12228769                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples     15859554                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.771066                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.057973                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0     12961829     81.73%     81.73% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1       859760      5.42%     87.15% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2       399346      2.52%     89.67% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3       195390      1.23%     90.90% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4       178416      1.12%     92.02% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5       187743      1.18%     93.21% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6        86964      0.55%     93.76% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7       110864      0.70%     94.46% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8       879242      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total     15859554                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls        89653                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts        11089862                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads             2656800                       # Number of loads committed
system.switch_cpus11.commit.membars             73412                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu      7260881     59.38%     59.38% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult       302831      2.48%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv          184      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead      2656800     21.73%     83.58% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite      2008073     16.42%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total     12228769                       # Class of committed instruction
system.switch_cpus11.commit.refs              4664873                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts          393984                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts          10136242                       # Number of Instructions Simulated
system.switch_cpus11.committedOps            12228769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.593864                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.593864                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles     12941275                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred         1590                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved       996124                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts     14690474                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles         931785                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles         1722580                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles        36865                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts        11686                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles       522832                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches           2575410                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines         1762790                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles            14324501                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes         8880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts             12961027                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles         76902                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.159411                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles      1792375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches      1182915                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.802253                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples     16155339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.968838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.321024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0       13066315     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1         423997      2.62%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2         324605      2.01%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3         433079      2.68%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4         244168      1.51%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5         123018      0.76%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6         263289      1.63%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7         106985      0.66%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8        1169883      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total     16155339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts        38410                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches        2214521                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.878441                       # Inst execution rate
system.switch_cpus11.iew.exec_refs            5684283                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores          2219217                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles        410959                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts      3091114                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts        58223                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts         6751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts      2398019                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts     14321814                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts      3465066                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts        35982                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts     14191908                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents         7272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents      2088198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles        36865                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles      2106014                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked         3701                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads       247893                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads       513345                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads       434295                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores       389937                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect        25949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect        12461                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers        14228010                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count            13638012                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.545677                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers         7763902                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.844156                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent             13644902                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads       17131319                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes       9913373                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.627406                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.627406                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu      8186134     57.54%     57.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult       338922      2.38%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv          184      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     59.92% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead      3475504     24.43%     84.35% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite      2227148     15.65%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total     14227892                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt            343325                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.024130                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu         38826     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult         2004      0.58%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead       181515     52.87%     64.76% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite       120980     35.24%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses     14096595                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads     44010439                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses     13243375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes     15871545                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded         14263195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued        14227892                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded        58619                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined      2092974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued         4466                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved         6178                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined      1285315                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples     16155339                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.880693                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.771322                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0     11343081     70.21%     70.21% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1      1670242     10.34%     80.55% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2       954312      5.91%     86.46% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3       575165      3.56%     90.02% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4       495493      3.07%     93.09% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5       412278      2.55%     95.64% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6       292378      1.81%     97.45% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7       173219      1.07%     98.52% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8       239171      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total     16155339                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.880668                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses       474622                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads       948473                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses       394637                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes       543652                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads       375771                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores       320778                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads      3091114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores      2398019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads      16329581                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes       210434                       # number of misc regfile writes
system.switch_cpus11.numCycles               16155788                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.rename.BlockCycles       2720463                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps     12533026                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents       279953                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles        1145895                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents      4727894                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents         3501                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups     23065307                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts     14461811                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands     14761492                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles         2017459                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents       741643                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles        36865                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles      5821669                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps        2228380                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups     17635175                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles      4412986                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts        63454                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts         2909307                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts        62394                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups       313800                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads           29313097                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes          28963478                       # The number of ROB writes
system.switch_cpus11.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads         263133                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes        131538                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    94.086307                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits       1035719                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups      1100818                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect        34851                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted      2173980                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits        11171                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups        16100                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses         4929                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups       2494156                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS        114744                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads         3808494                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes        3751686                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts        33704                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches          1960197                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events       878948                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls        38676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts      2252291                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts      9900753                       # Number of instructions committed
system.switch_cpus12.commit.committedOps     12000366                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples     15847129                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.757258                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.051874                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0     13057322     82.40%     82.40% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1       794933      5.02%     87.41% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2       385206      2.43%     89.84% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3       187074      1.18%     91.02% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4       175625      1.11%     92.13% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5       182628      1.15%     93.28% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6        71176      0.45%     93.73% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7       114217      0.72%     94.45% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8       878948      5.55%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total     15847129                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls        87048                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts        10904523                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads             2679869                       # Number of loads committed
system.switch_cpus12.commit.membars             55204                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu      7007602     58.39%     58.39% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult       323347      2.69%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv          144      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     61.09% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead      2679869     22.33%     83.42% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite      1989404     16.58%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total     12000366                       # Class of committed instruction
system.switch_cpus12.commit.refs              4669273                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts          418506                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts           9900753                       # Number of Instructions Simulated
system.switch_cpus12.committedOps            12000366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.631762                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.631762                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles     13038039                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred         1152                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved       982408                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts     14569644                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles         883003                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles         1635564                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles        33996                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts         8300                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles       564499                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches           2494156                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines         1721994                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles            14370478                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes         7573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts             12769161                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles         70286                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.154383                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles      1749464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches      1161634                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.790382                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples     16155102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.958627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.312154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0       13095115     81.06%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1         424484      2.63%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2         321001      1.99%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3         441632      2.73%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4         235336      1.46%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5         104652      0.65%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6         263862      1.63%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7         104608      0.65%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8        1164412      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total     16155102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts        35152                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches        2147654                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.873360                       # Inst execution rate
system.switch_cpus12.iew.exec_refs            5784713                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores          2213601                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles        472275                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts      3162428                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts        43170                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts         6551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts      2399741                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts     14238063                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts      3571112                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts        31424                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts     14109718                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents        10524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents      2288897                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles        33996                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles      2309543                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked         3160                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads       252298                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads       565894                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads       482559                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores       410337                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect        24006                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect        11146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers        14296211                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count            13503405                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.544209                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers         7780132                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.835830                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent             13509416                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads       17098415                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes       9848364                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.612834                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.612834                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu      7974262     56.39%     56.39% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult       365838      2.59%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv          144      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     58.98% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead      3580762     25.32%     84.30% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite      2220136     15.70%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total     14141142                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt            330058                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.023340                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu         33546     10.16%     10.16% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult         2085      0.63%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%     10.80% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead       184294     55.84%     66.63% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite       110133     33.37%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses     13969747                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads     43768993                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses     13084180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes     15878540                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded         14194588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued        14141142                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded        43475                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined      2237697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued         3887                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved         4799                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined      1407782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples     16155102                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.875336                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.759301                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0     11337216     70.18%     70.18% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1      1673785     10.36%     80.54% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2       975238      6.04%     86.57% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3       571843      3.54%     90.11% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4       504330      3.12%     93.24% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5       411107      2.54%     95.78% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6       276734      1.71%     97.49% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7       170699      1.06%     98.55% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8       234150      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total     16155102                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.875305                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses       501453                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads      1002338                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses       419225                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes       597620                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads       407629                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores       334820                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads      3162428                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores      2399741                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads      16516909                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes       155393                       # number of misc regfile writes
system.switch_cpus12.numCycles               16155674                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles                114                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles       3036653                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps     12279449                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents       328494                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles        1105465                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents      5484640                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents         3727                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups     23053353                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts     14365546                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands     14657416                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles         1960342                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents       893377                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles        33996                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles      6745079                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps        2377964                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups     17585746                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles      3273566                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts        47088                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts         3082166                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts        46188                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups       340055                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads           29220214                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes          28813421                       # The number of ROB writes
system.switch_cpus12.timesIdled                    19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads         279503                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes        139759                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    93.574806                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits       1058929                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups      1131639                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect        38579                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted      2218569                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits        14776                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups        19740                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses         4964                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups       2573402                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS        114827                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads         3913731                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes        3829479                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts        37065                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches          2038616                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events       884003                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls        52330                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts      2069208                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts     10186453                       # Number of instructions committed
system.switch_cpus13.commit.committedOps     12291297                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples     15862613                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.774860                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.062411                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0     12948991     81.63%     81.63% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1       866469      5.46%     87.09% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2       399369      2.52%     89.61% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3       197076      1.24%     90.85% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4       182048      1.15%     92.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5       187426      1.18%     93.18% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6        83101      0.52%     93.71% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7       114130      0.72%     94.43% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8       884003      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total     15862613                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls        89735                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts        11147128                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads             2675610                       # Number of loads committed
system.switch_cpus13.commit.membars             75923                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu      7288606     59.30%     59.30% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult       302544      2.46%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv          200      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead      2675610     21.77%     83.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite      2024337     16.47%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total     12291297                       # Class of committed instruction
system.switch_cpus13.commit.refs              4699947                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts          400482                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts          10186453                       # Number of Instructions Simulated
system.switch_cpus13.committedOps            12291297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.585999                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.585999                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles     12936825                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred         1518                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved      1001125                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts     14721586                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles         934386                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles         1711748                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles        37414                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts        11064                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles       534774                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches           2573402                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines         1769445                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles            14316867                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes         8925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts             12984132                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles         77856                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.159288                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles      1799342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches      1188532                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.803687                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples     16155149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.970605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.321894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0       13055045     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1         429471      2.66%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2         325998      2.02%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3         434080      2.69%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4         246022      1.52%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5         122620      0.76%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6         264698      1.64%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7         106539      0.66%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8        1170676      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total     16155149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts        38888                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches        2217547                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.882216                       # Inst execution rate
system.switch_cpus13.iew.exec_refs            5721731                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores          2231566                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles        405390                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts      3096751                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts        58689                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts         8660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts      2412249                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts     14348751                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts      3490165                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts        37664                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts     14252814                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents         7542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents      2076366                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles        37414                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles      2094169                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked         3452                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads       249461                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads       526482                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads       421109                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores       387888                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents          493                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect        25778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect        13110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers        14294661                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count            13686771                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.545191                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers         7793323                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.847179                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent             13693471                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads       17203356                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes       9945564                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.630517                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.630517                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu      8212501     57.47%     57.47% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult       336764      2.36%     59.82% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv          200      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     59.83% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead      3500931     24.50%     84.32% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite      2240083     15.68%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total     14290479                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt            342994                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.024002                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu         37957     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult         1806      0.53%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead       183802     53.59%     65.18% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite       119429     34.82%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses     14152613                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads     44122808                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses     13285737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes     15858421                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded         14289654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued        14290479                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded        59097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined      2057323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued         4620                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved         6767                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined      1245673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples     16155149                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.884577                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.772941                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0     11316100     70.05%     70.05% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1      1677130     10.38%     80.43% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2       965084      5.97%     86.40% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3       580004      3.59%     89.99% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4       500691      3.10%     93.09% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5       411949      2.55%     95.64% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6       289672      1.79%     97.43% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7       173524      1.07%     98.51% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8       240995      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total     16155149                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.884547                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses       480860                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads       960912                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses       401034                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes       548118                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads       379199                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores       330314                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads      3096751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores      2412249                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads      16425942                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes       210447                       # number of misc regfile writes
system.switch_cpus13.numCycles               16155704                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles                 84                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles       2700955                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps     12592345                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents       283275                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles        1150632                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents      4751635                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents         3465                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups     23126347                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts     14490997                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands     14788355                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles         2016731                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents       714644                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles        37414                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles      5820240                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps        2195874                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups     17671929                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles      4429174                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts        63879                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts         2935841                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts        62844                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups       317672                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads           29338127                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes          29013835                       # The number of ROB writes
system.switch_cpus13.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads         267369                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes        133739                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    93.762402                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits       1057969                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups      1128351                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect        38189                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted      2218853                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits        13487                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups        19044                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses         5557                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups       2563167                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS        115581                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads         3899445                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes        3816171                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts        36782                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches          2012165                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events       880113                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls        47503                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts      2206989                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts     10075824                       # Number of instructions committed
system.switch_cpus14.commit.committedOps     12170227                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples     15848360                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.767917                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.056725                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0     12974853     81.87%     81.87% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1       847568      5.35%     87.22% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2       396169      2.50%     89.72% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3       192474      1.21%     90.93% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4       177868      1.12%     92.05% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5       186490      1.18%     93.23% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6        81702      0.52%     93.75% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7       111123      0.70%     94.45% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8       880113      5.55%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total     15848360                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls        88473                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts        11038255                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads             2670734                       # Number of loads committed
system.switch_cpus14.commit.membars             68643                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu      7186007     59.05%     59.05% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult       310513      2.55%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv          184      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead      2670734     21.94%     83.54% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite      2002789     16.46%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total     12170227                       # Class of committed instruction
system.switch_cpus14.commit.refs              4673523                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts          404130                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts          10075824                       # Number of Instructions Simulated
system.switch_cpus14.committedOps            12170227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.603387                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.603387                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles     12945197                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred         1415                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved      1001254                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts     14731707                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles         925114                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles         1705637                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles        37129                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts        10291                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles       542010                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches           2563167                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines         1765796                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles            14321008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes         8451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts             12988436                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles         77072                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.158657                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles      1795533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches      1187037                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.803966                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples     16155089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.971720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.323537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0       13049717     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1         431424      2.67%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2         328568      2.03%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3         439502      2.72%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4         241798      1.50%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5         117005      0.72%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6         264873      1.64%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7         107914      0.67%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8        1174288      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total     16155089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts        38581                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches        2197663                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.879908                       # Inst execution rate
system.switch_cpus14.iew.exec_refs            5739633                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores          2221784                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles        449523                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts      3134156                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts        52989                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts         8344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts      2406325                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts     14364024                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts      3517849                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts        36406                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts     14215300                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents         9035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents      2148514                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles        37129                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles      2168154                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked         3576                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads       249780                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation          465                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads       535108                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads       463389                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores       403512                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents          465                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect        26036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect        12545                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers        14308959                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count            13638159                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.545163                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers         7800708                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.844183                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent             13645123                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads       17176625                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes       9923497                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.623680                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.623680                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu      8143706     57.14%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult       349821      2.45%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv          184      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead      3528756     24.76%     84.36% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite      2229239     15.64%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total     14251706                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt            337907                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.023710                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu         37126     10.99%     10.99% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult         2117      0.63%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead       181279     53.65%     65.26% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite       117385     34.74%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses     14103586                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads     44029284                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses     13233420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes     15988269                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded         14310647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued        14251706                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded        53377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined      2193658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued         4213                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved         5874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined      1372333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples     16155089                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.882181                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.767606                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0     11310554     70.01%     70.01% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1      1687798     10.45%     80.46% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2       967636      5.99%     86.45% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3       578653      3.58%     90.03% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4       502162      3.11%     93.14% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5       413224      2.56%     95.70% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6       285724      1.77%     97.47% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7       171139      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8       238199      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total     16155089                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.882161                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses       486027                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads       971337                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses       404739                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes       569852                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads       390537                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores       334457                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads      3134156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores      2406325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads      16454334                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes       191083                       # number of misc regfile writes
system.switch_cpus14.numCycles               16155448                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles                340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles       2840544                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps     12470997                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents       303236                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles        1143841                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents      5034388                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents         3859                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups     23206481                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts     14505048                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands     14812500                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles         2013619                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents       802843                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles        37129                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles      6198232                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps        2341364                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups     17703318                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles      3921722                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts        57869                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts         2989076                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts        56825                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups       326213                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads           29344397                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes          29061424                       # The number of ROB writes
system.switch_cpus14.timesIdled                    20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads         269829                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes        134991                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    94.094570                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits       1049337                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups      1115194                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect        37915                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted      2203076                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits        13810                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups        19172                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses         5362                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups       2548882                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS        114675                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted           95                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads         3871233                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes        3791898                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts        36448                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches          2008041                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events       875381                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls        48593                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts      2147247                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts     10038494                       # Number of instructions committed
system.switch_cpus15.commit.committedOps     12123164                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples     15854947                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.764630                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.052507                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0     12990797     81.94%     81.94% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1       845698      5.33%     87.27% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2       394862      2.49%     89.76% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3       191813      1.21%     90.97% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4       177466      1.12%     92.09% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5       185458      1.17%     93.26% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6        82203      0.52%     93.78% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7       111269      0.70%     94.48% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8       875381      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total     15854947                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls        88497                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts        10996171                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads             2652101                       # Number of loads committed
system.switch_cpus15.commit.membars             69070                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu      7169519     59.14%     59.14% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult       306081      2.52%     61.66% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv          184      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead      2652101     21.88%     83.54% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite      1995279     16.46%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total     12123164                       # Class of committed instruction
system.switch_cpus15.commit.refs              4647380                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts          399288                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts          10038494                       # Number of Instructions Simulated
system.switch_cpus15.committedOps            12123164                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.609339                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.609339                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles     12969505                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred         1473                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved       992703                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts     14623653                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles         919184                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles         1691619                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles        36794                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts        10756                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles       537818                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches           2548882                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines         1753564                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles            14333446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes         8506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus15.fetch.Insts             12889828                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus15.fetch.SquashCycles         76522                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.157773                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles      1783202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches      1177822                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.797868                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples     16154921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.964345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.316226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0       13074819     80.93%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1         426655      2.64%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2         325247      2.01%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3         434326      2.69%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4         241102      1.49%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5         118682      0.73%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6         263082      1.63%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7         105580      0.65%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8        1165428      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total     16154921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts        38245                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches        2189400                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.874348                       # Inst execution rate
system.switch_cpus15.iew.exec_refs            5690674                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores          2209084                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles        428072                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts      3099155                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts        54296                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts         7615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts      2392156                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts     14257862                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts      3481590                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts        36215                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts     14125399                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents         8276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents      2125403                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles        36794                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles      2144170                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked         3581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads       248012                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads       526528                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads       447021                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores       396849                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents          462                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect        25502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect        12743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers        14197047                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count            13557481                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.545245                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers         7740865                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.839195                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent             13564560                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads       17061885                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes       9862261                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.621373                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.621373                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu      8108712     57.26%     57.26% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult       343474      2.43%     59.68% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv          184      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead      3492440     24.66%     84.35% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite      2216805     15.65%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total     14161615                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt            336991                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.023796                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu         37013     10.98%     10.98% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult         1963      0.58%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead       180382     53.53%     65.09% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite       117633     34.91%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses     14018800                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads     43860625                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses     13157527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes     15834960                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded         14203177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued        14161615                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded        54685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined      2134555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued         4374                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved         6092                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined      1323475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples     16154921                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.876613                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.763372                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0     11340659     70.20%     70.20% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1      1677854     10.39%     80.59% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2       962621      5.96%     86.54% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3       572777      3.55%     90.09% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4       498050      3.08%     93.17% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5       411832      2.55%     95.72% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6       285257      1.77%     97.49% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7       169682      1.05%     98.54% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8       236189      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total     16154921                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.876590                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses       479806                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads       958890                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses       399954                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes       557885                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads       384618                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores       328488                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads      3099155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores      2392156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads      16321211                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes       195164                       # number of misc regfile writes
system.switch_cpus15.numCycles               16155342                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles                446                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles       2795326                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps     12421133                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents       294426                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles        1136768                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents      4901750                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents         3394                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups     23007606                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts     14396652                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands     14696057                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles         1997050                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents       815426                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles        36794                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles      6074841                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps        2274782                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups     17567761                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles      4114141                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts        59242                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts         2963748                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts        58141                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups       320616                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads           29248802                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes          28841080                       # The number of ROB writes
system.switch_cpus15.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads         266661                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes        133351                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    94.010391                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits       1056140                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups      1123429                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect        37998                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted      2230356                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits        15103                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups        20101                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses         4998                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups       2585495                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS        116118                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads         3921765                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes        3840297                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts        36423                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches          2047863                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events       884565                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls        51645                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts      2106389                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts     10186633                       # Number of instructions committed
system.switch_cpus16.commit.committedOps     12295355                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples     15858524                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.775315                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.063382                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0     12948553     81.65%     81.65% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1       862085      5.44%     87.09% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2       399706      2.52%     89.61% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3       196777      1.24%     90.85% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4       177095      1.12%     91.96% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5       190304      1.20%     93.16% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6        88966      0.56%     93.73% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7       110473      0.70%     94.42% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8       884565      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total     15858524                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls        90451                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts        11150169                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads             2671634                       # Number of loads committed
system.switch_cpus16.commit.membars             70813                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu      7299185     59.37%     59.37% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult       305708      2.49%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv          176      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     61.85% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead      2671634     21.73%     83.58% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite      2018652     16.42%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total     12295355                       # Class of committed instruction
system.switch_cpus16.commit.refs              4690286                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts          396516                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts          10186633                       # Number of Instructions Simulated
system.switch_cpus16.committedOps            12295355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.585941                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.585941                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles     12930780                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred         1583                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved       999828                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts     14758536                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles         934303                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles         1723374                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles        36746                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts        11681                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles       529585                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches           2585495                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines         1768440                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles            14318445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes         8971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts             12997364                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles         76642                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.160039                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles      1798012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches      1187361                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.804522                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples     16154790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.972295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.324360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0       13054166     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1         426242      2.64%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2         325373      2.01%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3         435206      2.69%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4         244898      1.52%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5         123404      0.76%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6         265304      1.64%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7         105391      0.65%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8        1174806      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total     16154790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts        38279                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches        2228641                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   9                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.883249                       # Inst execution rate
system.switch_cpus16.iew.exec_refs            5712691                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores          2231309                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles        399651                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts      3103912                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts        57420                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts         6220                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts      2411035                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts     14389769                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts      3481382                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts        36161                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts     14269236                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents         6554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents      2077538                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles        36746                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles      2094274                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked         3689                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads       249543                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads       514633                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads       432253                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores       392359                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect        25786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect        12493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers        14317525                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count            13714578                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.545284                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers         7807123                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.848916                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent             13721874                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads       17222457                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes       9969271                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.630541                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.630541                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu      8232534     57.55%     57.55% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult       341340      2.39%     59.93% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv          176      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     59.94% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead      3492387     24.41%     84.35% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite      2238960     15.65%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total     14305397                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt            343379                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.024003                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu         38310     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult         1874      0.55%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead       182158     53.05%     64.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite       121037     35.25%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses     14172808                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads     44162189                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses     13317488                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes     15937484                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded         14331982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued        14305397                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded        57778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined      2094301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued         4458                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved         6133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined      1273113                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples     16154790                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.885520                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.775265                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0     11317986     70.06%     70.06% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1      1678154     10.39%     80.45% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2       959610      5.94%     86.39% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3       575015      3.56%     89.95% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4       499485      3.09%     93.04% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5       418559      2.59%     95.63% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6       292219      1.81%     97.44% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7       171167      1.06%     98.50% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8       242595      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total     16154790                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.885487                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses       475968                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads       951232                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses       397090                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes       546982                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads       382450                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores       333898                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads      3103912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores      2411035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads      16415512                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes       207273                       # number of misc regfile writes
system.switch_cpus16.numCycles               16155394                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles                394                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles       2689293                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps     12601576                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents       278844                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles        1150237                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents      4810004                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents         2889                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups     23171890                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts     14527754                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands     14824728                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles         2024160                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents       740351                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles        36746                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles      5900627                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps        2223046                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups     17712765                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles      4353723                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts        62669                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts         2928955                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts        61579                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups       315872                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads           29374702                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes          29099983                       # The number of ROB writes
system.switch_cpus16.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads         264762                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes        132408                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    95.239922                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits       1047642                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups      1100003                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect        35988                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted      2195063                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits        12024                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups        16771                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses         4747                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups       2522689                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS        114976                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads         3866451                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes        3793092                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts        34742                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches          1984823                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events       882922                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls        41598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts      2226803                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts     10003465                       # Number of instructions committed
system.switch_cpus17.commit.committedOps     12109722                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples     15848444                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     0.764095                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.056936                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0     13014878     82.12%     82.12% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1       820454      5.18%     87.30% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2       389807      2.46%     89.76% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3       190457      1.20%     90.96% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4       176489      1.11%     92.07% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5       185444      1.17%     93.24% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6        74220      0.47%     93.71% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7       113773      0.72%     94.43% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8       882922      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total     15848444                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls        87717                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts        10993175                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads             2689209                       # Number of loads committed
system.switch_cpus17.commit.membars             60640                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu      7097303     58.61%     58.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult       319738      2.64%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv          170      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead      2689209     22.21%     83.46% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite      2003302     16.54%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total     12109722                       # Class of committed instruction
system.switch_cpus17.commit.refs              4692511                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts          416841                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts          10003465                       # Number of Instructions Simulated
system.switch_cpus17.committedOps            12109722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     1.614985                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               1.614985                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles     12994239                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred         1250                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved       994272                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts     14664988                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles         901396                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles         1662319                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles        35086                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts         9068                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles       561772                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches           2522689                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines         1744097                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles            14346209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes         7863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts             12873802                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles         72664                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.156151                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles      1772269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches      1174642                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              0.796871                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples     16154822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     0.965088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.317419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0       13068841     80.90%     80.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1         430595      2.67%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2         326527      2.02%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3         441945      2.74%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4         238002      1.47%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5         108871      0.67%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6         264241      1.64%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7         106867      0.66%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8        1168933      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total     16154822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                   625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts        36282                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches        2172216                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           0.879064                       # Inst execution rate
system.switch_cpus17.iew.exec_refs            5796963                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores          2224857                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles        470055                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts      3162494                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts        46468                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts         7718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts      2408472                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts     14322586                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts      3572106                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts        34091                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts     14201666                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents        10110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents      2268707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles        35086                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles      2289238                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked         3286                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads       252440                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation          463                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads       562951                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads       473263                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores       405142                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents          463                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect        24833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect        11449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers        14365565                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count            13598267                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.544130                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers         7816732                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             0.841714                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent             13604599                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads       17186565                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes       9905466                       # number of integer regfile writes
system.switch_cpus17.ipc                     0.619201                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               0.619201                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu      8060508     56.62%     56.62% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult       360797      2.53%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv          170      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     59.16% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead      3582669     25.17%     84.32% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite      2231614     15.68%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total     14235758                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt            332957                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.023389                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu         34631     10.40%     10.40% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult         1984      0.60%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead       184389     55.38%     66.38% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite       111953     33.62%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses     14067730                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads     43961922                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses     13180710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes     15946266                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded         14275759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued        14235758                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded        46827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined      2212783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued         3939                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved         5229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined      1381277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples     16154822                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     0.881208                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.765360                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0     11308191     70.00%     70.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1      1687194     10.44%     80.44% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2       974136      6.03%     86.47% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3       579789      3.59%     90.06% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4       504406      3.12%     93.18% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5       412337      2.55%     95.74% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6       278577      1.72%     97.46% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7       171382      1.06%     98.52% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8       238810      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total     16154822                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 0.881174                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses       500985                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads      1001311                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses       417557                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes       589539                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads       405899                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores       330611                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads      3162494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores      2408472                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads      16577571                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes       167188                       # number of misc regfile writes
system.switch_cpus17.numCycles               16155447                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.quiesceCycles                341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus17.rename.BlockCycles       2988056                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps     12397979                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents       323131                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles        1124532                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents      5338150                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents         2997                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups     23180389                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts     14453755                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands     14754682                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles         1984338                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents       849944                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles        35086                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles      6556614                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps        2356639                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups     17668228                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles      3466186                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts        50719                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts         3066771                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts        49760                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups       336814                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads           29300890                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes          28979636                       # The number of ROB writes
system.switch_cpus17.timesIdled                    21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads         278413                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes        139182                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    36.182290                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits       6125750                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups     16930244                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect        28550                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted     14829331                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits       616981                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups       617613                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses          632                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups      18070291                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS        913955                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads        27512793                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes       24830835                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts        28448                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches         17746653                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events      6816162                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls      1355879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts      1615290                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts     95134378                       # Number of instructions committed
system.switch_cpus18.commit.committedOps    110979197                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples     68973216                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.609019                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.600169                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0     37577917     54.48%     54.48% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1     12675759     18.38%     72.86% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2      4450018      6.45%     79.31% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3      2139405      3.10%     82.41% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4      1606652      2.33%     84.74% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5      1270965      1.84%     86.59% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6      1379908      2.00%     88.59% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7      1056430      1.53%     90.12% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8      6816162      9.88%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total     68973216                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls       908696                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts       101713251                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads            23269978                       # Number of loads committed
system.switch_cpus18.commit.membars           1657187                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu     64823912     58.41%     58.41% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult      2581466      2.33%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead     23269978     20.97%     81.70% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite     20303841     18.30%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total    110979197                       # Class of committed instruction
system.switch_cpus18.commit.refs             43573819                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts         5056468                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts          95134378                       # Number of Instructions Simulated
system.switch_cpus18.committedOps           110979197                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.727338                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.727338                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles     49655867                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved      6067414                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts    112941913                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles        4105070                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles        10909202                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles        30322                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts          428                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles      4492047                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches          18070291                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines        11712630                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles            57425464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes         1577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.switch_cpus18.fetch.Insts             97304450                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus18.fetch.SquashCycles         60848                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.261151                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles     11736519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches      7656686                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.406239                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples     69192510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.643022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.877249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0       47947658     69.30%     69.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1        2918923      4.22%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2        1377948      1.99%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3        1995593      2.88%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4        2542642      3.67%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5        1113579      1.61%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6        1501215      2.17%     85.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7        1082159      1.56%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8        8712793     12.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total     69192510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                  2299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts        38096                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches       17859658                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.654859                       # Inst execution rate
system.switch_cpus18.iew.exec_refs           46472839                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores         20468232                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles        189667                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts     23673570                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts      1360607                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts          423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts     20674843                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts    112569003                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts     26004607                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts        19296                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts    114507681                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents        16792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents      3763624                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles        30322                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles      3769859                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads      1949970                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation         3005                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads      2477064                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads       403592                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores       371002                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents         3005                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect         4045                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect        34051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers       101794296                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count           111994290                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.593706                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers        60435912                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.618536                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent            112005957                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads      136558374                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes      78248272                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.374877                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.374877                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu     65460425     57.16%     57.16% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult      2582456      2.25%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead     26009762     22.71%     82.12% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite     20474328     17.88%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total    114526977                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt           2661201                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.023236                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu        165301      6.21%      6.21% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult         4301      0.16%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead      1236905     46.48%     52.85% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite      1254694     47.15%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses    109578355                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads    285998164                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses    106856547                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes    108503362                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded        111208395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued       114526977                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded      1360608                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined      1589806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued         1514                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved         4729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined      1363435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples     69192510                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.655193                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     2.130808                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0     32064210     46.34%     46.34% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1     11416674     16.50%     62.84% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2      6501432      9.40%     72.24% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3      4955337      7.16%     79.40% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4      5386176      7.78%     87.18% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5      3584509      5.18%     92.36% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6      2605490      3.77%     96.13% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7      1288217      1.86%     97.99% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8      1390465      2.01%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total     69192510                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.655138                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses      7609823                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads     14911015                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses      5137743                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes      5658452                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads      1844826                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores      2272461                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads     23673570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores     20674843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads     151995633                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes      5423508                       # number of misc regfile writes
system.switch_cpus18.numCycles               69194809                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles       4995385                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps    106458971                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents       761589                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles        5965108                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents      4647600                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.ROBFullEvents         1265                       # Number of times rename has blocked due to ROB full
system.switch_cpus18.rename.RenameLookups    177801863                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts    112721226                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands    108077454                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles        13500425                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents      2572651                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles        30322                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles     10872945                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps        1618459                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups    134901040                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles     33828323                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts      1666650                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts        24303027                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts      1360613                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups      3567785                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads          174751515                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes         225408547                       # The number of ROB writes
system.switch_cpus18.timesIdled                     7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads        3420413                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes       1717456                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41686                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       826269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       356645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1630880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         398331                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3444685                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate          123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       893389                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2984793                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            64170                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          65781                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          102280                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         2898                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         2898                       # Transaction distribution
system.membus.trans_dist::ReadExReq            656526                       # Transaction distribution
system.membus.trans_dist::ReadExResp           656526                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3443910                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port        86238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       119299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       205537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port       369323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port       362672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total       731995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port       354004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port       356883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total       710887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port       357850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port       358900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total       716750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port       353495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port       375397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total       728892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port       342516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port       373909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total       716425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port       344631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port       367485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total       712116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port       364101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port       348857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total       712958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port       370987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port       353438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total       724425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port       367252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port       351483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total       718735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port       356186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port       359646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total       715832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port       354343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port       383096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total       737439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port       344028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port       367990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total       712018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port       360509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port       369745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total       730254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port       370378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port       353707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total       724085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port       365755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port       348825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total       714580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port       371645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port       364409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total       736054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11750798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port      4453632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port      4473088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8926720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     18216064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     18033280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total     36249344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     17177856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     17901440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total     35079296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     17433984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     17957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total     35391872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     16974976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     19144064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total     36119040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     16273152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     18977024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total     35250176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     16497152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     18613632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total     35110784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     17729280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     17412096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total     35141376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     18168576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     17737600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total     35906176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     17963776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     17558784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total     35522560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     17506176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     18057216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total     35563392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     16938624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     19747712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total     36686336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     16441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     18592128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total     35033856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     17304192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     18923776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total     36227968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     18176640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     17740544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total     35917184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         8448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     17862528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     17488256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total     35350784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port     18340608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port     18137216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total     36477824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               580070912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           568097                       # Total snoops (count)
system.membus.snoopTraffic                   59624576                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4235579                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.867848                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.106881                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1704986     40.25%     40.25% # Request fanout histogram
system.membus.snoop_fanout::1                  586355     13.84%     54.10% # Request fanout histogram
system.membus.snoop_fanout::2                  308606      7.29%     61.38% # Request fanout histogram
system.membus.snoop_fanout::3                  202392      4.78%     66.16% # Request fanout histogram
system.membus.snoop_fanout::4                  151504      3.58%     69.74% # Request fanout histogram
system.membus.snoop_fanout::5                  121498      2.87%     72.61% # Request fanout histogram
system.membus.snoop_fanout::6                   97241      2.30%     74.90% # Request fanout histogram
system.membus.snoop_fanout::7                   77218      1.82%     76.73% # Request fanout histogram
system.membus.snoop_fanout::8                   64879      1.53%     78.26% # Request fanout histogram
system.membus.snoop_fanout::9                   67792      1.60%     79.86% # Request fanout histogram
system.membus.snoop_fanout::10                  84227      1.99%     81.85% # Request fanout histogram
system.membus.snoop_fanout::11                 116987      2.76%     84.61% # Request fanout histogram
system.membus.snoop_fanout::12                 149682      3.53%     88.14% # Request fanout histogram
system.membus.snoop_fanout::13                 167526      3.96%     92.10% # Request fanout histogram
system.membus.snoop_fanout::14                 160128      3.78%     95.88% # Request fanout histogram
system.membus.snoop_fanout::15                 111297      2.63%     98.51% # Request fanout histogram
system.membus.snoop_fanout::16                  27008      0.64%     99.14% # Request fanout histogram
system.membus.snoop_fanout::17                  12060      0.28%     99.43% # Request fanout histogram
system.membus.snoop_fanout::18                  12261      0.29%     99.72% # Request fanout histogram
system.membus.snoop_fanout::19                   7429      0.18%     99.89% # Request fanout histogram
system.membus.snoop_fanout::20                   3166      0.07%     99.97% # Request fanout histogram
system.membus.snoop_fanout::21                   1032      0.02%     99.99% # Request fanout histogram
system.membus.snoop_fanout::22                    238      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                     43      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                     18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      5      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              26                       # Request fanout histogram
system.membus.snoop_fanout::total             4235579                       # Request fanout histogram
system.membus.respLayer19.occupancy        2359782488                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer18.occupancy            595860                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            515731                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy        2364169196                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy            502585                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy        2401344737                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy            561153                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy        2368715425                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer34.occupancy            482569                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy        2389083650                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer30.occupancy            533134                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy        2388030795                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer54.occupancy            539167                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            485063                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy        2362402283                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer38.occupancy            598360                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy        2416495284                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9156883283                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9071169439                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              31.4                       # Layer utilization (%)
system.membus.respLayer51.occupancy        2407280990                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer59.occupancy        2358068584                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer26.occupancy            524995                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy        2357422463                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer22.occupancy            482884                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy        2351671444                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer42.occupancy            520998                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            627235                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy        2412645292                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2353874753                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy             608442                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          792372705                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2399819356                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             547386                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            488626                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy        2357705009                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.2                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               168                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   157249.144578                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  212601.981351                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         4685                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       781038                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            83                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  958033502319                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13051679                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    350981438                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst      1765740                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      352747178                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    350981438                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst      1765740                       # number of overall hits
system.cpu14.icache.overall_hits::total     352747178                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          188                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           56                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          188                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           56                       # number of overall misses
system.cpu14.icache.overall_misses::total          244                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst      8455780                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      8455780                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst      8455780                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      8455780                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    350981626                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst      1765796                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    352747422                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    350981626                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst      1765796                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    352747422                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000032                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000032                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 150996.071429                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 34654.836066                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 150996.071429                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 34654.836066                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            5                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            5                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           51                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           51                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      7619564                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      7619564                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      7619564                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      7619564                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 149403.215686                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 149403.215686                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 149403.215686                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 149403.215686                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    350981438                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst      1765740                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     352747178                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           56                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst      8455780                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      8455780                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    350981626                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst      1765796                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    352747422                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 150996.071429                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 34654.836066                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            5                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           51                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      7619564                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      7619564                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 149403.215686                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 149403.215686                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         137.736706                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         352747417                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             239                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1475930.615063                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952676774                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   136.253983                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst     1.482723                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.218356                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.002376                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.220732                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     13757149697                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    13757149697                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    142557262                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data      4083750                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      146641012                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    142557262                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data      4083750                       # number of overall hits
system.cpu14.dcache.overall_hits::total     146641012                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      7252328                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data       547493                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      7799821                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      7252328                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data       547493                       # number of overall misses
system.cpu14.dcache.overall_misses::total      7799821                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data  54470751243                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  54470751243                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data  54470751243                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  54470751243                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    149809590                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data      4631243                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    154440833                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    149809590                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data      4631243                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    154440833                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.048410                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.118217                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.050504                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.048410                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.118217                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.050504                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 99491.228642                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total  6983.589911                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 99491.228642                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total  6983.589911                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs        56012                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         1663                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            4825                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            60                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    11.608705                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    27.716667                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      1683967                       # number of writebacks
system.cpu14.dcache.writebacks::total         1683967                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data       292217                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       292217                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data       292217                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       292217                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data       255276                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       255276                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data       255276                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       255276                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data  26620693772                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  26620693772                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data  26620693772                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  26620693772                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.055120                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.055120                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 104282.007600                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 104282.007600                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 104282.007600                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 104282.007600                       # average overall mshr miss latency
system.cpu14.dcache.replacements              7260816                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     76306954                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data      2265479                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      78572433                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      6392398                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data       410131                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      6802529                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data  44848751212                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total  44848751212                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     82699352                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data      2675610                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     85374962                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.077297                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.153285                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.079678                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 109352.258698                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total  6592.952593                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data       197295                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       197295                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data       212836                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       212836                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data  23672388124                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  23672388124                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.079547                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 111223.609371                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 111223.609371                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66250308                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data      1818271                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     68068579                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       859930                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       137362                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       997292                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data   9622000031                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   9622000031                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67110238                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data      1955633                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     69065871                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.012814                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.070239                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.014440                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 70048.485251                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total  9648.127159                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data        94922                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        94922                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data        42440                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        42440                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data   2948305648                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   2948305648                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.021701                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.000614                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 69469.972856                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 69469.972856                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3159288                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data        45983                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      3205271                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        13181                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data         5575                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        18756                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data    275150098                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total    275150098                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3172469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data        51558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      3224027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.004155                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.108131                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.005818                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 49354.277668                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 14669.977501                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data         4093                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total         4093                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         1482                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         1482                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data     40137550                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total     40137550                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.028744                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 27083.367072                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27083.367072                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3109194                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data        43347                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      3152541                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        56766                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data         2623                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        59389                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data     55714270                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total     55714270                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3165960                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data        45970                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      3211930                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.017930                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.057059                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.018490                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 21240.667175                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total   938.124400                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data         2544                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total         2544                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data     44389366                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total     44389366                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.055340                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.000792                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17448.650157                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17448.650157                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data      4386416                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total      4386416                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data      3900400                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total      3900400                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          43.281547                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         160582540                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         7471530                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           21.492591                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952689276                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    41.526284                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data     1.755263                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.648848                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.027426                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.676274                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       168348320                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      168348320                       # Number of data accesses
system.cpu15.numPwrStateTransitions               150                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   188032.864865                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  249059.045234                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         4284                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       881255                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            74                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  958032639566                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     13914432                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    350861883                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst      1753501                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      352615384                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    350861883                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst      1753501                       # number of overall hits
system.cpu15.icache.overall_hits::total     352615384                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          188                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           63                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          188                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           63                       # number of overall misses
system.cpu15.icache.overall_misses::total          251                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      8144160                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      8144160                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      8144160                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      8144160                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    350862071                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst      1753564                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    352615635                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    350862071                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst      1753564                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    352615635                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000036                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000036                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 129272.380952                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 32446.852590                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 129272.380952                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 32446.852590                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            6                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           57                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      7223236                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      7223236                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      7223236                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      7223236                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 126723.438596                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 126723.438596                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 126723.438596                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 126723.438596                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    350861883                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst      1753501                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     352615384                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           63                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      8144160                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      8144160                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    350862071                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst      1753564                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    352615635                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 129272.380952                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 32446.852590                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      7223236                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      7223236                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 126723.438596                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 126723.438596                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         137.985523                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         352615629                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             245                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1439247.465306                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954637802                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   136.372901                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst     1.612622                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.218546                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.002584                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.221131                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     13752010010                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    13752010010                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    142862940                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data      4049225                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      146912165                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    142862940                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data      4049225                       # number of overall hits
system.cpu15.dcache.overall_hits::total     146912165                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      7277967                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data       546402                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      7824369                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      7277967                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data       546402                       # number of overall misses
system.cpu15.dcache.overall_misses::total      7824369                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data  54634016979                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  54634016979                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data  54634016979                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  54634016979                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    150140907                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data      4595627                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    154736534                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    150140907                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data      4595627                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    154736534                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.048474                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.118896                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.050566                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.048474                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.118896                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.050566                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 99988.684117                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total  6982.546066                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 99988.684117                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total  6982.546066                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs        56701                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         1794                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            4773                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            69                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    11.879531                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      1685443                       # number of writebacks
system.cpu15.dcache.writebacks::total         1685443                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data       293085                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       293085                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data       293085                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       293085                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data       253317                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       253317                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data       253317                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       253317                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data  26592576031                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  26592576031                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data  26592576031                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  26592576031                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.055121                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.001637                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.055121                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.001637                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 104977.463143                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 104977.463143                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 104977.463143                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 104977.463143                       # average overall mshr miss latency
system.cpu15.dcache.replacements              7288490                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     76529146                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data      2238949                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      78768095                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      6407541                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data       409635                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      6817176                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data  44832864854                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total  44832864854                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     82936687                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data      2648584                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     85585271                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.077258                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.154662                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.079654                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 109445.884395                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total  6576.457004                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data       198096                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       198096                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data       211539                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       211539                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data  23531663590                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  23531663590                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.079869                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 111240.308359                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 111240.308359                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66333794                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data      1810276                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     68144070                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       870426                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       136767                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1007193                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data   9801152125                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   9801152125                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67204220                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data      1947043                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     69151263                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.012952                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.070243                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.014565                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 71663.136027                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total  9731.155920                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data        94989                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        94989                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data        41778                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        41778                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data   3060912441                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3060912441                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.021457                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 73266.131481                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 73266.131481                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3124764                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data        47346                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      3172110                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13528                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data         5453                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        18981                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data    281508902                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total    281508902                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3138292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data        52799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      3191091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004311                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.103278                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.005948                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 51624.592334                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 14831.089089                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data         4065                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total         4065                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         1388                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         1388                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data     36862950                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total     36862950                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.026288                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 26558.321326                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26558.321326                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3075301                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data        44548                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      3119849                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        56224                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data         2597                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        58821                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data     55362428                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total     55362428                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3131525                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data        47145                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      3178670                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017954                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.055085                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.018505                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 21317.839045                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total   941.201748                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data         2499                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total         2499                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data     44143049                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total     44143049                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.053007                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.000786                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17664.285314                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17664.285314                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data      3321960                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total      3321960                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data      2946968                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total      2946968                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          42.840423                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         160811032                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         7495917                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           21.453150                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954650304                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    41.087463                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data     1.752960                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.641992                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.027390                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.669382                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       168602212                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      168602212                       # Number of data accesses
system.cpu16.numPwrStateTransitions               142                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   164814.300000                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  207726.659478                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         4225                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       826946                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            70                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  958035016997                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     11537001                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    350994303                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst      1768369                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      352762672                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    350994303                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst      1768369                       # number of overall hits
system.cpu16.icache.overall_hits::total     352762672                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          190                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           71                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          261                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          190                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           71                       # number of overall misses
system.cpu16.icache.overall_misses::total          261                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst     10692782                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     10692782                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst     10692782                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     10692782                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    350994493                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst      1768440                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    352762933                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    350994493                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst      1768440                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    352762933                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000040                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000040                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 150602.563380                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 40968.513410                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 150602.563380                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 40968.513410                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            5                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            5                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           66                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           66                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      9877728                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      9877728                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      9877728                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      9877728                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 149662.545455                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 149662.545455                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 149662.545455                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 149662.545455                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    350994303                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst      1768369                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     352762672                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           71                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          261                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst     10692782                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     10692782                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    350994493                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst      1768440                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    352762933                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 150602.563380                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 40968.513410                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            5                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           66                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      9877728                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      9877728                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 149662.545455                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 149662.545455                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         139.708043                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         352762928                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             256                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1377980.187500                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956598830                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   137.846710                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst     1.861333                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.220908                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.002983                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.223891                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.410256                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     13757754643                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    13757754643                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    142508089                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data      4089719                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      146597808                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    142508089                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data      4089719                       # number of overall hits
system.cpu16.dcache.overall_hits::total     146597808                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      7245338                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data       533332                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total      7778670                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      7245338                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data       533332                       # number of overall misses
system.cpu16.dcache.overall_misses::total      7778670                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data  53641774768                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total  53641774768                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data  53641774768                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total  53641774768                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    149753427                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data      4623051                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    154376478                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    149753427                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data      4623051                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    154376478                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.048382                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.115364                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.050388                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.048382                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.115364                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.050388                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 100578.579136                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total  6896.008542                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 100578.579136                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total  6896.008542                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs        53620                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         1556                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs            4884                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets            45                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    10.978706                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    34.577778                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      1681216                       # number of writebacks
system.cpu16.dcache.writebacks::total         1681216                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data       283152                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total       283152                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data       283152                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total       283152                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data       250180                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       250180                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data       250180                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       250180                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data  26232458136                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total  26232458136                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data  26232458136                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total  26232458136                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.054116                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.001621                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.054116                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.001621                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 104854.337421                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 104854.337421                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 104854.337421                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 104854.337421                       # average overall mshr miss latency
system.cpu16.dcache.replacements              7249346                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     76272764                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data      2250346                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total      78523110                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      6388006                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data       405370                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total      6793376                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data  44447576208                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total  44447576208                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     82660770                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data      2655716                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total     85316486                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.077280                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.152641                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.079626                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 109646.930478                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total  6542.781705                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data       194945                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total       194945                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data       210425                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total       210425                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data  23335038334                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total  23335038334                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.079235                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 110894.800209                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 110894.800209                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66235325                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data      1839373                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     68074698                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       857332                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       127962                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total       985294                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data   9194198560                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total   9194198560                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67092657                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data      1967335                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     69059992                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.012778                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.065043                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.014267                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 71851.007018                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total  9331.426518                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data        88207                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total        88207                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data        39755                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total        39755                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data   2897419802                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   2897419802                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.020208                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 72881.896667                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 72881.896667                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3163083                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data        50580                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      3213663                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        13491                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data         5324                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        18815                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data    285043680                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total    285043680                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3176574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data        55904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      3232478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004247                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.095235                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.005821                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 53539.383922                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 15149.810258                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data         4117                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total         4117                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         1207                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         1207                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data     34235246                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total     34235246                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.021591                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.000373                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 28363.915493                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28363.915493                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3113335                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data        47881                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      3161216                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        56620                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data         2431                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        59051                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data     52013678                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total     52013678                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3169955                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data        50312                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      3220267                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017861                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.048318                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.018337                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 21396.000823                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total   880.826370                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data         2346                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total         2346                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data     41418128                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total     41418128                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.046629                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.000729                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17654.786019                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17654.786019                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data      2752226                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total      2752226                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data      2447116                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total      2447116                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          42.521307                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         160543682                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs         7459705                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           21.521452                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956611332                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    40.773983                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data     1.747324                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.637093                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.027302                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.664395                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       168288928                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      168288928                       # Number of data accesses
system.cpu17.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   177762.923077                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  204987.503433                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         4893                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       726654                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  958032688490                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     13865508                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    350942185                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst      1744038                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      352686223                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    350942185                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst      1744038                       # number of overall hits
system.cpu17.icache.overall_hits::total     352686223                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          188                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           59                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          247                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          188                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           59                       # number of overall misses
system.cpu17.icache.overall_misses::total          247                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst      9499734                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      9499734                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst      9499734                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      9499734                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst    350942373                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst      1744097                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    352686470                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    350942373                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst      1744097                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    352686470                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000034                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000034                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 161012.440678                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 38460.461538                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 161012.440678                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 38460.461538                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs           85                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst            5                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst            5                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           54                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           54                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst      8715974                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      8715974                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst      8715974                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      8715974                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 161406.925926                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 161406.925926                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 161406.925926                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 161406.925926                       # average overall mshr miss latency
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    350942185                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst      1744038                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     352686223                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          188                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           59                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst      9499734                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      9499734                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    350942373                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst      1744097                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    352686470                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 161012.440678                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 38460.461538                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst            5                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           54                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst      8715974                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      8715974                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 161406.925926                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 161406.925926                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         138.651685                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         352686465                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        1457382.086777                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958559858                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   137.077014                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst     1.574671                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.219675                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.002524                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.222198                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     13754772572                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    13754772572                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    142630564                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data      4116414                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      146746978                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    142630564                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data      4116414                       # number of overall hits
system.cpu17.dcache.overall_hits::total     146746978                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      7282722                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data       551767                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total      7834489                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      7282722                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data       551767                       # number of overall misses
system.cpu17.dcache.overall_misses::total      7834489                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data  54320376966                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total  54320376966                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data  54320376966                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total  54320376966                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    149913286                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data      4668181                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    154581467                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    149913286                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data      4668181                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    154581467                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.048580                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.118197                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.050682                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.048580                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.118197                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.050682                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 98448.035069                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total  6933.493297                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 98448.035069                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total  6933.493297                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs        54112                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets          972                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs            4361                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets            39                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    12.408163                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets    24.923077                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      1694009                       # number of writebacks
system.cpu17.dcache.writebacks::total         1694009                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data       295438                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total       295438                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data       295438                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total       295438                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data       256329                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total       256329                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data       256329                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total       256329                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data  26804524136                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total  26804524136                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data  26804524136                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total  26804524136                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.054910                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.054910                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 104570.782611                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 104570.782611                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 104570.782611                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 104570.782611                       # average overall mshr miss latency
system.cpu17.dcache.replacements              7294988                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     76368695                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data      2294333                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total      78663028                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      6414255                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data       411813                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total      6826068                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data  45173197992                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total  45173197992                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     82782950                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data      2706146                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total     85489096                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.077483                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.152177                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.079847                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 109693.472503                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total  6617.748020                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data       198747                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total       198747                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data       213066                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total       213066                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data  23946691648                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total  23946691648                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.078734                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.002492                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 112390.957018                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 112390.957018                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     66261869                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data      1822081                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     68083950                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       868467                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data       139954                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      1008421                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data   9147178974                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total   9147178974                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     67130336                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data      1962035                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     69092371                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.012937                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.071331                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.014595                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 65358.467596                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total  9070.793819                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data        96691                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total        96691                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data        43263                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total        43263                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data   2857832488                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total   2857832488                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.022050                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.000626                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 66057.196403                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 66057.196403                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3146642                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data        40361                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      3187003                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        13458                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data         4862                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total        18320                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data    243659834                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total    243659834                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3160100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data        45223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      3205323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004259                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.107512                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.005715                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 50115.144796                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 13300.209279                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_hits::.switch_cpus17.data         3509                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_hits::total         3509                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data         1353                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total         1353                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data     35642890                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total     35642890                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.029918                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.000422                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 26343.599409                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26343.599409                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3096991                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data        37886                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      3134877                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        56415                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data         2333                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total        58748                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data     49257880                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total     49257880                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3153406                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data        40219                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      3193625                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.017890                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.058007                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.018395                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 21113.536219                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total   838.460543                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data         2241                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total         2241                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data     39207241                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total     39207241                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.055720                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17495.422133                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17495.422133                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data      3654156                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total      3654156                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data      3235334                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total      3235334                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          42.856558                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         160683204                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs         7503414                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           21.414679                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958572360                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    41.083922                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data     1.772636                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.641936                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.027697                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.669634                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       168483829                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      168483829                       # Number of data accesses
system.cpu10.numPwrStateTransitions               126                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   140371.903226                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  182800.796774                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4051                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       789393                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            62                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  958037850940                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      8703058                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    350930744                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst      1762931                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      352693675                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    350930744                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst      1762931                       # number of overall hits
system.cpu10.icache.overall_hits::total     352693675                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          215                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           58                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          273                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          215                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           58                       # number of overall misses
system.cpu10.icache.overall_misses::total          273                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      8997868                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8997868                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      8997868                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8997868                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    350930959                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst      1762989                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    352693948                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    350930959                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst      1762989                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    352693948                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000033                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000033                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 155135.655172                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 32959.223443                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 155135.655172                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 32959.223443                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           51                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      8054546                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      8054546                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      8054546                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      8054546                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 157932.274510                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 157932.274510                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 157932.274510                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 157932.274510                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    350930744                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst      1762931                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     352693675                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           58                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      8997868                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8997868                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    350930959                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst      1762989                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    352693948                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 155135.655172                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 32959.223443                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           51                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      8054546                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      8054546                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 157932.274510                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 157932.274510                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         159.203159                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         352693941                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             266                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1325917.071429                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944673708                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   157.748510                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst     1.454649                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.252802                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.002331                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.255133                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.426282                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     13755064238                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    13755064238                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    142685236                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data      4103726                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      146788962                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    142685236                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data      4103726                       # number of overall hits
system.cpu10.dcache.overall_hits::total     146788962                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      7294592                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data       535777                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      7830369                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      7294592                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data       535777                       # number of overall misses
system.cpu10.dcache.overall_misses::total      7830369                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data  53857808232                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  53857808232                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data  53857808232                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  53857808232                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    149979828                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data      4639503                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    154619331                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    149979828                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data      4639503                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    154619331                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.048637                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.115482                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.050643                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.048637                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.115482                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.050643                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 100522.807496                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total  6878.067717                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 100522.807496                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total  6878.067717                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs        54459                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         1009                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            4725                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            36                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    11.525714                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    28.027778                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      1697172                       # number of writebacks
system.cpu10.dcache.writebacks::total         1697172                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data       284455                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       284455                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data       284455                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       284455                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data       251322                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       251322                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data       251322                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       251322                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data  26371160247                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  26371160247                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data  26371160247                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  26371160247                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.054170                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.001625                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.054170                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.001625                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 104929.772352                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 104929.772352                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 104929.772352                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 104929.772352                       # average overall mshr miss latency
system.cpu10.dcache.replacements              7302181                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     76417566                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data      2265307                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      78682873                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      6422284                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data       406932                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      6829216                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data  44773572286                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total  44773572286                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     82839850                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data      2672239                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     85512089                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.077527                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.152281                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.079863                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 110027.160032                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total  6556.180429                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data       195945                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       195945                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data       210987                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       210987                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data  23498164356                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  23498164356                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.078955                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 111372.569665                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 111372.569665                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66267670                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data      1838419                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     68106089                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       872308                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       128845                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1001153                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data   9084235946                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   9084235946                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67139978                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data      1967264                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     69107242                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.012992                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.065495                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.014487                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 70505.149179                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total  9073.773885                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data        88510                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        88510                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data        40335                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        40335                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data   2872995891                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   2872995891                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.020503                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.000584                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 71228.359762                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 71228.359762                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3138529                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data        47578                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      3186107                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        13380                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data         5242                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        18622                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data    280327838                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total    280327838                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3151909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data        52820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      3204729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004245                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.099243                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.005811                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 53477.267837                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 15053.583826                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data         3976                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total         3976                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         1266                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         1266                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data     32660174                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total     32660174                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.023968                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.000395                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 25797.925750                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25797.925750                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3088971                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data        44953                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      3133924                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        56240                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data         2388                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        58628                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data     51486808                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total     51486808                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3145211                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data        47341                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      3192552                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017881                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.050443                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.018364                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 21560.639866                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total   878.194856                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data         2320                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total         2320                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data     41008404                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total     41008404                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.049006                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.000727                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17676.036207                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17676.036207                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data      2752226                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total      2752226                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      2446546                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      2446546                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          44.319258                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         160729930                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         7510406                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           21.400964                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944686210                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    42.578398                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data     1.740859                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.665287                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.027201                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.692488                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       168527018                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      168527018                       # Number of data accesses
system.cpu11.numPwrStateTransitions               154                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   184418.697368                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  238602.023834                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4139                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       873840                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            76                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  958032538177                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     14015821                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    350955238                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst      1762724                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      352717962                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    350955238                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst      1762724                       # number of overall hits
system.cpu11.icache.overall_hits::total     352717962                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          188                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           66                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          188                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           66                       # number of overall misses
system.cpu11.icache.overall_misses::total          254                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst      8913926                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      8913926                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst      8913926                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      8913926                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    350955426                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst      1762790                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    352718216                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    350955426                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst      1762790                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    352718216                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000037                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000037                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 135059.484848                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 35094.196850                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 135059.484848                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 35094.196850                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            3                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           63                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           63                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      8214200                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      8214200                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      8214200                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      8214200                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 130384.126984                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 130384.126984                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 130384.126984                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 130384.126984                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    350955238                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst      1762724                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     352717962                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           66                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst      8913926                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      8913926                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    350955426                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst      1762790                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    352718216                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 135059.484848                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 35094.196850                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            3                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           63                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      8214200                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      8214200                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 130384.126984                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 130384.126984                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         138.373600                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         352718213                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1405251.844622                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946831196                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   136.602675                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst     1.770925                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.218915                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.002838                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.221753                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.402244                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     13756010675                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    13756010675                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    142622252                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data      4059664                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      146681916                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    142622252                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data      4059664                       # number of overall hits
system.cpu11.dcache.overall_hits::total     146681916                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      7261227                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data       537793                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      7799020                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      7261227                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data       537793                       # number of overall misses
system.cpu11.dcache.overall_misses::total      7799020                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data  53474863299                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  53474863299                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data  53474863299                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  53474863299                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    149883479                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data      4597457                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    154480936                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    149883479                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data      4597457                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    154480936                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.048446                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.116976                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.050485                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.048446                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.116976                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.050485                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 99433.914720                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total  6856.613177                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 99433.914720                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total  6856.613177                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs        53101                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets         1276                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            4992                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            47                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    10.637220                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    27.148936                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      1686333                       # number of writebacks
system.cpu11.dcache.writebacks::total         1686333                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data       287046                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       287046                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data       287046                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       287046                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data       250747                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       250747                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data       250747                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       250747                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data  26260511406                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  26260511406                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data  26260511406                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  26260511406                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.054540                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.001623                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.054540                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.001623                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 104729.115028                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 104729.115028                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 104729.115028                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 104729.115028                       # average overall mshr miss latency
system.cpu11.dcache.replacements              7266516                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     76362125                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data      2236833                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      78598958                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      6397890                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data       404656                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      6802546                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data  44118553976                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total  44118553976                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     82760015                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data      2641489                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     85401504                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.077307                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.153192                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.079654                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 109027.307086                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total  6485.594361                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data       194652                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       194652                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data       210004                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       210004                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data  23324597106                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  23324597106                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.079502                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.002459                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 111067.394459                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 111067.394459                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66260127                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data      1822831                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     68082958                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       863337                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       133137                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       996474                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data   9356309323                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   9356309323                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67123464                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data      1955968                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     69079432                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.012862                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.068067                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.014425                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 70275.801040                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total  9389.416405                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data        92394                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        92394                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data        40743                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        40743                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data   2935914300                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   2935914300                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.020830                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 72059.354981                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 72059.354981                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3148982                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data        51129                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      3200111                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        13255                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data         5497                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        18752                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data    295460372                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total    295460372                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3162237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data        56626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      3218863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.004192                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.097076                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.005826                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 53749.385483                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 15756.205845                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data         4202                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total         4202                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         1295                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         1295                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data     38526814                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total     38526814                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.022869                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.000402                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 29750.435521                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29750.435521                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3099490                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data        48451                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      3147941                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        56100                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data         2613                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        58713                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data     55851792                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total     55851792                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3155590                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data        51064                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      3206654                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.017778                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.051171                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.018310                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 21374.585534                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total   951.267896                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data         2524                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total         2524                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data     44473847                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total     44473847                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.049428                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.000787                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17620.383122                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17620.383122                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data      3363038                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total      3363038                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      2975288                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      2975288                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          42.576991                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         160617123                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         7476104                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           21.484068                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946843698                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    40.825621                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data     1.751370                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.637900                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.027365                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.665265                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       168382557                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      168382557                       # Number of data accesses
system.cpu12.numPwrStateTransitions               182                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   187369.266667                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  238929.516497                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         3758                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       815060                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            90                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  958029690764                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     16863234                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    350925708                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst      1721931                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      352647639                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    350925708                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst      1721931                       # number of overall hits
system.cpu12.icache.overall_hits::total     352647639                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          188                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           63                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          188                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           63                       # number of overall misses
system.cpu12.icache.overall_misses::total          251                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     11064183                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     11064183                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     11064183                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     11064183                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    350925896                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst      1721994                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    352647890                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    350925896                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst      1721994                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    352647890                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000037                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000037                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 175621.952381                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 44080.410359                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 175621.952381                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 44080.410359                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    35.333333                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            8                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            8                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      9452415                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      9452415                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      9452415                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      9452415                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 171862.090909                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 171862.090909                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 171862.090909                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 171862.090909                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    350925708                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst      1721931                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     352647639                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          188                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           63                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     11064183                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     11064183                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    350925896                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst      1721994                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    352647890                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 175621.952381                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 44080.410359                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            8                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      9452415                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      9452415                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 171862.090909                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 171862.090909                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         138.578652                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         352647882                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             243                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1451225.851852                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948754718                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   136.990940                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst     1.587712                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.219537                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.002544                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.222081                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     13753267953                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    13753267953                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    142714697                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data      4103119                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      146817816                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    142714697                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data      4103119                       # number of overall hits
system.cpu12.dcache.overall_hits::total     146817816                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      7300615                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data       553481                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      7854096                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      7300615                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data       553481                       # number of overall misses
system.cpu12.dcache.overall_misses::total      7854096                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data  55127430227                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  55127430227                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data  55127430227                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  55127430227                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    150015312                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data      4656600                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    154671912                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    150015312                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data      4656600                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    154671912                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.048666                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.118859                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.050779                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.048666                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.118859                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.050779                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 99601.305604                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total  7018.940210                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 99601.305604                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total  7018.940210                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs        52299                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets         1230                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs            4186                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            61                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    12.493789                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    20.163934                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      1699106                       # number of writebacks
system.cpu12.dcache.writebacks::total         1699106                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data       297526                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       297526                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data       297526                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       297526                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data       255955                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       255955                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data       255955                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       255955                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data  27083559894                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  27083559894                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data  27083559894                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  27083559894                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.054966                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.054966                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 105813.755910                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 105813.755910                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 105813.755910                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 105813.755910                       # average overall mshr miss latency
system.cpu12.dcache.replacements              7313607                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     76429698                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data      2295370                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      78725068                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      6427077                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data       410245                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      6837322                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data  45539721770                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total  45539721770                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     82856775                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data      2705615                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     85562390                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.077569                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.151627                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.079910                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 111006.159173                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total  6660.461767                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data       198123                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       198123                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data       212122                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       212122                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data  24105489661                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  24105489661                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.078401                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 113639.743454                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 113639.743454                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66284999                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data      1807749                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     68092748                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       873538                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       143236                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1016774                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data   9587708457                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   9587708457                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67158537                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data      1950985                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     69109522                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.013007                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.073417                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.014713                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 66936.443750                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total  9429.537397                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data        99403                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        99403                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data        43833                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        43833                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data   2978070233                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   2978070233                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.022467                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.000634                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 67941.282436                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 67941.282436                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3137866                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data        37781                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      3175647                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        13739                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data         4319                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        18058                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data    237469802                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total    237469802                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3151605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data        42100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      3193705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004359                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.102589                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.005654                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 54982.589025                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 13150.393288                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data         3179                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total         3179                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         1140                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         1140                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data     32795118                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total     32795118                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.027078                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 28767.647368                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28767.647368                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3087856                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data        35569                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      3123425                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        56984                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data         2036                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        59020                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data     43126542                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total     43126542                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3144840                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data        37605                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      3182445                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.018120                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.054142                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.018545                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 21181.995088                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total   730.710640                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data         1957                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total         1957                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data     34305733                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total     34305733                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.052041                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.000615                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17529.756260                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17529.756260                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data      2486112                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total      2486112                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data      2210500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total      2210500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          43.119142                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         160748883                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         7520733                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           21.374098                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948767220                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    41.344996                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data     1.774146                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.646016                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.027721                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.673737                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       168568795                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      168568795                       # Number of data accesses
system.cpu13.numPwrStateTransitions               190                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           94                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   179046.585106                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  225679.108007                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           94    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         3929                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       832754                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            94                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  958029723619                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16830379                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    351058255                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst      1769388                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      352827643                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    351058255                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst      1769388                       # number of overall hits
system.cpu13.icache.overall_hits::total     352827643                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          188                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           57                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          245                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          188                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           57                       # number of overall misses
system.cpu13.icache.overall_misses::total          245                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      8108440                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8108440                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      8108440                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8108440                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    351058443                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst      1769445                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    352827888                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    351058443                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst      1769445                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    352827888                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000032                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000032                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 142253.333333                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 33095.673469                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 142253.333333                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 33095.673469                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            5                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           52                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      7562564                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      7562564                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      7562564                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      7562564                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 145433.923077                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 145433.923077                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 145433.923077                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 145433.923077                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    351058255                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst      1769388                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     352827643                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          188                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           57                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      8108440                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8108440                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    351058443                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst      1769445                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    352827888                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 142253.333333                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 33095.673469                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           52                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      7562564                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      7562564                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 145433.923077                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 145433.923077                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         138.473853                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         352827883                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1470116.179167                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950715746                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   136.965483                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst     1.508370                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.219496                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.002417                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.221913                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     13760287872                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    13760287872                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    142371264                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data      4088930                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      146460194                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    142371264                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data      4088930                       # number of overall hits
system.cpu13.dcache.overall_hits::total     146460194                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      7243635                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data       534977                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      7778612                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      7243635                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data       534977                       # number of overall misses
system.cpu13.dcache.overall_misses::total      7778612                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data  53823059455                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  53823059455                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data  53823059455                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  53823059455                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    149614899                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data      4623907                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    154238806                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    149614899                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data      4623907                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    154238806                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.048415                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.115698                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.050432                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.048415                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.115698                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.050432                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 100608.174660                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total  6919.365493                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 100608.174660                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total  6919.365493                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs        50792                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         1183                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            4539                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            46                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    11.190130                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    25.717391                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      1683995                       # number of writebacks
system.cpu13.dcache.writebacks::total         1683995                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data       284933                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       284933                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data       284933                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       284933                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data       250044                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       250044                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data       250044                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       250044                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data  26072651541                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  26072651541                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data  26072651541                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  26072651541                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.054076                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.001621                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.054076                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.001621                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 104272.254247                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 104272.254247                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 104272.254247                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 104272.254247                       # average overall mshr miss latency
system.cpu13.dcache.replacements              7241848                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     76171514                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data      2242394                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      78413908                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      6388465                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data       409139                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      6797604                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data  44853434746                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total  44853434746                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     82559979                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data      2651533                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     85211512                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.077380                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.154303                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.079773                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 109628.841900                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total  6598.418317                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data       198781                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       198781                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data       210358                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       210358                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data  23244692719                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  23244692719                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.079334                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.002469                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 110500.635673                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 110500.635673                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66199750                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data      1846536                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     68046286                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       855170                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       125838                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       981008                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data   8969624709                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   8969624709                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67054920                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data      1972374                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     69027294                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.012753                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.063800                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.014212                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 71279.142302                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total  9143.273764                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data        86152                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        86152                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data        39686                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        39686                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data   2827958822                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   2827958822                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.020121                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 71258.348586                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 71258.348586                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3179910                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data        51189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      3231099                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13535                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data         5912                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        19447                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data    305124746                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total    305124746                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3193445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data        57101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      3250546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.103536                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.005983                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 51611.086942                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 15690.067671                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data         4332                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total         4332                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         1580                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         1580                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data     41468134                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total     41468134                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.027670                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.000486                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 26245.654430                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26245.654430                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3129288                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data        47852                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      3177140                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        57350                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data         2872                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        60222                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data     61908118                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total     61908118                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3186638                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data        50724                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      3237362                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.017997                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.056620                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.018602                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 21555.751393                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  1027.998373                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data         2783                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total         2783                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data     49359056                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total     49359056                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.054866                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.000860                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17735.916637                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17735.916637                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data      3784534                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total      3784534                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      3360656                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      3360656                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          43.011302                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         160439517                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         7457053                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           21.515137                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950728248                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    41.263541                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data     1.747761                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.644743                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.027309                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.672052                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       168183767                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      168183767                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  958046553998                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF  28854235582                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   1974849967                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst     11712584                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     1986562551                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   1974849967                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst     11712584                       # number of overall hits
system.cpu18.icache.overall_hits::total    1986562551                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          808                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           46                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          854                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          808                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           46                       # number of overall misses
system.cpu18.icache.overall_misses::total          854                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst     10786539                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total     10786539                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst     10786539                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total     10786539                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   1974850775                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst     11712630                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   1986563405                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   1974850775                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst     11712630                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   1986563405                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000004                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000004                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 234489.978261                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 12630.607728                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 234489.978261                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 12630.607728                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs         2437                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs   348.142857                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          212                       # number of writebacks
system.cpu18.icache.writebacks::total             212                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst           18                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst           18                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           28                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           28                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst      7139457                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      7139457                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst      7139457                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      7139457                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 254980.607143                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 254980.607143                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 254980.607143                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 254980.607143                       # average overall mshr miss latency
system.cpu18.icache.replacements                  212                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   1974849967                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst     11712584                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    1986562551                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          808                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           46                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst     10786539                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total     10786539                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   1974850775                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst     11712630                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   1986563405                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 234489.978261                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 12630.607728                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst           18                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           28                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst      7139457                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      7139457                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 254980.607143                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 254980.607143                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.424957                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        1986563387                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             836                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2376271.994019                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   622.669683                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst     0.755274                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.997868                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.001210                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999078                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     77475973631                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    77475973631                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    805919124                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data     38688624                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total      844607748                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    805919124                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data     38688624                       # number of overall hits
system.cpu18.dcache.overall_hits::total     844607748                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      8959978                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data       665513                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total      9625491                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      8959978                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data       665513                       # number of overall misses
system.cpu18.dcache.overall_misses::total      9625491                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data   6293872740                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total   6293872740                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data   6293872740                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total   6293872740                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    814879102                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data     39354137                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total    854233239                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    814879102                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data     39354137                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total    854233239                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.010995                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.016911                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.011268                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.010995                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.016911                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.011268                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data  9457.174751                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total   653.875500                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data  9457.174751                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total   653.875500                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    13.666667                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      8089228                       # number of writebacks
system.cpu18.dcache.writebacks::total         8089228                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data       374835                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total       374835                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data       374835                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total       374835                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data       290678                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total       290678                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data       290678                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total       290678                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data   2930546313                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total   2930546313                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data   2930546313                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total   2930546313                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.007386                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.007386                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.000340                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 10081.761650                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 10081.761650                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 10081.761650                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 10081.761650                       # average overall mshr miss latency
system.cpu18.dcache.replacements              9252013                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    420448717                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data     19740693                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     440189410                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      4983421                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data       665480                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total      5648901                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data   6293488266                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total   6293488266                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    425432138                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data     20406173                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    445838311                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.011714                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.032612                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.012670                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data  9457.065976                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  1114.108437                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data       374808                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total       374808                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data       290672                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total       290672                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data   2930483346                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total   2930483346                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.014244                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.000652                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 10081.753131                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 10081.753131                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    385470407                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data     18947931                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    404418338                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data      3976557                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data           33                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total      3976590                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data       384474                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total       384474                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    389446964                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data     18947964                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    408394928                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.010211                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000002                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.009737                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 11650.727273                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total     0.096684                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data           27                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data            6                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data        62967                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total        62967                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 10494.500000                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 10494.500000                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     23800629                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data      1355891                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     25156520                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data         1609                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data            4                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total         1613                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data        46704                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total        46704                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     23802238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data      1355895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     25158133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000068                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000064                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data        11676                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total    28.954743                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data            4                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data        43368                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total        43368                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     23802238                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data      1355877                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     25158115                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     23802238                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data      1355877                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     25158115                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.998623                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs         904174652                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs         9252269                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           97.724639                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   250.036496                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data     5.962127                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.976705                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.023290                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     28954835853                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    28954835853                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 313535.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 247347.074383                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        72629                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       594172                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON  24515082131                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      1254141                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 962384453308                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.pwrStateResidencyTicks::OFF 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 153101.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 156010.303954                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        33685                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       365841                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON  26830399512                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED       612406                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 960069777662                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean       447518                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value       447518                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       447518                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON   9144177888                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED       447518                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 977756164174                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean       122693                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value       122693                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       122693                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON  12274523079                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED       122693                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 974626143808                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean       524429                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       524429                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       524429                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON  19837200885                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED       524429                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 967063064266                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 161887.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 219733.638539                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        28203                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       490489                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON  26784751715                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED       647549                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 960115390316                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          498                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          249                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 248471.108434                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 92440.045491                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          249    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        94834                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       557922                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          249                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON  28541884632                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED     61869306                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 958297035642                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           12                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean       133863                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 164371.095848                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        15611                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       402457                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON  27359355890                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED       803178                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 959540630512                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 176383.750000                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 156496.559200                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        39521                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       398556                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON  24161291909                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED       705535                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 962738792136                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean        34100                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        34100                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value        34100                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON   1477813032                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED        34100                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 985422942448                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions            4                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean        37346                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 12088.697531                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        28798                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value        45894                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total            2                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON  20328445208                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED        74692                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 966572269680                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 153015.750000                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 32699.545363                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value       129486                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value       201107                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON  19987996317                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED       612063                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 966912181200                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean       185611                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value       185611                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       185611                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON   7653381621                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED       185611                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 979247222348                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean          148170                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   207617.621077                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5279                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       765559                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             68                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   958036478438                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED     10075560                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    351072321                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst      1777704                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       352850025                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    351072321                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst      1777704                       # number of overall hits
system.cpu8.icache.overall_hits::total      352850025                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          189                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           62                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           251                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          189                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           62                       # number of overall misses
system.cpu8.icache.overall_misses::total          251                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst     10296290                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     10296290                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst     10296290                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     10296290                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    351072510                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst      1777766                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    352850276                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    351072510                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst      1777766                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    352850276                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000035                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000035                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 166069.193548                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 41021.075697                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 166069.193548                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 41021.075697                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            7                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           55                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           55                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      9118686                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      9118686                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      9118686                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      9118686                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 165794.290909                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 165794.290909                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 165794.290909                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 165794.290909                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    351072321                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst      1777704                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      352850025                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           62                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst     10296290                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     10296290                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    351072510                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst      1777766                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    352850276                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 166069.193548                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 41021.075697                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           55                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      9118686                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      9118686                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 165794.290909                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 165794.290909                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          139.381746                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          352850269                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              244                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1446107.659836                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940751652                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   137.779120                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst     1.602626                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.220800                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.002568                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.223368                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.391026                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      13761161008                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     13761161008                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    142362671                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data      4098129                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       146460800                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    142362671                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data      4098129                       # number of overall hits
system.cpu8.dcache.overall_hits::total      146460800                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      7224126                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data       532430                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       7756556                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      7224126                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data       532430                       # number of overall misses
system.cpu8.dcache.overall_misses::total      7756556                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data  53258298048                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total  53258298048                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data  53258298048                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total  53258298048                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    149586797                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data      4630559                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    154217356                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    149586797                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data      4630559                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    154217356                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.048294                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.114982                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.050296                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.048294                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.114982                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.050296                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 100028.732506                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total  6866.230070                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 100028.732506                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total  6866.230070                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs        54928                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets         1732                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs             4854                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets             45                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    11.316028                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    38.488889                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      1675548                       # number of writebacks
system.cpu8.dcache.writebacks::total          1675548                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data       282374                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       282374                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data       282374                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       282374                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data       250056                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       250056                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data       250056                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       250056                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data  26107609575                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total  26107609575                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data  26107609575                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total  26107609575                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.054001                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.001621                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.054001                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.001621                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 104407.051121                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 104407.051121                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 104407.051121                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 104407.051121                       # average overall mshr miss latency
system.cpu8.dcache.replacements               7221497                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     76161361                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data      2252167                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total       78413528                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      6373668                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data       406994                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total      6780662                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data  44592270132                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total  44592270132                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     82535029                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data      2659161                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total     85194190                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.077224                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.153054                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.079591                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 109564.932485                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total  6576.388874                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data       196359                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total       196359                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data       210635                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       210635                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data  23358543196                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total  23358543196                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.079211                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 110895.830209                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 110895.830209                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66201310                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data      1845962                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      68047272                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       850458                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       125436                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       975894                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data   8666027916                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   8666027916                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67051768                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data      1971398                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     69023166                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.012684                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.063628                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.014139                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 69087.247010                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total  8880.091399                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data        86015                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        86015                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data        39421                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        39421                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data   2749066379                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   2749066379                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.019996                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.000571                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 69736.089369                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 69736.089369                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3183039                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data        51102                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      3234141                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13416                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data         5732                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        19148                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data    301250732                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total    301250732                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3196455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data        56834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      3253289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004197                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.100855                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.005886                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 52555.954641                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 15732.751828                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data         4295                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total         4295                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         1437                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         1437                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data     40064576                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total     40064576                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.025284                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.000442                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 27880.707029                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27880.707029                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3131951                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data        48151                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      3180102                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        57769                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data         2695                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        60464                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data     57284164                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total     57284164                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3189720                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data        50846                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      3240566                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.018111                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.053003                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.018658                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 21255.719481                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total   947.409434                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data         2605                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total         2605                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data     45612901                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total     45612901                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.051233                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.000804                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17509.750864                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17509.750864                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data      3823826                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      3823826                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      3391822                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      3391822                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           42.502716                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          160426500                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          7437160                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            21.570936                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940764154                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    40.752714                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data     1.750002                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.636761                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.027344                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.664105                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        168148371                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       168148371                       # Number of data accesses
system.cpu9.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    171298.375000                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   223085.309738                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5904                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       807030                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   958032850128                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     13703870                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    350878714                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst      1762687                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       352641401                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    350878714                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst      1762687                       # number of overall hits
system.cpu9.icache.overall_hits::total      352641401                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          190                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           60                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           250                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          190                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           60                       # number of overall misses
system.cpu9.icache.overall_misses::total          250                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst      8317402                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total      8317402                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst      8317402                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total      8317402                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    350878904                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst      1762747                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    352641651                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    350878904                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst      1762747                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    352641651                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000034                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000034                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 138623.366667                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 33269.608000                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 138623.366667                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 33269.608000                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            4                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            4                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           56                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           56                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      7752888                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      7752888                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      7752888                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      7752888                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 138444.428571                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 138444.428571                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 138444.428571                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 138444.428571                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    350878714                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst      1762687                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      352641401                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           60                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst      8317402                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total      8317402                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    350878904                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst      1762747                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    352641651                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 138623.366667                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 33269.608000                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            4                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           56                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      7752888                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      7752888                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 138444.428571                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 138444.428571                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          139.946077                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          352641647                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              246                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1433502.630081                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942712680                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   138.344275                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst     1.601802                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.221706                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.002567                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.224273                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.394231                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      13753024635                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     13753024635                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    142787908                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data      4056344                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       146844252                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    142787908                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data      4056344                       # number of overall hits
system.cpu9.dcache.overall_hits::total      146844252                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      7272699                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data       544100                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total       7816799                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      7272699                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data       544100                       # number of overall misses
system.cpu9.dcache.overall_misses::total      7816799                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data  53830456177                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total  53830456177                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data  53830456177                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total  53830456177                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    150060607                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data      4600444                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    154661051                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    150060607                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data      4600444                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    154661051                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.048465                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.118271                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.050541                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.048465                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.118271                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.050541                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 98934.857888                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total  6886.508938                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 98934.857888                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total  6886.508938                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs        55009                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets         1446                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs             4880                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets             60                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    11.272336                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    24.100000                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      1686407                       # number of writebacks
system.cpu9.dcache.writebacks::total          1686407                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data       290481                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total       290481                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data       290481                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total       290481                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data       253619                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total       253619                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data       253619                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total       253619                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data  26398850376                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total  26398850376                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data  26398850376                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total  26398850376                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.055129                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.055129                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 104088.614717                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 104088.614717                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 104088.614717                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 104088.614717                       # average overall mshr miss latency
system.cpu9.dcache.replacements               7285916                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     76485882                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data      2235341                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total       78721223                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      6404814                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data       410532                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total      6815346                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data  44819734998                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total  44819734998                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     82890696                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data      2645873                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total     85536569                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.077268                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.155159                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.079678                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 109174.765909                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total  6576.296346                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data       198092                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total       198092                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data       212440                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total       212440                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data  23603524590                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total  23603524590                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.080291                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.002484                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 111106.781162                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 111106.781162                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66302026                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data      1821003                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      68123029                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       867885                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       133568                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      1001453                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data   9010721179                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total   9010721179                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67169911                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data      1954571                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     69124482                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.012921                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.068336                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.014488                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 67461.676292                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total  8997.647597                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data        92389                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total        92389                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data        41179                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total        41179                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data   2795325786                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total   2795325786                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.021068                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 67882.313461                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 67882.313461                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3128791                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data        50133                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      3178924                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        12814                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data         5393                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        18207                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data    286963176                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total    286963176                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3141605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data        55526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      3197131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004079                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.097126                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.005695                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 53210.305210                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 15761.145493                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data         4097                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total         4097                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         1296                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         1296                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data     36353760                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total     36353760                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.023340                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 28050.740741                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28050.740741                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3080332                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data        47334                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3127666                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        54850                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data         2579                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        57429                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data     55273128                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total     55273128                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3135182                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data        49913                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      3185095                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017495                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.051670                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.018031                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data        21432                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total   962.460220                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data         2498                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total         2498                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data     44077543                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total     44077543                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.050047                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.000784                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17645.133307                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17645.133307                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data      3443408                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total      3443408                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      3055238                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      3055238                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           42.643142                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          160750628                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs          7490973                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            21.459245                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942725182                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    40.892707                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data     1.750436                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.638949                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.027351                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.666299                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        168534250                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       168534250                       # Number of data accesses
system.cpu6.numPwrStateTransitions                170                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    151489.190476                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   198167.171708                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           84    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         4586                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       723176                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   958033828906                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     12725092                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    350971503                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst      1762893                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       352734396                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    350971503                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst      1762893                       # number of overall hits
system.cpu6.icache.overall_hits::total      352734396                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          214                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           72                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           286                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          214                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           72                       # number of overall misses
system.cpu6.icache.overall_misses::total          286                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst     11503626                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     11503626                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst     11503626                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     11503626                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    350971717                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst      1762965                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    352734682                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    350971717                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst      1762965                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    352734682                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000041                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000041                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 159772.583333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 40222.468531                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 159772.583333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 40222.468531                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           63                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           63                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst     10245202                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     10245202                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst     10245202                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     10245202                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 162622.253968                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162622.253968                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 162622.253968                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162622.253968                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    350971503                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst      1762893                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      352734396                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          214                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           72                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst     11503626                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     11503626                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    350971717                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst      1762965                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    352734682                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 159772.583333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 40222.468531                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           63                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst     10245202                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     10245202                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 162622.253968                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162622.253968                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          159.926302                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          352734673                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1273410.371841                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936667070                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   158.189272                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst     1.737030                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.253508                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.002784                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.256292                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.443910                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      13756652875                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     13756652875                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    142630460                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data      4127938                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       146758398                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    142630460                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data      4127938                       # number of overall hits
system.cpu6.dcache.overall_hits::total      146758398                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      7282637                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data       534508                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       7817145                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      7282637                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data       534508                       # number of overall misses
system.cpu6.dcache.overall_misses::total      7817145                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data  53599217783                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  53599217783                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data  53599217783                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  53599217783                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    149913097                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data      4662446                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    154575543                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    149913097                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data      4662446                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    154575543                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.048579                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.114641                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.050572                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.048579                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.114641                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.050572                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 100277.671771                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  6856.623202                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 100277.671771                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  6856.623202                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs        47646                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         1389                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs             4307                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             45                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    11.062456                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    30.866667                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      1694336                       # number of writebacks
system.cpu6.dcache.writebacks::total          1694336                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data       284157                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       284157                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data       284157                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       284157                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data       250351                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       250351                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data       250351                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       250351                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data  26182538330                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  26182538330                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data  26182538330                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  26182538330                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.053695                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001620                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.053695                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001620                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 104583.318341                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 104583.318341                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 104583.318341                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 104583.318341                       # average overall mshr miss latency
system.cpu6.dcache.replacements               7285461                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     76366052                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data      2278983                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       78645035                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      6413307                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data       407363                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      6820670                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data  44960798730                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  44960798730                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     82779359                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data      2686346                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     85465705                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.077475                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.151642                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.079806                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 110370.354524                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6591.844896                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data       196845                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       196845                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data       210518                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       210518                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data  23442738502                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  23442738502                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.078366                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 111357.406502                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 111357.406502                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66264408                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data      1848955                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      68113363                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       869330                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       127145                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       996475                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data   8638419053                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   8638419053                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67133738                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data      1976100                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     69109838                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.012949                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.064341                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.014419                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 67941.476684                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  8668.977198                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data        87312                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        87312                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data        39833                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        39833                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data   2739799828                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2739799828                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.020157                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 68782.161223                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68782.161223                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3149801                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data        45934                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      3195735                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13616                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data         5128                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        18744                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data    274518298                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    274518298                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3163417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data        51062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      3214479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004304                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.100427                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.005831                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 53533.209438                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 14645.662505                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data         3814                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         3814                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         1314                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         1314                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data     39196218                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     39196218                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.025733                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.000409                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 29829.694064                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29829.694064                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3099185                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data        43064                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      3142249                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        57449                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data         2388                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        59837                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data     51322496                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     51322496                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3156634                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data        45452                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      3202086                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.018199                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.052539                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018687                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 21491.832496                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total   857.705032                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data         2314                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         2314                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data     40858678                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     40858678                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.050911                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.000723                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17657.164218                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17657.164218                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data      2798662                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      2798662                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data      2479236                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      2479236                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           46.788656                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          160705849                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          7496592                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            21.437188                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936679572                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    45.022853                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data     1.765803                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.703482                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.027591                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.731073                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        168488700                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       168488700                       # Number of data accesses
system.cpu7.numPwrStateTransitions                164                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    165118.160494                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   203536.684371                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4715                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       802652                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   958033179427                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED     13374571                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    351026431                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst      1768530                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       352794961                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    351026431                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst      1768530                       # number of overall hits
system.cpu7.icache.overall_hits::total      352794961                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          188                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           58                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           246                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          188                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           58                       # number of overall misses
system.cpu7.icache.overall_misses::total          246                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      8081650                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8081650                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      8081650                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8081650                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    351026619                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst      1768588                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    352795207                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    351026619                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst      1768588                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    352795207                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000033                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000033                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 139338.793103                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 32852.235772                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 139338.793103                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 32852.235772                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      7131974                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7131974                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      7131974                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7131974                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 139842.627451                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 139842.627451                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 139842.627451                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 139842.627451                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    351026431                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst      1768530                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      352794961                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          188                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           58                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      8081650                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8081650                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    351026619                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst      1768588                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    352795207                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 139338.793103                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 32852.235772                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      7131974                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7131974                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 139842.627451                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 139842.627451                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          139.109476                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          352795200                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              239                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1476130.543933                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938790624                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   137.636755                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst     1.472721                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.220572                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.002360                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.222932                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      13759013312                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     13759013312                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    142481744                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data      4092778                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       146574522                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    142481744                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data      4092778                       # number of overall hits
system.cpu7.dcache.overall_hits::total      146574522                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      7223099                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data       532727                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       7755826                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      7223099                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data       532727                       # number of overall misses
system.cpu7.dcache.overall_misses::total      7755826                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data  53600567377                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  53600567377                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data  53600567377                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  53600567377                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    149704843                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data      4625505                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    154330348                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    149704843                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data      4625505                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    154330348                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.048249                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.115172                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.050255                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.048249                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.115172                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.050255                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 100615.451023                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  6911.006948                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 100615.451023                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  6911.006948                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs        49266                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets         1301                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs             4667                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             43                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    10.556246                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    30.255814                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      1673069                       # number of writebacks
system.cpu7.dcache.writebacks::total          1673069                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data       283216                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       283216                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data       283216                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       283216                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data       249511                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       249511                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data       249511                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       249511                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data  26150111868                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  26150111868                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data  26150111868                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  26150111868                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.053942                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001617                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.053942                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001617                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 104805.446926                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 104805.446926                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 104805.446926                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 104805.446926                       # average overall mshr miss latency
system.cpu7.dcache.replacements               7222942                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     76249245                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data      2248070                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       78497315                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      6370373                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data       406471                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      6776844                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data  44670452062                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  44670452062                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     82619618                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data      2654541                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     85274159                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.077105                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.153123                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.079471                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 109898.251196                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  6591.630568                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data       196383                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       196383                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data       210088                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       210088                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data  23337333940                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  23337333940                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.079143                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002464                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 111083.612296                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 111083.612296                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66232499                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data      1844708                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      68077207                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       852726                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       126256                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       978982                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data   8930115315                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   8930115315                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67085225                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data      1970964                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     69056189                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.012711                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.064058                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.014177                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 70730.225217                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total  9121.838108                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data        86833                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        86833                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data        39423                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        39423                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data   2812777928                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2812777928                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.020002                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000571                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 71348.652512                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71348.652512                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3169649                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data        49910                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      3219559                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        13441                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data         5418                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        18859                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data    289156532                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    289156532                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3183090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data        55328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      3238418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.004223                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.097925                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.005824                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 53369.607235                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 15332.548491                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data         4161                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         4161                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         1257                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1257                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data     37379624                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     37379624                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.022719                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.000388                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 29737.171042                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29737.171042                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3119187                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data        47127                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      3166314                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        57204                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data         2473                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        59677                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data     53129928                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     53129928                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3176391                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data        49600                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      3225991                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.018009                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.049859                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.018499                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 21483.998383                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total   890.291536                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data         2398                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         2398                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data     42301630                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     42301630                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.048347                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17640.379483                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17640.379483                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data      2921896                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      2921896                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data      2594292                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      2594292                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           42.761892                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          160509066                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          7436079                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            21.585175                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206938803126                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    41.023092                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data     1.738799                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.640986                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.027169                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.668155                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        168230836                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       168230836                       # Number of data accesses
system.cpu4.numPwrStateTransitions                154                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    157484.078947                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   228527.568138                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4359                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       813283                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   958034585208                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     11968790                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    350983220                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst      1765292                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       352748512                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    350983220                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst      1765292                       # number of overall hits
system.cpu4.icache.overall_hits::total      352748512                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          218                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           277                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          218                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total          277                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst      9158608                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9158608                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst      9158608                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9158608                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    350983438                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst      1765351                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    352748789                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    350983438                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst      1765351                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    352748789                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000033                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000033                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 155230.644068                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 33063.566787                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 155230.644068                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 33063.566787                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           53                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      8311128                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      8311128                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      8311128                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      8311128                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 156813.735849                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156813.735849                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 156813.735849                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156813.735849                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    350983220                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst      1765292                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      352748512                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          218                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst      9158608                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9158608                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    350983438                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst      1765351                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    352748789                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 155230.644068                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 33063.566787                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           53                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      8311128                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      8311128                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 156813.735849                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156813.735849                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          162.365647                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          352748783                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1301656.025830                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   160.846393                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst     1.519254                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.257767                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.002435                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.260201                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.434295                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      13757203042                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     13757203042                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    142543570                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data      4132922                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       146676492                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    142543570                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data      4132922                       # number of overall hits
system.cpu4.dcache.overall_hits::total      146676492                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      7242756                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data       536329                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       7779085                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      7242756                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data       536329                       # number of overall misses
system.cpu4.dcache.overall_misses::total      7779085                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data  53201167340                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  53201167340                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data  53201167340                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  53201167340                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    149786326                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data      4669251                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    154455577                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    149786326                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data      4669251                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    154455577                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.048354                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.114864                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.050365                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.048354                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.114864                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.050365                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 99195.022719                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  6839.000646                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 99195.022719                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  6839.000646                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs        48619                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          764                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs             4463                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    10.893793                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    27.285714                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      1672801                       # number of writebacks
system.cpu4.dcache.writebacks::total          1672801                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data       285452                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       285452                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data       285452                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       285452                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data       250877                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       250877                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data       250877                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       250877                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data  26074613858                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  26074613858                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data  26074613858                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  26074613858                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.053730                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001624                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.053730                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001624                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 103933.855467                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 103933.855467                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 103933.855467                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 103933.855467                       # average overall mshr miss latency
system.cpu4.dcache.replacements               7248791                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     76299137                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data      2276993                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       78576130                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      6387509                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data       407612                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      6795121                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data  44628349040                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  44628349040                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     82686646                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data      2684605                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     85371251                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.077250                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.151833                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.079595                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 109487.328734                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  6567.704834                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data       197136                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       197136                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data       210476                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       210476                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data  23361250401                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  23361250401                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.078401                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002465                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 110992.466604                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 110992.466604                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66244433                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data      1855929                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      68100362                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       855247                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       128717                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       983964                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data   8572818300                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   8572818300                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67099680                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data      1984646                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     69084326                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.012746                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.064856                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.014243                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 66602.067326                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  8712.532471                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data        88316                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        88316                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data        40401                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        40401                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data   2713363457                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2713363457                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.020357                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000585                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 67160.799411                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67160.799411                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3158060                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data        48775                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      3206835                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        12799                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data         5524                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        18323                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data    285716380                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    285716380                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3170859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data        54299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      3225158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004036                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.101733                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.005681                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 51722.733526                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 15593.318780                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data         4114                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         4114                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         1410                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1410                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data     38840296                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     38840296                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.025967                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 27546.309220                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27546.309220                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3108450                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data        45850                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      3154300                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        55864                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data         2640                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        58504                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data     56669780                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     56669780                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3164314                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data        48490                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      3212804                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.017654                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.054444                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.018210                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 21465.825758                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total   968.647956                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data         2540                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         2540                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data     45168463                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     45168463                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.052382                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.000791                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17782.859449                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17782.859449                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data      2675428                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2675428                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data      2367198                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      2367198                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           46.825606                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          160605761                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          7457630                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            21.535764                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    45.066242                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data     1.759364                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.704160                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.027490                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.731650                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        168351169                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       168351169                       # Number of data accesses
system.cpu5.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean          161883                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   209487.517008                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         4391                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       773448                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   958033603358                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     12950640                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    351021026                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst      1763859                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       352784885                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    351021026                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst      1763859                       # number of overall hits
system.cpu5.icache.overall_hits::total      352784885                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          218                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           69                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           287                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          218                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           69                       # number of overall misses
system.cpu5.icache.overall_misses::total          287                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst      9785494                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9785494                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst      9785494                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9785494                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    351021244                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst      1763928                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    352785172                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    351021244                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst      1763928                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    352785172                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 141818.753623                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 34095.797909                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 141818.753623                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 34095.797909                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          103                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           59                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           59                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      8556566                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8556566                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      8556566                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8556566                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 145026.542373                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 145026.542373                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 145026.542373                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 145026.542373                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    351021026                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst      1763859                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      352784885                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          218                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           69                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst      9785494                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9785494                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    351021244                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst      1763928                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    352785172                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 141818.753623                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 34095.797909                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           59                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      8556566                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8556566                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 145026.542373                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 145026.542373                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          161.799119                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          352785162                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1273592.642599                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206934707828                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   160.170412                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst     1.628707                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.256683                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.002610                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.259293                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.443910                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      13758621985                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     13758621985                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    142491795                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data      4094870                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       146586665                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    142491795                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data      4094870                       # number of overall hits
system.cpu5.dcache.overall_hits::total      146586665                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      7261563                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data       548775                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       7810338                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      7261563                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data       548775                       # number of overall misses
system.cpu5.dcache.overall_misses::total      7810338                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data  53964961540                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  53964961540                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data  53964961540                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  53964961540                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    149753358                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data      4643645                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    154397003                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    149753358                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data      4643645                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    154397003                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.048490                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.118178                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.050586                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.048490                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.118178                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.050586                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 98337.135511                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  6909.427164                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 98337.135511                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  6909.427164                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs        52244                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets         1180                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs             4583                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets             46                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    11.399520                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    25.652174                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      1690672                       # number of writebacks
system.cpu5.dcache.writebacks::total          1690672                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data       293923                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       293923                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data       293923                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       293923                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data       254852                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       254852                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data       254852                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       254852                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data  26434075899                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  26434075899                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data  26434075899                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  26434075899                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.054882                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.054882                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 103723.242898                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 103723.242898                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 103723.242898                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 103723.242898                       # average overall mshr miss latency
system.cpu5.dcache.replacements               7268151                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     76265334                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data      2268767                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       78534101                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      6400084                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data       410729                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      6810813                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data  44768430836                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  44768430836                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     82665418                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data      2679496                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     85344914                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.077422                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.153286                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.079803                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 108997.491864                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  6573.140510                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data       198296                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       198296                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data       212433                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       212433                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data  23602931316                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  23602931316                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.079281                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002489                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 111107.649546                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 111107.649546                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66226461                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data      1826103                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      68052564                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       861479                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       138046                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       999525                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data   9196530704                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   9196530704                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67087940                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data      1964149                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     69052089                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.012841                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.070283                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.014475                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 66619.320400                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total  9200.901132                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data        95627                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        95627                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data        42419                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        42419                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data   2831144583                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2831144583                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.021597                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000614                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 66742.369764                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66742.369764                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3165164                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data        46076                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      3211240                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        13375                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data         5557                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        18932                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data    281297700                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    281297700                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3178539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data        51633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      3230172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004208                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.107625                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.005861                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 50620.424690                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 14858.319248                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data         4054                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         4054                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         1503                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         1503                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data     41343512                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     41343512                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.029109                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.000465                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 27507.326680                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27507.326680                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3114820                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data        43271                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      3158091                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        57086                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data         2694                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        59780                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data     57112708                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     57112708                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3171906                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data        45965                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      3217871                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017997                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.058610                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.018578                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 21199.965850                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total   955.381532                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data         2597                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         2597                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data     45501707                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     45501707                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.056500                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.000807                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17520.872930                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17520.872930                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data      4013142                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      4013142                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data      3575190                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      3575190                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           46.793992                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          160549185                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          7479973                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            21.463872                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206934720330                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    45.037849                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data     1.756142                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.703716                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.027440                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.731156                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        168325019                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       168325019                       # Number of data accesses
system.cpu2.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    118871.525000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   188014.744228                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4246                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       751415                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   958037044276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      9509722                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    351060653                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst      1733257                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       352793910                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    351060653                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst      1733257                       # number of overall hits
system.cpu2.icache.overall_hits::total      352793910                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          217                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           66                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           283                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          217                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           66                       # number of overall misses
system.cpu2.icache.overall_misses::total          283                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     11764382                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11764382                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     11764382                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11764382                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    351060870                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst      1733323                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    352794193                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    351060870                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst      1733323                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    352794193                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 178248.212121                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41570.254417                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 178248.212121                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41570.254417                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    42.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           58                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst     10016742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10016742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst     10016742                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10016742                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 172702.448276                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 172702.448276                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 172702.448276                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 172702.448276                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    351060653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst      1733257                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      352793910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           66                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          283                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     11764382                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11764382                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    351060870                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst      1733323                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    352794193                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 178248.212121                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41570.254417                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           58                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst     10016742                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10016742                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 172702.448276                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 172702.448276                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          161.164216                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          352794185                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              275                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1282887.945455                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206928496120                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   159.505543                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst     1.658672                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.255618                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.002658                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.258276                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.440705                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      13758973802                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     13758973802                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    142375473                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data      4120710                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       146496183                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    142375473                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data      4120710                       # number of overall hits
system.cpu2.dcache.overall_hits::total      146496183                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      7266007                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data       547257                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7813264                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      7266007                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data       547257                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7813264                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data  54729732756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  54729732756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data  54729732756                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  54729732756                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    149641480                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data      4667967                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    154309447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    149641480                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data      4667967                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    154309447                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.048556                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.117237                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050634                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.048556                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.117237                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.050634                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 100007.369035                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7004.720787                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 100007.369035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7004.720787                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        53118                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1254                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             4258                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             56                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    12.474871                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    22.392857                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1691223                       # number of writebacks
system.cpu2.dcache.writebacks::total          1691223                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data       292673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       292673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data       292673                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       292673                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data       254584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       254584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data       254584                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       254584                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data  26873694488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  26873694488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data  26873694488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  26873694488                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.054539                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.054539                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 105559.243660                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105559.243660                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 105559.243660                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105559.243660                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7272867                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     76186009                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data      2294264                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       78480273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      6406822                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data       410147                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6816969                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data  45384648766                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  45384648766                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     82592831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data      2704411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     85297242                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.077571                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.151659                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.079920                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 110654.591564                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  6657.599406                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data       198003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       198003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data       212144                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       212144                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data  23951751712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  23951751712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.078444                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 112903.271891                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112903.271891                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66189464                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data      1826446                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      68015910                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       859185                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       137110                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       996295                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data   9345083990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9345083990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67048649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data      1963556                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     69012205                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.012814                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.069827                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014437                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 68157.566844                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9379.836283                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data        94670                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        94670                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data        42440                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        42440                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data   2921942776                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2921942776                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.021614                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000615                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 68848.793025                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68848.793025                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3174556                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data        39634                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3214190                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13085                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data         4510                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        17595                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data    234556624                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    234556624                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3187641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data        44144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      3231785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004105                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.102166                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005444                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 52008.120621                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13330.868088                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data         3387                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3387                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         1123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data     29949162                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     29949162                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.025439                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 26668.888691                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26668.888691                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3124186                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data        37258                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      3161444                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        56815                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data         2159                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        58974                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data     45916274                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45916274                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3181001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data        39417                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      3220418                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.017861                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.054773                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.018313                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 21267.380269                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   778.585037                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data         2078                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2078                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data     36633816                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     36633816                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.052718                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000645                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17629.362849                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17629.362849                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data      3361252                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3361252                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      2992386                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2992386                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           46.774522                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          160467132                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7483862                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.441755                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206928508622                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    45.003681                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data     1.770841                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.703183                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.027669                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.730852                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        168245512                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       168245512                       # Number of data accesses
system.cpu3.numPwrStateTransitions                136                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           67                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    200928.223881                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   248577.857462                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6313                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       862467                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             67                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   958033091807                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     13462191                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    350982245                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst      1781215                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       352763460                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    350982245                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst      1781215                       # number of overall hits
system.cpu3.icache.overall_hits::total      352763460                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          217                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           289                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          217                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total          289                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst     10505252                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10505252                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst     10505252                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10505252                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    350982462                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst      1781287                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    352763749                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    350982462                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst      1781287                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    352763749                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 145906.277778                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 36350.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 145906.277778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 36350.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           64                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           64                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      9210320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9210320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      9210320                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9210320                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 143911.250000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 143911.250000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 143911.250000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 143911.250000                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    350982245                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst      1781215                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      352763460                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          289                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst     10505252                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10505252                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    350982462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst      1781287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    352763749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 145906.277778                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 36350.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           64                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      9210320                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9210320                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 143911.250000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 143911.250000                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          161.728570                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          352763741                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1255386.978648                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206930557164                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   159.972808                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst     1.755763                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.256367                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.002814                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.259180                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.450321                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      13757786492                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     13757786492                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    142608497                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data      4092556                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       146701053                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    142608497                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data      4092556                       # number of overall hits
system.cpu3.dcache.overall_hits::total      146701053                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      7263006                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data       531285                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7794291                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      7263006                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data       531285                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7794291                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data  52780740190                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  52780740190                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data  52780740190                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  52780740190                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    149871503                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data      4623841                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    154495344                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    149871503                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data      4623841                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    154495344                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.048462                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.114901                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050450                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.048462                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.114901                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.050450                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 99345.436423                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  6771.717939                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 99345.436423                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  6771.717939                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        50044                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1570                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4834                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    10.352503                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    32.708333                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1688838                       # number of writebacks
system.cpu3.dcache.writebacks::total          1688838                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data       281535                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       281535                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data       281535                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       281535                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data       249750                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       249750                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data       249750                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       249750                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data  25851598250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  25851598250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data  25851598250                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  25851598250                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.054014                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001617                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.054014                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001617                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 103509.902903                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103509.902903                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 103509.902903                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103509.902903                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7263315                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     76347533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data      2240802                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       78588335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      6398495                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data       406193                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6804688                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data  44232080296                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44232080296                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     82746028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data      2646995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     85393023                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.077327                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.153454                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.079687                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 108894.245583                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  6500.236351                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data       195796                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       195796                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data       210397                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       210397                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data  23152392580                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  23152392580                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.079485                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002464                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 110041.457720                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110041.457720                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66260964                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data      1851754                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      68112718                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       864511                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       125092                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       989603                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data   8548659894                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8548659894                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67125475                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data      1976846                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     69102321                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.012879                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.063279                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.014321                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 68338.981661                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8638.474109                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data        85739                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        85739                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data        39353                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        39353                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data   2699205670                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2699205670                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.019907                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000569                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 68589.578177                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68589.578177                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3154068                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data        54120                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      3208188                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        13581                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data         6050                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        19631                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data    321054998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    321054998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3167649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data        60170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      3227819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004287                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.100548                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.006082                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 53066.941818                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16354.490245                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data         4493                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4493                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         1557                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1557                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data     43756152                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     43756152                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.025877                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 28102.859345                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28102.859345                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3103704                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data        51004                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      3154708                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        57189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data         2884                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        60073                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data     62101006                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     62101006                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3160893                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data        53888                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      3214781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.018093                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.053518                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.018686                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 21532.942441                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1033.759027                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data         2793                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2793                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data     49491072                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     49491072                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.051830                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000869                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17719.682062                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17719.682062                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data      3250520                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3250520                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      2896616                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2896616                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           46.518675                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          160653928                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7476352                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.488278                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206930569666                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    44.779629                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data     1.739046                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.699682                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.027173                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.726854                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        168414296                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       168414296                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   958046553998                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1983140683                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst     14680842                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1997821525                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1983140683                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst     14680842                       # number of overall hits
system.cpu0.icache.overall_hits::total     1997821525                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          836                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           888                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          836                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total          888                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     10975440                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10975440                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     10975440                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10975440                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   1983141519                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst     14680894                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1997822413                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1983141519                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst     14680894                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1997822413                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 211066.153846                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12359.729730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 211066.153846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12359.729730                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          766                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   191.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu0.icache.writebacks::total              244                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst      7216602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7216602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst      7216602                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7216602                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 225518.812500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225518.812500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 225518.812500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225518.812500                       # average overall mshr miss latency
system.cpu0.icache.replacements                   244                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1983140683                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst     14680842                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1997821525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          888                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     10975440                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10975440                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1983141519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst     14680894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1997822413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 211066.153846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12359.729730                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst      7216602                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7216602                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 225518.812500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225518.812500                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.778018                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1997822393                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              868                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2301638.701613                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   622.842795                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst     0.935223                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.998146                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.001499                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999644                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      77915074975                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     77915074975                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    706740372                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data     33151830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       739892202                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    706740372                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data     33151830                       # number of overall hits
system.cpu0.dcache.overall_hits::total      739892202                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      9684217                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      1523723                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11207940                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      9684217                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      1523723                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11207940                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  17991985416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17991985416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  17991985416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17991985416                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    716424589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data     34675553                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    751100142                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    716424589                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data     34675553                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    751100142                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.013517                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.043942                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014922                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.013517                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.043942                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014922                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 11807.910897                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  1605.289234                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 11807.910897                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  1605.289234                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          599                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.638889                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5218353                       # number of writebacks
system.cpu0.dcache.writebacks::total          5218353                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data      1114580                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1114580                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data      1114580                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1114580                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data       409143                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       409143                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data       409143                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       409143                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data   4200677439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4200677439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data   4200677439                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4200677439                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.011799                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000545                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.011799                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 10267.015295                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10267.015295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 10267.015295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10267.015295                       # average overall mshr miss latency
system.cpu0.dcache.replacements              10093179                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    391629453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data     16534622                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      408164075                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6140498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      1523707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7664205                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  17991315714                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17991315714                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    397769951                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data     18058329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    415828280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.015437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.084377                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 11807.595367                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  2347.447089                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      1114568                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1114568                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data       409139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       409139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data   4200396798                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4200396798                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.022657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 10266.429741                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10266.429741                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    315110919                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data     16617208                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     331728127                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      3543719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3543735                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data       669702                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       669702                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    318654638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data     16617224                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    335271862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.011121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010570                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 41856.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     0.188982                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data       280641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       280641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 70160.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70160.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     18631290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data      1147411                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     19778701                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data       140112                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       140112                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     18631363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data      1147414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     19778777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data        46704                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  1843.578947                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data        20016                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        20016                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     18631363                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data      1147404                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     19778767                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     18631363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data      1147404                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     19778767                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.998607                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          789543105                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         10093435                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            78.223430                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   250.035998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data     5.962609                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.976703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.023291                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      25311139387                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     25311139387                       # Number of data accesses
system.cpu1.numPwrStateTransitions              15816                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         7907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    74906.266979                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   51792.088511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         7907    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2432366                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           7907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   957454270145                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    592283853                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   28854235582                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   2002118206                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst      9080777                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2011198983                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   2002118206                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst      9080777                       # number of overall hits
system.cpu1.icache.overall_hits::total     2011198983                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          930                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           986                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          930                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total          986                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst      9969219                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9969219                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst      9969219                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9969219                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst   2002119136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst      9080833                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2011199969                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   2002119136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst      9080833                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2011199969                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 178021.767857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10110.769777                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 178021.767857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10110.769777                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          241                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          345                       # number of writebacks
system.cpu1.icache.writebacks::total              345                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      7212432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7212432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      7212432                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7212432                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 184934.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 184934.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 184934.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 184934.153846                       # average overall mshr miss latency
system.cpu1.icache.replacements                   345                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   2002118206                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst      9080777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2011198983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          930                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          986                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst      9969219                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9969219                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   2002119136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst      9080833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2011199969                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 178021.767857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10110.769777                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      7212432                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7212432                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 184934.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 184934.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.194656                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2011199952                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              969                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2075541.746130                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   622.209021                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst     0.985635                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.997130                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.001580                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998709                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      78436799760                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     78436799760                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    725716358                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data     26347684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       752064042                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    725716358                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data     26347684                       # number of overall hits
system.cpu1.dcache.overall_hits::total      752064042                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data     10529249                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data       627123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11156372                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data     10529249                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data       627123                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11156372                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data  56331482456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  56331482456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data  56331482456                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  56331482456                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    736245607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data     26974807                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    763220414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    736245607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data     26974807                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    763220414                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.014301                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.023248                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014617                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.014301                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.023248                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014617                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 89825.253508                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5049.265340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 89825.253508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5049.265340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3676                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              137                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    26.832117                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5920990                       # number of writebacks
system.cpu1.dcache.writebacks::total          5920990                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data       495489                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       495489                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data       495489                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       495489                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data       131634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       131634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data       131634                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       131634                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data   7880100708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7880100708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data   7880100708                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7880100708                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.004880                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.004880                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 59863.718401                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59863.718401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 59863.718401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59863.718401                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9321227                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    387093484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     14803409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      401896893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5081721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data       110093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5191814                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data   2791831680                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2791831680                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    392175205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     14913502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    407088707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.012958                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.007382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012754                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 25358.848246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   537.737230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data        42680                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        42680                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data        67413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        67413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data   1883754132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1883754132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.004520                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 27943.484669                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27943.484669                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    338622874                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     11544275                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     350167149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      5447528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data       517030                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5964558                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data  53539650776                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  53539650776                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    344070402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     12061305                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    356131707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.015833                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.042867                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 103552.309878                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8976.298122                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data       452809                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       452809                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data        64221                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        64221                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data   5996346576                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5996346576                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.005325                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 93370.495259                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93370.495259                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     31799817                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data      1510614                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     33310431                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        31069                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        13726                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        44795                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data    503911974                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    503911974                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     31830886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data      1524340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     33355226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000976                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.009005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.001343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 36712.223080                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11249.290635                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        10850                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        10850                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data         2876                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2876                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    119274093                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    119274093                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.001887                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 41472.215925                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41472.215925                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     31290709                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data      1464069                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     32754778                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       525888                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        29642                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       555530                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    980346984                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    980346984                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     31816597                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data      1493711                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     33310308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.016529                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.019845                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016677                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 33072.902773                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  1764.705748                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        29642                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        29642                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    956945778                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    956945778                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.019845                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000890                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 32283.441671                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 32283.441671                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data     71382894                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     71382894                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data     70062672                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     70062672                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.518679                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          829402434                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10128651                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            81.886762                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   249.574210                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data     5.944470                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.974899                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.023221                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998120                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      26566478987                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     26566478987                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions            6                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 68770.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 55895.729482                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        33362                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       133208                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON  14525721037                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED       206311                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 972374862232                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions            6                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 50455.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 22484.000452                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        25801                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value        69829                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON  18465047236                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED       151366                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 968435590978                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            924189                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       406369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           99                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          393991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           49672                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         52328                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          92865                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1170                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35931                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           424                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1414212                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1227435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       586948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side       872046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2686726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     65718016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     38785920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         7168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side     66447744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              170977024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          915017                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24286080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1587851                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.277118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.502822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1189515     74.91%     74.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 356650     22.46%     97.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41686      2.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1587851                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1302020729                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             58380                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         853158013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             67552                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         247816242                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy        378992561                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             81731                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         606470909                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.switch_cpus11.pwrStateResidencyTicks::OFF 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data         5760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data      2281600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data     14457472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data     13716480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data     13898752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data     13714560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data     13271936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data     13340416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data     14155520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data     14463488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data     14331776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data     13864960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data     13841664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data     13253504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data     14041728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data     14464128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data     14275328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     14528256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         225978752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus18.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        70656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     57544064                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       57544064                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data        17825                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data       112949                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data       107160                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data       108584                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data       107145                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data       103687                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data       104222                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data       110590                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data       112996                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data       111967                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data       108320                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data       108138                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data       103543                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data       109701                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data       113001                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data       111526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       113502                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1765459                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       449563                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            449563                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst        79850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data       199624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst        88722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     79073313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst       137519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    501051985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst       159699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    475371457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst       124211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    481688450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst       146391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    475304915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst       155263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    459964914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst       124211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    462338223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst       133083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    490587247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst       133083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    501260481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst       128647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    496695744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst       159699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    480517322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst       128647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    479709953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst       124211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    459326117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst       128647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    486643563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst       137519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    501282661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst       159699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    494739428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst       128647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    503505143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.inst        70977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data        26617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           7831735877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst        79850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst        88722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst       137519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst       159699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst       124211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst       146391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst       155263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst       124211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst       133083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst       133083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst       128647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst       159699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst       128647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst       124211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst       128647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst       137519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst       159699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst       128647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus18.inst        70977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2448722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1994302148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1994302148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1994302148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst        79850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data       199624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst        88722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     79073313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst       137519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    501051985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst       159699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    475371457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst       124211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    481688450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst       146391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    475304915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst       155263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    459964914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst       124211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    462338223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst       133083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    490587247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst       133083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    501260481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst       128647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    496695744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst       159699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    480517322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst       128647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    479709953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst       124211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    459326117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst       128647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    486643563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst       137519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    501282661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst       159699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    494739428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst       128647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    503505143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.inst        70977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data        26617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          9826038025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    766481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples     34128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples    191737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples    183592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples    184555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples    188812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples    184136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples    185855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples    192070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples    194799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples    193310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples    185562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples    194121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples    183961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples    198005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples    194759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples    194620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples    190616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000013883186                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        47834                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        47834                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3476033                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            723247                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1765460                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    449563                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3530920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  899126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                455076                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               132645                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           277972                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           253730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           157226                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           194193                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           119788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            99599                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           271623                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           132536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           122144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           169299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          559913                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          139203                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          141422                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          127553                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           91268                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          218375                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            53243                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            45304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            47469                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            29539                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            46437                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            50368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            45777                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            42468                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            40935                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            26913                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           42950                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           46035                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           67269                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           99133                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           32733                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           49878                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     11.15                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     29.74                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                206186704110                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               15379220000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           263858779110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    67034.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               85784.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                      446                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1882812                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 476981                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.21                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.23                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3530920                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              899126                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  31638                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  43375                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 107749                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 133635                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                 202017                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                 228508                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                 265139                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                 278882                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                 272847                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 268871                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                232981                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                216921                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                171293                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                152217                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                111859                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                 96283                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                 66974                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                 56363                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                 37538                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                 31420                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                 20090                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                 16357                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                  9917                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                  8050                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                  4796                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                  3760                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                  2091                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                  1613                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                   897                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                   688                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                   621                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                   454                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    67                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   107                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  1408                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  9823                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 12755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 24945                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 28086                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 37743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 39632                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 45531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 46518                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 49957                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 50572                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 52582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 52856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 53901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 53709                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 54094                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 49783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                 21027                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                 18262                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                 12124                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                 10820                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                  7368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                  6742                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                  4674                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                  4306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                  3117                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                  2847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                  2039                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                  1894                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                  1426                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  1277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                   913                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                   872                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                   636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                   557                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                   430                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                   405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                   278                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                   258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                    79                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1482487                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   165.872834                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   152.143169                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    90.540747                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         9455      0.64%      0.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1160602     78.29%     78.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       231768     15.63%     94.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        52874      3.57%     98.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        16755      1.13%     99.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5831      0.39%     99.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2524      0.17%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1177      0.08%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         1501      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1482487                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        47834                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     64.300916                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    58.068963                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    27.744142                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7             50      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           515      1.08%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1559      3.26%      4.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2414      5.05%      9.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         3894      8.14%     17.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         5071     10.60%     28.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         5985     12.51%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         5929     12.39%     53.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         5348     11.18%     64.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         4424      9.25%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3537      7.39%     80.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2790      5.83%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         2004      4.19%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1370      2.86%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1036      2.17%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          676      1.41%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          469      0.98%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          279      0.58%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          172      0.36%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          110      0.23%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           71      0.15%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           53      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           26      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           22      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199           12      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-231            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::232-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        47834                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        47834                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.023143                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.020577                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.317682                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           47457     99.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             113      0.24%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              75      0.16%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              79      0.17%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              39      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              33      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              16      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        47834                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             196854016                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               29124864                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               49052864                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              225978880                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            57544064                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     6822.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1700.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  7831.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1994.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       66.58                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   53.30                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  13.28                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  28854187360                       # Total gap between requests
system.mem_ctrls0.avgGap                     13026.59                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data         5760                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data      2184192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data     12271168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data     11749888                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data     11811520                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data     12083968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data     11784704                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data     11894720                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data     12292480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data     12467136                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data     12371840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data     11875968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data     12423744                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data     11773504                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data     12672320                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data     12464576                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data     12455680                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     12199424                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     49052864                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 79849.628781616149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 199624.071954040381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 88721.809757351279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 75697448.084972113371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 137518.805123894475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 425281340.936131536961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 159699.257563232299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 407215362.424290895462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 124210.533660291796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 409351339.994199156761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 146390.986099629605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 418793558.597625255585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 155263.167075364734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 408421979.036990880966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 124210.533660291796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 412234798.811313033104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 133082.714636026911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 426019950.002361476421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 133082.714636026911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 432072995.473056793213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 128646.624148159361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 428770326.104839384556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 159699.257563232299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 411584911.554840445518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 128646.624148159361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 430569160.797669708729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 124210.533660291796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 408033821.119302451611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 128646.624148159361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 439184048.525108516216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 137518.805123894475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 431984273.663299441338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 159699.257563232299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 431675965.374392628670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 128646.624148159361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 422794912.217681765556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.inst 70977.447805881020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 26616.542927205384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1700022995.258291244507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data           90                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data        35650                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data       225898                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data       214320                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data       217168                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data       214290                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data       207374                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data       208444                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data       221180                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data       225994                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data       223934                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data       216640                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data       216276                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data       207086                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data       219402                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data       226002                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data       223052                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data       227004                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       899126                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      4824010                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data      9341536                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      5129212                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data   3274900632                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      6615710                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data  16395330283                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      7161180                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data  15710460922                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      6578830                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data  15852562216                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      6153132                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data  16120721263                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      8284918                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data  15699441415                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      4806886                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data  15867176197                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      6660078                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data  16435915177                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      5358258                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data  16699388750                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      6974874                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data  16683811485                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      6127034                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data  15935391743                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      8368870                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data  16691590467                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      5403760                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data  15773530581                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      5975800                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data  16838611169                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      4632128                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data  16877029427                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      7030854                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data  16570548728                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      6377380                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data  16306469633                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.inst      3393732                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data       700840                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 833521510505                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst    134000.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data    103794.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    128230.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     91862.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst    106705.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     72578.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst     99460.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     73303.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst    117479.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     72996.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst     93229.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     75228.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst    118355.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     75705.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     85837.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     76122.01                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst    111001.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     74310.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst     89304.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     73893.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst    120256.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     74503.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst     85097.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     73557.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst    144290.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     77177.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst     96495.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     76168.99                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    103031.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     76747.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst     74711.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     74676.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst     97650.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     74290.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst    109954.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     71833.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.inst    106054.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     58403.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks    927035.27                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5607984480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2980687875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        11203923780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2118516120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    2277241200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     13094673840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy        52929120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       37335956415                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1293.950634                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE     32655579                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF    963300000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  27858280003                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4977079800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2645350290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        10757602380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1882358100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    2277241200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     13096166100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy        51560640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       35687358510                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1236.815247                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE     31392107                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF    963300000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  27859543475                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data         6784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data      2305664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data     14950912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data     14518144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data     14676864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data     15379712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data     15356672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data     15048320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data     14211712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data     14438272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data     14387200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data     14692992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data     15853568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data     15013760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data     15140992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data     14452864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data     14253568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     14991360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         239738880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus18.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        58240                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     56809728                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       56809728                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data           53                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data        18013                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data       116804                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data       113423                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data       114663                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data       120154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data       119974                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data       117565                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data       111029                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data       112799                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data       112400                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data       114789                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data       123856                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data       117295                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data       118289                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data       112913                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data       111356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       117120                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1872960                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       443826                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            443826                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst        62105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data       235113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst        84286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data     79907298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst       119774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    518153113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst       124211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    503154691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst       110902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    508655444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst       115338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    533014016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst       124211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    532215520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst       102030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    521528978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst       110902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    492534691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst       115338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    500386571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst        97594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    498616571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst       119774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    509214391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst       115338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    549436423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst       106466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    520331234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst        97594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    524740708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst       115338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    500892285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst       133083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    493985292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst       110902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    519554918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.inst        53233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data        44361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           8308620040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst        62105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst        84286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst       119774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst       124211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst       110902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst       115338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst       124211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst       102030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst       110902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst       115338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst        97594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst       119774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst       115338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst       106466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst        97594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst       115338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst       133083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst       110902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus18.inst        53233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         2018421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1968852297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1968852297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1968852297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst        62105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data       235113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst        84286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     79907298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst       119774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    518153113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst       124211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    503154691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst       110902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    508655444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst       115338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    533014016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst       124211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    532215520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst       102030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    521528978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst       110902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    492534691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst       115338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    500386571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst        97594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    498616571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst       119774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    509214391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst       115338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    549436423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst       106466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    520331234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst        97594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    524740708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst       115338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    500892285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst       133083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    493985292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst       110902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    519554918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.inst        53233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data        44361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         10277472337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    740737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples       106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples     34386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples    213277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples    202408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples    204935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples    206542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples    208160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples    206644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples    198635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples    200571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples    201836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples    205567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples    211888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples    205739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples    202807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples    202691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples    200146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples    211977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000014590250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        46258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        46258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3733056                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            699900                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1872965                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    443826                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3745930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  887652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                426685                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts               146915                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           266986                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            83168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           229479                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           169095                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            86149                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           122456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           813144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           150570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           108273                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            68656                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          337287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          170373                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          133993                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          227230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          127578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          224805                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            44252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            57417                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            35070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            25236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            52072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            51559                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            44518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            44448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            33772                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            29503                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           42701                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           44439                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           71890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           75430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           37045                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           51357                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     11.99                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     29.68                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                224517540876                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               16596210000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           286753328376                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    67641.15                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               86391.13                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                      932                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2222750                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 462063                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.97                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.38                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3745930                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              887652                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  28822                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  40614                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  98002                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 122921                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 186826                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 214117                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 256455                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 274221                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 279642                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 280114                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                254495                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                241730                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                201423                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                182636                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                142142                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                124573                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                 91887                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                 78488                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                 55723                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                 46793                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                 31739                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                 26104                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                 16978                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                 14051                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                  8734                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                  7010                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                  4117                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                  3332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                  1877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                  1437                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                  1271                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                   971                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    65                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  1198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  9786                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 12368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 24768                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 27409                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 36962                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 38886                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 44721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 45583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 48838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 49274                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 51051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 51435                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 52258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 52049                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 52138                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 48411                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                 20331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                 17672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                 11286                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                 10222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                  6731                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                  6115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                  4107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                  3783                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                  2600                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                  2402                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                  1643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                  1478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                  1049                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   984                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                   686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                   634                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                   460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                   413                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   285                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   146                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1375125                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   188.953458                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   162.774918                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   145.150165                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         8028      0.58%      0.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1018833     74.09%     74.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       217065     15.79%     90.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        61620      4.48%     94.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        26580      1.93%     96.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        13930      1.01%     97.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         8425      0.61%     98.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5633      0.41%     98.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        15011      1.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1375125                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        46258                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     71.754097                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    64.689583                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    31.312952                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15           378      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31         3002      6.49%      7.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47         6806     14.71%     22.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63         9585     20.72%     42.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79         9845     21.28%     64.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95         7190     15.54%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111         4479      9.68%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127         2461      5.32%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143         1324      2.86%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159          633      1.37%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175          301      0.65%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191          128      0.28%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207           68      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223           31      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239           14      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        46258                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        46258                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.012560                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.011322                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.219748                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           46029     99.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              75      0.16%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              64      0.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              44      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              22      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        46258                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             212431488                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               27307840                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               47405376                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              239739520                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            56809728                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     7362.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1642.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  8308.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1968.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       70.35                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   57.52                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  12.84                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  28854215936                       # Total gap between requests
system.mem_ctrls1.avgGap                     12454.39                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data         6784                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data      2200704                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data     13649728                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data     12954112                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data     13115840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data     13218688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data     13322240                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data     13225088                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data     12712640                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data     12836544                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data     12917504                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data     13156288                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data     13560832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data     13167296                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data     12979584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data     12972224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data     12809344                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     13566528                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data         1280                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     47405376                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 62105.266830145898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 235112.795856980898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 84285.719269483714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 76269703.757907032967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 119774.443172424231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 473058035.490465223789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 124210.533660291796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 448950101.734148919582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 110902.262196689102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 454555102.065569639206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 115338.352684556667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 458119500.772571206093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 124210.533660291796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 461708297.977256059647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 102030.081220953973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 458341305.296964585781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 110902.262196689102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 440581417.028786778450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 115338.352684556667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 444875552.621042609215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 97593.990733086408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 447681379.854618847370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 119774.443172424231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 455956906.659735739231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 115338.352684556667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 469977170.646641194820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 106466.171708821537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 456338410.441692352295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 97593.990733086408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 449832883.741234600544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 115338.352684556667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 449577808.538182199001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 133082.714636026911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 443932883.392370700836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 110902.262196689102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 470174576.673351287842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.inst 53233.085854410769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 44360.904878675639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1642926074.588947772980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data          106                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data        36026                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data       233608                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data       226846                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data       229326                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data       240310                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data       239948                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data       235132                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data       222058                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data       225598                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data       224800                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data       229580                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data       247712                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data       234590                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data       236580                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data       225826                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data       222714                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data       234240                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data           20                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       887652                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      2925194                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data     11793202                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      3894122                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data   3397635448                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      5610092                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data  18329198078                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      4707442                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data  17470515591                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      5039684                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data  17667894594                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      4863288                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data  17839976156                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      5149210                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data  18023188841                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      4079292                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data  17826480021                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      5836090                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data  17168445516                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      4523262                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data  17240354163                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      3517640                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data  17324752528                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      4387880                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data  17925328622                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      5376374                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data  18372704582                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      4418556                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data  17782409912                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      4127524                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data  17406702519                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      4530300                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data  17447540422                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      6373456                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data  17215033804                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      5124496                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data  18214406543                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.inst      1934346                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data      2549586                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 832355375088                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst    104471.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data    111256.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst    102476.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     94310.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst    103890.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     78461.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst     84061.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     77014.87                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst    100793.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     77042.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst     93524.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     74237.34                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     91950.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     75112.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     88680.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     75814.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst    116721.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     77315.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst     86985.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     76420.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     79946.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     77067.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst     81257.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     78078.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst    103391.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     74169.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst     92053.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     75802.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst     93807.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     73576.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst     87121.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     77260.99                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst    106224.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     77296.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst    102489.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     77759.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.inst     80597.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data    127479.30                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks    937704.61                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4854457440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2580182550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9983090880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2015635140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    2277241200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     13087689630                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy        58810080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       34857106920                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1208.041253                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE     49324728                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF    963300000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  27841610854                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4964020740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2638416825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13716261300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1850865840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    2277241200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     13097142510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy        50846880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       38594795295                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1337.578159                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE     29267558                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF    963300000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  27861668024                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data       409047                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data        28990                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data       290666                       # number of demand (read+write) hits
system.l2.demand_hits::total                   728703                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data       409047                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data        28990                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data       290666                       # number of overall hits
system.l2.overall_hits::total                  728703                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data           98                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data        76364                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data           16                       # number of demand (read+write) misses
system.l2.demand_misses::total                  76577                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           32                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data           98                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data        76364                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data           16                       # number of overall misses
system.l2.overall_misses::total                 76577                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      7167396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data     15864765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.inst      7093391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data   6612111964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.inst      6893427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data      2464470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6651595413                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      7167396                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data     15864765                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.inst      7093391                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data   6612111964                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.inst      6893427                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data      2464470                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6651595413                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data       409145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data       105354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data       290682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               805280                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data       409145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data       105354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data       290682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              805280                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.000240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.724832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.000055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095094                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.000240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.724832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.000055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095094                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 223981.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 161885.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.inst 181881.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 86586.768163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.inst 246193.821429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 154029.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86861.530394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 223981.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 161885.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.inst 181881.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 86586.768163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.inst 246193.821429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 154029.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86861.530394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33689                       # number of writebacks
system.l2.writebacks::total                     33689                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data        76364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             76577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data        76364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            76577                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      6893630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data     15026044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.inst      6760240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data   5958753298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.inst      6653087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data      2327588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5996413887                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      6893630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data     15026044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.inst      6760240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data   5958753298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.inst      6653087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data      2327588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5996413887                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.000240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.724832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.000055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.000240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.724832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.000055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 215425.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 153326.979592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.inst 173339.487179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 78030.921612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.inst 237610.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 145474.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78305.677775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 215425.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 153326.979592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.inst 173339.487179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 78030.921612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.inst 237610.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 145474.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78305.677775                       # average overall mshr miss latency
system.l2.replacements                          33927                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       372680                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           372680                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       372680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       372680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           99                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               99                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           99                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           99                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus01.data        29412                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29412                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data    946558601                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    946558601                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data        29412                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            29412                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 32182.734972                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 32182.734972                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data        29412                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29412                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data    695709994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    695709994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23653.950564                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23653.950564                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data        29510                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            29510                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data    920891062                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    920891062                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data        29510                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          29510                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 31206.067841                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 31206.067841                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data        29510                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        29510                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data    681020388                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    681020388                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23077.613961                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23077.613961                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data          132                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          132                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data     67935195                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total     67935195                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data          132                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          132                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 514660.568182                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 514660.568182                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data          132                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          132                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data     54403918                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total     54403918                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 412150.893939                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 412150.893939                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data           34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    43                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus01.data        34825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34826                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data       249366                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus01.data   4961990182                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4962239548                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data        34859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.999025                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data       249366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 142483.565887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142486.634928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data        34825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data       240644                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data   4663740201                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4663980845                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.999025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data       240644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 133919.316612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133922.381123                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus01.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus18.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      7167396                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus01.inst      7093391                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus18.inst      6893427                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21154214                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus01.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus18.inst           28                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             99                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus01.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus18.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 223981.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus01.inst 181881.820513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus18.inst 246193.821429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 213678.929293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus01.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus18.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           99                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      6893630                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus01.inst      6760240                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus18.inst      6653087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20306957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 215425.937500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus01.inst 173339.487179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus18.inst 237610.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 205120.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data       409044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data        28956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data       290660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            728660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data        41539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data           16                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data     15615399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data   1650121782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data      2464470                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1668201651                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data       409141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data        70495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data       290676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        770312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.000237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.589247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.000055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 160983.494845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 39724.639062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 154029.375000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 40050.937554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data        41539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data           16                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data     14785400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data   1295013097                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data      2327588                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1312126085                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.000237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.589247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.000055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 152426.804124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 31175.837093                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 145474.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 31502.114784                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus01.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus01.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus01.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus01.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus01.data       166611                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       166611                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus01.data 20826.375000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20826.375000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 986900789580                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32757.524194                       # Cycle average of tags in use
system.l2.tags.total_refs                    23329069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    111072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    210.035554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      89.107107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data           2086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data   12519.591228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data    1462.394177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst    26.193020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data    52.295298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.inst    29.522064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data 16456.083880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.inst    23.277669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data    13.059751                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.063660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.382068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.044629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.001596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.inst     0.000901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.502200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.inst     0.000710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.000399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20916                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999695                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26172224                       # Number of tag accesses
system.l2.tags.data_accesses                 26172224                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
