$comment
	File created using the following command:
		vcd file Multimodca2.msim.vcd -direction
$end
$date
	Sun Oct 26 16:31:22 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Multimodca2_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # ALTO $end
$var reg 1 $ b0 $end
$var reg 1 % b1 $end
$var reg 1 & Cin $end
$var reg 1 ' CLK $end
$var reg 1 ( CLRN $end
$var reg 1 ) PRN $end
$var wire 1 * Out0_mod $end
$var wire 1 + Out0_signo $end
$var wire 1 , Out1_mod $end
$var wire 1 - Out1_signo $end
$var wire 1 . Out2_mod $end
$var wire 1 / Out2_signo $end
$var wire 1 0 Out3_mod $end
$var wire 1 1 Out3_signo $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 inst2|SYNTHESIZED_WIRE_8~combout $end
$var wire 1 : inst2|Out2~3_combout $end
$var wire 1 ; CLK~input_o $end
$var wire 1 < CLK~inputclkctrl_outclk $end
$var wire 1 = Out0_signo~output_o $end
$var wire 1 > Out1_signo~output_o $end
$var wire 1 ? Out3_signo~output_o $end
$var wire 1 @ Out2_signo~output_o $end
$var wire 1 A Out1_mod~output_o $end
$var wire 1 B Out0_mod~output_o $end
$var wire 1 C Out2_mod~output_o $end
$var wire 1 D Out3_mod~output_o $end
$var wire 1 E CLRN~input_o $end
$var wire 1 F PRN~input_o $end
$var wire 1 G inst2|Out0~7_combout $end
$var wire 1 H inst2|Out0~1_combout $end
$var wire 1 I b0~input_o $end
$var wire 1 J inst2|SYNTHESIZED_WIRE_20~1_combout $end
$var wire 1 K inst2|Out0~0_combout $end
$var wire 1 L inst2|Out0~0clkctrl_outclk $end
$var wire 1 M inst2|SYNTHESIZED_WIRE_20~_emulated_q $end
$var wire 1 N inst2|SYNTHESIZED_WIRE_20~0_combout $end
$var wire 1 O inst2|DFF_inst~1_combout $end
$var wire 1 P inst2|DFF_inst~_emulated_q $end
$var wire 1 Q inst2|DFF_inst~0_combout $end
$var wire 1 R inst2|Out0~3_combout $end
$var wire 1 S inst2|Out0~_emulated_q $end
$var wire 1 T inst2|Out0~2_combout $end
$var wire 1 U Cin~input_o $end
$var wire 1 V a1~input_o $end
$var wire 1 W inst2|DFF_inst11~1_combout $end
$var wire 1 X inst2|DFF_inst11~_emulated_q $end
$var wire 1 Y inst2|DFF_inst11~0_combout $end
$var wire 1 Z inst2|SYNTHESIZED_WIRE_19~combout $end
$var wire 1 [ inst2|Out1~1_combout $end
$var wire 1 \ inst2|Out1~_emulated_q $end
$var wire 1 ] inst2|Out1~0_combout $end
$var wire 1 ^ inst2|SYNTHESIZED_WIRE_12~combout $end
$var wire 1 _ ALTO~input_o $end
$var wire 1 ` inst2|b2v_inst18|Sum~combout $end
$var wire 1 a b1~input_o $end
$var wire 1 b inst2|DFF_inst10~1_combout $end
$var wire 1 c inst2|DFF_inst10~_emulated_q $end
$var wire 1 d inst2|DFF_inst10~0_combout $end
$var wire 1 e inst2|SYNTHESIZED_WIRE_15~combout $end
$var wire 1 f inst2|b2v_inst3|Cout~0_combout $end
$var wire 1 g inst2|Out3~1_combout $end
$var wire 1 h inst2|Out3~_emulated_q $end
$var wire 1 i inst2|Out3~0_combout $end
$var wire 1 j a0~input_o $end
$var wire 1 k inst2|Out2~2_combout $end
$var wire 1 l inst2|Out2~1_combout $end
$var wire 1 m inst2|Out2~_emulated_q $end
$var wire 1 n inst2|Out2~0_combout $end
$var wire 1 o inst|SYNTHESIZED_WIRE_0~combout $end
$var wire 1 p inst|b2v_inst|Sum~combout $end
$var wire 1 q inst|Out0~combout $end
$var wire 1 r inst|b2v_inst|Cout~0_combout $end
$var wire 1 s inst|b2v_inst1|Sum~2_combout $end
$var wire 1 t inst|SYNTHESIZED_WIRE_1~combout $end
$var wire 1 u inst|SYNTHESIZED_WIRE_2~combout $end
$var wire 1 v inst|b2v_inst1|Cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
0&
0'
1(
1)
0*
x+
0,
x-
0.
x/
00
x1
x2
03
14
x5
16
17
18
09
x:
0;
0<
x=
x>
x?
x@
0A
0B
0C
0D
1E
1F
0G
xH
0I
xJ
0K
0L
0M
xN
xO
0P
xQ
xR
0S
xT
0U
0V
xW
0X
xY
xZ
x[
0\
x]
1^
1_
1`
1a
xb
0c
xd
0e
0f
xg
0h
xi
0j
1k
xl
0m
xn
0o
0p
0q
0r
0s
0t
0u
0v
$end
#25000
1'
1;
1<
02
xm
xh
xc
x\
xX
xS
xP
xM
#35000
1!
1j
12
1o
0k
0`
19
xe
xf
1p
1A
1,
#50000
0'
0;
0<
02
#70000
1"
0%
0!
1V
0a
0j
12
0^
0o
1k
09
0p
0A
0,
#75000
1'
1;
1<
02
#100000
0'
0;
0<
12
#105000
0"
0V
02
1`
0e
0f
#125000
1'
1;
1<
12
#140000
1$
1"
1I
1V
02
1t
0`
1p
xe
1A
1,
xf
#150000
0'
0;
0<
12
#175000
0$
1'
0I
1;
1<
02
0t
0p
0A
0,
#200000
0'
0;
0<
12
#210000
1%
0"
1a
0V
02
1^
1`
0e
0f
#225000
1'
1;
1<
12
#245000
1$
1"
1I
1V
02
1t
1u
0`
0^
1p
1s
xe
1A
1C
1,
1.
xf
#250000
0'
0;
0<
12
#275000
1'
1;
1<
02
#280000
1!
1j
12
1o
0k
1`
19
1q
1r
0e
1B
1*
1v
0p
1D
0A
10
0,
0s
0C
0.
#300000
0'
0;
0<
02
#315000
0%
0$
0a
0I
12
0u
0o
1k
09
0t
0r
1s
0q
1p
0f
1C
0B
1A
1.
0*
1,
0v
0p
0s
0D
0A
0C
00
0,
0.
#325000
1'
1;
1<
02
#350000
0"
0!
1$
0'
0V
0j
1I
0;
0<
12
#375000
1'
1;
1<
02
#385000
1%
1"
1a
1V
12
1u
1t
0`
1s
1p
xe
1C
1A
1.
1,
xf
#400000
0'
0;
0<
02
#420000
1!
0"
1j
0V
12
1o
0k
19
0u
0t
1^
1q
0s
0p
1B
0C
0A
1*
0.
0,
1p
1A
1,
#425000
1'
1;
1<
02
#450000
0'
0;
0<
12
#455000
0$
0%
0!
1"
0I
0a
0j
1V
02
0o
1k
0^
09
0q
0B
0*
0p
0A
0,
#475000
1'
1;
1<
12
#490000
1$
0"
1I
0V
02
1`
0e
0f
#500000
0'
0;
0<
12
#525000
1%
1"
1'
1a
1V
1;
1<
02
1u
1t
0`
1s
1p
xe
1C
1A
1.
1,
xf
#550000
0'
0;
0<
12
#560000
1!
0$
0%
1j
0I
0a
02
1`
0t
0u
0p
0s
0e
0A
0C
0,
0.
0f
#575000
1'
1;
1<
12
#595000
0"
0!
0V
0j
02
#600000
0'
0;
0<
12
#625000
1'
1;
1<
02
#630000
1%
1a
12
1^
#650000
0'
0;
0<
02
#665000
1"
1!
1V
1j
12
1u
0^
1o
0k
19
1s
xf
1C
1.
1p
1A
1,
#675000
1'
1;
1<
02
#700000
0%
0"
0'
0a
0V
0;
0<
12
0u
0o
1k
09
0`
0s
0f
xe
0C
0.
0p
xf
0A
0,
#725000
1'
1;
1<
02
#735000
1$
0!
1I
0j
12
1`
0e
0f
#750000
0'
0;
0<
02
#770000
1%
1"
1a
1V
12
1u
1t
0`
1s
1p
xe
1C
1A
1.
1,
xf
#775000
1'
1;
1<
02
#800000
0'
0;
0<
12
#805000
0$
0I
02
0t
0p
0A
0,
#825000
1'
1;
1<
12
#840000
1!
0"
1$
1j
0V
1I
02
1o
0k
19
0u
1^
1q
0s
1B
0C
1*
0.
1p
1A
1,
#850000
0'
0;
0<
12
#875000
0%
1"
1'
0a
1V
1;
1<
02
0o
1k
0^
09
1t
1r
1`
0p
0r
0e
0A
0,
1p
1s
0f
1A
1C
1,
1.
0s
0C
0.
#900000
0'
0;
0<
12
#910000
1%
0"
1a
0V
02
1o
0k
1^
19
0t
0`
0p
xf
xe
0A
0,
1p
1A
1,
#925000
1'
1;
1<
12
#945000
0$
1"
0I
1V
02
1u
1`
0^
0q
1s
0e
0B
1C
0*
1.
#950000
0'
0;
0<
12
#975000
1'
1;
1<
02
#980000
0"
0V
12
0u
0`
1^
0s
xe
0C
0.
#1000000
