<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US4967245 - Trench power MOSFET device - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Trench power MOSFET device"><meta name="DC.contributor" content="Adrian I. Cogan" scheme="inventor"><meta name="DC.contributor" content="Neill R. Thornton" scheme="inventor"><meta name="DC.contributor" content="Siliconix Incorporated" scheme="assignee"><meta name="DC.date" content="1988-3-14" scheme="dateSubmitted"><meta name="DC.description" content="A trench power MOSFET device is disclosed wherein the method of manufacturing produces a high density MOSFET cell with good breakdown characteristics."><meta name="DC.date" content="1990-10-30" scheme="issued"><meta name="DC.relation" content="JP:S60177675" scheme="references"><meta name="DC.relation" content="US:4462040" scheme="references"><meta name="DC.relation" content="US:4571513" scheme="references"><meta name="DC.relation" content="US:4574207" scheme="references"><meta name="DC.relation" content="US:4672410" scheme="references"><meta name="DC.relation" content="US:4749661" scheme="references"><meta name="DC.relation" content="US:4767722" scheme="references"><meta name="DC.relation" content="US:RE32090" scheme="references"><meta name="citation_patent_number" content="US:4967245"><meta name="citation_patent_application_number" content="US:07/167,617"><link rel="canonical" href="http://www.google.com/patents/US4967245"/><meta property="og:url" content="http://www.google.com/patents/US4967245"/><meta name="title" content="Patent US4967245 - Trench power MOSFET device"/><meta name="description" content="A trench power MOSFET device is disclosed wherein the method of manufacturing produces a high density MOSFET cell with good breakdown characteristics."/><meta property="og:title" content="Patent US4967245 - Trench power MOSFET device"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("wKntU_vmCKrNsQTY7YLADA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NOR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("wKntU_vmCKrNsQTY7YLADA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NOR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us4967245?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US4967245"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=R20uBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS4967245&amp;usg=AFQjCNGQz343yH756J56dRmGtp2nvZr9pg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US4967245.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US4967245.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US4967245" style="display:none"><span itemprop="description">A trench power MOSFET device is disclosed wherein the method of manufacturing produces a high density MOSFET cell with good breakdown characteristics....</span><span itemprop="url">http://www.google.com/patents/US4967245?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US4967245 - Trench power MOSFET device</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US4967245 - Trench power MOSFET device" title="Patent US4967245 - Trench power MOSFET device"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US4967245 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 07/167,617</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 30, 1990</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Mar 14, 1988</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 14, 1988</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">07167617, </span><span class="patent-bibdata-value">167617, </span><span class="patent-bibdata-value">US 4967245 A, </span><span class="patent-bibdata-value">US 4967245A, </span><span class="patent-bibdata-value">US-A-4967245, </span><span class="patent-bibdata-value">US4967245 A, </span><span class="patent-bibdata-value">US4967245A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Adrian+I.+Cogan%22">Adrian I. Cogan</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Neill+R.+Thornton%22">Neill R. Thornton</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Siliconix+Incorporated%22">Siliconix Incorporated</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US4967245.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4967245.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4967245.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (8),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (137),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (19),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (11)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/4967245&usg=AFQjCNF22dGutJERc_o7EriUtiuZOHR0_A">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D4967245&usg=AFQjCNHlQ_FqEoVvoFT-eBK9fOBY072nzg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D4967245A%26KC%3DA%26FT%3DD&usg=AFQjCNF6eFDc_sWxAnH2kLtK4qNMP2o-kA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT53499087" lang="EN" load-source="patent-office">Trench power MOSFET device</invention-title></span><br><span class="patent-number">US 4967245 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA36976257" lang="EN" load-source="patent-office"> <div class="abstract">A trench power MOSFET device is disclosed wherein the method of manufacturing produces a high density MOSFET cell with good breakdown characteristics.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(4)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4967245-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4967245-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4967245-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4967245-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4967245-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4967245-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4967245-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4967245-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(4)</span></span></div><div class="patent-text"><div mxw-id="PCLM4358167" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>We claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A high cell density product for power MOSFETS, the product being produced by the following method:<div class="claim-text">providing a heavily doped substrate, of first conductivity type, having a top surface;</div> <div class="claim-text">providing a first layer of lightly doped material of first conductivity type on top of and contiguous to the substrate;</div> <div class="claim-text">providing a second layer of second conductivity type opposite to the first conductivity type, on top of and contiguous to the first layer, with the first layer being positioned between the substrate and the second layer;</div> <div class="claim-text">providing a third layer of heavily doped material, of first conductivity type, on top of and contiguous to the second layer, with second layer being positioned between the first layer and the third layer:</div> <div class="claim-text">producing a substantially rectangular or trapezoidal groove in the combined first layer/second layer/third layer that reaches through all of a transverse section of the second layer, and reaches through a portion but not all of a transverse section of the first layer and exposes a bottom wall and said walls of the groove;</div> <div class="claim-text">providing a thick oxide layer inside the groove covering the bottom wall of the groove;</div> <div class="claim-text">providing a thin oxide layer inside the groove covering all side walls of the groove;</div> <div class="claim-text">providing polysilicon that fills the groove;</div> <div class="claim-text">providing a covering layer of substantially undoped oxide material that selectively covers the polysilicon at the top of the groove and immediately adjacent to the groove boundary at the top surface thereof so that no part of the polysilicon in the groove is exposed;</div> <div class="claim-text">removing substantially all of the third layer except a small region adjacent the thin oxide layer, so that a surface of the second layer is exposed; and</div> <div class="claim-text">providing a metallized layer of material covering and contiguous to the top surface of the second layer, the tip of the groove and all polysilicon material adjacent to the boundary of the groove.</div> </div>
    </div>
    </div> <div class="claim"> <div num="2" class="claim">
      <div class="claim-text">2. A structure for providing power MOSFETs of high cell density, the structure comprising:<div class="claim-text">a heavily doped substrate of semiconductor material of first conductivity type having a top surface:</div> <div class="claim-text">a first covering layer of lightly doped semiconductor material of first conductivity type, positioned on top of and contiguous to the substrate and having a top surface;</div> <div class="claim-text">a second covering layer of semiconductor material of second conductivity type opposite to the first conductivity type, positioned on top of and contiguous to the first covering layer and having a top surface;</div> <div class="claim-text">a substantially rectangular or trapezoidal shaped groove that extends substantially vertically from the top surface of the second covering layer through all of a transverse section of the second covering layer and through a portion but not all of a transverse section of the first covering layer, the groove having a bottom wall and side walls;</div> <div class="claim-text">a thick oxide layer positioned inside the groove and contiguous to the bottom wall of the groove;</div> <div class="claim-text">an oxide layer positioned inside the groove and contiguous to and completely covering the side walls of the groove, where the thickness of this oxide layer is less than the thickness of the oxide layer that is contiguous to the bottom wall of the groove;</div> <div class="claim-text">doped polysilicon having a top surface and positioned within and filling the remainder of the groove so that the top surface of the polysilicon extends above the top surface of the second covering layer;</div> <div class="claim-text">a second thick oxide layer positioned on top of the polysilicon and extending beyond the sides thereof, so that, together with the oxide layer covering the side walls, the polysilicon is electrically isolated from the first and second covering layers;</div> <div class="claim-text">a source region semiconductor material of heavily doped first conductivity type, positioned on top of a portion of the second covering layer adjacent to the side walls of the groove and adjacent to the second thick oxide layer; and</div> <div class="claim-text">a third covering layer of electrically conducting material covering and contiguous to the source region, the second thick oxide layer and the top surface of the second covering layer.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. A structure according to claim 2, wherein said electrically conducting material of said third covering layer is a metal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. A structure according to claim 2, wherein said first thick oxide layer positioned at said bottom wall of said groove includes oxygen placed there by ion implantation.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66021774" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>This invention relates to a method for producing power MOSFET transistors with high cell density.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>A power MOSFET normally requires considerable "silicon real estate" to perform power control and/or switching with a transistor. At the same time, low "on-resistance" is required for efficient device operation. Low specific "on-resistance" is also desirable because device cost is proportional to device area on the chip and lower on-resistance is usually achieved only by increasing the size of the device. Such transistors often require extensive isolation between adjacent devices and a large gate width to prevent source-drain shorting through various breakdown processes. The subject invention allows fabrication of a power MOSFET with reduced gate width, in part through use of a relatively deep gate oxide positioned adjacent to the source and drain regions. This achieves low specific "on-resistance", can be fabricated in general shape die areas, and has low associated production costs.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>One object of the invention is to provide a method for producing power MOSFET transistors.</p>
    <p>Another object is to provide a method for producing power transistors of high cell density.</p>
    <p>Another object is to provide power transistors using a buried polysilicon component.</p>
    <p>Other objects of the invention, and advantages thereof, will become clear by reference to the detailed description and the accompanying drawings.</p>
    <p>The foregoing objects may be achieved by a method comprising the steps of:</p>
    <p>providing an n+ substrate with a relatively thick layer of n- material contiguous thereto and thinner layers of p, n+, oxide and silicon nitride material stacked on top of the n- material in that order; providing a substantially rectangular or trapezoidal groove in the structure that reaches through the nitride layer, oxide layer, thin n+ layer, p layer and through a portion of the thick n- layer to expose a bottom wall and side walls of the groove; providing a thick oxide layer on the groove bottom wall and a thin oxide layer on the groove side walls; providing polysilicon that fills the groove and forms a polysilicon layer covering the top of the groove; planarizing the top surface of the structure to provide a substantially planar top surface; providing a covering layer of substantially undoped oxide that selectively covers the polysilicon at the top of the groove and immediately adjacent to the groove; removing substantially all of the polysilicon, thin nitride layer, thin oxide layer and thin n+ layer at the top surface of the structure not covered by the undoped oxide covering layer, to expose the p layer; and providing a metallized layer of material covering and contiguous to the p layer, the top of the groove and all regions of material adjacent to the boundary of the groove.</p>
    <heading>DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a sectional view of the initial semiconductor substrate/active layers combination to which the method may be applied.</p>
    <p>FIG. 2 is a sectional view of the material combination of FIG. 1 with a rectangular or trapezoidal groove etched therein.</p>
    <p>FIGS. 3a, 3b and 3c are sectional views of the structure of FIG. 2, with an oxide applied to the exposed walls of the groove by (a) oxide ion implantation, (b) heavy ion implantation and enhanced etching and (c) anisotropic etching, respectively.</p>
    <p>FIG. 4 is a sectional view of the structure of FIGS. 3 with bulk polysilicon grown in and on top of the groove and top surface of the structure.</p>
    <p>FIG. 5 is a sectional view of the structure of FIG. 4, after, substantially all of the polysilicon has been removed from the top surface of the structure.</p>
    <p>FIG. 6 is a sectional view of the structure of FIG. 5, with an electrically insulating layer of oxide introducted at the top of the groove.</p>
    <p>FIG. 7 is a sectional view of the structure of FIG. 6, with the nitride layer and adjacent oxide layer removed to expose the p layer adjacent to the groove, and with a layer of metallized material applied to the top surface of the structure.</p>
    <p>FIG. 8 is a sectional perspective view of a three-dimensional gate region that may be produced by the invention.</p>
    <p>FIG. 9 is a plan view of a gate/source configuration that may be produced by the invention.</p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENT</heading> <p>The invention provides a high cell density structure that is suitable for power MOSFETs. With reference to the sectional view shown in FIG. 1, one begins with a layered combination structure 21 of semiconductor materials, the structure including: an n+ substrate layer 23 of Si or other suitable semiconductor material; an n- layer 25 of thickness substantially 2-5 Î¼m contiguous to the top surface of substrate 23; a p layer 27 of thickness substantially 250-750 nm contiguous to the top surface of layer 25; an n+ layer 29 of thickness substantially 150-500 nm contiguous to the top surface of layer 27; a layer 31 of oxide material such as SiO<sub>2</sub> of thickness substantially 25-75 nm contiguous to the top surface of layer 29; and an initial covering layer 33 of protective nitride material such as Si<sub>3</sub> N<sub>4</sub> of thickness substantially 100-200 nm contiguous to the top surface of layer 31. The nitride material that comprises layer 33 has substantially different thermal expansion and lattice parameters than does the crystalline silicon in layer 29, and the thin layer 31 of SiO<sub>2</sub> material can take up most of the resulting stress of the layer 31/layer 33 interface that would otherwise appear in the silicon material that comprises layer 29. Provision of the SiO<sub>2</sub> layer 31 is optional but is preferred here.</p>
    <p>A portion of predetermined shape of the top surface of protective layer 33 is masked and etched, preferably using an anisotropic dry etching process ("etchant") that will produce a substantially rectangular or trapezoidal groove 35 in the transverse cross section shown in FIG. 2, where this groove reaches through all the thickness of each of layers 33, 31, 29 and 27 and reaches through a portion, but not all, of the thickness of n- layer 25. The bottom of the groove 35 may be adjacent to the top surface of the n+ layer 23 in FIG. 2; but this will reduce the breakdown voltage of the gate oxide and require use of smaller gate voltages. The n- layer 25 is 6-60 times as thick as each of the layers 27, 29, 31 and 33 so that terminating the action of this etchant in the interior of the n- layer 25 should not be a problem.</p>
    <p>The groove 35 is then processed to form a thick oxide layer 41 on the exposed surface of the bottom wall 37 of groove 35 and a relatively thin oxide layer 43 on the exposed surfaces of the side walls 39 of the groove 35, as indicated in FIGS. 3a, 3b and 3c. The thin oxide layer 43 will serve as gate oxide. These oxide layers may be produced by any one of at least three techniques. In a first approach, one may use ion implantation of oxygen at the bottom wall 37, followed by growth of a thin oxide layer (50-200 nm) on the bottom wall as 41 and on the side walls as 43, as indicated in FIG. 3a.</p>
    <p>In a second approach: (1) an oxide layer is grown thermally on the bottom wall 37 and side walls 39; (2) a second layer (not shown), of thickness substantially 100 nm, of nitride such as silicon nitride Si<sub>3</sub> N<sub>4</sub> is substantially uniformly deposited in the groove and across the top surface of the structure; (3) an ion implant, using As, P, Sb, Bi or a similar ion, is performed on the bottom wall 37 of the groove 35 and on the remaining top surface 45 of the structure; (4) the second layer of nitride is removed by etching, taking advantage of the enhancement of the etching rate at the bottom wall 37 and top surface 45 by the heavy ion implant; (5) a thick oxide layer 41' (0.5-1) is grown thermally at the bottom wall 37 of the groove 35; (6) nitride (and some oxide) that adheres to the side walls 39 of the groove 35 is removed; and (7) a thin oxide layer, of thickness substantially 100 nm, is grown on the groove side walls (43') and on the groove bottom wall (41'). This is partly illustrated in FIG. 3b.</p>
    <p>Third, a procedure similar to the second technique above may be employed, with an anisotropic dry etch (to selectively remove nitride from the top surface and groove bottom wall) replacing the heavy ion implant step (3) and the first etch step (4), as indicated in FIG. 3c. After one of these three techniques is applied, the oxide layer 41' at the bottom wall 37 of the groove 35 should be 100-500 nm thick and the oxide layer 43' at the sidewalls 39 of the groove 35 should be 30-150 nm thick.</p>
    <p>Polysilicon 47, in a bulk filler layer, is now deposited in the groove and at the top of the groove, as illustrated in FIG. 4. The polysilicon is doped either in situ (preferably) or post-doping, with phosphorous or other suitable n type dopant.</p>
    <p>A dry etchant is now applied at the top surface of the polysilicon to remove the polysilicon at the top surface and produce a planarization of the top surface of the structure, as indicated in FIG. 5. The remaining first nitride layer 33 and underlying thin oxide layer 31 are removed from the top surface. A local oxidization step is then employed to grow a thick layer 49 of oxide on top of the polysilicon 47 in the groove 35, with a small amount of this oxide extending beyond the side wall boundaries 39 of the groove 35 at the top surface, as indicated in FIG. 6, so that no polysilicon is exposed.</p>
    <p>Using "bird beaks" (shown in FIG. 6) for etch control around the top of the groove 35, the top surface of the structure, except the region overlying and immediately adjacent to the groove 35, is etched to remove most of the n+ layer 29 and expose the underlying p layer 27, as indicated in FIG. 7. A layer of metallization 51 is then applied to the entire top surface of the structure to produce a source contact for the device, as shown in FIG. 7.</p>
    <p>FIG. 8 is a sectional perspective view of a three-dimensional gate region that may be produced by the invention, showing the gate 53, gate contact 55, source 57 and drain 59. The presence of the large "bulk" of polysilicon 47 adjacent to the channel 61 will help insure that gate oxide breakdown does not occur for the high electrical fields needed to drive a power MOSFET.</p>
    <p>FIG. 9 shows, in plan view, a gate-source configuration that may be produced by the invention.</p>
    <p>Although the preferred embodiments of the invention have been shown and described herein, variation and modification may be made without departing from the scope of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4462040">US4462040</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 1980</td><td class="patent-data-table-td patent-date-value">Jul 24, 1984</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Single electrode U-MOSFET random access memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4571513">US4571513</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1982</td><td class="patent-data-table-td patent-date-value">Feb 18, 1986</td><td class="patent-data-table-td ">Eaton Corporation</td><td class="patent-data-table-td ">Lateral bidirectional dual notch shielded FET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4574207">US4574207</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1982</td><td class="patent-data-table-td patent-date-value">Mar 4, 1986</td><td class="patent-data-table-td ">Eaton Corporation</td><td class="patent-data-table-td ">Lateral bidirectional dual notch FET with non-planar main electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4672410">US4672410</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 9, 1985</td><td class="patent-data-table-td patent-date-value">Jun 9, 1987</td><td class="patent-data-table-td ">Nippon Telegraph &amp; Telephone</td><td class="patent-data-table-td ">Semiconductor memory device with trench surrounding each memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4749661">US4749661</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 18, 1986</td><td class="patent-data-table-td patent-date-value">Jun 7, 1988</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Formed in an integrated circuit with active base, collector and emitter regions in communication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4767722">US4767722</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 24, 1986</td><td class="patent-data-table-td patent-date-value">Aug 30, 1988</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method for making planar vertical channel DMOS structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE32090">USRE32090</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 5, 1984</td><td class="patent-data-table-td patent-date-value">Mar 4, 1986</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Silicon integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=R20uBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS60177675A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEuan0YluEsDAmFr_hqUUfINS_S1Q">JPS60177675A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5032888">US5032888</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 23, 1990</td><td class="patent-data-table-td patent-date-value">Jul 16, 1991</td><td class="patent-data-table-td ">Fuji Electric Co., Ltd.</td><td class="patent-data-table-td ">Conductivity modulation buried gate trench type MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5578522">US5578522</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 30, 1995</td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device and method of fabricating same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5648283">US5648283</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 31, 1994</td><td class="patent-data-table-td patent-date-value">Jul 15, 1997</td><td class="patent-data-table-td ">Advanced Power Technology, Inc.</td><td class="patent-data-table-td ">High density power device fabrication process using undercut oxide sidewalls</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5801417">US5801417</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 1993</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Advanced Power Technology, Inc.</td><td class="patent-data-table-td ">Self-aligned power MOSFET device with recessed gate and source</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5904525">US5904525</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 8, 1996</td><td class="patent-data-table-td patent-date-value">May 18, 1999</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Fabrication of high-density trench DMOS using sidewall spacers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6069385">US6069385</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 9, 1998</td><td class="patent-data-table-td patent-date-value">May 30, 2000</td><td class="patent-data-table-td ">Stmicroelectronics, Inc.</td><td class="patent-data-table-td ">Trench MOS-gated device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6103635">US6103635</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 28, 1997</td><td class="patent-data-table-td patent-date-value">Aug 15, 2000</td><td class="patent-data-table-td ">Fairchild Semiconductor Corp.</td><td class="patent-data-table-td ">Trench forming process and integrated circuit device including a trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6404007">US6404007</a></td><td class="patent-data-table-td patent-date-value">Apr 5, 1999</td><td class="patent-data-table-td patent-date-value">Jun 11, 2002</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench transistor with superior gate dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6413822">US6413822</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 22, 1999</td><td class="patent-data-table-td patent-date-value">Jul 2, 2002</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6429481">US6429481</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 1997</td><td class="patent-data-table-td patent-date-value">Aug 6, 2002</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and method of its manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6436770">US6436770</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 2000</td><td class="patent-data-table-td patent-date-value">Aug 20, 2002</td><td class="patent-data-table-td ">Chartered Semiconductor Manufacturing Ltd.</td><td class="patent-data-table-td ">Method to control the channel length of a vertical transistor by first forming channel using selective epi and source/drain using implantation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6437386">US6437386</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 2000</td><td class="patent-data-table-td patent-date-value">Aug 20, 2002</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for creating thick oxide on the bottom surface of a trench structure in silicon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6444528">US6444528</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 2000</td><td class="patent-data-table-td patent-date-value">Sep 3, 2002</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Selective oxide deposition in the bottom of a trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6696726">US6696726</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 2000</td><td class="patent-data-table-td patent-date-value">Feb 24, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Vertical MOSFET with ultra-low resistance and low gate charge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6709930">US6709930</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2002</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Thicker oxide formation at the trench bottom by selective oxide deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6710403">US6710403</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2002</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Dual trench power MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6710406">US6710406</a></td><td class="patent-data-table-td patent-date-value">May 24, 2002</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and method of its manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6710418">US6710418</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 2002</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Schottky rectifier with insulation-filled trenches and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6750507">US6750507</a></td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td patent-date-value">Jun 15, 2004</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Super-self-aligned trench-gated DMOS with reduced on-resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6753229">US6753229</a></td><td class="patent-data-table-td patent-date-value">Nov 24, 1999</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Multiple-thickness gate oxide formed by oxygen implantation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6756274">US6756274</a></td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Fabrication process for a super-self-aligned trench-gated DMOS with reduced on-resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6764906">US6764906</a></td><td class="patent-data-table-td patent-date-value">Dec 12, 2002</td><td class="patent-data-table-td patent-date-value">Jul 20, 2004</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method for making trench mosfet having implanted drain-drift region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6803626">US6803626</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 2002</td><td class="patent-data-table-td patent-date-value">Oct 12, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Vertical charge control semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6828195">US6828195</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2003</td><td class="patent-data-table-td patent-date-value">Dec 7, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6849898">US6849898</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 10, 2001</td><td class="patent-data-table-td patent-date-value">Feb 1, 2005</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench MIS device with active trench corners and thick bottom oxide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6855994">US6855994</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 1999</td><td class="patent-data-table-td patent-date-value">Feb 15, 2005</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Multiple-thickness gate oxide formed by oxygen implantation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6861296">US6861296</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2002</td><td class="patent-data-table-td patent-date-value">Mar 1, 2005</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for creating thick oxide on the bottom surface of a trench structure in silicon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6875657">US6875657</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 2002</td><td class="patent-data-table-td patent-date-value">Apr 5, 2005</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method of fabricating trench MIS device with graduated gate oxide layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6903412">US6903412</a></td><td class="patent-data-table-td patent-date-value">Mar 26, 2002</td><td class="patent-data-table-td patent-date-value">Jun 7, 2005</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench MIS device with graduated gate oxide layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6916745">US6916745</a></td><td class="patent-data-table-td patent-date-value">May 20, 2003</td><td class="patent-data-table-td patent-date-value">Jul 12, 2005</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Structure and method for forming a trench MOSFET having self-aligned features</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6924198">US6924198</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 2004</td><td class="patent-data-table-td patent-date-value">Aug 2, 2005</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Self-aligned trench transistor using etched contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6927134">US6927134</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2002</td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming a trench transistor having a superior gate dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6991977">US6991977</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2003</td><td class="patent-data-table-td patent-date-value">Jan 31, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming a semiconductor structure with improved smaller forward voltage loss and higher blocking capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7009247">US7009247</a></td><td class="patent-data-table-td patent-date-value">Nov 25, 2003</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench MIS device with thick oxide layer in bottom of gate contact trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7012005">US7012005</a></td><td class="patent-data-table-td patent-date-value">Jun 25, 2002</td><td class="patent-data-table-td patent-date-value">Mar 14, 2006</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Self-aligned differential oxidation in trenches by ion implantation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7033876">US7033876</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 2002</td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7033891">US7033891</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2002</td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench gate laterally diffused MOSFET devices and methods for making such devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7052963">US7052963</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 2004</td><td class="patent-data-table-td patent-date-value">May 30, 2006</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Method of forming trench transistor with chained implanted body including a plurality of implantation with different energies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7061066">US7061066</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 2004</td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Schottky diode using charge balance structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7078296">US7078296</a></td><td class="patent-data-table-td patent-date-value">Jan 16, 2002</td><td class="patent-data-table-td patent-date-value">Jul 18, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Self-aligned trench MOSFETs and methods for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7132712">US7132712</a></td><td class="patent-data-table-td patent-date-value">Nov 5, 2002</td><td class="patent-data-table-td patent-date-value">Nov 7, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench structure having one or more diodes embedded therein adjacent a PN junction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7148111">US7148111</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 2004</td><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7161208">US7161208</a></td><td class="patent-data-table-td patent-date-value">May 13, 2003</td><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Trench mosfet with field relief feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7265415">US7265415</a></td><td class="patent-data-table-td patent-date-value">Oct 8, 2004</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">MOS-gated transistor with reduced miller capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7265416">US7265416</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 2003</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Fairchild Korea Semiconductor Ltd.</td><td class="patent-data-table-td ">High breakdown voltage low on-resistance lateral DMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7282406">US7282406</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 2006</td><td class="patent-data-table-td patent-date-value">Oct 16, 2007</td><td class="patent-data-table-td ">Semiconductor Companents Industries, L.L.C.</td><td class="patent-data-table-td ">Method of forming an MOS transistor and structure therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7282412">US7282412</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 25, 2005</td><td class="patent-data-table-td patent-date-value">Oct 16, 2007</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Trench semiconductor device having gate oxide layer with multiple thicknesses and processes of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7291884">US7291884</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">Nov 6, 2007</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench MIS device having implanted drain-drift region and thick bottom oxide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7291894">US7291894</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2004</td><td class="patent-data-table-td patent-date-value">Nov 6, 2007</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Vertical charge control semiconductor device with low output capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7301203">US7301203</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 2004</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">Fairchild Korea Semiconductor Ltd.</td><td class="patent-data-table-td ">Superjunction semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7319256">US7319256</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2006</td><td class="patent-data-table-td patent-date-value">Jan 15, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate trench FET with the shield and gate electrodes being connected together</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7326995">US7326995</a></td><td class="patent-data-table-td patent-date-value">Jun 22, 2005</td><td class="patent-data-table-td patent-date-value">Feb 5, 2008</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench MIS device having implanted drain-drift region and thick bottom oxide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7344943">US7344943</a></td><td class="patent-data-table-td patent-date-value">Apr 20, 2005</td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming a trench MOSFET having self-aligned features</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7345342">US7345342</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2004</td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7352036">US7352036</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 2005</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor power device having a top-side drain using a sinker trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7368777">US7368777</a></td><td class="patent-data-table-td patent-date-value">May 26, 2005</td><td class="patent-data-table-td patent-date-value">May 6, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Accumulation device with charge balance structure and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7375029">US7375029</a></td><td class="patent-data-table-td patent-date-value">Nov 25, 2005</td><td class="patent-data-table-td patent-date-value">May 20, 2008</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Method for fabricating contact holes in a semiconductor body and a semiconductor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7385248">US7385248</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate field effect transistor with improved inter-poly dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7416947">US7416947</a></td><td class="patent-data-table-td patent-date-value">Jan 19, 2006</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method of fabricating trench MIS device with thick oxide layer in bottom of trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7429523">US7429523</a></td><td class="patent-data-table-td patent-date-value">Mar 17, 2006</td><td class="patent-data-table-td patent-date-value">Sep 30, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming schottky diode with charge balance structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7435650">US7435650</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2004</td><td class="patent-data-table-td patent-date-value">Oct 14, 2008</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Process for manufacturing trench MIS device having implanted drain-drift region and thick bottom oxide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7446374">US7446374</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 2006</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">High density trench FET with integrated Schottky diode and method of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7462550">US7462550</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2005</td><td class="patent-data-table-td patent-date-value">Dec 9, 2008</td><td class="patent-data-table-td ">Semiconductor Components Industries, L.L.C.</td><td class="patent-data-table-td ">Method of forming a trench semiconductor device and structure therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7473603">US7473603</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 2007</td><td class="patent-data-table-td patent-date-value">Jan 6, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming a shielded gate trench FET with the shield and gate electrodes being connected together</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7504306">US7504306</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 2006</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming trench gate field effect transistor with recessed mesas</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7511339">US7511339</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2003</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and method of its manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7534683">US7534683</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2007</td><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of making a MOS-gated transistor with reduced miller capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7537970">US7537970</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 2006</td><td class="patent-data-table-td patent-date-value">May 26, 2009</td><td class="patent-data-table-td ">Semiconductor Components Industries, L.L.C.</td><td class="patent-data-table-td ">Bi-directional transistor with by-pass path and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7576388">US7576388</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2004</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-gate LDMOS structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7582519">US7582519</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2006</td><td class="patent-data-table-td patent-date-value">Sep 1, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming a trench structure having one or more diodes embedded therein adjacent a PN junction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7595524">US7595524</a></td><td class="patent-data-table-td patent-date-value">Mar 17, 2008</td><td class="patent-data-table-td patent-date-value">Sep 29, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power device with trenches having wider upper portion than lower portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7598144">US7598144</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 2007</td><td class="patent-data-table-td patent-date-value">Oct 6, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming inter-poly dielectric in shielded gate field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7605040">US7605040</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2007</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Fairchild Korea Semiconductor Ltd.</td><td class="patent-data-table-td ">Method of forming high breakdown voltage low on-resistance lateral DMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7605425">US7605425</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 2007</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor Limited</td><td class="patent-data-table-td ">Power MOS device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7625793">US7625793</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2005</td><td class="patent-data-table-td patent-date-value">Dec 1, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power MOS device with improved gate charge performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7638841">US7638841</a></td><td class="patent-data-table-td patent-date-value">May 31, 2006</td><td class="patent-data-table-td patent-date-value">Dec 29, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7652326">US7652326</a></td><td class="patent-data-table-td patent-date-value">May 31, 2006</td><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7655981">US7655981</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 2007</td><td class="patent-data-table-td patent-date-value">Feb 2, 2010</td><td class="patent-data-table-td ">Fairchild Korea Semiconductor Ltd.</td><td class="patent-data-table-td ">Superjunction semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7667264">US7667264</a></td><td class="patent-data-table-td patent-date-value">Sep 27, 2004</td><td class="patent-data-table-td patent-date-value">Feb 23, 2010</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Limited</td><td class="patent-data-table-td ">Shallow source MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7696571">US7696571</a></td><td class="patent-data-table-td patent-date-value">Dec 5, 2008</td><td class="patent-data-table-td patent-date-value">Apr 13, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7713822">US7713822</a></td><td class="patent-data-table-td patent-date-value">Oct 10, 2008</td><td class="patent-data-table-td patent-date-value">May 11, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming high density trench FET with integrated Schottky diode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7732876">US7732876</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 2008</td><td class="patent-data-table-td patent-date-value">Jun 8, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power transistor with trench sinker for contacting the backside</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7736978">US7736978</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2006</td><td class="patent-data-table-td patent-date-value">Jun 15, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7745289">US7745289</a></td><td class="patent-data-table-td patent-date-value">Nov 24, 2004</td><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming a FET having ultra-low on-resistance and low gate charge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7772668">US7772668</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 2007</td><td class="patent-data-table-td patent-date-value">Aug 10, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate trench FET with multiple channels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7799636">US7799636</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 2009</td><td class="patent-data-table-td patent-date-value">Sep 21, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power device with trenches having wider upper portion than lower portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7800169">US7800169</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 2007</td><td class="patent-data-table-td patent-date-value">Sep 21, 2010</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Power MOS device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7855415">US7855415</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2008</td><td class="patent-data-table-td patent-date-value">Dec 21, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices having termination structures and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7859047">US7859047</a></td><td class="patent-data-table-td patent-date-value">Nov 11, 2008</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate trench FET with the shield and gate electrodes connected together in non-active region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7910409">US7910409</a></td><td class="patent-data-table-td patent-date-value">Mar 20, 2009</td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Bi-directional transistor with by-pass path and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7910439">US7910439</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 2009</td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td ">Maxpower Semiconductor Inc.</td><td class="patent-data-table-td ">Super self-aligned trench MOSFET devices, methods, and systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7923774">US7923774</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td patent-date-value">Apr 12, 2011</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor Limited</td><td class="patent-data-table-td ">Power MOS device with conductive contact layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7936008">US7936008</a></td><td class="patent-data-table-td patent-date-value">May 2, 2008</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Structure and method for forming accumulation-mode field effect transistor with improved current capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7977744">US7977744</a></td><td class="patent-data-table-td patent-date-value">Sep 27, 2007</td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor with trench filled with insulating material and strips of semi-insulating material along trench sidewalls</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7982265">US7982265</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 2008</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trenched shield gate power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8008151">US8008151</a></td><td class="patent-data-table-td patent-date-value">Nov 9, 2007</td><td class="patent-data-table-td patent-date-value">Aug 30, 2011</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Limited</td><td class="patent-data-table-td ">Shallow source MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013387">US8013387</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 2007</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices with shield and gate contacts and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013391">US8013391</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2007</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices with trenched shielded split gate transistor and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8026558">US8026558</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2010</td><td class="patent-data-table-td patent-date-value">Sep 27, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor power device having a top-side drain using a sinker trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8034682">US8034682</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2010</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power device with trenches having wider upper portion than lower portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8044463">US8044463</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2010</td><td class="patent-data-table-td patent-date-value">Oct 25, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8084327">US8084327</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 2008</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming trench gate field effect transistor with recessed mesas using spacers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8093651">US8093651</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2007</td><td class="patent-data-table-td patent-date-value">Jan 10, 2012</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor Limited</td><td class="patent-data-table-td ">MOS device with integrated schottky diode in active region contact trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8101484">US8101484</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 2010</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming a FET having ultra-low on-resistance and low gate charge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8101969">US8101969</a></td><td class="patent-data-table-td patent-date-value">Feb 8, 2011</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Bi-directional transistor with by-pass path and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129245">US8129245</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 2011</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Methods of manufacturing power semiconductor devices with shield and gate contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8143123">US8143123</a></td><td class="patent-data-table-td patent-date-value">Mar 3, 2008</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8143124">US8143124</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2008</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Methods of making power semiconductor devices with thick bottom oxide layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8148233">US8148233</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 2011</td><td class="patent-data-table-td patent-date-value">Apr 3, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor power device having a top-side drain using a sinker trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8198677">US8198677</a></td><td class="patent-data-table-td patent-date-value">Jul 8, 2009</td><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-gate LDMOS structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8283723">US8283723</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2007</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor Limited</td><td class="patent-data-table-td ">MOS device with low injection diode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8319290">US8319290</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2010</td><td class="patent-data-table-td patent-date-value">Nov 27, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench MOS barrier schottky rectifier with a planar surface using CMP techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8350317">US8350317</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 2009</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8362547">US8362547</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2007</td><td class="patent-data-table-td patent-date-value">Jan 29, 2013</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor Limited</td><td class="patent-data-table-td ">MOS device with Schottky barrier controlling layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8432000">US8432000</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2010</td><td class="patent-data-table-td patent-date-value">Apr 30, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench MOS barrier schottky rectifier with a planar surface using CMP techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8476133">US8476133</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2010</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacture and structure for a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8518777">US8518777</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 2011</td><td class="patent-data-table-td patent-date-value">Aug 27, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming accumulation-mode field effect transistor with improved current capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8530284">US8530284</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td patent-date-value">Sep 10, 2013</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Method of forming a bi-directional transistor with by-pass path</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8637368">US8637368</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2012</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Fabrication of MOS device with varying trench depth</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8673700">US8673700</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2011</td><td class="patent-data-table-td patent-date-value">Mar 18, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Superjunction structures for power devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8680611">US8680611</a></td><td class="patent-data-table-td patent-date-value">Aug 30, 2012</td><td class="patent-data-table-td patent-date-value">Mar 25, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and schottky diode structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8710584">US8710584</a></td><td class="patent-data-table-td patent-date-value">Jan 5, 2012</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">FET device having ultra-low on-resistance and low gate charge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8716783">US8716783</a></td><td class="patent-data-table-td patent-date-value">Oct 10, 2011</td><td class="patent-data-table-td patent-date-value">May 6, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power device with self-aligned source regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8772868">US8772868</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2011</td><td class="patent-data-table-td patent-date-value">Jul 8, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Superjunction structures for power devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8786010">US8786010</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2011</td><td class="patent-data-table-td patent-date-value">Jul 22, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Superjunction structures for power devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8786045">US8786045</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 2010</td><td class="patent-data-table-td patent-date-value">Jul 22, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices having termination structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120220091">US20120220091</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 12, 2012</td><td class="patent-data-table-td patent-date-value">Aug 30, 2012</td><td class="patent-data-table-td ">Ashok Challa</td><td class="patent-data-table-td ">Methods of making power semiconductor devices with thick bottom oxide layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE102004057237B4?cl=en">DE102004057237B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 26, 2004</td><td class="patent-data-table-td patent-date-value">Feb 8, 2007</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Verfahren zum Herstellen von KontaktlÃ¶chern in einem HalbleiterkÃ¶rper sowie Transistor mit vertikalem Aufbau</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0609536A2?cl=en">EP0609536A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 16, 1993</td><td class="patent-data-table-td patent-date-value">Aug 10, 1994</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Process for manufacturing vertical MOS transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0620588A2?cl=en">EP0620588A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 1994</td><td class="patent-data-table-td patent-date-value">Oct 19, 1994</td><td class="patent-data-table-td ">Philips Electronics Uk Limited</td><td class="patent-data-table-td ">A method of manufacturing a recessed insulated gate field-effect semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0654173A1?cl=en">EP0654173A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 17, 1993</td><td class="patent-data-table-td patent-date-value">May 24, 1995</td><td class="patent-data-table-td ">Advanced Power Technology Inc.</td><td class="patent-data-table-td ">High density power device structure and fabrication process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0671056A1?cl=en">EP0671056A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 27, 1993</td><td class="patent-data-table-td patent-date-value">Sep 13, 1995</td><td class="patent-data-table-td ">Cree Research, Inc.</td><td class="patent-data-table-td ">Power mosfet in silicon carbide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0747967A2?cl=en">EP0747967A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 8, 1996</td><td class="patent-data-table-td patent-date-value">Dec 11, 1996</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics, Inc.</td><td class="patent-data-table-td ">Vertical trench gate MOS device and a method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0801426A2?cl=en">EP0801426A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 20, 1997</td><td class="patent-data-table-td patent-date-value">Oct 15, 1997</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Improved trench MOS gate device and method of producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0918353A1?cl=en">EP0918353A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 1994</td><td class="patent-data-table-td patent-date-value">May 26, 1999</td><td class="patent-data-table-td ">Philips Electronics N.V.</td><td class="patent-data-table-td ">A method of manufacturing a recessed insulated gate field-effect semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1144712A1?cl=en">EP1144712A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 29, 1999</td><td class="patent-data-table-td patent-date-value">Oct 17, 2001</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Multiple-thickness gate oxide formed by oxygen implantation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001082380A2?cl=en">WO2001082380A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 8, 2001</td><td class="patent-data-table-td patent-date-value">Nov 1, 2001</td><td class="patent-data-table-td ">Intersil Corp</td><td class="patent-data-table-td ">Power semiconductor device having a trench gate electrode and method of making the same</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S331000">257/331</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S589000">438/589</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29136">257/E29.136</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29133">257/E29.133</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29027">257/E29.027</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21339">257/E21.339</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021265000">H01L21/265</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029423000">H01L29/423</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029780000">H01L29/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029060000">H01L29/06</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66696">H01L29/66696</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7813">H01L29/7813</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/42368">H01L29/42368</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/26533">H01L21/26533</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/0696">H01L29/0696</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=R20uBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/4238">H01L29/4238</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/66M6T6F14L3</span>, <span class="nested-value">H01L29/78B2T</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jan 21, 2011</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101201</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNORS:VISHAY INTERTECHNOLOGY, INC.;VISHAY DALE ELECTRONICS, INC.;SILICONIX INCORPORATED;AND OTHERS;REEL/FRAME:025675/0001</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 9, 2008</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1 AND 2 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 3 AND 4, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 3, 2004</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040617</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 24, 2002</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 27, 1998</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 15, 1994</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 20, 1993</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 4, 1991</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICONIX INCORPORATED, A CORP. OF DE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY, RECORDED AT REEL 5562, FRAME 0082, ON 12-28-90;ASSIGNOR:INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:005660/0221</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19910320</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 28, 1990</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERNATIONAL RECTIFIER CORPORATION, A DE CORP.</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:SILICONIX INCORPORATED, A DE CORP.;REEL/FRAME:005562/0082</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19901221</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 14, 1988</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICONIX INCORPORATED, 2201 LAURELWOOD ROAD, SANT</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:COGAN, ADRIAN I.;THORNTON, NEILL R.;REEL/FRAME:004859/0975;SIGNING DATES FROM 19880218 TO 19880229</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICONIX INCORPORATED, A DE CORP., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:COGAN, ADRIAN I.;THORNTON, NEILL R.;SIGNING DATES FROM 19880218 TO 19880229;REEL/FRAME:004859/0975</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3AaNkqwH2EVl5b91BEPFHJK9shZQ\u0026id=R20uBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2ry7qJon3F70AyJCUp8wSWj4rrfQ\u0026id=R20uBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1MGkQFc4rLDFv0HVGc6UJ_vHZhpA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Trench_power_MOSFET_device.pdf?id=R20uBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3FxXitdFtmdbTyFwpY9rQ9SGK8Fg"},"sample_url":"http://www.google.com/patents/reader?id=R20uBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>