#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG4` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG4` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec>;
#[doc = "Field `ENABLE_128` reader - 0:0\\]
Enable (set) for slv_events_in\\[64\\]"]
pub type Enable128R = crate::BitReader;
#[doc = "Field `ENABLE_128` writer - 0:0\\]
Enable (set) for slv_events_in\\[64\\]"]
pub type Enable128W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_129` reader - 1:1\\]
Enable (set) for slv_events_in\\[65\\]"]
pub type Enable129R = crate::BitReader;
#[doc = "Field `ENABLE_129` writer - 1:1\\]
Enable (set) for slv_events_in\\[65\\]"]
pub type Enable129W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_130` reader - 2:2\\]
Enable (set) for slv_events_in\\[66\\]"]
pub type Enable130R = crate::BitReader;
#[doc = "Field `ENABLE_130` writer - 2:2\\]
Enable (set) for slv_events_in\\[66\\]"]
pub type Enable130W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_131` reader - 3:3\\]
Enable (set) for slv_events_in\\[67\\]"]
pub type Enable131R = crate::BitReader;
#[doc = "Field `ENABLE_131` writer - 3:3\\]
Enable (set) for slv_events_in\\[67\\]"]
pub type Enable131W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_132` reader - 4:4\\]
Enable (set) for slv_events_in\\[68\\]"]
pub type Enable132R = crate::BitReader;
#[doc = "Field `ENABLE_132` writer - 4:4\\]
Enable (set) for slv_events_in\\[68\\]"]
pub type Enable132W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_133` reader - 5:5\\]
Enable (set) for slv_events_in\\[69\\]"]
pub type Enable133R = crate::BitReader;
#[doc = "Field `ENABLE_133` writer - 5:5\\]
Enable (set) for slv_events_in\\[69\\]"]
pub type Enable133W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_134` reader - 6:6\\]
Enable (set) for slv_events_in\\[70\\]"]
pub type Enable134R = crate::BitReader;
#[doc = "Field `ENABLE_134` writer - 6:6\\]
Enable (set) for slv_events_in\\[70\\]"]
pub type Enable134W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_135` reader - 7:7\\]
Enable (set) for slv_events_in\\[71\\]"]
pub type Enable135R = crate::BitReader;
#[doc = "Field `ENABLE_135` writer - 7:7\\]
Enable (set) for slv_events_in\\[71\\]"]
pub type Enable135W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_136` reader - 8:8\\]
Enable (set) for slv_events_in\\[72\\]"]
pub type Enable136R = crate::BitReader;
#[doc = "Field `ENABLE_136` writer - 8:8\\]
Enable (set) for slv_events_in\\[72\\]"]
pub type Enable136W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_137` reader - 9:9\\]
Enable (set) for slv_events_in\\[73\\]"]
pub type Enable137R = crate::BitReader;
#[doc = "Field `ENABLE_137` writer - 9:9\\]
Enable (set) for slv_events_in\\[73\\]"]
pub type Enable137W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_138` reader - 10:10\\]
Enable (set) for slv_events_in\\[74\\]"]
pub type Enable138R = crate::BitReader;
#[doc = "Field `ENABLE_138` writer - 10:10\\]
Enable (set) for slv_events_in\\[74\\]"]
pub type Enable138W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_139` reader - 11:11\\]
Enable (set) for slv_events_in\\[75\\]"]
pub type Enable139R = crate::BitReader;
#[doc = "Field `ENABLE_139` writer - 11:11\\]
Enable (set) for slv_events_in\\[75\\]"]
pub type Enable139W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_140` reader - 12:12\\]
Enable (set) for slv_events_in\\[76\\]"]
pub type Enable140R = crate::BitReader;
#[doc = "Field `ENABLE_140` writer - 12:12\\]
Enable (set) for slv_events_in\\[76\\]"]
pub type Enable140W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_141` reader - 13:13\\]
Enable (set) for slv_events_in\\[77\\]"]
pub type Enable141R = crate::BitReader;
#[doc = "Field `ENABLE_141` writer - 13:13\\]
Enable (set) for slv_events_in\\[77\\]"]
pub type Enable141W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_142` reader - 14:14\\]
Enable (set) for slv_events_in\\[78\\]"]
pub type Enable142R = crate::BitReader;
#[doc = "Field `ENABLE_142` writer - 14:14\\]
Enable (set) for slv_events_in\\[78\\]"]
pub type Enable142W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_143` reader - 15:15\\]
Enable (set) for slv_events_in\\[79\\]"]
pub type Enable143R = crate::BitReader;
#[doc = "Field `ENABLE_143` writer - 15:15\\]
Enable (set) for slv_events_in\\[79\\]"]
pub type Enable143W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_144` reader - 16:16\\]
Enable (set) for slv_events_in\\[80\\]"]
pub type Enable144R = crate::BitReader;
#[doc = "Field `ENABLE_144` writer - 16:16\\]
Enable (set) for slv_events_in\\[80\\]"]
pub type Enable144W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_145` reader - 17:17\\]
Enable (set) for slv_events_in\\[81\\]"]
pub type Enable145R = crate::BitReader;
#[doc = "Field `ENABLE_145` writer - 17:17\\]
Enable (set) for slv_events_in\\[81\\]"]
pub type Enable145W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_146` reader - 18:18\\]
Enable (set) for slv_events_in\\[82\\]"]
pub type Enable146R = crate::BitReader;
#[doc = "Field `ENABLE_146` writer - 18:18\\]
Enable (set) for slv_events_in\\[82\\]"]
pub type Enable146W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_147` reader - 19:19\\]
Enable (set) for slv_events_in\\[83\\]"]
pub type Enable147R = crate::BitReader;
#[doc = "Field `ENABLE_147` writer - 19:19\\]
Enable (set) for slv_events_in\\[83\\]"]
pub type Enable147W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_148` reader - 20:20\\]
Enable (set) for slv_events_in\\[84\\]"]
pub type Enable148R = crate::BitReader;
#[doc = "Field `ENABLE_148` writer - 20:20\\]
Enable (set) for slv_events_in\\[84\\]"]
pub type Enable148W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_149` reader - 21:21\\]
Enable (set) for slv_events_in\\[85\\]"]
pub type Enable149R = crate::BitReader;
#[doc = "Field `ENABLE_149` writer - 21:21\\]
Enable (set) for slv_events_in\\[85\\]"]
pub type Enable149W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_150` reader - 22:22\\]
Enable (set) for slv_events_in\\[86\\]"]
pub type Enable150R = crate::BitReader;
#[doc = "Field `ENABLE_150` writer - 22:22\\]
Enable (set) for slv_events_in\\[86\\]"]
pub type Enable150W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_151` reader - 23:23\\]
Enable (set) for slv_events_in\\[87\\]"]
pub type Enable151R = crate::BitReader;
#[doc = "Field `ENABLE_151` writer - 23:23\\]
Enable (set) for slv_events_in\\[87\\]"]
pub type Enable151W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_152` reader - 24:24\\]
Enable (set) for slv_events_in\\[88\\]"]
pub type Enable152R = crate::BitReader;
#[doc = "Field `ENABLE_152` writer - 24:24\\]
Enable (set) for slv_events_in\\[88\\]"]
pub type Enable152W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_153` reader - 25:25\\]
Enable (set) for slv_events_in\\[89\\]"]
pub type Enable153R = crate::BitReader;
#[doc = "Field `ENABLE_153` writer - 25:25\\]
Enable (set) for slv_events_in\\[89\\]"]
pub type Enable153W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_154` reader - 26:26\\]
Enable (set) for slv_events_in\\[90\\]"]
pub type Enable154R = crate::BitReader;
#[doc = "Field `ENABLE_154` writer - 26:26\\]
Enable (set) for slv_events_in\\[90\\]"]
pub type Enable154W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_155` reader - 27:27\\]
Enable (set) for slv_events_in\\[91\\]"]
pub type Enable155R = crate::BitReader;
#[doc = "Field `ENABLE_155` writer - 27:27\\]
Enable (set) for slv_events_in\\[91\\]"]
pub type Enable155W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_156` reader - 28:28\\]
Enable (set) for slv_events_in\\[92\\]"]
pub type Enable156R = crate::BitReader;
#[doc = "Field `ENABLE_156` writer - 28:28\\]
Enable (set) for slv_events_in\\[92\\]"]
pub type Enable156W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_157` reader - 29:29\\]
Enable (set) for slv_events_in\\[93\\]"]
pub type Enable157R = crate::BitReader;
#[doc = "Field `ENABLE_157` writer - 29:29\\]
Enable (set) for slv_events_in\\[93\\]"]
pub type Enable157W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_158` reader - 30:30\\]
Enable (set) for slv_events_in\\[94\\]"]
pub type Enable158R = crate::BitReader;
#[doc = "Field `ENABLE_158` writer - 30:30\\]
Enable (set) for slv_events_in\\[94\\]"]
pub type Enable158W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_159` reader - 31:31\\]
Enable (set) for slv_events_in\\[95\\]"]
pub type Enable159R = crate::BitReader;
#[doc = "Field `ENABLE_159` writer - 31:31\\]
Enable (set) for slv_events_in\\[95\\]"]
pub type Enable159W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for slv_events_in\\[64\\]"]
    #[inline(always)]
    pub fn enable_128(&self) -> Enable128R {
        Enable128R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for slv_events_in\\[65\\]"]
    #[inline(always)]
    pub fn enable_129(&self) -> Enable129R {
        Enable129R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for slv_events_in\\[66\\]"]
    #[inline(always)]
    pub fn enable_130(&self) -> Enable130R {
        Enable130R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for slv_events_in\\[67\\]"]
    #[inline(always)]
    pub fn enable_131(&self) -> Enable131R {
        Enable131R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for slv_events_in\\[68\\]"]
    #[inline(always)]
    pub fn enable_132(&self) -> Enable132R {
        Enable132R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for slv_events_in\\[69\\]"]
    #[inline(always)]
    pub fn enable_133(&self) -> Enable133R {
        Enable133R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for slv_events_in\\[70\\]"]
    #[inline(always)]
    pub fn enable_134(&self) -> Enable134R {
        Enable134R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for slv_events_in\\[71\\]"]
    #[inline(always)]
    pub fn enable_135(&self) -> Enable135R {
        Enable135R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for slv_events_in\\[72\\]"]
    #[inline(always)]
    pub fn enable_136(&self) -> Enable136R {
        Enable136R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for slv_events_in\\[73\\]"]
    #[inline(always)]
    pub fn enable_137(&self) -> Enable137R {
        Enable137R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for slv_events_in\\[74\\]"]
    #[inline(always)]
    pub fn enable_138(&self) -> Enable138R {
        Enable138R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for slv_events_in\\[75\\]"]
    #[inline(always)]
    pub fn enable_139(&self) -> Enable139R {
        Enable139R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for slv_events_in\\[76\\]"]
    #[inline(always)]
    pub fn enable_140(&self) -> Enable140R {
        Enable140R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for slv_events_in\\[77\\]"]
    #[inline(always)]
    pub fn enable_141(&self) -> Enable141R {
        Enable141R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for slv_events_in\\[78\\]"]
    #[inline(always)]
    pub fn enable_142(&self) -> Enable142R {
        Enable142R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for slv_events_in\\[79\\]"]
    #[inline(always)]
    pub fn enable_143(&self) -> Enable143R {
        Enable143R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for slv_events_in\\[80\\]"]
    #[inline(always)]
    pub fn enable_144(&self) -> Enable144R {
        Enable144R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for slv_events_in\\[81\\]"]
    #[inline(always)]
    pub fn enable_145(&self) -> Enable145R {
        Enable145R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for slv_events_in\\[82\\]"]
    #[inline(always)]
    pub fn enable_146(&self) -> Enable146R {
        Enable146R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for slv_events_in\\[83\\]"]
    #[inline(always)]
    pub fn enable_147(&self) -> Enable147R {
        Enable147R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for slv_events_in\\[84\\]"]
    #[inline(always)]
    pub fn enable_148(&self) -> Enable148R {
        Enable148R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for slv_events_in\\[85\\]"]
    #[inline(always)]
    pub fn enable_149(&self) -> Enable149R {
        Enable149R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for slv_events_in\\[86\\]"]
    #[inline(always)]
    pub fn enable_150(&self) -> Enable150R {
        Enable150R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for slv_events_in\\[87\\]"]
    #[inline(always)]
    pub fn enable_151(&self) -> Enable151R {
        Enable151R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for slv_events_in\\[88\\]"]
    #[inline(always)]
    pub fn enable_152(&self) -> Enable152R {
        Enable152R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for slv_events_in\\[89\\]"]
    #[inline(always)]
    pub fn enable_153(&self) -> Enable153R {
        Enable153R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for slv_events_in\\[90\\]"]
    #[inline(always)]
    pub fn enable_154(&self) -> Enable154R {
        Enable154R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for slv_events_in\\[91\\]"]
    #[inline(always)]
    pub fn enable_155(&self) -> Enable155R {
        Enable155R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for slv_events_in\\[92\\]"]
    #[inline(always)]
    pub fn enable_156(&self) -> Enable156R {
        Enable156R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for slv_events_in\\[93\\]"]
    #[inline(always)]
    pub fn enable_157(&self) -> Enable157R {
        Enable157R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for slv_events_in\\[94\\]"]
    #[inline(always)]
    pub fn enable_158(&self) -> Enable158R {
        Enable158R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for slv_events_in\\[95\\]"]
    #[inline(always)]
    pub fn enable_159(&self) -> Enable159R {
        Enable159R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for slv_events_in\\[64\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_128(&mut self) -> Enable128W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable128W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for slv_events_in\\[65\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_129(&mut self) -> Enable129W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable129W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for slv_events_in\\[66\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_130(&mut self) -> Enable130W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable130W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for slv_events_in\\[67\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_131(&mut self) -> Enable131W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable131W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for slv_events_in\\[68\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_132(&mut self) -> Enable132W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable132W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for slv_events_in\\[69\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_133(&mut self) -> Enable133W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable133W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for slv_events_in\\[70\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_134(&mut self) -> Enable134W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable134W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for slv_events_in\\[71\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_135(&mut self) -> Enable135W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable135W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for slv_events_in\\[72\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_136(&mut self) -> Enable136W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable136W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for slv_events_in\\[73\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_137(&mut self) -> Enable137W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable137W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for slv_events_in\\[74\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_138(&mut self) -> Enable138W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable138W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for slv_events_in\\[75\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_139(&mut self) -> Enable139W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable139W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for slv_events_in\\[76\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_140(&mut self) -> Enable140W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable140W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for slv_events_in\\[77\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_141(&mut self) -> Enable141W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable141W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for slv_events_in\\[78\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_142(&mut self) -> Enable142W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable142W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for slv_events_in\\[79\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_143(&mut self) -> Enable143W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable143W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for slv_events_in\\[80\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_144(&mut self) -> Enable144W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable144W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for slv_events_in\\[81\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_145(&mut self) -> Enable145W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable145W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for slv_events_in\\[82\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_146(&mut self) -> Enable146W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable146W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for slv_events_in\\[83\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_147(&mut self) -> Enable147W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable147W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for slv_events_in\\[84\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_148(&mut self) -> Enable148W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable148W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for slv_events_in\\[85\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_149(&mut self) -> Enable149W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable149W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for slv_events_in\\[86\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_150(&mut self) -> Enable150W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable150W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for slv_events_in\\[87\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_151(&mut self) -> Enable151W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable151W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for slv_events_in\\[88\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_152(&mut self) -> Enable152W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable152W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for slv_events_in\\[89\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_153(&mut self) -> Enable153W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable153W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for slv_events_in\\[90\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_154(&mut self) -> Enable154W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable154W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for slv_events_in\\[91\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_155(&mut self) -> Enable155W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable155W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for slv_events_in\\[92\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_156(&mut self) -> Enable156W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable156W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for slv_events_in\\[93\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_157(&mut self) -> Enable157W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable157W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for slv_events_in\\[94\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_158(&mut self) -> Enable158W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable158W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for slv_events_in\\[95\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_159(&mut self) -> Enable159W<Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec> {
        Enable159W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG4\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_reg4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_reg4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_reg4::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_reg4::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG4 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableReg4Spec {
    const RESET_VALUE: u32 = 0;
}
