

================================================================
== Vivado HLS Report for 'HTA256_theta'
================================================================
* Date:           Mon Jul 30 00:24:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HTA256_0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.749|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 5  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 6  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 18 19 }
  Pipeline-1 : II = 2, D = 2, States = { 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	27  / (tmp & !tmp_87)
	28  / (tmp & tmp_87)
4 --> 
	5  / (tmp_6)
	26  / (!tmp_6)
5 --> 
	6  / (!tmp_15)
	14  / (tmp_15)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_27)
	10  / (tmp_27)
9 --> 
	10  / true
10 --> 
	8  / (!tmp_27 & tmp_63)
	11  / (tmp_27) | (!tmp_63)
11 --> 
	12  / (!tmp_127)
	21  / (tmp_127)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	20  / (!tmp_25)
	19  / (tmp_25)
19 --> 
	18  / true
20 --> 
	21  / true
21 --> 
	22  / (tmp_15 & tmp_72)
	24  / (!tmp_15)
	25  / (tmp_15 & !tmp_72)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	26  / true
25 --> 
	26  / true
26 --> 
27 --> 
	29  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (!tmp_24 & !tmp_110)
	32  / (!tmp_24 & tmp_110)
	26  / (tmp_24)
31 --> 
	36  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	40  / (tmp_122)
	37  / (!tmp_122)
37 --> 
	39  / (!tmp_85)
	38  / (tmp_85)
38 --> 
	37  / true
39 --> 
	26  / true
40 --> 
	41  / true
41 --> 
	26  / (tmp_92)
	42  / (!tmp_92)
42 --> 
	41  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmd = alloca i8, align 1"   --->   Operation 43 'alloca' 'cmd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA256_0/solution1/top.cc:121]   --->   Operation 44 'wait' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "store volatile i8 0, i8* %cmd, align 1" [HTA256_0/solution1/top.cc:125]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !288"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !292"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !296"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !300"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @HTA256_theta_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i64]* @buddy_tree_V_0, [8 x i64]* @buddy_tree_V_1, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [HTA256_0/solution1/top.cc:107]   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_addr, i32* %alloc_free_target, i8* %alloc_cmd, [6 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:112]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str, [1 x i8]* @p_str, [12 x i8]* @p_str13, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:116]   --->   Operation 53 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [HTA256_0/solution1/top.cc:119]   --->   Operation 54 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:120]   --->   Operation 55 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [HTA256_0/solution1/top.cc:126]   --->   Operation 56 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:127]   --->   Operation 57 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)" [HTA256_0/solution1/top.cc:128]   --->   Operation 58 'read' 'alloc_cmd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.76ns)   --->   "store volatile i8 %alloc_cmd_read, i8* %cmd, align 1" [HTA256_0/solution1/top.cc:128]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)" [HTA256_0/solution1/top.cc:129]   --->   Operation 60 'read' 'alloc_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%size_V = trunc i32 %alloc_size_read to i16" [HTA256_0/solution1/top.cc:129]   --->   Operation 61 'trunc' 'size_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)" [HTA256_0/solution1/top.cc:130]   --->   Operation 62 'read' 'alloc_free_target_re' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%free_target_V = trunc i32 %alloc_free_target_re to i16" [HTA256_0/solution1/top.cc:130]   --->   Operation 63 'trunc' 'free_target_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_size_V = add i16 -1, %size_V" [HTA256_0/solution1/top.cc:131]   --->   Operation 64 'add' 'tmp_size_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @llvm.part.select.i16(i16 %tmp_size_V, i32 15, i32 0) nounwind" [HTA256_0/solution1/top.cc:132]   --->   Operation 65 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_2)" [HTA256_0/solution1/top.cc:133]   --->   Operation 66 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cmd_load = load volatile i8* %cmd, align 1"   --->   Operation 67 'load' 'cmd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %cmd_load, 2" [HTA256_0/solution1/top.cc:146]   --->   Operation 68 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %24" [HTA256_0/solution1/top.cc:146]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [HTA256_0/solution1/top.cc:149]   --->   Operation 70 'specregionbegin' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:150]   --->   Operation 71 'specprotocol' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %size_V, 1" [HTA256_0/solution1/top.cc:151]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.19ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %2" [HTA256_0/solution1/top.cc:151]   --->   Operation 73 'br' <Predicate = (tmp)> <Delay = 2.19>
ST_3 : Operation 74 [1/1] (2.07ns)   --->   "%rhs_V_1 = sub i16 0, %p_Result_5" [HTA256_0/solution1/top.cc:154]   --->   Operation 74 'sub' 'rhs_V_1' <Predicate = (tmp & !tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns)   --->   "%r_V_22 = and i16 %p_Result_5, %rhs_V_1" [HTA256_0/solution1/top.cc:154]   --->   Operation 75 'and' 'r_V_22' <Predicate = (tmp & !tmp_s)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.19ns)   --->   "switch i16 %r_V_22, label %._crit_edge [
    i16 -32768, label %17
    i16 2, label %3
    i16 4, label %4
    i16 8, label %5
    i16 16, label %6
    i16 32, label %7
    i16 64, label %8
    i16 128, label %9
    i16 256, label %10
    i16 512, label %11
    i16 1024, label %12
    i16 2048, label %13
    i16 4096, label %14
    i16 8192, label %15
    i16 16384, label %16
  ]" [HTA256_0/solution1/top.cc:42->HTA256_0/solution1/top.cc:155]   --->   Operation 76 'switch' <Predicate = (tmp & !tmp_s)> <Delay = 2.19>
ST_3 : Operation 77 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:58->HTA256_0/solution1/top.cc:155]   --->   Operation 77 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 16384)> <Delay = 2.19>
ST_3 : Operation 78 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:57->HTA256_0/solution1/top.cc:155]   --->   Operation 78 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 8192)> <Delay = 2.19>
ST_3 : Operation 79 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:56->HTA256_0/solution1/top.cc:155]   --->   Operation 79 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 4096)> <Delay = 2.19>
ST_3 : Operation 80 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:55->HTA256_0/solution1/top.cc:155]   --->   Operation 80 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 2048)> <Delay = 2.19>
ST_3 : Operation 81 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:54->HTA256_0/solution1/top.cc:155]   --->   Operation 81 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 1024)> <Delay = 2.19>
ST_3 : Operation 82 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:53->HTA256_0/solution1/top.cc:155]   --->   Operation 82 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 512)> <Delay = 2.19>
ST_3 : Operation 83 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:52->HTA256_0/solution1/top.cc:155]   --->   Operation 83 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 256)> <Delay = 2.19>
ST_3 : Operation 84 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:51->HTA256_0/solution1/top.cc:155]   --->   Operation 84 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 128)> <Delay = 2.19>
ST_3 : Operation 85 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:50->HTA256_0/solution1/top.cc:155]   --->   Operation 85 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 64)> <Delay = 2.19>
ST_3 : Operation 86 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:49->HTA256_0/solution1/top.cc:155]   --->   Operation 86 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 32)> <Delay = 2.19>
ST_3 : Operation 87 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:48->HTA256_0/solution1/top.cc:155]   --->   Operation 87 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 16)> <Delay = 2.19>
ST_3 : Operation 88 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:47->HTA256_0/solution1/top.cc:155]   --->   Operation 88 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 8)> <Delay = 2.19>
ST_3 : Operation 89 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:46->HTA256_0/solution1/top.cc:155]   --->   Operation 89 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 4)> <Delay = 2.19>
ST_3 : Operation 90 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:45->HTA256_0/solution1/top.cc:155]   --->   Operation 90 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 2)> <Delay = 2.19>
ST_3 : Operation 91 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA256_0/solution1/top.cc:59->HTA256_0/solution1/top.cc:155]   --->   Operation 91 'br' <Predicate = (tmp & !tmp_s & r_V_22 == 32768)> <Delay = 2.19>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_s = phi i4 [ -7, %1 ], [ -6, %3 ], [ -5, %4 ], [ -4, %5 ], [ -3, %6 ], [ -2, %7 ], [ -1, %8 ], [ 0, %9 ], [ 1, %10 ], [ 2, %11 ], [ 3, %12 ], [ 4, %13 ], [ 5, %14 ], [ 6, %15 ], [ 7, %16 ], [ -8, %17 ], [ -7, %2 ]"   --->   Operation 92 'phi' 'p_s' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_4 = phi i16 [ 0, %1 ], [ %r_V_22, %3 ], [ %r_V_22, %4 ], [ %r_V_22, %5 ], [ %r_V_22, %6 ], [ %r_V_22, %7 ], [ %r_V_22, %8 ], [ %r_V_22, %9 ], [ %r_V_22, %10 ], [ %r_V_22, %11 ], [ %r_V_22, %12 ], [ %r_V_22, %13 ], [ %r_V_22, %14 ], [ %r_V_22, %15 ], [ %r_V_22, %16 ], [ %r_V_22, %17 ], [ %r_V_22, %2 ]"   --->   Operation 93 'phi' 'p_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_4_cast = zext i16 %p_4 to i64" [HTA256_0/solution1/top.cc:154]   --->   Operation 94 'zext' 'p_4_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i4 %p_s to i1"   --->   Operation 95 'trunc' 'tmp_87' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%newIndex3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_s, i32 1, i32 3)"   --->   Operation 96 'partselect' 'newIndex3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%newIndex4 = zext i3 %newIndex3 to i64"   --->   Operation 97 'zext' 'newIndex4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_87, label %branch9, label %branch8" [HTA256_0/solution1/top.cc:163]   --->   Operation 98 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA256_0/solution1/top.cc:163]   --->   Operation 99 'getelementptr' 'buddy_tree_V_0_addr_2' <Predicate = (tmp & !tmp_87)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA256_0/solution1/top.cc:163]   --->   Operation 100 'load' 'buddy_tree_V_0_load_1' <Predicate = (tmp & !tmp_87)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA256_0/solution1/top.cc:163]   --->   Operation 101 'getelementptr' 'buddy_tree_V_1_addr_2' <Predicate = (tmp & tmp_87)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA256_0/solution1/top.cc:163]   --->   Operation 102 'load' 'buddy_tree_V_1_load_1' <Predicate = (tmp & tmp_87)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%cmd_load_1 = load volatile i8* %cmd, align 1"   --->   Operation 103 'load' 'cmd_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.55ns)   --->   "%tmp_6 = icmp eq i8 %cmd_load_1, 3" [HTA256_0/solution1/top.cc:292]   --->   Operation 104 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %25, label %._crit_edge5122" [HTA256_0/solution1/top.cc:292]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = zext i16 %free_target_V to i64" [HTA256_0/solution1/top.cc:296]   --->   Operation 106 'zext' 'tmp_9' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add_1 = getelementptr [256 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_9" [HTA256_0/solution1/top.cc:296]   --->   Operation 107 'getelementptr' 'addr_layer_map_V_add_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA256_0/solution1/top.cc:296]   --->   Operation 108 'load' 'ans_V' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr = getelementptr [256 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_9" [HTA256_0/solution1/top.cc:305]   --->   Operation 109 'getelementptr' 'addr_tree_map_V_addr' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA256_0/solution1/top.cc:305]   --->   Operation 110 'load' 'addr_tree_map_V_load' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>

State 5 <SV = 4> <Delay = 7.48>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [HTA256_0/solution1/top.cc:294]   --->   Operation 111 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:295]   --->   Operation 112 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA256_0/solution1/top.cc:296]   --->   Operation 113 'load' 'ans_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %ans_V, i32 3)" [HTA256_0/solution1/top.cc:303]   --->   Operation 114 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA256_0/solution1/top.cc:305]   --->   Operation 115 'load' 'addr_tree_map_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%loc1_V_10 = zext i8 %addr_tree_map_V_load to i13" [HTA256_0/solution1/top.cc:305]   --->   Operation 116 'zext' 'loc1_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%loc1_V_9_cast_cast = zext i8 %addr_tree_map_V_load to i11" [HTA256_0/solution1/top.cc:303]   --->   Operation 117 'zext' 'loc1_V_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %_ifconv13, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit134_ifconv" [HTA256_0/solution1/top.cc:303]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%newIndex1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %ans_V, i32 1, i32 3)" [HTA256_0/solution1/top.cc:296]   --->   Operation 119 'partselect' 'newIndex1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%newIndex2 = zext i3 %newIndex1 to i64" [HTA256_0/solution1/top.cc:296]   --->   Operation 120 'zext' 'newIndex2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA256_0/solution1/top.cc:308]   --->   Operation 121 'getelementptr' 'buddy_tree_V_1_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA256_0/solution1/top.cc:308]   --->   Operation 122 'load' 'buddy_tree_V_1_load' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA256_0/solution1/top.cc:308]   --->   Operation 123 'getelementptr' 'buddy_tree_V_0_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA256_0/solution1/top.cc:308]   --->   Operation 124 'load' 'buddy_tree_V_0_load' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%r_V_1 = xor i4 %ans_V, -8" [HTA256_0/solution1/top.cc:355]   --->   Operation 125 'xor' 'r_V_1' <Predicate = (tmp_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_18 = zext i4 %r_V_1 to i64" [HTA256_0/solution1/top.cc:355]   --->   Operation 126 'zext' 'tmp_18' <Predicate = (tmp_15)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_18" [HTA256_0/solution1/top.cc:355]   --->   Operation 127 'getelementptr' 'shift_constant_V_add_1' <Predicate = (tmp_15)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA256_0/solution1/top.cc:355]   --->   Operation 128 'load' 'shift_constant_V_loa_1' <Predicate = (tmp_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 7.98>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %addr_tree_map_V_load to i32" [HTA256_0/solution1/top.cc:308]   --->   Operation 129 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (3.14ns)   --->   "%op2_assign_9 = shl i32 1, %tmp_4" [HTA256_0/solution1/top.cc:308]   --->   Operation 130 'shl' 'op2_assign_9' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_V = sext i32 %op2_assign_9 to i64" [HTA256_0/solution1/top.cc:308]   --->   Operation 131 'sext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i4 %ans_V to i1" [HTA256_0/solution1/top.cc:296]   --->   Operation 132 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA256_0/solution1/top.cc:308]   --->   Operation 133 'load' 'buddy_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 134 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA256_0/solution1/top.cc:308]   --->   Operation 134 'load' 'buddy_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%buddy_tree_V_load_ph = select i1 %tmp_83, i64 %buddy_tree_V_1_load, i64 %buddy_tree_V_0_load" [HTA256_0/solution1/top.cc:308]   --->   Operation 135 'select' 'buddy_tree_V_load_ph' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_8 = or i64 %buddy_tree_V_load_ph, %tmp_V" [HTA256_0/solution1/top.cc:308]   --->   Operation 136 'or' 'tmp_8' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_83, label %branch25, label %branch24" [HTA256_0/solution1/top.cc:308]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA256_0/solution1/top.cc:308]   --->   Operation 138 'getelementptr' 'buddy_tree_V_0_addr_1' <Predicate = (!tmp_83)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (3.25ns)   --->   "store i64 %tmp_8, i64* %buddy_tree_V_0_addr_1, align 8" [HTA256_0/solution1/top.cc:308]   --->   Operation 139 'store' <Predicate = (!tmp_83)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1347982" [HTA256_0/solution1/top.cc:308]   --->   Operation 140 'br' <Predicate = (!tmp_83)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA256_0/solution1/top.cc:308]   --->   Operation 141 'getelementptr' 'buddy_tree_V_1_addr_1' <Predicate = (tmp_83)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (3.25ns)   --->   "store i64 %tmp_8, i64* %buddy_tree_V_1_addr_1, align 8" [HTA256_0/solution1/top.cc:308]   --->   Operation 142 'store' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1347982" [HTA256_0/solution1/top.cc:308]   --->   Operation 143 'br' <Predicate = (tmp_83)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.59>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_6 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_10, i32 0, i1 false)" [HTA256_0/solution1/top.cc:311]   --->   Operation 144 'bitset' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_23 = zext i13 %p_Result_6 to i64" [HTA256_0/solution1/top.cc:312]   --->   Operation 145 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (4.59ns)   --->   "%r_V_2 = lshr i64 %tmp_8, %tmp_23" [HTA256_0/solution1/top.cc:312]   --->   Operation 146 'lshr' 'r_V_2' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%rec_bits_V = trunc i64 %r_V_2 to i2" [HTA256_0/solution1/top.cc:312]   --->   Operation 147 'trunc' 'rec_bits_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit118" [HTA256_0/solution1/top.cc:314]   --->   Operation 148 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.98>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%p_03321_8_in = phi i13 [ %p_Result_6, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1347982 ], [ %p_Result_7, %._crit_edge51238992 ]"   --->   Operation 149 'phi' 'p_03321_8_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%p_03333_1_in = phi i4 [ %ans_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1347982 ], [ %now1_V_1, %._crit_edge51238992 ]"   --->   Operation 150 'phi' 'p_03333_1_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i2 [ %rec_bits_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1347982 ], [ -1, %._crit_edge51238992 ]"   --->   Operation 151 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%loc1_V = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03321_8_in, i32 1, i32 12)" [HTA256_0/solution1/top.cc:314]   --->   Operation 152 'partselect' 'loc1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%loc1_V_11 = zext i12 %loc1_V to i13" [HTA256_0/solution1/top.cc:314]   --->   Operation 153 'zext' 'loc1_V_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i4 %p_03333_1_in to i1" [HTA256_0/solution1/top.cc:296]   --->   Operation 154 'trunc' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.73ns)   --->   "%now1_V_1 = add i4 -1, %p_03333_1_in" [HTA256_0/solution1/top.cc:314]   --->   Operation 155 'add' 'now1_V_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (1.30ns)   --->   "%tmp_27 = icmp eq i4 %now1_V_1, 0" [HTA256_0/solution1/top.cc:314]   --->   Operation 156 'icmp' 'tmp_27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %.loopexit, label %_ifconv" [HTA256_0/solution1/top.cc:314]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%newIndex9 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %now1_V_1, i32 1, i32 3)" [HTA256_0/solution1/top.cc:314]   --->   Operation 158 'partselect' 'newIndex9' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%newIndex = zext i3 %newIndex9 to i64" [HTA256_0/solution1/top.cc:314]   --->   Operation 159 'zext' 'newIndex' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA256_0/solution1/top.cc:317]   --->   Operation 160 'getelementptr' 'buddy_tree_V_0_addr_3' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA256_0/solution1/top.cc:317]   --->   Operation 161 'load' 'buddy_tree_V_0_load_3' <Predicate = (!tmp_27)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA256_0/solution1/top.cc:317]   --->   Operation 162 'getelementptr' 'buddy_tree_V_1_addr_3' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA256_0/solution1/top.cc:317]   --->   Operation 163 'load' 'buddy_tree_V_1_load_3' <Predicate = (!tmp_27)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %p_Val2_3, i32 1)" [HTA256_0/solution1/top.cc:317]   --->   Operation 164 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_112 = trunc i2 %p_Val2_3 to i1" [HTA256_0/solution1/top.cc:317]   --->   Operation 165 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_34 = and i1 %tmp_111, %tmp_112" [HTA256_0/solution1/top.cc:317]   --->   Operation 166 'and' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_35 = zext i1 %tmp_34 to i32" [HTA256_0/solution1/top.cc:317]   --->   Operation 167 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_37 = zext i12 %loc1_V to i32" [HTA256_0/solution1/top.cc:317]   --->   Operation 168 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%op2_assign_1 = shl i32 %tmp_35, %tmp_37" [HTA256_0/solution1/top.cc:317]   --->   Operation 169 'shl' 'op2_assign_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_39 = sext i32 %op2_assign_1 to i64" [HTA256_0/solution1/top.cc:317]   --->   Operation 170 'sext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA256_0/solution1/top.cc:317]   --->   Operation 171 'load' 'buddy_tree_V_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 172 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA256_0/solution1/top.cc:317]   --->   Operation 172 'load' 'buddy_tree_V_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%buddy_tree_V_load_2_s = select i1 %tmp_109, i64 %buddy_tree_V_0_load_3, i64 %buddy_tree_V_1_load_3" [HTA256_0/solution1/top.cc:317]   --->   Operation 173 'select' 'buddy_tree_V_load_2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (3.56ns) (out node of the LUT)   --->   "%tmp_40 = or i64 %buddy_tree_V_load_2_s, %tmp_39" [HTA256_0/solution1/top.cc:317]   --->   Operation 174 'or' 'tmp_40' <Predicate = true> <Delay = 3.56> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %tmp_109, label %branch28, label %branch29" [HTA256_0/solution1/top.cc:317]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA256_0/solution1/top.cc:317]   --->   Operation 176 'getelementptr' 'buddy_tree_V_1_addr_5' <Predicate = (!tmp_27 & !tmp_109)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (3.25ns)   --->   "store i64 %tmp_40, i64* %buddy_tree_V_1_addr_5, align 8" [HTA256_0/solution1/top.cc:317]   --->   Operation 177 'store' <Predicate = (!tmp_27 & !tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge51238992" [HTA256_0/solution1/top.cc:317]   --->   Operation 178 'br' <Predicate = (!tmp_27 & !tmp_109)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA256_0/solution1/top.cc:317]   --->   Operation 179 'getelementptr' 'buddy_tree_V_0_addr_5' <Predicate = (!tmp_27 & tmp_109)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (3.25ns)   --->   "store i64 %tmp_40, i64* %buddy_tree_V_0_addr_5, align 8" [HTA256_0/solution1/top.cc:317]   --->   Operation 180 'store' <Predicate = (!tmp_27 & tmp_109)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "br label %._crit_edge51238992" [HTA256_0/solution1/top.cc:317]   --->   Operation 181 'br' <Predicate = (!tmp_27 & tmp_109)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_7 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_11, i32 0, i1 false)" [HTA256_0/solution1/top.cc:318]   --->   Operation 182 'bitset' 'p_Result_7' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_62 = zext i13 %p_Result_7 to i64" [HTA256_0/solution1/top.cc:319]   --->   Operation 183 'zext' 'tmp_62' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%r_V_7 = lshr i64 %tmp_40, %tmp_62" [HTA256_0/solution1/top.cc:319]   --->   Operation 184 'lshr' 'r_V_7' <Predicate = (!tmp_27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%rec_bits_V_1 = trunc i64 %r_V_7 to i2" [HTA256_0/solution1/top.cc:319]   --->   Operation 185 'trunc' 'rec_bits_V_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp_63 = icmp eq i2 %rec_bits_V_1, -1" [HTA256_0/solution1/top.cc:320]   --->   Operation 186 'icmp' 'tmp_63' <Predicate = (!tmp_27)> <Delay = 4.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %tmp_63, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit118, label %.loopexit" [HTA256_0/solution1/top.cc:320]   --->   Operation 187 'br' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (1.76ns)   --->   "br label %26" [HTA256_0/solution1/top.cc:323]   --->   Operation 188 'br' <Predicate = (tmp_27) | (!tmp_63)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.98>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%p_03329_2_in = phi i4 [ %ans_V, %.loopexit ], [ %p_Repl2_9, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 189 'phi' 'p_03329_2_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%p_03313_3_in = phi i13 [ %loc1_V_10, %.loopexit ], [ %p_Repl2_s, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 190 'phi' 'p_03313_3_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%TMP_0_V_3 = phi i64 [ %tmp_V, %.loopexit ], [ %r_V_25, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 191 'phi' 'TMP_0_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%op2_assign_3 = phi i32 [ 1, %.loopexit ], [ %cnt, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102 ]"   --->   Operation 192 'phi' 'op2_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%p_Repl2_s = shl i13 %p_03313_3_in, 1" [HTA256_0/solution1/top.cc:323]   --->   Operation 193 'shl' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (1.73ns)   --->   "%p_Repl2_9 = add i4 1, %p_03329_2_in" [HTA256_0/solution1/top.cc:323]   --->   Operation 194 'add' 'p_Repl2_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Repl2_9, i32 3)" [HTA256_0/solution1/top.cc:323]   --->   Operation 195 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %tmp_127, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit60.loopexit, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit" [HTA256_0/solution1/top.cc:323]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i32 %op2_assign_3 to i2" [HTA256_0/solution1/top.cc:323]   --->   Operation 197 'trunc' 'tmp_133' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%newIndex17_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %op2_assign_3, i32 2, i32 3)" [HTA256_0/solution1/top.cc:323]   --->   Operation 198 'partselect' 'newIndex17_t' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %op2_assign_3, i32 2)" [HTA256_0/solution1/top.cc:323]   --->   Operation 199 'bitselect' 'tmp_134' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (1.30ns)   --->   "switch i2 %tmp_133, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [HTA256_0/solution1/top.cc:325]   --->   Operation 200 'switch' <Predicate = (!tmp_127)> <Delay = 1.30>
ST_11 : Operation 201 [1/1] (0.80ns)   --->   "%mask_V_load26_phi_ca = select i1 %tmp_134, i64 4294967295, i64 15" [HTA256_0/solution1/top.cc:325]   --->   Operation 201 'select' 'mask_V_load26_phi_ca' <Predicate = (!tmp_127 & tmp_133 == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA256_0/solution1/top.cc:325]   --->   Operation 202 'br' <Predicate = (!tmp_127 & tmp_133 == 2)> <Delay = 1.86>
ST_11 : Operation 203 [1/1] (1.77ns)   --->   "%tmp_88 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex17_t)" [HTA256_0/solution1/top.cc:323]   --->   Operation 203 'mux' 'tmp_88' <Predicate = (!tmp_127 & tmp_133 == 1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA256_0/solution1/top.cc:325]   --->   Operation 204 'br' <Predicate = (!tmp_127 & tmp_133 == 1)> <Delay = 1.86>
ST_11 : Operation 205 [1/1] (1.77ns)   --->   "%tmp_86 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex17_t)" [HTA256_0/solution1/top.cc:323]   --->   Operation 205 'mux' 'tmp_86' <Predicate = (!tmp_127 & tmp_133 == 0)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA256_0/solution1/top.cc:325]   --->   Operation 206 'br' <Predicate = (!tmp_127 & tmp_133 == 0)> <Delay = 1.86>
ST_11 : Operation 207 [1/1] (0.96ns)   --->   "%mask_V_load27_phi_ca = select i1 %tmp_134, i64 -1, i64 255" [HTA256_0/solution1/top.cc:325]   --->   Operation 207 'select' 'mask_V_load27_phi_ca' <Predicate = (!tmp_127 & tmp_133 == 3)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit23_ifconv" [HTA256_0/solution1/top.cc:325]   --->   Operation 208 'br' <Predicate = (!tmp_127 & tmp_133 == 3)> <Delay = 1.86>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_140 = trunc i4 %p_03329_2_in to i1" [HTA256_0/solution1/top.cc:296]   --->   Operation 209 'trunc' 'tmp_140' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%newIndex14 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_Repl2_9, i32 1, i32 3)" [HTA256_0/solution1/top.cc:323]   --->   Operation 210 'partselect' 'newIndex14' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%newIndex15 = zext i3 %newIndex14 to i64" [HTA256_0/solution1/top.cc:323]   --->   Operation 211 'zext' 'newIndex15' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA256_0/solution1/top.cc:326]   --->   Operation 212 'getelementptr' 'buddy_tree_V_0_addr_8' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 213 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_6 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA256_0/solution1/top.cc:326]   --->   Operation 213 'load' 'buddy_tree_V_0_load_6' <Predicate = (!tmp_127)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA256_0/solution1/top.cc:326]   --->   Operation 214 'getelementptr' 'buddy_tree_V_1_addr_8' <Predicate = (!tmp_127)> <Delay = 0.00>
ST_11 : Operation 215 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_7 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA256_0/solution1/top.cc:326]   --->   Operation 215 'load' 'buddy_tree_V_1_load_7' <Predicate = (!tmp_127)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 216 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit60"   --->   Operation 216 'br' <Predicate = (tmp_127)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%mask_V_load_phi = phi i64 [ %tmp_86, %branch4 ], [ %tmp_88, %branch5 ], [ %mask_V_load26_phi_ca, %branch6 ], [ %mask_V_load27_phi_ca, %branch7 ]" [HTA256_0/solution1/top.cc:325]   --->   Operation 217 'phi' 'mask_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_91 = zext i13 %p_Repl2_s to i64" [HTA256_0/solution1/top.cc:325]   --->   Operation 218 'zext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (4.59ns)   --->   "%r_V_25 = shl i64 %mask_V_load_phi, %tmp_91" [HTA256_0/solution1/top.cc:325]   --->   Operation 219 'shl' 'r_V_25' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_6 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA256_0/solution1/top.cc:326]   --->   Operation 220 'load' 'buddy_tree_V_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 221 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_7 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA256_0/solution1/top.cc:326]   --->   Operation 221 'load' 'buddy_tree_V_1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%lhs_V_2 = select i1 %tmp_140, i64 %buddy_tree_V_0_load_6, i64 %buddy_tree_V_1_load_7" [HTA256_0/solution1/top.cc:326]   --->   Operation 222 'select' 'lhs_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_19 = or i64 %lhs_V_2, %r_V_25" [HTA256_0/solution1/top.cc:326]   --->   Operation 223 'or' 'r_V_19' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_140, label %branch33, label %branch32" [HTA256_0/solution1/top.cc:326]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4120128129 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA256_0/solution1/top.cc:326]   --->   Operation 225 'getelementptr' 'buddy_tree_V_1_addr_4120128129' <Predicate = (!tmp_140)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (3.25ns)   --->   "store i64 %r_V_19, i64* %buddy_tree_V_1_addr_4120128129, align 8" [HTA256_0/solution1/top.cc:326]   --->   Operation 226 'store' <Predicate = (!tmp_140)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102" [HTA256_0/solution1/top.cc:326]   --->   Operation 227 'br' <Predicate = (!tmp_140)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4122126127 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA256_0/solution1/top.cc:326]   --->   Operation 228 'getelementptr' 'buddy_tree_V_0_addr_4122126127' <Predicate = (tmp_140)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (3.25ns)   --->   "store i64 %r_V_19, i64* %buddy_tree_V_0_addr_4122126127, align 8" [HTA256_0/solution1/top.cc:326]   --->   Operation 229 'store' <Predicate = (tmp_140)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2399102" [HTA256_0/solution1/top.cc:326]   --->   Operation 230 'br' <Predicate = (tmp_140)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (2.55ns)   --->   "%cnt = add nsw i32 %op2_assign_3, 1" [HTA256_0/solution1/top.cc:323]   --->   Operation 231 'add' 'cnt' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "br label %26" [HTA256_0/solution1/top.cc:323]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 7.45>
ST_14 : Operation 233 [1/1] (1.73ns)   --->   "%r_V_26 = sub i4 -7, %ans_V" [HTA256_0/solution1/top.cc:355]   --->   Operation 233 'sub' 'r_V_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_26, i32 3)" [HTA256_0/solution1/top.cc:355]   --->   Operation 234 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12_cast = sext i4 %r_V_26 to i16" [HTA256_0/solution1/top.cc:355]   --->   Operation 235 'sext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_7 = zext i16 %free_target_V to i32" [HTA256_0/solution1/top.cc:355]   --->   Operation 236 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (1.73ns)   --->   "%tmp_10 = sub i4 0, %r_V_26" [HTA256_0/solution1/top.cc:355]   --->   Operation 237 'sub' 'tmp_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_14_cast = sext i4 %tmp_10 to i32" [HTA256_0/solution1/top.cc:355]   --->   Operation 238 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = shl i32 %tmp_7, %tmp_14_cast" [HTA256_0/solution1/top.cc:355]   --->   Operation 239 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = lshr i16 %free_target_V, %tmp_12_cast" [HTA256_0/solution1/top.cc:355]   --->   Operation 240 'lshr' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_32 = trunc i32 %tmp_11 to i13" [HTA256_0/solution1/top.cc:355]   --->   Operation 241 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_36 = trunc i16 %tmp_12 to i13" [HTA256_0/solution1/top.cc:355]   --->   Operation 242 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (3.98ns) (out node of the LUT)   --->   "%tmp_13 = select i1 %tmp_26, i13 %tmp_32, i13 %tmp_36" [HTA256_0/solution1/top.cc:355]   --->   Operation 243 'select' 'tmp_13' <Predicate = true> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i8 %addr_tree_map_V_load to i16" [HTA256_0/solution1/top.cc:355]   --->   Operation 244 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (1.73ns)   --->   "%tmp_14 = add i4 -7, %ans_V" [HTA256_0/solution1/top.cc:355]   --->   Operation 245 'add' 'tmp_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i4 %tmp_14 to i16" [HTA256_0/solution1/top.cc:355]   --->   Operation 246 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (3.14ns)   --->   "%tmp_16 = shl i16 %tmp_25_cast, %tmp_30_cast" [HTA256_0/solution1/top.cc:355]   --->   Operation 247 'shl' 'tmp_16' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%r_V = trunc i16 %tmp_16 to i13" [HTA256_0/solution1/top.cc:355]   --->   Operation 248 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA256_0/solution1/top.cc:355]   --->   Operation 249 'load' 'shift_constant_V_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 15 <SV = 6> <Delay = 8.74>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17 = sub i13 %tmp_13, %r_V" [HTA256_0/solution1/top.cc:355]   --->   Operation 250 'sub' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_19 = zext i5 %shift_constant_V_loa_1 to i13" [HTA256_0/solution1/top.cc:355]   --->   Operation 251 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%loc_tree_V_5 = add i13 %tmp_17, %tmp_19" [HTA256_0/solution1/top.cc:355]   --->   Operation 252 'add' 'loc_tree_V_5' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i13 %loc_tree_V_5 to i14" [HTA256_0/solution1/top.cc:358]   --->   Operation 253 'zext' 'lhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (1.67ns)   --->   "%r_V_3 = add i14 14, %lhs_V_3_cast" [HTA256_0/solution1/top.cc:358]   --->   Operation 254 'add' 'r_V_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_20 = zext i14 %r_V_3 to i64" [HTA256_0/solution1/top.cc:358]   --->   Operation 255 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %addr_tree_map_V_load, i32 1, i32 7)" [HTA256_0/solution1/top.cc:305]   --->   Operation 256 'partselect' 'newIndex5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%newIndex6 = zext i7 %newIndex5 to i64" [HTA256_0/solution1/top.cc:305]   --->   Operation 257 'zext' 'newIndex6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr = getelementptr [35 x i8]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA256_0/solution1/top.cc:358]   --->   Operation 258 'getelementptr' 'group_tree_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [2/2] (2.32ns)   --->   "%group_tree_V_1_load = load i8* %group_tree_V_1_addr, align 1" [HTA256_0/solution1/top.cc:358]   --->   Operation 259 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr = getelementptr [35 x i8]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA256_0/solution1/top.cc:358]   --->   Operation 260 'getelementptr' 'group_tree_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [2/2] (2.32ns)   --->   "%group_tree_V_0_load = load i8* %group_tree_V_0_addr, align 1" [HTA256_0/solution1/top.cc:358]   --->   Operation 261 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%mark_mask_V_addr = getelementptr [32 x i8]* @mark_mask_V, i64 0, i64 %tmp_20" [HTA256_0/solution1/top.cc:358]   --->   Operation 262 'getelementptr' 'mark_mask_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [2/2] (3.25ns)   --->   "%rhs_V_2 = load i8* %mark_mask_V_addr, align 1" [HTA256_0/solution1/top.cc:358]   --->   Operation 263 'load' 'rhs_V_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 16 <SV = 7> <Delay = 4.50>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i8 %addr_tree_map_V_load to i1" [HTA256_0/solution1/top.cc:305]   --->   Operation 264 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/2] (2.32ns)   --->   "%group_tree_V_1_load = load i8* %group_tree_V_1_addr, align 1" [HTA256_0/solution1/top.cc:358]   --->   Operation 265 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_16 : Operation 266 [1/2] (2.32ns)   --->   "%group_tree_V_0_load = load i8* %group_tree_V_0_addr, align 1" [HTA256_0/solution1/top.cc:358]   --->   Operation 266 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_16 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node p_6)   --->   "%group_tree_V_load_1_s = select i1 %tmp_81, i8 %group_tree_V_1_load, i8 %group_tree_V_0_load" [HTA256_0/solution1/top.cc:358]   --->   Operation 267 'select' 'group_tree_V_load_1_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 268 [1/2] (3.25ns)   --->   "%rhs_V_2 = load i8* %mark_mask_V_addr, align 1" [HTA256_0/solution1/top.cc:358]   --->   Operation 268 'load' 'rhs_V_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 269 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_6 = or i8 %rhs_V_2, %group_tree_V_load_1_s" [HTA256_0/solution1/top.cc:358]   --->   Operation 269 'or' 'p_6' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 3.67>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%TMP_0_V_1 = zext i8 %p_6 to i64" [HTA256_0/solution1/top.cc:359]   --->   Operation 270 'zext' 'TMP_0_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%TMP_0_V_1_cast = zext i8 %p_6 to i13" [HTA256_0/solution1/top.cc:359]   --->   Operation 271 'zext' 'TMP_0_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_8 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_5, i32 0, i1 false)" [HTA256_0/solution1/top.cc:360]   --->   Operation 272 'bitset' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (3.67ns)   --->   "%r_V_4 = lshr i13 %TMP_0_V_1_cast, %p_Result_8" [HTA256_0/solution1/top.cc:361]   --->   Operation 273 'lshr' 'r_V_4' <Predicate = true> <Delay = 3.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%r_V_11_cast = zext i13 %r_V_4 to i64" [HTA256_0/solution1/top.cc:361]   --->   Operation 274 'zext' 'r_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (1.76ns)   --->   "br label %27" [HTA256_0/solution1/top.cc:363]   --->   Operation 275 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 9> <Delay = 5.22>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%p_03333_2_in = phi i4 [ %ans_V, %_ifconv13 ], [ %now1_V_2, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 276 'phi' 'p_03333_2_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%p_03337_1_in = phi i64 [ %r_V_11_cast, %_ifconv13 ], [ %r_V_6, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 277 'phi' 'p_03337_1_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%p_03309_1_in_in = phi i13 [ %p_Result_8, %_ifconv13 ], [ %p_Result_9, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 278 'phi' 'p_03309_1_in_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%p_03281_4 = phi i64 [ %TMP_0_V_1, %_ifconv13 ], [ %TMP_0_V_4, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 279 'phi' 'p_03281_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (1.73ns)   --->   "%now1_V_2 = add i4 -1, %p_03333_2_in" [HTA256_0/solution1/top.cc:363]   --->   Operation 280 'add' 'now1_V_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%rec_bits_V_3 = trunc i64 %p_03337_1_in to i2" [HTA256_0/solution1/top.cc:361]   --->   Operation 281 'trunc' 'rec_bits_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %now1_V_2, i32 3)" [HTA256_0/solution1/top.cc:363]   --->   Operation 282 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.95ns)   --->   "%tmp_22 = icmp eq i2 %rec_bits_V_3, -1" [HTA256_0/solution1/top.cc:363]   --->   Operation 283 'icmp' 'tmp_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (0.97ns)   --->   "%tmp_25 = and i1 %tmp_90, %tmp_22" [HTA256_0/solution1/top.cc:363]   --->   Operation 284 'and' 'tmp_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %28" [HTA256_0/solution1/top.cc:363]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%p_03309_1_in = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03309_1_in_in, i32 1, i32 12)" [HTA256_0/solution1/top.cc:363]   --->   Operation 286 'partselect' 'p_03309_1_in' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_28 = zext i12 %p_03309_1_in to i13" [HTA256_0/solution1/top.cc:363]   --->   Operation 287 'zext' 'tmp_28' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (1.54ns)   --->   "%loc_tree_V = add i13 %tmp_28, -1" [HTA256_0/solution1/top.cc:363]   --->   Operation 288 'add' 'loc_tree_V' <Predicate = (tmp_25)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_4)   --->   "%tmp_30 = zext i13 %loc_tree_V to i32" [HTA256_0/solution1/top.cc:366]   --->   Operation 289 'zext' 'tmp_30' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_4)   --->   "%op2_assign_s = shl i32 1, %tmp_30" [HTA256_0/solution1/top.cc:366]   --->   Operation 290 'shl' 'op2_assign_s' <Predicate = (tmp_25)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_4)   --->   "%tmp_31 = sext i32 %op2_assign_s to i64" [HTA256_0/solution1/top.cc:366]   --->   Operation 291 'sext' 'tmp_31' <Predicate = (tmp_25)> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (3.67ns) (out node of the LUT)   --->   "%TMP_0_V_4 = or i64 %tmp_31, %p_03281_4" [HTA256_0/solution1/top.cc:366]   --->   Operation 292 'or' 'TMP_0_V_4' <Predicate = (tmp_25)> <Delay = 3.67> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_9 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V, i32 0, i1 false)" [HTA256_0/solution1/top.cc:367]   --->   Operation 293 'bitset' 'p_Result_9' <Predicate = (tmp_25)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 6.53>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [HTA256_0/solution1/top.cc:364]   --->   Operation 294 'specregionbegin' 'tmp_29' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:365]   --->   Operation 295 'specpipeline' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_33 = zext i13 %p_Result_9 to i64" [HTA256_0/solution1/top.cc:368]   --->   Operation 296 'zext' 'tmp_33' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (4.59ns)   --->   "%r_V_6 = lshr i64 %TMP_0_V_4, %tmp_33" [HTA256_0/solution1/top.cc:368]   --->   Operation 297 'lshr' 'r_V_6' <Predicate = (tmp_25)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_29)" [HTA256_0/solution1/top.cc:369]   --->   Operation 298 'specregionend' 'empty_60' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "br label %27" [HTA256_0/solution1/top.cc:363]   --->   Operation 299 'br' <Predicate = (tmp_25)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 2.32>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i64 %p_03281_4 to i8" [HTA256_0/solution1/top.cc:372]   --->   Operation 300 'trunc' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %branch49, label %branch48" [HTA256_0/solution1/top.cc:372]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_1 = getelementptr [35 x i8]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA256_0/solution1/top.cc:358]   --->   Operation 302 'getelementptr' 'group_tree_V_0_addr_1' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (2.32ns)   --->   "store i8 %tmp_93, i8* %group_tree_V_0_addr_1, align 1" [HTA256_0/solution1/top.cc:372]   --->   Operation 303 'store' <Predicate = (!tmp_81)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "br label %29" [HTA256_0/solution1/top.cc:372]   --->   Operation 304 'br' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_1 = getelementptr [35 x i8]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA256_0/solution1/top.cc:358]   --->   Operation 305 'getelementptr' 'group_tree_V_1_addr_1' <Predicate = (tmp_81)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (2.32ns)   --->   "store i8 %tmp_93, i8* %group_tree_V_1_addr_1, align 1" [HTA256_0/solution1/top.cc:372]   --->   Operation 306 'store' <Predicate = (tmp_81)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "br label %29" [HTA256_0/solution1/top.cc:372]   --->   Operation 307 'br' <Predicate = (tmp_81)> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (1.76ns)   --->   "br label %30" [HTA256_0/solution1/top.cc:378]   --->   Operation 308 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i11 [ %loc1_V_9_cast_cast, %29 ], [ %tmp_79, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112 ]" [HTA256_0/solution1/top.cc:303]   --->   Operation 309 'phi' 'p_Val2_11' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%p_03333_3 = phi i4 [ 7, %29 ], [ %now1_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112 ]"   --->   Operation 310 'phi' 'p_03333_3' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i2 [ %rec_bits_V_3, %29 ], [ %rec_bits_V_2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112 ]"   --->   Operation 311 'phi' 'p_Val2_2' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.95ns)   --->   "%tmp_71 = icmp eq i2 %p_Val2_2, -1" [HTA256_0/solution1/top.cc:378]   --->   Operation 312 'icmp' 'tmp_71' <Predicate = (tmp_15)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (1.30ns)   --->   "%not_s = icmp ne i4 %p_03333_3, 0" [HTA256_0/solution1/top.cc:378]   --->   Operation 313 'icmp' 'not_s' <Predicate = (tmp_15)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (0.97ns)   --->   "%tmp_72 = and i1 %tmp_71, %not_s" [HTA256_0/solution1/top.cc:378]   --->   Operation 314 'and' 'tmp_72' <Predicate = (tmp_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %tmp_72, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv, label %31" [HTA256_0/solution1/top.cc:378]   --->   Operation 315 'br' <Predicate = (tmp_15)> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%newIndex10 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_03333_3, i32 1, i32 3)" [HTA256_0/solution1/top.cc:378]   --->   Operation 316 'partselect' 'newIndex10' <Predicate = (tmp_15 & tmp_72)> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%newIndex11 = zext i3 %newIndex10 to i64" [HTA256_0/solution1/top.cc:378]   --->   Operation 317 'zext' 'newIndex11' <Predicate = (tmp_15 & tmp_72)> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA256_0/solution1/top.cc:380]   --->   Operation 318 'getelementptr' 'buddy_tree_V_1_addr_7' <Predicate = (tmp_15 & tmp_72)> <Delay = 0.00>
ST_21 : Operation 319 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA256_0/solution1/top.cc:380]   --->   Operation 319 'load' 'buddy_tree_V_1_load_4' <Predicate = (tmp_15 & tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA256_0/solution1/top.cc:380]   --->   Operation 320 'getelementptr' 'buddy_tree_V_0_addr_7' <Predicate = (tmp_15 & tmp_72)> <Delay = 0.00>
ST_21 : Operation 321 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA256_0/solution1/top.cc:380]   --->   Operation 321 'load' 'buddy_tree_V_0_load_4' <Predicate = (tmp_15 & tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%TMP_0_V_7 = zext i8 %tmp_93 to i64" [HTA256_0/solution1/top.cc:384]   --->   Operation 322 'zext' 'TMP_0_V_7' <Predicate = (tmp_15 & !tmp_72)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit60"   --->   Operation 323 'br' <Predicate = (tmp_15 & !tmp_72)> <Delay = 1.76>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%p_03309_2 = phi i8 [ %addr_tree_map_V_load, %31 ], [ 0, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit60.loopexit ]" [HTA256_0/solution1/top.cc:305]   --->   Operation 324 'phi' 'p_03309_2' <Predicate = (!tmp_15) | (!tmp_72)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%rhs_V_4 = phi i64 [ %TMP_0_V_7, %31 ], [ %TMP_0_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit60.loopexit ]"   --->   Operation 325 'phi' 'rhs_V_4' <Predicate = (!tmp_15) | (!tmp_72)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i64 %rhs_V_4 to i2" [HTA256_0/solution1/top.cc:389]   --->   Operation 326 'trunc' 'tmp_136' <Predicate = (!tmp_15) | (!tmp_72)> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %33, label %32" [HTA256_0/solution1/top.cc:389]   --->   Operation 327 'br' <Predicate = (!tmp_15) | (!tmp_72)> <Delay = 0.00>
ST_21 : Operation 328 [2/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:391]   --->   Operation 328 'load' 'lhs_V_3' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 329 [2/2] (3.25ns)   --->   "%lhs_V_4 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:392]   --->   Operation 329 'load' 'lhs_V_4' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 330 [1/1] (0.95ns)   --->   "%p_Repl2_5 = icmp ne i2 %tmp_136, 0" [HTA256_0/solution1/top.cc:396]   --->   Operation 330 'icmp' 'p_Repl2_5' <Predicate = (tmp_15 & !tmp_72)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [2/2] (3.25ns)   --->   "%p_Val2_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:396]   --->   Operation 331 'load' 'p_Val2_12' <Predicate = (tmp_15 & !tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 332 [2/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:397]   --->   Operation 332 'load' 'p_Val2_13' <Predicate = (tmp_15 & !tmp_72)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 22 <SV = 12> <Delay = 6.61>
ST_22 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_73 = zext i11 %p_Val2_11 to i32" [HTA256_0/solution1/top.cc:380]   --->   Operation 333 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%op2_assign_2 = shl i32 1, %tmp_73" [HTA256_0/solution1/top.cc:380]   --->   Operation 334 'shl' 'op2_assign_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_74 = sext i32 %op2_assign_2 to i64" [HTA256_0/solution1/top.cc:380]   --->   Operation 335 'sext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i4 %p_03333_3 to i1" [HTA256_0/solution1/top.cc:378]   --->   Operation 336 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA256_0/solution1/top.cc:380]   --->   Operation 337 'load' 'buddy_tree_V_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 338 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA256_0/solution1/top.cc:380]   --->   Operation 338 'load' 'buddy_tree_V_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%buddy_tree_V_load_5_s = select i1 %tmp_119, i64 %buddy_tree_V_1_load_4, i64 %buddy_tree_V_0_load_4" [HTA256_0/solution1/top.cc:380]   --->   Operation 339 'select' 'buddy_tree_V_load_5_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 340 [1/1] (3.35ns) (out node of the LUT)   --->   "%tmp_75 = or i64 %buddy_tree_V_load_5_s, %tmp_74" [HTA256_0/solution1/top.cc:380]   --->   Operation 340 'or' 'tmp_75' <Predicate = true> <Delay = 3.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "br i1 %tmp_119, label %branch37, label %branch36" [HTA256_0/solution1/top.cc:380]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 13> <Delay = 4.59>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3144152153 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA256_0/solution1/top.cc:380]   --->   Operation 342 'getelementptr' 'buddy_tree_V_0_addr_3144152153' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (3.25ns)   --->   "store i64 %tmp_75, i64* %buddy_tree_V_0_addr_3144152153, align 8" [HTA256_0/solution1/top.cc:380]   --->   Operation 343 'store' <Predicate = (!tmp_119)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112" [HTA256_0/solution1/top.cc:380]   --->   Operation 344 'br' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3146150151 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA256_0/solution1/top.cc:380]   --->   Operation 345 'getelementptr' 'buddy_tree_V_1_addr_3146150151' <Predicate = (tmp_119)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (3.25ns)   --->   "store i64 %tmp_75, i64* %buddy_tree_V_1_addr_3146150151, align 8" [HTA256_0/solution1/top.cc:380]   --->   Operation 346 'store' <Predicate = (tmp_119)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit109112" [HTA256_0/solution1/top.cc:380]   --->   Operation 347 'br' <Predicate = (tmp_119)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%p_Val2_15_cast = zext i11 %p_Val2_11 to i13" [HTA256_0/solution1/top.cc:378]   --->   Operation 348 'zext' 'p_Val2_15_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_10 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %p_Val2_15_cast, i32 0, i1 false)" [HTA256_0/solution1/top.cc:381]   --->   Operation 349 'bitset' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_78 = zext i13 %p_Result_10 to i64" [HTA256_0/solution1/top.cc:382]   --->   Operation 350 'zext' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (4.59ns)   --->   "%r_V_13 = lshr i64 %tmp_75, %tmp_78" [HTA256_0/solution1/top.cc:382]   --->   Operation 351 'lshr' 'r_V_13' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%rec_bits_V_2 = trunc i64 %r_V_13 to i2" [HTA256_0/solution1/top.cc:382]   --->   Operation 352 'trunc' 'rec_bits_V_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (1.73ns)   --->   "%now1_V_3 = add i4 -1, %p_03333_3" [HTA256_0/solution1/top.cc:378]   --->   Operation 353 'add' 'now1_V_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_125 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_Val2_11, i32 1, i32 10)" [HTA256_0/solution1/top.cc:378]   --->   Operation 354 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_79 = zext i10 %tmp_125 to i11" [HTA256_0/solution1/top.cc:378]   --->   Operation 355 'zext' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "br label %30" [HTA256_0/solution1/top.cc:378]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 12> <Delay = 7.49>
ST_24 : Operation 357 [1/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:391]   --->   Operation 357 'load' 'lhs_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 358 [1/1] (0.99ns)   --->   "%r_V_16 = or i64 %lhs_V_3, %rhs_V_4" [HTA256_0/solution1/top.cc:391]   --->   Operation 358 'or' 'r_V_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (3.25ns)   --->   "store i64 %r_V_16, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:391]   --->   Operation 359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 360 [1/2] (3.25ns)   --->   "%lhs_V_4 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:392]   --->   Operation 360 'load' 'lhs_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 361 [1/1] (0.99ns)   --->   "%r_V_17 = or i64 %lhs_V_4, %rhs_V_4" [HTA256_0/solution1/top.cc:392]   --->   Operation 361 'or' 'r_V_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/1] (1.76ns)   --->   "br label %34" [HTA256_0/solution1/top.cc:393]   --->   Operation 362 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 12> <Delay = 6.50>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%i_assign = zext i8 %p_03309_2 to i32" [HTA256_0/solution1/top.cc:396]   --->   Operation 363 'zext' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/2] (3.25ns)   --->   "%p_Val2_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:396]   --->   Operation 364 'load' 'p_Val2_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_12, i32 %i_assign, i1 %p_Repl2_5)" [HTA256_0/solution1/top.cc:396]   --->   Operation 365 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:396]   --->   Operation 366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_138 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %rhs_V_4, i32 2, i32 5)" [HTA256_0/solution1/top.cc:397]   --->   Operation 367 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (1.30ns)   --->   "%p_Repl2_6 = icmp ne i4 %tmp_138, 0" [HTA256_0/solution1/top.cc:397]   --->   Operation 368 'icmp' 'p_Repl2_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [1/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:397]   --->   Operation 369 'load' 'p_Val2_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_13, i32 %i_assign, i1 %p_Repl2_6)" [HTA256_0/solution1/top.cc:397]   --->   Operation 370 'bitset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 371 [1/1] (1.76ns)   --->   "br label %34"   --->   Operation 371 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 13> <Delay = 7.49>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%storemerge = phi i64 [ %p_Result_1, %33 ], [ %r_V_17, %32 ]"   --->   Operation 372 'phi' 'storemerge' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 373 [1/1] (3.25ns)   --->   "store i64 %storemerge, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:392]   --->   Operation 373 'store' <Predicate = (!tmp & tmp_6)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_5)" [HTA256_0/solution1/top.cc:401]   --->   Operation 374 'specregionend' 'empty_61' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "br label %._crit_edge5122" [HTA256_0/solution1/top.cc:403]   --->   Operation 375 'br' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 376 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%rhs_V_3_load = load i64* %rhs_V_3" [HTA256_0/solution1/top.cc:224]   --->   Operation 377 'load' 'rhs_V_3_load' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 0.00>
ST_26 : Operation 378 [1/2] (3.25ns)   --->   "%lhs_V = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:223]   --->   Operation 378 'load' 'lhs_V' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 379 [1/1] (0.99ns)   --->   "%r_V_14 = and i64 %lhs_V, %rhs_V_3_load" [HTA256_0/solution1/top.cc:223]   --->   Operation 379 'and' 'r_V_14' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 380 [1/1] (3.25ns)   --->   "store i64 %r_V_14, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:223]   --->   Operation 380 'store' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 381 [1/2] (3.25ns)   --->   "%lhs_V_1 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:224]   --->   Operation 381 'load' 'lhs_V_1' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 382 [1/1] (0.99ns)   --->   "%r_V_15 = and i64 %lhs_V_1, %rhs_V_3_load" [HTA256_0/solution1/top.cc:224]   --->   Operation 382 'and' 'r_V_15' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/1] (3.25ns)   --->   "store i64 %r_V_15, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:224]   --->   Operation 383 'store' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA256_0/solution1/top.cc:290]   --->   Operation 384 'specregionend' 'empty_57' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 0.00>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "br label %35" [HTA256_0/solution1/top.cc:291]   --->   Operation 385 'br' <Predicate = (tmp & !tmp_24 & !tmp_122)> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%i_assign_1 = zext i8 %op_V_assign to i32" [HTA256_0/solution1/top.cc:287]   --->   Operation 386 'zext' 'i_assign_1' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 0.00>
ST_26 : Operation 387 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:287]   --->   Operation 387 'load' 'p_Val2_14' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_14, i32 %i_assign_1, i1 %p_Repl2_7)" [HTA256_0/solution1/top.cc:287]   --->   Operation 388 'bitset' 'p_Result_2' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 0.00>
ST_26 : Operation 389 [1/1] (3.25ns)   --->   "store i64 %p_Result_2, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:287]   --->   Operation 389 'store' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 390 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:288]   --->   Operation 390 'load' 'p_Val2_15' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_15, i32 %i_assign_1, i1 %p_Repl2_8)" [HTA256_0/solution1/top.cc:288]   --->   Operation 391 'bitset' 'p_Result_3' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (3.25ns)   --->   "store i64 %p_Result_3, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:224]   --->   Operation 392 'store' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA256_0/solution1/top.cc:290]   --->   Operation 393 'specregionend' 'empty_59' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "br label %35" [HTA256_0/solution1/top.cc:291]   --->   Operation 394 'br' <Predicate = (tmp & !tmp_24 & tmp_122)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA256_0/solution1/top.cc:404]   --->   Operation 395 'specregionend' 'empty_62' <Predicate = (!tmp) | (!tmp_24)> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.00ns)   --->   "br label %36" [HTA256_0/solution1/top.cc:430]   --->   Operation 396 'br' <Predicate = (!tmp) | (!tmp_24)> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA256_0/solution1/top.cc:119]   --->   Operation 397 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "ret void" [HTA256_0/solution1/top.cc:430]   --->   Operation 398 'ret' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 3.25>
ST_27 : Operation 399 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA256_0/solution1/top.cc:163]   --->   Operation 399 'load' 'buddy_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 400 [1/1] (1.76ns)   --->   "br label %._crit_edge44" [HTA256_0/solution1/top.cc:163]   --->   Operation 400 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 3> <Delay = 3.25>
ST_28 : Operation 401 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA256_0/solution1/top.cc:163]   --->   Operation 401 'load' 'buddy_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 402 [1/1] (1.76ns)   --->   "br label %._crit_edge44" [HTA256_0/solution1/top.cc:163]   --->   Operation 402 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 4> <Delay = 4.51>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%buddy_tree_V_load_1_s = phi i64 [ %buddy_tree_V_0_load_1, %branch8 ], [ %buddy_tree_V_1_load_1, %branch9 ]" [HTA256_0/solution1/top.cc:163]   --->   Operation 403 'phi' 'buddy_tree_V_load_1_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (3.52ns)   --->   "%tmp_21 = sub i64 0, %buddy_tree_V_load_1_s" [HTA256_0/solution1/top.cc:163]   --->   Operation 404 'sub' 'tmp_21' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.99ns)   --->   "%tmp_V_1 = and i64 %buddy_tree_V_load_1_s, %tmp_21" [HTA256_0/solution1/top.cc:163]   --->   Operation 405 'and' 'tmp_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 5> <Delay = 8.35>
ST_30 : Operation 406 [1/1] (8.35ns)   --->   "%op_V_assign = call fastcc i8 @log_2_64bit(i64 %tmp_V_1)" [HTA256_0/solution1/top.cc:164]   --->   Operation 406 'call' 'op_V_assign' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 407 [1/1] (2.77ns)   --->   "%tmp_24 = icmp eq i64 %tmp_V_1, 0" [HTA256_0/solution1/top.cc:166]   --->   Operation 407 'icmp' 'tmp_24' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 408 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %19, label %18" [HTA256_0/solution1/top.cc:166]   --->   Operation 408 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_s, i32 3)" [HTA256_0/solution1/top.cc:168]   --->   Operation 409 'bitselect' 'tmp_110' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_30 : Operation 410 [1/1] (0.00ns)   --->   "br i1 %tmp_110, label %_ifconv17, label %_ifconv21" [HTA256_0/solution1/top.cc:168]   --->   Operation 410 'br' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_30 : Operation 411 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA256_0/solution1/top.cc:163]   --->   Operation 411 'getelementptr' 'buddy_tree_V_1_addr_4' <Predicate = (tmp_87 & !tmp_24 & !tmp_110)> <Delay = 0.00>
ST_30 : Operation 412 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA256_0/solution1/top.cc:187]   --->   Operation 412 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_87 & !tmp_24 & !tmp_110)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA256_0/solution1/top.cc:163]   --->   Operation 413 'getelementptr' 'buddy_tree_V_0_addr_4' <Predicate = (!tmp_87 & !tmp_24 & !tmp_110)> <Delay = 0.00>
ST_30 : Operation 414 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA256_0/solution1/top.cc:187]   --->   Operation 414 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_87 & !tmp_24 & !tmp_110)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 415 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)" [HTA256_0/solution1/top.cc:193]   --->   Operation 415 'write' <Predicate = (tmp_24)> <Delay = 0.00>
ST_30 : Operation 416 [1/1] (0.00ns)   --->   "br label %36" [HTA256_0/solution1/top.cc:194]   --->   Operation 416 'br' <Predicate = (tmp_24)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 7.98>
ST_31 : Operation 417 [1/1] (1.73ns)   --->   "%r_V_24 = sub i4 -7, %p_s" [HTA256_0/solution1/top.cc:186]   --->   Operation 417 'sub' 'r_V_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i4 %r_V_24 to i17" [HTA256_0/solution1/top.cc:186]   --->   Operation 418 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i8 %op_V_assign to i17" [HTA256_0/solution1/top.cc:186]   --->   Operation 419 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (3.14ns)   --->   "%tmp_46 = shl i17 %tmp_41_cast, %tmp_40_cast" [HTA256_0/solution1/top.cc:186]   --->   Operation 420 'shl' 'tmp_46' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 421 [1/1] (0.00ns)   --->   "%r_V_12 = trunc i17 %tmp_46 to i13" [HTA256_0/solution1/top.cc:186]   --->   Operation 421 'trunc' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%output_addr_V = zext i13 %r_V_12 to i32" [HTA256_0/solution1/top.cc:186]   --->   Operation 422 'zext' 'output_addr_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V)" [HTA256_0/solution1/top.cc:186]   --->   Operation 423 'write' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/1] (0.99ns)   --->   "%TMP_0_V = xor i64 %tmp_V_1, -1" [HTA256_0/solution1/top.cc:187]   --->   Operation 424 'xor' 'TMP_0_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 425 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA256_0/solution1/top.cc:187]   --->   Operation 425 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_87)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 426 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA256_0/solution1/top.cc:187]   --->   Operation 426 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_87)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%buddy_tree_V_load_3_s = select i1 %tmp_87, i64 %buddy_tree_V_1_load_2, i64 %buddy_tree_V_0_load_2" [HTA256_0/solution1/top.cc:187]   --->   Operation 427 'select' 'buddy_tree_V_load_3_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 428 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_70 = and i64 %buddy_tree_V_load_3_s, %TMP_0_V" [HTA256_0/solution1/top.cc:187]   --->   Operation 428 'and' 'tmp_70' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 429 [1/1] (0.00ns)   --->   "br i1 %tmp_87, label %branch13, label %branch12" [HTA256_0/solution1/top.cc:187]   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 430 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA256_0/solution1/top.cc:163]   --->   Operation 430 'getelementptr' 'buddy_tree_V_0_addr_6' <Predicate = (!tmp_87)> <Delay = 0.00>
ST_31 : Operation 431 [1/1] (3.25ns)   --->   "store i64 %tmp_70, i64* %buddy_tree_V_0_addr_6, align 8" [HTA256_0/solution1/top.cc:187]   --->   Operation 431 'store' <Predicate = (!tmp_87)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 432 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2614750" [HTA256_0/solution1/top.cc:187]   --->   Operation 432 'br' <Predicate = (!tmp_87)> <Delay = 0.00>
ST_31 : Operation 433 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA256_0/solution1/top.cc:163]   --->   Operation 433 'getelementptr' 'buddy_tree_V_1_addr_6' <Predicate = (tmp_87)> <Delay = 0.00>
ST_31 : Operation 434 [1/1] (3.25ns)   --->   "store i64 %tmp_70, i64* %buddy_tree_V_1_addr_6, align 8" [HTA256_0/solution1/top.cc:187]   --->   Operation 434 'store' <Predicate = (tmp_87)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 435 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2614750" [HTA256_0/solution1/top.cc:187]   --->   Operation 435 'br' <Predicate = (tmp_87)> <Delay = 0.00>
ST_31 : Operation 436 [1/1] (1.76ns)   --->   "br label %20"   --->   Operation 436 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 6> <Delay = 4.22>
ST_32 : Operation 437 [1/1] (0.97ns)   --->   "%r_V_5 = xor i4 %p_s, -8" [HTA256_0/solution1/top.cc:170]   --->   Operation 437 'xor' 'r_V_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_38 = zext i4 %r_V_5 to i64" [HTA256_0/solution1/top.cc:170]   --->   Operation 438 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 439 [1/1] (0.00ns)   --->   "%newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA256_0/solution1/top.cc:164]   --->   Operation 439 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 440 [1/1] (0.00ns)   --->   "%newIndex8 = zext i7 %newIndex7 to i64" [HTA256_0/solution1/top.cc:164]   --->   Operation 440 'zext' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_2 = getelementptr [35 x i8]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA256_0/solution1/top.cc:170]   --->   Operation 441 'getelementptr' 'group_tree_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 442 [2/2] (2.32ns)   --->   "%group_tree_V_1_load_1 = load i8* %group_tree_V_1_addr_2, align 1" [HTA256_0/solution1/top.cc:170]   --->   Operation 442 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_32 : Operation 443 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_2 = getelementptr [35 x i8]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA256_0/solution1/top.cc:170]   --->   Operation 443 'getelementptr' 'group_tree_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 444 [2/2] (2.32ns)   --->   "%group_tree_V_0_load_1 = load i8* %group_tree_V_0_addr_2, align 1" [HTA256_0/solution1/top.cc:170]   --->   Operation 444 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "%group_tree_mask_V_ad = getelementptr [8 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_38" [HTA256_0/solution1/top.cc:170]   --->   Operation 445 'getelementptr' 'group_tree_mask_V_ad' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 446 [2/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA256_0/solution1/top.cc:170]   --->   Operation 446 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_32 : Operation 447 [1/1] (0.00ns)   --->   "%shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_38" [HTA256_0/solution1/top.cc:173]   --->   Operation 447 'getelementptr' 'shift_constant_V_add' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 448 [2/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA256_0/solution1/top.cc:173]   --->   Operation 448 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 33 <SV = 7> <Delay = 7.46>
ST_33 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i8 %op_V_assign to i1" [HTA256_0/solution1/top.cc:164]   --->   Operation 449 'trunc' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 450 [1/2] (2.32ns)   --->   "%group_tree_V_1_load_1 = load i8* %group_tree_V_1_addr_2, align 1" [HTA256_0/solution1/top.cc:170]   --->   Operation 450 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_33 : Operation 451 [1/2] (2.32ns)   --->   "%group_tree_V_0_load_1 = load i8* %group_tree_V_0_addr_2, align 1" [HTA256_0/solution1/top.cc:170]   --->   Operation 451 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_33 : Operation 452 [1/1] (1.24ns)   --->   "%group_tree_V_load_ph = select i1 %tmp_113, i8 %group_tree_V_1_load_1, i8 %group_tree_V_0_load_1" [HTA256_0/solution1/top.cc:170]   --->   Operation 452 'select' 'group_tree_V_load_ph' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 453 [1/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA256_0/solution1/top.cc:170]   --->   Operation 453 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_33 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i31 %rhs_V to i8" [HTA256_0/solution1/top.cc:170]   --->   Operation 454 'trunc' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 455 [1/1] (0.99ns)   --->   "%TMP_1_V = and i8 %tmp_114, %group_tree_V_load_ph" [HTA256_0/solution1/top.cc:170]   --->   Operation 455 'and' 'TMP_1_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 456 [1/1] (1.91ns)   --->   "%p_5 = sub i8 0, %TMP_1_V" [HTA256_0/solution1/top.cc:171]   --->   Operation 456 'sub' 'p_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 457 [1/1] (0.99ns)   --->   "%TMP_1_V_1 = and i8 %TMP_1_V, %p_5" [HTA256_0/solution1/top.cc:171]   --->   Operation 457 'and' 'TMP_1_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 458 [1/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA256_0/solution1/top.cc:173]   --->   Operation 458 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_33 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp25 = and i8 %group_tree_V_load_ph, %p_5" [HTA256_0/solution1/top.cc:175]   --->   Operation 459 'and' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_68 = and i8 %tmp25, %tmp_114" [HTA256_0/solution1/top.cc:175]   --->   Operation 460 'and' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 461 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_69 = xor i8 %tmp_68, %group_tree_V_load_ph" [HTA256_0/solution1/top.cc:175]   --->   Operation 461 'xor' 'tmp_69' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 8> <Delay = 8.69>
ST_34 : Operation 462 [1/1] (1.55ns)   --->   "%tmp_41 = icmp eq i8 %TMP_1_V_1, -128" [HTA256_0/solution1/top.cc:171]   --->   Operation 462 'icmp' 'tmp_41' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_55_cast = select i1 %tmp_41, i3 -1, i3 0" [HTA256_0/solution1/top.cc:171]   --->   Operation 463 'select' 'tmp_55_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 464 [1/1] (1.55ns)   --->   "%tmp_42 = icmp eq i8 %TMP_1_V_1, 2" [HTA256_0/solution1/top.cc:171]   --->   Operation 464 'icmp' 'tmp_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 465 [1/1] (1.55ns)   --->   "%tmp_43 = icmp eq i8 %TMP_1_V_1, 4" [HTA256_0/solution1/top.cc:171]   --->   Operation 465 'icmp' 'tmp_43' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_64_cast_cast = select i1 %tmp_43, i3 2, i3 1" [HTA256_0/solution1/top.cc:171]   --->   Operation 466 'select' 'tmp_64_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_44 = or i1 %tmp_43, %tmp_42" [HTA256_0/solution1/top.cc:171]   --->   Operation 467 'or' 'tmp_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 468 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_45 = select i1 %tmp_44, i3 %tmp_64_cast_cast, i3 %tmp_55_cast" [HTA256_0/solution1/top.cc:171]   --->   Operation 468 'select' 'tmp_45' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 469 [1/1] (1.55ns)   --->   "%tmp_47 = icmp eq i8 %TMP_1_V_1, 8" [HTA256_0/solution1/top.cc:171]   --->   Operation 469 'icmp' 'tmp_47' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 470 [1/1] (1.55ns)   --->   "%tmp_48 = icmp eq i8 %TMP_1_V_1, 16" [HTA256_0/solution1/top.cc:171]   --->   Operation 470 'icmp' 'tmp_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_49 = select i1 %tmp_48, i3 -4, i3 3" [HTA256_0/solution1/top.cc:171]   --->   Operation 471 'select' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_50 = or i1 %tmp_48, %tmp_47" [HTA256_0/solution1/top.cc:171]   --->   Operation 472 'or' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 473 [1/1] (0.98ns) (out node of the LUT)   --->   "%tmp_51 = select i1 %tmp_50, i3 %tmp_49, i3 %tmp_45" [HTA256_0/solution1/top.cc:171]   --->   Operation 473 'select' 'tmp_51' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 474 [1/1] (1.55ns)   --->   "%tmp_52 = icmp eq i8 %TMP_1_V_1, 32" [HTA256_0/solution1/top.cc:171]   --->   Operation 474 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 475 [1/1] (1.55ns)   --->   "%tmp_53 = icmp eq i8 %TMP_1_V_1, 64" [HTA256_0/solution1/top.cc:171]   --->   Operation 475 'icmp' 'tmp_53' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_54 = select i1 %tmp_53, i3 -2, i3 -3" [HTA256_0/solution1/top.cc:171]   --->   Operation 476 'select' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_55 = or i1 %tmp_53, %tmp_52" [HTA256_0/solution1/top.cc:171]   --->   Operation 477 'or' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 478 [1/1] (0.98ns) (out node of the LUT)   --->   "%tmp_56 = select i1 %tmp_55, i3 %tmp_54, i3 %tmp_51" [HTA256_0/solution1/top.cc:171]   --->   Operation 478 'select' 'tmp_56' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 479 [1/1] (0.00ns)   --->   "%loc_tree_V_2 = zext i3 %tmp_56 to i13" [HTA256_0/solution1/top.cc:172]   --->   Operation 479 'zext' 'loc_tree_V_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i8 %op_V_assign to i16" [HTA256_0/solution1/top.cc:173]   --->   Operation 480 'zext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 481 [1/1] (1.73ns)   --->   "%tmp_57 = add i4 -7, %p_s" [HTA256_0/solution1/top.cc:173]   --->   Operation 481 'add' 'tmp_57' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i4 %tmp_57 to i16" [HTA256_0/solution1/top.cc:173]   --->   Operation 482 'zext' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 483 [1/1] (3.14ns)   --->   "%tmp_58 = shl i16 %tmp_83_cast, %tmp_89_cast" [HTA256_0/solution1/top.cc:173]   --->   Operation 483 'shl' 'tmp_58' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 484 [1/1] (0.00ns)   --->   "%r_V_8 = trunc i16 %tmp_58 to i13" [HTA256_0/solution1/top.cc:173]   --->   Operation 484 'trunc' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_59 = zext i5 %shift_constant_V_loa to i13" [HTA256_0/solution1/top.cc:173]   --->   Operation 485 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_60 = add i13 %r_V_8, %loc_tree_V_2" [HTA256_0/solution1/top.cc:173]   --->   Operation 486 'add' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 487 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%new_loc1_V = sub i13 %tmp_60, %tmp_59" [HTA256_0/solution1/top.cc:173]   --->   Operation 487 'sub' 'new_loc1_V' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 9> <Delay = 7.14>
ST_35 : Operation 488 [1/1] (1.73ns)   --->   "%r_V_23 = sub i4 -7, %p_s" [HTA256_0/solution1/top.cc:174]   --->   Operation 488 'sub' 'r_V_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_23, i32 3)" [HTA256_0/solution1/top.cc:174]   --->   Operation 489 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%tmp_61 = sext i4 %r_V_23 to i32" [HTA256_0/solution1/top.cc:174]   --->   Operation 490 'sext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%tmp_64 = zext i13 %new_loc1_V to i32" [HTA256_0/solution1/top.cc:174]   --->   Operation 491 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 492 [1/1] (1.73ns)   --->   "%tmp_65 = sub i4 0, %r_V_23" [HTA256_0/solution1/top.cc:174]   --->   Operation 492 'sub' 'tmp_65' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%tmp_98_cast = sext i4 %tmp_65 to i13" [HTA256_0/solution1/top.cc:174]   --->   Operation 493 'sext' 'tmp_98_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%tmp_66 = lshr i13 %new_loc1_V, %tmp_98_cast" [HTA256_0/solution1/top.cc:174]   --->   Operation 494 'lshr' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%tmp_67 = shl i32 %tmp_64, %tmp_61" [HTA256_0/solution1/top.cc:174]   --->   Operation 495 'shl' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node r_V_10)   --->   "%tmp_117 = trunc i32 %tmp_67 to i13" [HTA256_0/solution1/top.cc:174]   --->   Operation 496 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 497 [1/1] (3.67ns) (out node of the LUT)   --->   "%r_V_10 = select i1 %tmp_116, i13 %tmp_66, i13 %tmp_117" [HTA256_0/solution1/top.cc:174]   --->   Operation 497 'select' 'r_V_10' <Predicate = true> <Delay = 3.67> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 498 [1/1] (0.00ns)   --->   "%output_addr_V_1 = zext i13 %r_V_10 to i32" [HTA256_0/solution1/top.cc:174]   --->   Operation 498 'zext' 'output_addr_V_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 499 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V_1)" [HTA256_0/solution1/top.cc:174]   --->   Operation 499 'write' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %tmp_113, label %branch41, label %branch40" [HTA256_0/solution1/top.cc:175]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 501 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_3 = getelementptr [35 x i8]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA256_0/solution1/top.cc:170]   --->   Operation 501 'getelementptr' 'group_tree_V_0_addr_3' <Predicate = (!tmp_113)> <Delay = 0.00>
ST_35 : Operation 502 [1/1] (2.32ns)   --->   "store i8 %tmp_69, i8* %group_tree_V_0_addr_3, align 1" [HTA256_0/solution1/top.cc:175]   --->   Operation 502 'store' <Predicate = (!tmp_113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_35 : Operation 503 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit271121" [HTA256_0/solution1/top.cc:175]   --->   Operation 503 'br' <Predicate = (!tmp_113)> <Delay = 0.00>
ST_35 : Operation 504 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_3 = getelementptr [35 x i8]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA256_0/solution1/top.cc:170]   --->   Operation 504 'getelementptr' 'group_tree_V_1_addr_3' <Predicate = (tmp_113)> <Delay = 0.00>
ST_35 : Operation 505 [1/1] (2.32ns)   --->   "store i8 %tmp_69, i8* %group_tree_V_1_addr_3, align 1" [HTA256_0/solution1/top.cc:175]   --->   Operation 505 'store' <Predicate = (tmp_113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_35 : Operation 506 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit271121" [HTA256_0/solution1/top.cc:175]   --->   Operation 506 'br' <Predicate = (tmp_113)> <Delay = 0.00>
ST_35 : Operation 507 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA256_0/solution1/top.cc:176]   --->   Operation 507 'load' 'buddy_tree_V_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 36 <SV = 10> <Delay = 7.49>
ST_36 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%op2_assign = xor i64 %tmp_V_1, -1" [HTA256_0/solution1/top.cc:176]   --->   Operation 508 'xor' 'op2_assign' <Predicate = (tmp_110)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 509 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA256_0/solution1/top.cc:176]   --->   Operation 509 'load' 'buddy_tree_V_1_load_5' <Predicate = (tmp_110)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 510 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_76 = and i64 %buddy_tree_V_1_load_5, %op2_assign" [HTA256_0/solution1/top.cc:176]   --->   Operation 510 'and' 'tmp_76' <Predicate = (tmp_110)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 511 [1/1] (3.25ns)   --->   "store i64 %tmp_76, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA256_0/solution1/top.cc:176]   --->   Operation 511 'store' <Predicate = (tmp_110)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 512 [1/1] (1.76ns)   --->   "br label %20" [HTA256_0/solution1/top.cc:183]   --->   Operation 512 'br' <Predicate = (tmp_110)> <Delay = 1.76>
ST_36 : Operation 513 [1/1] (0.00ns)   --->   "%p_9 = phi i3 [ %tmp_56, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit271121 ], [ 0, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2614750 ]" [HTA256_0/solution1/top.cc:171]   --->   Operation 513 'phi' 'p_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 514 [1/1] (0.00ns)   --->   "%p_1 = phi i13 [ %r_V_10, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit271121 ], [ %r_V_12, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2614750 ]"   --->   Operation 514 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 515 [1/1] (0.00ns)   --->   "%p_03281_1 = phi i64 [ %p_4_cast, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit271121 ], [ %TMP_0_V, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit2614750 ]"   --->   Operation 515 'phi' 'p_03281_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_77 = zext i13 %p_1 to i64" [HTA256_0/solution1/top.cc:196]   --->   Operation 516 'zext' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 517 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add = getelementptr [256 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_77" [HTA256_0/solution1/top.cc:196]   --->   Operation 517 'getelementptr' 'addr_layer_map_V_add' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 518 [1/1] (3.25ns)   --->   "store i4 %p_s, i4* %addr_layer_map_V_add, align 1" [HTA256_0/solution1/top.cc:196]   --->   Operation 518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_36 : Operation 519 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr_1 = getelementptr [256 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_77" [HTA256_0/solution1/top.cc:197]   --->   Operation 519 'getelementptr' 'addr_tree_map_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 520 [1/1] (3.25ns)   --->   "store i8 %op_V_assign, i8* %addr_tree_map_V_addr_1, align 1" [HTA256_0/solution1/top.cc:197]   --->   Operation 520 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_36 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_s, i32 3)" [HTA256_0/solution1/top.cc:200]   --->   Operation 521 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %tmp_122, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit171.preheader_ifconv, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit251" [HTA256_0/solution1/top.cc:200]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 523 [1/1] (0.00ns)   --->   "%cnt_1 = alloca i32"   --->   Operation 523 'alloca' 'cnt_1' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 524 [1/1] (0.00ns)   --->   "%rhs_V_3 = alloca i64"   --->   Operation 524 'alloca' 'rhs_V_3' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 525 [1/1] (0.00ns)   --->   "%loc2_V = alloca i13"   --->   Operation 525 'alloca' 'loc2_V' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 526 [1/1] (0.00ns)   --->   "%loc1_V_7 = alloca i13"   --->   Operation 526 'alloca' 'loc1_V_7' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 527 [1/1] (1.73ns)   --->   "%now1_V_6 = add i4 %p_s, 1" [HTA256_0/solution1/top.cc:202]   --->   Operation 527 'add' 'now1_V_6' <Predicate = (!tmp_122)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 528 [1/1] (0.00ns)   --->   "%loc1_V_8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA256_0/solution1/top.cc:202]   --->   Operation 528 'partselect' 'loc1_V_8' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 529 [1/1] (0.00ns)   --->   "%loc1_V_8_cast = zext i7 %loc1_V_8 to i13" [HTA256_0/solution1/top.cc:202]   --->   Operation 529 'zext' 'loc1_V_8_cast' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 530 [1/1] (1.73ns)   --->   "%now2_V_3 = add i4 %p_s, -1" [HTA256_0/solution1/top.cc:202]   --->   Operation 530 'add' 'now2_V_3' <Predicate = (!tmp_122)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 531 [1/1] (0.00ns)   --->   "%loc2_V_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %op_V_assign, i1 false)" [HTA256_0/solution1/top.cc:202]   --->   Operation 531 'bitconcatenate' 'loc2_V_3' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 532 [1/1] (0.00ns)   --->   "%loc2_V_2_cast = zext i9 %loc2_V_3 to i13" [HTA256_0/solution1/top.cc:202]   --->   Operation 532 'zext' 'loc2_V_2_cast' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 533 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA256_0/solution1/top.cc:203]   --->   Operation 533 'wait' <Predicate = (!tmp_122)> <Delay = 0.00>
ST_36 : Operation 534 [1/1] (1.76ns)   --->   "store i13 %loc1_V_8_cast, i13* %loc1_V_7" [HTA256_0/solution1/top.cc:202]   --->   Operation 534 'store' <Predicate = (!tmp_122)> <Delay = 1.76>
ST_36 : Operation 535 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2_cast, i13* %loc2_V" [HTA256_0/solution1/top.cc:202]   --->   Operation 535 'store' <Predicate = (!tmp_122)> <Delay = 1.76>
ST_36 : Operation 536 [1/1] (1.76ns)   --->   "store i64 %p_03281_1, i64* %rhs_V_3" [HTA256_0/solution1/top.cc:187]   --->   Operation 536 'store' <Predicate = (!tmp_122)> <Delay = 1.76>
ST_36 : Operation 537 [1/1] (1.76ns)   --->   "store i32 1, i32* %cnt_1"   --->   Operation 537 'store' <Predicate = (!tmp_122)> <Delay = 1.76>
ST_36 : Operation 538 [1/1] (1.76ns)   --->   "br label %21" [HTA256_0/solution1/top.cc:204]   --->   Operation 538 'br' <Predicate = (!tmp_122)> <Delay = 1.76>
ST_36 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_80 = zext i3 %p_9 to i64" [HTA256_0/solution1/top.cc:229]   --->   Operation 539 'zext' 'tmp_80' <Predicate = (tmp_122)> <Delay = 0.00>
ST_36 : Operation 540 [1/1] (0.00ns)   --->   "%mark_mask_V_addr_1 = getelementptr [32 x i8]* @mark_mask_V, i64 0, i64 %tmp_80" [HTA256_0/solution1/top.cc:229]   --->   Operation 540 'getelementptr' 'mark_mask_V_addr_1' <Predicate = (tmp_122)> <Delay = 0.00>
ST_36 : Operation 541 [2/2] (3.25ns)   --->   "%mark_mask_V_load = load i8* %mark_mask_V_addr_1, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 541 'load' 'mark_mask_V_load' <Predicate = (tmp_122)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_36 : Operation 542 [1/1] (0.00ns)   --->   "%newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA256_0/solution1/top.cc:164]   --->   Operation 542 'partselect' 'newIndex12' <Predicate = (tmp_122)> <Delay = 0.00>
ST_36 : Operation 543 [1/1] (0.00ns)   --->   "%newIndex13 = zext i7 %newIndex12 to i64" [HTA256_0/solution1/top.cc:164]   --->   Operation 543 'zext' 'newIndex13' <Predicate = (tmp_122)> <Delay = 0.00>
ST_36 : Operation 544 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_4 = getelementptr [35 x i8]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA256_0/solution1/top.cc:229]   --->   Operation 544 'getelementptr' 'group_tree_V_1_addr_4' <Predicate = (tmp_122)> <Delay = 0.00>
ST_36 : Operation 545 [2/2] (2.32ns)   --->   "%group_tree_V_1_load_2 = load i8* %group_tree_V_1_addr_4, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 545 'load' 'group_tree_V_1_load_2' <Predicate = (tmp_122)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_36 : Operation 546 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_4 = getelementptr [35 x i8]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA256_0/solution1/top.cc:229]   --->   Operation 546 'getelementptr' 'group_tree_V_0_addr_4' <Predicate = (tmp_122)> <Delay = 0.00>
ST_36 : Operation 547 [2/2] (2.32ns)   --->   "%group_tree_V_0_load_2 = load i8* %group_tree_V_0_addr_4, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 547 'load' 'group_tree_V_0_load_2' <Predicate = (tmp_122)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>

State 37 <SV = 11> <Delay = 7.32>
ST_37 : Operation 548 [1/1] (0.00ns)   --->   "%p_3 = phi i4 [ %now1_V_6, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit251 ], [ %now1_V_5, %._crit_edge5121 ]"   --->   Operation 548 'phi' 'p_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 549 [1/1] (0.00ns)   --->   "%p_8 = phi i4 [ %now2_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit251 ], [ %now2_V_1, %._crit_edge5121 ]"   --->   Operation 549 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_3, i32 3)" [HTA256_0/solution1/top.cc:204]   --->   Operation 550 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%rev = xor i1 %tmp_135, true" [HTA256_0/solution1/top.cc:204]   --->   Operation 551 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 552 [1/1] (1.30ns)   --->   "%op2_assign_8 = icmp ne i4 %p_8, 0" [HTA256_0/solution1/top.cc:204]   --->   Operation 552 'icmp' 'op2_assign_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 553 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_85 = or i1 %op2_assign_8, %rev" [HTA256_0/solution1/top.cc:204]   --->   Operation 553 'or' 'tmp_85' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 554 [1/1] (0.00ns)   --->   "br i1 %tmp_85, label %22, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit185" [HTA256_0/solution1/top.cc:204]   --->   Operation 554 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [HTA256_0/solution1/top.cc:205]   --->   Operation 555 'specregionbegin' 'tmp_89' <Predicate = (tmp_85)> <Delay = 0.00>
ST_37 : Operation 556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA256_0/solution1/top.cc:207]   --->   Operation 556 'specpipeline' <Predicate = (tmp_85)> <Delay = 0.00>
ST_37 : Operation 557 [1/1] (0.00ns)   --->   "br i1 %tmp_135, label %._crit_edge5120, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit204_ifconv" [HTA256_0/solution1/top.cc:208]   --->   Operation 557 'br' <Predicate = (tmp_85)> <Delay = 0.00>
ST_37 : Operation 558 [1/1] (0.00ns)   --->   "%cnt_1_load = load i32* %cnt_1"   --->   Operation 558 'load' 'cnt_1_load' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 559 [1/1] (0.00ns)   --->   "%loc2_V_load = load i13* %loc2_V" [HTA256_0/solution1/top.cc:210]   --->   Operation 559 'load' 'loc2_V_load' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i32 %cnt_1_load to i2"   --->   Operation 560 'trunc' 'tmp_141' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 561 [1/1] (0.00ns)   --->   "%newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %cnt_1_load, i32 2, i32 3)"   --->   Operation 561 'partselect' 'newIndex_t' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %cnt_1_load, i32 2)"   --->   Operation 562 'bitselect' 'tmp_142' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%mask_V_load_114_phi_s = select i1 %tmp_142, i64 -1, i64 255" [HTA256_0/solution1/top.cc:210]   --->   Operation 563 'select' 'mask_V_load_114_phi_s' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_94 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex_t)"   --->   Operation 564 'mux' 'tmp_94' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_95 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex_t)"   --->   Operation 565 'mux' 'tmp_95' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_113_phi_s = select i1 %tmp_142, i64 4294967295, i64 15" [HTA256_0/solution1/top.cc:210]   --->   Operation 566 'select' 'mask_V_load_113_phi_s' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 567 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %tmp_141, 0" [HTA256_0/solution1/top.cc:210]   --->   Operation 567 'icmp' 'sel_tmp' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i64 %tmp_94, i64 %mask_V_load_114_phi_s" [HTA256_0/solution1/top.cc:210]   --->   Operation 568 'select' 'sel_tmp1' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 569 [1/1] (0.95ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_141, 1" [HTA256_0/solution1/top.cc:210]   --->   Operation 569 'icmp' 'sel_tmp2' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 570 [1/1] (1.77ns) (out node of the LUT)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i64 %tmp_95, i64 %sel_tmp1" [HTA256_0/solution1/top.cc:210]   --->   Operation 570 'select' 'sel_tmp3' <Predicate = (tmp_85 & !tmp_135)> <Delay = 1.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 571 [1/1] (0.95ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp_141, -2" [HTA256_0/solution1/top.cc:210]   --->   Operation 571 'icmp' 'sel_tmp4' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_1_phi = select i1 %sel_tmp4, i64 %mask_V_load_113_phi_s, i64 %sel_tmp3" [HTA256_0/solution1/top.cc:210]   --->   Operation 572 'select' 'mask_V_load_1_phi' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%tmp_96 = zext i13 %loc2_V_load to i64" [HTA256_0/solution1/top.cc:210]   --->   Operation 573 'zext' 'tmp_96' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%r_V_20 = shl i64 %mask_V_load_1_phi, %tmp_96" [HTA256_0/solution1/top.cc:210]   --->   Operation 574 'shl' 'r_V_20' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 575 [1/1] (4.59ns) (out node of the LUT)   --->   "%rhs_V_6 = xor i64 %r_V_20, -1" [HTA256_0/solution1/top.cc:210]   --->   Operation 575 'xor' 'rhs_V_6' <Predicate = (tmp_85 & !tmp_135)> <Delay = 4.59> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 576 [1/1] (0.00ns)   --->   "%newIndex16 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_3, i32 1, i32 3)" [HTA256_0/solution1/top.cc:202]   --->   Operation 576 'partselect' 'newIndex16' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 577 [1/1] (0.00ns)   --->   "%newIndex17 = zext i3 %newIndex16 to i64" [HTA256_0/solution1/top.cc:202]   --->   Operation 577 'zext' 'newIndex17' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 578 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA256_0/solution1/top.cc:211]   --->   Operation 578 'getelementptr' 'buddy_tree_V_1_addr_9' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 579 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_10 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA256_0/solution1/top.cc:211]   --->   Operation 579 'load' 'buddy_tree_V_1_load_10' <Predicate = (tmp_85 & !tmp_135)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 580 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA256_0/solution1/top.cc:211]   --->   Operation 580 'getelementptr' 'buddy_tree_V_0_addr_9' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_37 : Operation 581 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_9 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA256_0/solution1/top.cc:211]   --->   Operation 581 'load' 'buddy_tree_V_0_load_9' <Predicate = (tmp_85 & !tmp_135)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 582 [1/1] (1.30ns)   --->   "%tmp_98 = icmp eq i4 %p_8, 0" [HTA256_0/solution1/top.cc:215]   --->   Operation 582 'icmp' 'tmp_98' <Predicate = (tmp_85)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 583 [1/1] (0.00ns)   --->   "br i1 %tmp_98, label %._crit_edge5121, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit193_ifconv" [HTA256_0/solution1/top.cc:215]   --->   Operation 583 'br' <Predicate = (tmp_85)> <Delay = 0.00>
ST_37 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i4 %p_8 to i1" [HTA256_0/solution1/top.cc:202]   --->   Operation 584 'trunc' 'tmp_150' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_37 : Operation 585 [1/1] (0.00ns)   --->   "%newIndex22 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_8, i32 1, i32 3)" [HTA256_0/solution1/top.cc:202]   --->   Operation 585 'partselect' 'newIndex22' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_37 : Operation 586 [1/1] (0.00ns)   --->   "%newIndex23 = zext i3 %newIndex22 to i64" [HTA256_0/solution1/top.cc:202]   --->   Operation 586 'zext' 'newIndex23' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_37 : Operation 587 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA256_0/solution1/top.cc:217]   --->   Operation 587 'getelementptr' 'buddy_tree_V_1_addr_13' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_37 : Operation 588 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA256_0/solution1/top.cc:217]   --->   Operation 588 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_85 & !tmp_98)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 589 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA256_0/solution1/top.cc:217]   --->   Operation 589 'getelementptr' 'buddy_tree_V_0_addr_13' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_37 : Operation 590 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_12 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA256_0/solution1/top.cc:217]   --->   Operation 590 'load' 'buddy_tree_V_0_load_12' <Predicate = (tmp_85 & !tmp_98)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 38 <SV = 12> <Delay = 7.98>
ST_38 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i4 %p_3 to i1" [HTA256_0/solution1/top.cc:202]   --->   Operation 591 'trunc' 'tmp_143' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_38 : Operation 592 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_10 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA256_0/solution1/top.cc:211]   --->   Operation 592 'load' 'buddy_tree_V_1_load_10' <Predicate = (tmp_85 & !tmp_135)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 593 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_9 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA256_0/solution1/top.cc:211]   --->   Operation 593 'load' 'buddy_tree_V_0_load_9' <Predicate = (tmp_85 & !tmp_135)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node r_V_21)   --->   "%lhs_V_5 = select i1 %tmp_143, i64 %buddy_tree_V_1_load_10, i64 %buddy_tree_V_0_load_9" [HTA256_0/solution1/top.cc:211]   --->   Operation 594 'select' 'lhs_V_5' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 595 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_21 = and i64 %lhs_V_5, %rhs_V_6" [HTA256_0/solution1/top.cc:211]   --->   Operation 595 'and' 'r_V_21' <Predicate = (tmp_85 & !tmp_135)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %tmp_143, label %branch17, label %branch16" [HTA256_0/solution1/top.cc:211]   --->   Operation 596 'br' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_38 : Operation 597 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA256_0/solution1/top.cc:211]   --->   Operation 597 'getelementptr' 'buddy_tree_V_0_addr_12' <Predicate = (tmp_85 & !tmp_135 & !tmp_143)> <Delay = 0.00>
ST_38 : Operation 598 [1/1] (3.25ns)   --->   "store i64 %r_V_21, i64* %buddy_tree_V_0_addr_12, align 8" [HTA256_0/solution1/top.cc:211]   --->   Operation 598 'store' <Predicate = (tmp_85 & !tmp_135 & !tmp_143)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 599 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit204105962" [HTA256_0/solution1/top.cc:211]   --->   Operation 599 'br' <Predicate = (tmp_85 & !tmp_135 & !tmp_143)> <Delay = 0.00>
ST_38 : Operation 600 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA256_0/solution1/top.cc:211]   --->   Operation 600 'getelementptr' 'buddy_tree_V_1_addr_12' <Predicate = (tmp_85 & !tmp_135 & tmp_143)> <Delay = 0.00>
ST_38 : Operation 601 [1/1] (3.25ns)   --->   "store i64 %r_V_21, i64* %buddy_tree_V_1_addr_12, align 8" [HTA256_0/solution1/top.cc:211]   --->   Operation 601 'store' <Predicate = (tmp_85 & !tmp_135 & tmp_143)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 602 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit204105962" [HTA256_0/solution1/top.cc:211]   --->   Operation 602 'br' <Predicate = (tmp_85 & !tmp_135 & tmp_143)> <Delay = 0.00>
ST_38 : Operation 603 [1/1] (0.00ns)   --->   "%cnt_1_load_1 = load i32* %cnt_1" [HTA256_0/solution1/top.cc:213]   --->   Operation 603 'load' 'cnt_1_load_1' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_38 : Operation 604 [1/1] (0.00ns)   --->   "%loc2_V_load_1 = load i13* %loc2_V" [HTA256_0/solution1/top.cc:212]   --->   Operation 604 'load' 'loc2_V_load_1' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_38 : Operation 605 [1/1] (0.00ns)   --->   "%loc2_V_2 = shl i13 %loc2_V_load_1, 1" [HTA256_0/solution1/top.cc:212]   --->   Operation 605 'shl' 'loc2_V_2' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_38 : Operation 606 [1/1] (2.55ns)   --->   "%cnt_2 = add nsw i32 1, %cnt_1_load_1" [HTA256_0/solution1/top.cc:213]   --->   Operation 606 'add' 'cnt_2' <Predicate = (tmp_85 & !tmp_135)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 607 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2, i13* %loc2_V" [HTA256_0/solution1/top.cc:212]   --->   Operation 607 'store' <Predicate = (tmp_85 & !tmp_135)> <Delay = 1.76>
ST_38 : Operation 608 [1/1] (1.76ns)   --->   "store i64 %rhs_V_6, i64* %rhs_V_3" [HTA256_0/solution1/top.cc:211]   --->   Operation 608 'store' <Predicate = (tmp_85 & !tmp_135)> <Delay = 1.76>
ST_38 : Operation 609 [1/1] (1.76ns)   --->   "store i32 %cnt_2, i32* %cnt_1" [HTA256_0/solution1/top.cc:213]   --->   Operation 609 'store' <Predicate = (tmp_85 & !tmp_135)> <Delay = 1.76>
ST_38 : Operation 610 [1/1] (0.00ns)   --->   "br label %._crit_edge5120" [HTA256_0/solution1/top.cc:214]   --->   Operation 610 'br' <Predicate = (tmp_85 & !tmp_135)> <Delay = 0.00>
ST_38 : Operation 611 [1/1] (0.00ns)   --->   "%loc1_V_7_load = load i13* %loc1_V_7" [HTA256_0/solution1/top.cc:217]   --->   Operation 611 'load' 'loc1_V_7_load' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 612 [1/1] (0.00ns)   --->   "%i_assign_3 = zext i13 %loc1_V_7_load to i32" [HTA256_0/solution1/top.cc:217]   --->   Operation 612 'zext' 'i_assign_3' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 613 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA256_0/solution1/top.cc:217]   --->   Operation 613 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_85 & !tmp_98)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 614 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_12 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA256_0/solution1/top.cc:217]   --->   Operation 614 'load' 'buddy_tree_V_0_load_12' <Predicate = (tmp_85 & !tmp_98)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 615 [1/1] (1.48ns)   --->   "%p_Val2_16 = select i1 %tmp_150, i64 %buddy_tree_V_1_load_13, i64 %buddy_tree_V_0_load_12" [HTA256_0/solution1/top.cc:217]   --->   Operation 615 'select' 'p_Val2_16' <Predicate = (tmp_85 & !tmp_98)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 616 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_16, i32 %i_assign_3, i1 false)" [HTA256_0/solution1/top.cc:217]   --->   Operation 616 'bitset' 'p_Result_4' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 617 [1/1] (0.00ns)   --->   "br i1 %tmp_150, label %branch21, label %branch20" [HTA256_0/solution1/top.cc:217]   --->   Operation 617 'br' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 618 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA256_0/solution1/top.cc:217]   --->   Operation 618 'getelementptr' 'buddy_tree_V_0_addr_14' <Predicate = (tmp_85 & !tmp_98 & !tmp_150)> <Delay = 0.00>
ST_38 : Operation 619 [1/1] (3.25ns)   --->   "store i64 %p_Result_4, i64* %buddy_tree_V_0_addr_14, align 8" [HTA256_0/solution1/top.cc:217]   --->   Operation 619 'store' <Predicate = (tmp_85 & !tmp_98 & !tmp_150)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 620 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1936972" [HTA256_0/solution1/top.cc:217]   --->   Operation 620 'br' <Predicate = (tmp_85 & !tmp_98 & !tmp_150)> <Delay = 0.00>
ST_38 : Operation 621 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA256_0/solution1/top.cc:217]   --->   Operation 621 'getelementptr' 'buddy_tree_V_1_addr_14' <Predicate = (tmp_85 & !tmp_98 & tmp_150)> <Delay = 0.00>
ST_38 : Operation 622 [1/1] (3.25ns)   --->   "store i64 %p_Result_4, i64* %buddy_tree_V_1_addr_14, align 8" [HTA256_0/solution1/top.cc:217]   --->   Operation 622 'store' <Predicate = (tmp_85 & !tmp_98 & tmp_150)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 623 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1936972" [HTA256_0/solution1/top.cc:217]   --->   Operation 623 'br' <Predicate = (tmp_85 & !tmp_98 & tmp_150)> <Delay = 0.00>
ST_38 : Operation 624 [1/1] (0.00ns)   --->   "%loc1_V_7_load_1 = load i13* %loc1_V_7" [HTA256_0/solution1/top.cc:218]   --->   Operation 624 'load' 'loc1_V_7_load_1' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 625 [1/1] (0.00ns)   --->   "%loc1_V_6 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %loc1_V_7_load_1, i32 1, i32 12)" [HTA256_0/solution1/top.cc:218]   --->   Operation 625 'partselect' 'loc1_V_6' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 626 [1/1] (0.00ns)   --->   "%loc1_V_9 = zext i12 %loc1_V_6 to i13" [HTA256_0/solution1/top.cc:218]   --->   Operation 626 'zext' 'loc1_V_9' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 627 [1/1] (1.76ns)   --->   "store i13 %loc1_V_9, i13* %loc1_V_7" [HTA256_0/solution1/top.cc:218]   --->   Operation 627 'store' <Predicate = (tmp_85 & !tmp_98)> <Delay = 1.76>
ST_38 : Operation 628 [1/1] (0.00ns)   --->   "br label %._crit_edge5121" [HTA256_0/solution1/top.cc:219]   --->   Operation 628 'br' <Predicate = (tmp_85 & !tmp_98)> <Delay = 0.00>
ST_38 : Operation 629 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_89)" [HTA256_0/solution1/top.cc:220]   --->   Operation 629 'specregionend' 'empty_56' <Predicate = (tmp_85)> <Delay = 0.00>
ST_38 : Operation 630 [1/1] (1.30ns)   --->   "%op2_assign_7 = icmp ne i4 %p_3, -8" [HTA256_0/solution1/top.cc:204]   --->   Operation 630 'icmp' 'op2_assign_7' <Predicate = (tmp_85)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_99 = zext i1 %op2_assign_7 to i4" [HTA256_0/solution1/top.cc:204]   --->   Operation 631 'zext' 'tmp_99' <Predicate = (tmp_85)> <Delay = 0.00>
ST_38 : Operation 632 [1/1] (1.73ns)   --->   "%now1_V_5 = add i4 %tmp_99, %p_3" [HTA256_0/solution1/top.cc:204]   --->   Operation 632 'add' 'now1_V_5' <Predicate = (tmp_85)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_100 = zext i1 %op2_assign_8 to i4" [HTA256_0/solution1/top.cc:204]   --->   Operation 633 'zext' 'tmp_100' <Predicate = (tmp_85)> <Delay = 0.00>
ST_38 : Operation 634 [1/1] (1.73ns)   --->   "%now2_V_1 = sub i4 %p_8, %tmp_100" [HTA256_0/solution1/top.cc:204]   --->   Operation 634 'sub' 'now2_V_1' <Predicate = (tmp_85)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 635 [1/1] (0.00ns)   --->   "br label %21" [HTA256_0/solution1/top.cc:204]   --->   Operation 635 'br' <Predicate = (tmp_85)> <Delay = 0.00>

State 39 <SV = 12> <Delay = 3.25>
ST_39 : Operation 636 [2/2] (3.25ns)   --->   "%lhs_V = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:223]   --->   Operation 636 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 637 [2/2] (3.25ns)   --->   "%lhs_V_1 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:224]   --->   Operation 637 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 11> <Delay = 6.88>
ST_40 : Operation 638 [1/2] (3.25ns)   --->   "%mark_mask_V_load = load i8* %mark_mask_V_addr_1, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 638 'load' 'mark_mask_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_40 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node p_11_cast1)   --->   "%tmp_128 = trunc i8 %mark_mask_V_load to i6" [HTA256_0/solution1/top.cc:229]   --->   Operation 639 'trunc' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node p_11_cast)   --->   "%tmp_129 = trunc i8 %mark_mask_V_load to i2" [HTA256_0/solution1/top.cc:229]   --->   Operation 640 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%rhs_i_i = xor i8 %mark_mask_V_load, -1" [HTA256_0/solution1/top.cc:229]   --->   Operation 641 'xor' 'rhs_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_130 = trunc i8 %op_V_assign to i1" [HTA256_0/solution1/top.cc:164]   --->   Operation 642 'trunc' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 643 [1/2] (2.32ns)   --->   "%group_tree_V_1_load_2 = load i8* %group_tree_V_1_addr_4, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 643 'load' 'group_tree_V_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_40 : Operation 644 [1/2] (2.32ns)   --->   "%group_tree_V_0_load_2 = load i8* %group_tree_V_0_addr_4, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 644 'load' 'group_tree_V_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_40 : Operation 645 [1/1] (1.24ns)   --->   "%group_tree_V_load_3_s = select i1 %tmp_130, i8 %group_tree_V_1_load_2, i8 %group_tree_V_0_load_2" [HTA256_0/solution1/top.cc:229]   --->   Operation 645 'select' 'group_tree_V_load_3_s' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node p_11_cast)   --->   "%tmp_82 = xor i2 %tmp_129, -1" [HTA256_0/solution1/top.cc:229]   --->   Operation 646 'xor' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node p_11_cast)   --->   "%tmp_131 = trunc i8 %group_tree_V_load_3_s to i2" [HTA256_0/solution1/top.cc:229]   --->   Operation 647 'trunc' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node p_11_cast1)   --->   "%tmp_84 = xor i6 %tmp_128, -4" [HTA256_0/solution1/top.cc:229]   --->   Operation 648 'xor' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node p_11_cast1)   --->   "%tmp_132 = trunc i8 %group_tree_V_load_3_s to i6" [HTA256_0/solution1/top.cc:229]   --->   Operation 649 'trunc' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 650 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_2 = and i8 %group_tree_V_load_3_s, %rhs_i_i" [HTA256_0/solution1/top.cc:229]   --->   Operation 650 'and' 'p_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 651 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_11_cast1 = and i6 %tmp_132, %tmp_84" [HTA256_0/solution1/top.cc:229]   --->   Operation 651 'and' 'p_11_cast1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 652 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_11_cast = and i2 %tmp_131, %tmp_82" [HTA256_0/solution1/top.cc:229]   --->   Operation 652 'and' 'p_11_cast' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 653 [1/1] (0.00ns)   --->   "br i1 %tmp_130, label %branch45, label %branch44" [HTA256_0/solution1/top.cc:229]   --->   Operation 653 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 654 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_5 = getelementptr [35 x i8]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA256_0/solution1/top.cc:229]   --->   Operation 654 'getelementptr' 'group_tree_V_0_addr_5' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_40 : Operation 655 [1/1] (2.32ns)   --->   "store i8 %p_2, i8* %group_tree_V_0_addr_5, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 655 'store' <Predicate = (!tmp_130)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_40 : Operation 656 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit171.preheader128131" [HTA256_0/solution1/top.cc:229]   --->   Operation 656 'br' <Predicate = (!tmp_130)> <Delay = 0.00>
ST_40 : Operation 657 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_5 = getelementptr [35 x i8]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA256_0/solution1/top.cc:229]   --->   Operation 657 'getelementptr' 'group_tree_V_1_addr_5' <Predicate = (tmp_130)> <Delay = 0.00>
ST_40 : Operation 658 [1/1] (2.32ns)   --->   "store i8 %p_2, i8* %group_tree_V_1_addr_5, align 1" [HTA256_0/solution1/top.cc:229]   --->   Operation 658 'store' <Predicate = (tmp_130)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 35> <RAM>
ST_40 : Operation 659 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit171.preheader128131" [HTA256_0/solution1/top.cc:229]   --->   Operation 659 'br' <Predicate = (tmp_130)> <Delay = 0.00>
ST_40 : Operation 660 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit171.0" [HTA256_0/solution1/top.cc:257]   --->   Operation 660 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 12> <Delay = 4.90>
ST_41 : Operation 661 [1/1] (0.00ns)   --->   "%p_03321_5_in = phi i8 [ %tmp_97, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit160.0 ], [ %op_V_assign, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit171.preheader128131 ]" [HTA256_0/solution1/top.cc:257]   --->   Operation 661 'phi' 'p_03321_5_in' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 662 [1/1] (0.00ns)   --->   "%p_03329_1 = phi i3 [ %now2_V_s, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit160.0 ], [ -2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit171.preheader128131 ]" [HTA256_0/solution1/top.cc:257]   --->   Operation 662 'phi' 'p_03329_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 663 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 663 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 664 [1/1] (1.13ns)   --->   "%tmp_92 = icmp eq i3 %p_03329_1, 0" [HTA256_0/solution1/top.cc:257]   --->   Operation 664 'icmp' 'tmp_92' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 665 [1/1] (0.00ns)   --->   "br i1 %tmp_92, label %23, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit160.0" [HTA256_0/solution1/top.cc:257]   --->   Operation 665 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 666 [1/1] (0.00ns)   --->   "%newIndex18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_03329_1, i32 1, i32 2)" [HTA256_0/solution1/top.cc:257]   --->   Operation 666 'partselect' 'newIndex18' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_41 : Operation 667 [1/1] (0.00ns)   --->   "%newIndex19 = zext i2 %newIndex18 to i64" [HTA256_0/solution1/top.cc:257]   --->   Operation 667 'zext' 'newIndex19' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_41 : Operation 668 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA256_0/solution1/top.cc:257]   --->   Operation 668 'getelementptr' 'buddy_tree_V_0_addr_10' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_41 : Operation 669 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_11 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA256_0/solution1/top.cc:260]   --->   Operation 669 'load' 'buddy_tree_V_0_load_11' <Predicate = (!tmp_92)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 670 [1/1] (1.65ns)   --->   "%now2_V = add i3 %p_03329_1, -1" [HTA256_0/solution1/top.cc:257]   --->   Operation 670 'add' 'now2_V' <Predicate = (!tmp_92)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 671 [1/1] (0.00ns)   --->   "%newIndex20 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %now2_V, i32 1, i32 2)" [HTA256_0/solution1/top.cc:257]   --->   Operation 671 'partselect' 'newIndex20' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_41 : Operation 672 [1/1] (0.00ns)   --->   "%newIndex21 = zext i2 %newIndex20 to i64" [HTA256_0/solution1/top.cc:257]   --->   Operation 672 'zext' 'newIndex21' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_41 : Operation 673 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA256_0/solution1/top.cc:257]   --->   Operation 673 'getelementptr' 'buddy_tree_V_1_addr_10' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_41 : Operation 674 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_12 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA256_0/solution1/top.cc:260]   --->   Operation 674 'load' 'buddy_tree_V_1_load_12' <Predicate = (!tmp_92)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 675 [1/1] (1.65ns)   --->   "%now2_V_s = add i3 %p_03329_1, -2" [HTA256_0/solution1/top.cc:257]   --->   Operation 675 'add' 'now2_V_s' <Predicate = (!tmp_92)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 676 [1/1] (0.95ns)   --->   "%p_Repl2_7 = icmp ne i2 %p_11_cast, 0" [HTA256_0/solution1/top.cc:287]   --->   Operation 676 'icmp' 'p_Repl2_7' <Predicate = (tmp_92)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 677 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:287]   --->   Operation 677 'load' 'p_Val2_14' <Predicate = (tmp_92)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_145 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %p_11_cast1, i32 2, i32 5)" [HTA256_0/solution1/top.cc:288]   --->   Operation 678 'partselect' 'tmp_145' <Predicate = (tmp_92)> <Delay = 0.00>
ST_41 : Operation 679 [1/1] (1.30ns)   --->   "%p_Repl2_8 = icmp ne i4 %tmp_145, 0" [HTA256_0/solution1/top.cc:288]   --->   Operation 679 'icmp' 'p_Repl2_8' <Predicate = (tmp_92)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 680 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA256_0/solution1/top.cc:288]   --->   Operation 680 'load' 'p_Val2_15' <Predicate = (tmp_92)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 42 <SV = 13> <Delay = 6.50>
ST_42 : Operation 681 [1/1] (0.00ns)   --->   "%loc1_V_s = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_03321_5_in, i32 1, i32 7)" [HTA256_0/solution1/top.cc:257]   --->   Operation 681 'partselect' 'loc1_V_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 682 [1/1] (0.00ns)   --->   "%i_assign_2 = zext i7 %loc1_V_s to i32" [HTA256_0/solution1/top.cc:260]   --->   Operation 682 'zext' 'i_assign_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 683 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_11 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA256_0/solution1/top.cc:260]   --->   Operation 683 'load' 'buddy_tree_V_0_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_147 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_0_load_11, i32 %i_assign_2, i1 false)" [HTA256_0/solution1/top.cc:260]   --->   Operation 684 'bitset' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 685 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA256_0/solution1/top.cc:257]   --->   Operation 685 'getelementptr' 'buddy_tree_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 686 [1/1] (3.25ns)   --->   "store i64 %tmp_147, i64* %buddy_tree_V_0_addr_11, align 16" [HTA256_0/solution1/top.cc:260]   --->   Operation 686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 687 [1/1] (0.00ns)   --->   "%loc1_V_7_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_03321_5_in, i32 2, i32 7)" [HTA256_0/solution1/top.cc:257]   --->   Operation 687 'partselect' 'loc1_V_7_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_97 = zext i6 %loc1_V_7_1 to i8" [HTA256_0/solution1/top.cc:257]   --->   Operation 688 'zext' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 689 [1/1] (0.00ns)   --->   "%i_assign_2_1 = zext i6 %loc1_V_7_1 to i32" [HTA256_0/solution1/top.cc:260]   --->   Operation 689 'zext' 'i_assign_2_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 690 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_12 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA256_0/solution1/top.cc:260]   --->   Operation 690 'load' 'buddy_tree_V_1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_148 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_1_load_12, i32 %i_assign_2_1, i1 false)" [HTA256_0/solution1/top.cc:260]   --->   Operation 691 'bitset' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 692 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA256_0/solution1/top.cc:257]   --->   Operation 692 'getelementptr' 'buddy_tree_V_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 693 [1/1] (3.25ns)   --->   "store i64 %tmp_148, i64* %buddy_tree_V_1_addr_11, align 8" [HTA256_0/solution1/top.cc:260]   --->   Operation 693 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 694 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit171.0" [HTA256_0/solution1/top.cc:257]   --->   Operation 694 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('cmd') [19]  (0 ns)
	'store' operation (HTA256_0/solution1/top.cc:125) of constant 0 on local variable 'cmd' [26]  (1.77 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	wire read on port 'alloc_size' (HTA256_0/solution1/top.cc:129) [31]  (0 ns)
	'add' operation ('tmp_size.V', HTA256_0/solution1/top.cc:131) [35]  (2.08 ns)

 <State 3>: 8.52ns
The critical path consists of the following:
	'sub' operation ('i_op', HTA256_0/solution1/top.cc:154) [344]  (2.08 ns)
	'and' operation ('r.V', HTA256_0/solution1/top.cc:154) [345]  (0.99 ns)
	multiplexor before 'phi' operation ('p_s') [378]  (2.2 ns)
	'phi' operation ('p_s') [378]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_2', HTA256_0/solution1/top.cc:163) [386]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_1', HTA256_0/solution1/top.cc:163) on array 'buddy_tree_V_0' [387]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('addr_layer_map_V_add_1', HTA256_0/solution1/top.cc:296) [49]  (0 ns)
	'load' operation ('ans.V', HTA256_0/solution1/top.cc:296) on array 'addr_layer_map_V' [50]  (3.25 ns)

 <State 5>: 7.48ns
The critical path consists of the following:
	'load' operation ('ans.V', HTA256_0/solution1/top.cc:296) on array 'addr_layer_map_V' [50]  (3.25 ns)
	'xor' operation ('r.V', HTA256_0/solution1/top.cc:355) [200]  (0.975 ns)
	'getelementptr' operation ('shift_constant_V_add_1', HTA256_0/solution1/top.cc:355) [202]  (0 ns)
	'load' operation ('shift_constant_V_loa_1', HTA256_0/solution1/top.cc:355) on array 'shift_constant_V' [203]  (3.25 ns)

 <State 6>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load', HTA256_0/solution1/top.cc:308) on array 'buddy_tree_V_1' [65]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_ph', HTA256_0/solution1/top.cc:308) [68]  (0 ns)
	'or' operation ('tmp_8', HTA256_0/solution1/top.cc:308) [69]  (1.48 ns)
	'store' operation (HTA256_0/solution1/top.cc:308) of variable 'tmp_8', HTA256_0/solution1/top.cc:308 on array 'buddy_tree_V_0' [73]  (3.25 ns)

 <State 7>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA256_0/solution1/top.cc:312) [82]  (4.59 ns)

 <State 8>: 4.99ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('ans.V', HTA256_0/solution1/top.cc:296) ('now1.V', HTA256_0/solution1/top.cc:314) [87]  (0 ns)
	'add' operation ('now1.V', HTA256_0/solution1/top.cc:314) [92]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_3', HTA256_0/solution1/top.cc:317) [105]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_3', HTA256_0/solution1/top.cc:317) on array 'buddy_tree_V_0' [106]  (3.25 ns)

 <State 9>: 6.82ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_3', HTA256_0/solution1/top.cc:317) on array 'buddy_tree_V_0' [106]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_2_s', HTA256_0/solution1/top.cc:317) [109]  (0 ns)
	'or' operation ('tmp_40', HTA256_0/solution1/top.cc:317) [110]  (3.57 ns)

 <State 10>: 5.57ns
The critical path consists of the following:
	'icmp' operation ('tmp_63', HTA256_0/solution1/top.cc:320) [125]  (4.59 ns)
	blocking operation 0.978 ns on control path)

 <State 11>: 4.99ns
The critical path consists of the following:
	'phi' operation ('t.V') with incoming values : ('ans.V', HTA256_0/solution1/top.cc:296) ('__Repl2__', HTA256_0/solution1/top.cc:323) [130]  (0 ns)
	'add' operation ('__Repl2__', HTA256_0/solution1/top.cc:323) [135]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_8', HTA256_0/solution1/top.cc:326) [162]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_6', HTA256_0/solution1/top.cc:326) on array 'buddy_tree_V_0' [163]  (3.25 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'phi' operation ('mask_V_load_phi', HTA256_0/solution1/top.cc:325) with incoming values : ('mask_V_load26_phi_ca', HTA256_0/solution1/top.cc:325) ('tmp_88', HTA256_0/solution1/top.cc:323) ('tmp_86', HTA256_0/solution1/top.cc:323) ('mask_V_load27_phi_ca', HTA256_0/solution1/top.cc:325) [156]  (0 ns)
	'shl' operation ('r.V', HTA256_0/solution1/top.cc:325) [158]  (4.59 ns)
	'or' operation ('r.V', HTA256_0/solution1/top.cc:326) [167]  (1.48 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buddy_tree_V_1_addr_4120128129', HTA256_0/solution1/top.cc:326) [170]  (0 ns)
	'store' operation (HTA256_0/solution1/top.cc:326) of variable 'r.V', HTA256_0/solution1/top.cc:326 on array 'buddy_tree_V_1' [171]  (3.25 ns)

 <State 14>: 7.46ns
The critical path consists of the following:
	'sub' operation ('r.V', HTA256_0/solution1/top.cc:355) [183]  (1.74 ns)
	'sub' operation ('tmp_10', HTA256_0/solution1/top.cc:355) [187]  (1.74 ns)
	'shl' operation ('tmp_11', HTA256_0/solution1/top.cc:355) [189]  (0 ns)
	'select' operation ('tmp_13', HTA256_0/solution1/top.cc:355) [193]  (3.99 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	'sub' operation ('tmp_17', HTA256_0/solution1/top.cc:355) [199]  (0 ns)
	'add' operation ('loc_tree.V', HTA256_0/solution1/top.cc:355) [205]  (3.82 ns)
	'add' operation ('r.V', HTA256_0/solution1/top.cc:358) [207]  (1.68 ns)
	'getelementptr' operation ('mark_mask_V_addr', HTA256_0/solution1/top.cc:358) [217]  (0 ns)
	'load' operation ('rhs.V', HTA256_0/solution1/top.cc:358) on array 'mark_mask_V' [218]  (3.25 ns)

 <State 16>: 4.5ns
The critical path consists of the following:
	'load' operation ('rhs.V', HTA256_0/solution1/top.cc:358) on array 'mark_mask_V' [218]  (3.25 ns)
	'or' operation ('p_6', HTA256_0/solution1/top.cc:358) [219]  (1.25 ns)

 <State 17>: 3.67ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA256_0/solution1/top.cc:361) [223]  (3.67 ns)

 <State 18>: 5.22ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', HTA256_0/solution1/top.cc:360) ('__Result__', HTA256_0/solution1/top.cc:367) [229]  (0 ns)
	'add' operation ('loc_tree.V', HTA256_0/solution1/top.cc:363) [240]  (1.55 ns)
	'shl' operation ('op2', HTA256_0/solution1/top.cc:366) [244]  (0 ns)
	'or' operation ('TMP_0.V', HTA256_0/solution1/top.cc:366) [246]  (3.67 ns)

 <State 19>: 6.53ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA256_0/solution1/top.cc:368) [249]  (4.59 ns)
	'phi' operation ('r.V') with incoming values : ('r_V_11_cast', HTA256_0/solution1/top.cc:361) ('r.V', HTA256_0/solution1/top.cc:368) [228]  (0 ns)
	'icmp' operation ('tmp_22', HTA256_0/solution1/top.cc:363) [234]  (0.959 ns)
	'and' operation ('tmp_25', HTA256_0/solution1/top.cc:363) [235]  (0.978 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'store' operation (HTA256_0/solution1/top.cc:372) of variable 'tmp_93', HTA256_0/solution1/top.cc:372 on array 'group_tree_V_1' [261]  (2.32 ns)

 <State 21>: 3.26ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('now1.V', HTA256_0/solution1/top.cc:378) [267]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_7', HTA256_0/solution1/top.cc:380) [280]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_4', HTA256_0/solution1/top.cc:380) on array 'buddy_tree_V_1' [281]  (3.25 ns)
	blocking operation 0.004 ns on control path)

 <State 22>: 6.61ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_4', HTA256_0/solution1/top.cc:380) on array 'buddy_tree_V_1' [281]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_5_s', HTA256_0/solution1/top.cc:380) [284]  (0 ns)
	'or' operation ('tmp_75', HTA256_0/solution1/top.cc:380) [285]  (3.36 ns)

 <State 23>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA256_0/solution1/top.cc:382) [299]  (4.59 ns)

 <State 24>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA256_0/solution1/top.cc:391) on array 'buddy_tree_V_0' [314]  (3.25 ns)
	'or' operation ('r.V', HTA256_0/solution1/top.cc:391) [315]  (0.99 ns)
	'store' operation (HTA256_0/solution1/top.cc:391) of variable 'r.V', HTA256_0/solution1/top.cc:391 on array 'buddy_tree_V_0' [316]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HTA256_0/solution1/top.cc:396) on array 'buddy_tree_V_0' [323]  (3.25 ns)
	'store' operation (HTA256_0/solution1/top.cc:396) of variable '__Result__', HTA256_0/solution1/top.cc:396 on array 'buddy_tree_V_0' [325]  (3.25 ns)

 <State 26>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA256_0/solution1/top.cc:223) on array 'buddy_tree_V_0' [630]  (3.25 ns)
	'and' operation ('r.V', HTA256_0/solution1/top.cc:223) [631]  (0.99 ns)
	'store' operation (HTA256_0/solution1/top.cc:223) of variable 'r.V', HTA256_0/solution1/top.cc:223 on array 'buddy_tree_V_0' [632]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_1', HTA256_0/solution1/top.cc:163) on array 'buddy_tree_V_0' [387]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_1', HTA256_0/solution1/top.cc:163) on array 'buddy_tree_V_1' [391]  (3.25 ns)

 <State 29>: 4.51ns
The critical path consists of the following:
	'phi' operation ('buddy_tree_V_load_1_s', HTA256_0/solution1/top.cc:163) with incoming values : ('buddy_tree_V_0_load_1', HTA256_0/solution1/top.cc:163) ('buddy_tree_V_1_load_1', HTA256_0/solution1/top.cc:163) [394]  (0 ns)
	'sub' operation ('tmp_21', HTA256_0/solution1/top.cc:163) [395]  (3.52 ns)
	'and' operation ('tmp.V', HTA256_0/solution1/top.cc:163) [396]  (0.99 ns)

 <State 30>: 8.36ns
The critical path consists of the following:
	'call' operation ('op_V_assign', HTA256_0/solution1/top.cc:164) to 'log_2_64bit' [397]  (8.36 ns)

 <State 31>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_2', HTA256_0/solution1/top.cc:187) on array 'buddy_tree_V_1' [413]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_3_s', HTA256_0/solution1/top.cc:187) [416]  (0 ns)
	'and' operation ('tmp_70', HTA256_0/solution1/top.cc:187) [417]  (1.48 ns)
	'store' operation (HTA256_0/solution1/top.cc:187) of variable 'tmp_70', HTA256_0/solution1/top.cc:187 on array 'buddy_tree_V_0' [421]  (3.25 ns)

 <State 32>: 4.23ns
The critical path consists of the following:
	'xor' operation ('r.V', HTA256_0/solution1/top.cc:170) [430]  (0.975 ns)
	'getelementptr' operation ('group_tree_mask_V_ad', HTA256_0/solution1/top.cc:170) [440]  (0 ns)
	'load' operation ('rhs.V', HTA256_0/solution1/top.cc:170) on array 'group_tree_mask_V' [441]  (3.25 ns)

 <State 33>: 7.47ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load_1', HTA256_0/solution1/top.cc:170) on array 'group_tree_V_1' [436]  (2.32 ns)
	'select' operation ('group_tree_V_load_ph', HTA256_0/solution1/top.cc:170) [439]  (1.25 ns)
	'and' operation ('TMP_1.V', HTA256_0/solution1/top.cc:170) [443]  (0.99 ns)
	'sub' operation ('p_5', HTA256_0/solution1/top.cc:171) [444]  (1.92 ns)
	'and' operation ('TMP_1.V', HTA256_0/solution1/top.cc:171) [445]  (0.99 ns)

 <State 34>: 8.7ns
The critical path consists of the following:
	'add' operation ('tmp_57', HTA256_0/solution1/top.cc:173) [465]  (1.74 ns)
	'shl' operation ('tmp_58', HTA256_0/solution1/top.cc:173) [467]  (3.15 ns)
	'add' operation ('tmp_60', HTA256_0/solution1/top.cc:173) [472]  (0 ns)
	'sub' operation ('new_loc1.V', HTA256_0/solution1/top.cc:173) [473]  (3.82 ns)

 <State 35>: 7.14ns
The critical path consists of the following:
	'sub' operation ('r.V', HTA256_0/solution1/top.cc:174) [474]  (1.74 ns)
	'sub' operation ('tmp_65', HTA256_0/solution1/top.cc:174) [478]  (1.74 ns)
	'lshr' operation ('tmp_66', HTA256_0/solution1/top.cc:174) [480]  (0 ns)
	'select' operation ('r.V', HTA256_0/solution1/top.cc:174) [483]  (3.67 ns)

 <State 36>: 7.5ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_5', HTA256_0/solution1/top.cc:176) on array 'buddy_tree_V_1' [500]  (3.25 ns)
	'and' operation ('tmp_76', HTA256_0/solution1/top.cc:176) [501]  (0.99 ns)
	'store' operation (HTA256_0/solution1/top.cc:176) of variable 'tmp_76', HTA256_0/solution1/top.cc:176 on array 'buddy_tree_V_1' [502]  (3.25 ns)

 <State 37>: 7.33ns
The critical path consists of the following:
	'load' operation ('cnt_1_load') on local variable 'cnt' [545]  (0 ns)
	'icmp' operation ('sel_tmp', HTA256_0/solution1/top.cc:210) [554]  (0.959 ns)
	'select' operation ('sel_tmp1', HTA256_0/solution1/top.cc:210) [555]  (0 ns)
	'select' operation ('sel_tmp3', HTA256_0/solution1/top.cc:210) [557]  (1.77 ns)
	'select' operation ('mask_V_load_1_phi', HTA256_0/solution1/top.cc:210) [559]  (0 ns)
	'shl' operation ('r.V', HTA256_0/solution1/top.cc:210) [561]  (0 ns)
	'xor' operation ('val', HTA256_0/solution1/top.cc:210) [562]  (4.59 ns)

 <State 38>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_10', HTA256_0/solution1/top.cc:211) on array 'buddy_tree_V_1' [567]  (3.25 ns)
	'select' operation ('lhs.V', HTA256_0/solution1/top.cc:211) [570]  (0 ns)
	'and' operation ('r.V', HTA256_0/solution1/top.cc:211) [571]  (1.48 ns)
	'store' operation (HTA256_0/solution1/top.cc:211) of variable 'r.V', HTA256_0/solution1/top.cc:211 on array 'buddy_tree_V_0' [575]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA256_0/solution1/top.cc:223) on array 'buddy_tree_V_0' [630]  (3.25 ns)

 <State 40>: 6.88ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load_2', HTA256_0/solution1/top.cc:229) on array 'group_tree_V_1' [649]  (2.32 ns)
	'select' operation ('group_tree_V_load_3_s', HTA256_0/solution1/top.cc:229) [652]  (1.25 ns)
	'and' operation ('p_2', HTA256_0/solution1/top.cc:229) [657]  (0.99 ns)
	'store' operation (HTA256_0/solution1/top.cc:229) of variable 'p_2', HTA256_0/solution1/top.cc:229 on array 'group_tree_V_0' [663]  (2.32 ns)

 <State 41>: 4.9ns
The critical path consists of the following:
	'phi' operation ('p_03329_1', HTA256_0/solution1/top.cc:257) with incoming values : ('now2_V_s', HTA256_0/solution1/top.cc:257) [673]  (0 ns)
	'add' operation ('now2_V', HTA256_0/solution1/top.cc:257) [687]  (1.65 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_10', HTA256_0/solution1/top.cc:257) [693]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_12', HTA256_0/solution1/top.cc:260) on array 'buddy_tree_V_1' [694]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_11', HTA256_0/solution1/top.cc:260) on array 'buddy_tree_V_0' [683]  (3.25 ns)
	'store' operation (HTA256_0/solution1/top.cc:260) of variable 'tmp_147', HTA256_0/solution1/top.cc:260 on array 'buddy_tree_V_0' [686]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
