
"C:/lscc/radiant/2023.2/tcltk/windows/bin/tclsh" "FPGA_Intan_Driver_impl_1_synthesize.tcl"

cpe -f FPGA_Intan_Driver_impl_1.cprj CLK_48MHz.cprj STM32_FIFO.cprj FIFO_MEM.cprj -a iCE40UP -o FPGA_Intan_Driver_impl_1_cpe.ldc
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): CLK_48MHz
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/CLK_48MHz/rtl/CLK_48MHz.v(11): compiling module CLK_48MHz. VERI-1018
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/CLK_48MHz/rtl/CLK_48MHz.v(105): compiling module CLK_48MHz_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;47&quot;,DIVQ=&quot;4&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;47&quot;,DIVQ=&quot;4&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Last elaborated design is CLK_48MHz()
Source compile complete.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): STM32_FIFO
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO/rtl/STM32_FIFO.v(11): compiling module STM32_FIFO. VERI-1018
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO/rtl/STM32_FIFO.v(121): compiling module STM32_FIFO_ipgen_lscc_fifo(ADDRESS_DEPTH=32,ADDRESS_WIDTH=5,DATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=31,ALMOST_FULL_DEASSERT_LVL=30,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT=&quot;TRUE&quot;,FAMILY=&quot;iCE40UP&quot;). VERI-1018
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO/rtl/STM32_FIFO.v(273): compiling module STM32_FIFO_ipgen_lscc_fifo_main(ADDRESS_DEPTH=32,ADDRESS_WIDTH=5,DATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=31,ALMOST_FULL_DEASSERT_LVL=30,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT=&quot;TRUE&quot;,FAMILY=&quot;iCE40UP&quot;). VERI-1018
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO/rtl/STM32_FIFO.v(2590): compiling module STM32_FIFO_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=32,ADDRESS_WIDTH=5,DATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=31,ALMOST_FULL_DEASSERT_LVL=30,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT=&quot;TRUE&quot;,FAMILY=&quot;iCE40UP&quot;). VERI-1018
Last elaborated design is STM32_FIFO()
Source compile complete.
SDC Initialization for STM32_FIFO finished.
SDC Distribution for STM32_FIFO finished.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): FIFO_MEM
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(11): compiling module FIFO_MEM. VERI-1018
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(121): compiling module FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT=&quot;TRUE&quot;,FAMILY=&quot;iCE40UP&quot;). VERI-1018
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(273): compiling module FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT=&quot;TRUE&quot;,FAMILY=&quot;iCE40UP&quot;). VERI-1018
INFO <35901018> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(2590): compiling module FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT=&quot;TRUE&quot;,FAMILY=&quot;iCE40UP&quot;). VERI-1018
Last elaborated design is FIFO_MEM()
Source compile complete.
SDC Initialization for FIFO_MEM finished.
SDC Distribution for FIFO_MEM finished.
INFO <35831038> - Setting top_level as top module.
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Analyzing Verilog file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v. VERI-1482
Analyzing Verilog file clk_48mhz.v. VERI-1482
Analyzing Verilog file stm32_fifo.v. VERI-1482
Analyzing Verilog file fifo_mem.v. VERI-1482
Top module language type = VHDL.
INFO <35901018> - fifo_mem.v(63): compiling module FIFO_MEM. VERI-1018
INFO <35901018> - clk_48mhz.v(63): compiling module CLK_48MHz. VERI-1018
WARNING <35935040> - Register w_reset clock is stuck at One. VDB-5040
WARNING <35935040> - Register w_reset clock is stuck at One. VDB-5040
WARNING <35935050> - input port CTRL0_IN is not connected on this instance. VDB-5050
Top module name (VHDL, mixed language): top_level
Source compile complete.
Starting IP constraint check for CLK_48MHz.
Starting IP constraint check for FIFO_MEM.
Starting IP constraint check for #    set_false_path -from [get_ports rst_i].
Starting IP constraint check for STM32_FIFO.
WARNING <35834005> - IP Module STM32_FIFO not found in top. Skipping Constraint Propagation...
WARNING <35834002> - An error occurred during IP constraint checking.
Writing output files.
CPE Completed. FPGA_Intan_Driver_impl_1_cpe.ldc and CPEReport.txt produced.



synthesis -f FPGA_Intan_Driver_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.2.1.288.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Nov 14 09:38:40 2025


Command Line:  C:\lscc\radiant\2023.2\ispfpga\bin\nt64\synthesis.exe -f FPGA_Intan_Driver_impl_1_lattice.synproj -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top_level.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FPGA_Intan_Driver_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is FPGA_Intan_Driver_impl_1_cpe.ldc.
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/CLK_48MHz (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1 (searchpath added)
-path C:/lscc/radiant/2023.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/CLK_48MHz/rtl/CLK_48MHz.v
Verilog design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/STM32_FIFO/rtl/STM32_FIFO.v
Verilog design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/top_level_tb.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/Controller_RHD_Sampling_tb.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/top_level.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/Controller_RHD_Sampling.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/Controller_RHD_FIFO.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v. VERI-1482
Analyzing Verilog file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/stm32_fifo/rtl/stm32_fifo.v. VERI-1482
Analyzing Verilog file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd(6): analyzing entity controller_rhd_fifo. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd(50): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd(6): analyzing entity spi_master. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd(34): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd(44): analyzing entity spi_master_cs. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd(75): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd(5): analyzing entity controller_rhd_sampling. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd(75): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd(5): analyzing entity top_level. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd(62): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd(5): analyzing entity top_level_tb. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd(8): analyzing architecture sim. VHDL-1010
INFO <35929000> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd(81): input pin ctrl0_in has no actual or default value. VHDL-9000
INFO <35921259> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd(44): ctrl0_in is declared here. VHDL-1259
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd(5): analyzing entity controller_rhd_sampling_tb. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd(8): analyzing architecture testbench. VHDL-1010
INFO <35921504> - The default VHDL library search path is now "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
WARNING <35935040> - Register w_reset clock is stuck at One. VDB-5040
WARNING <35935040> - Register w_reset clock is stuck at One. VDB-5040
WARNING <35935050> - input port CTRL0_IN is not connected on this instance. VDB-5050
Top module name (VHDL, mixed language): top_level
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net rgb2_sig will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net rgb3_sig will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net pwr_2 will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[31] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[30] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[29] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[28] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[27] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[26] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[25] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[24] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[23] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[22] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[21] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[20] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[19] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[18] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[17] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[16] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[15] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[14] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[13] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[12] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[11] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[10] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net NUM_DATA[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net gnd_2 will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net pwr_2 will be ignored due to unrecognized driver type
WARNING <35931038> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd(195): ram data_array_original_ramnet has no write-port on it. VDB-1038
CRITICAL <35001747> - Bit(s) of register driving top_level/w_Controller_Mode[3:0] stuck at '0': 3, 2, 1, 0
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
######## Converting I/O port o_STM32_SPI_MOSI to output.
######## Converting I/O port i_STM32_SPI_MISO to output.
######## Converting I/O port o_STM32_SPI_Clk to output.
######## Converting I/O port o_STM32_SPI_CS_n to output.
CRITICAL <35002028> - I/O Port CTRL0_IN 's net has no driver and is unused.
WARNING <35931002> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v(139): net \pll_inst/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING <35931002> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v(140): net \pll_inst/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \pll_inst/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pll_inst/lscc_pll_inst/sdi_i. Patching with GND.
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[0][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[1][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[2][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[3][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[4][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[5][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[6][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[7][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[8][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[9][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[10][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[11][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[12][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[13][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[14][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[15][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[16][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[17][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[18][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[19][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[20][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[21][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[22][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[23][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[24][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[25][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[26][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[27][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[28][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[29][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[30][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_array[31][15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/int_FIFO_RE clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/stm32_counter[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/stm32_state[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/int_STM32_TX_Byte[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/int_STM32_TX_DV clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/init_FIFO_Read clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/int_RHD_TX_Byte[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/int_RHD_TX_DV clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/rhd_index[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/rhd_done_config clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/data_array_send_count[6:0] stuck at '0': 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/rhd_state[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/alt_counter[1:0] stuck at '0': 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/full_cycle_count[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/temp_buffer[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/rgd_info_sig_2 clock is stuck at One. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i1 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i3 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i4 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i6 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i10 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i11 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i12 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i13 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i14 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/channel_array[0]_i15 clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count[9:0] stuck at '0': 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count[2:0] stuck at '0': 1, 0
CRITICAL <35001748> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count[2:0] stuck at '1': 2
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS[1:0] stuck at '0': 1, 0
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/r_CS_n clock is stuck at One. VDB-5040
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_WE clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - Bit(s) of register driving \Controller_inst/o_FIFO_Data[31:0] stuck at '1': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges[10:0] stuck at '0': 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Leading_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Trailing_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_DV clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_MOSI clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/o_STM32_RX_Byte_Rising[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/o_RX_Byte_Falling[511:0] stuck at '0': 511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 473, 472, 471, 470, 469, 468, 467, 466, 465, 464, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447,    ....    43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_RX_DV clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_RX_Bit_Count[9:0] stuck at '1': 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_TX_Ready clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - Bit(s) of register driving \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[8:0] stuck at '1': 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count[4:0] stuck at '0': 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count[2:0] stuck at '0': 1, 0
CRITICAL <35001748> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count[2:0] stuck at '1': 2
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS[1:0] stuck at '0': 1, 0
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_n clock is stuck at One. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges[5:0] stuck at '0': 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI clock is stuck at Zero. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/o_RHD_RX_Byte_Rising[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/o_RHD_RX_Byte_Falling[15:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[4:0] stuck at '1': 4, 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready clock is stuck at Zero. VDB-5040
CRITICAL <35001748> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[3:0] stuck at '1': 3, 2, 1, 0
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.AFull.almost_full_ext_r clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.AEmpty.almost_empty_ext_r clock is stuck at One. VDB-5040
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/int_FIFO_COUNT[7:0] stuck at '0': 7, 6, 5, 4, 3, 2, 1, 0
Constant propagated thru Write Port :\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/clk_write_port_100.

Constant propagated thru Read Port :\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/read_port_103.

CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/int_FIFO_Q[31:0] stuck at '0': 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
CRITICAL <35001747> - Bit(s) of register driving \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_raw_r[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0



CRITICAL <35002028> - I/O Port i_RHD_SPI_MISO 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port CTRL0_IN 's net has no driver and is unused.

################### Begin Area Report (top_level)######################
Number of register bits => 0 of 5280 (0 % )
IB => 1
OB => 24
OBZ_B => 3
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 0

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : o_reset_Counter[0], loads : 0
  Net : o_reset_Counter[1], loads : 0
  Net : o_reset_Counter[2], loads : 0
  Net : o_reset_Counter[3], loads : 0
  Net : o_reset_Counter[4], loads : 0
  Net : o_reset_Counter[5], loads : 0
  Net : o_reset_Counter[6], loads : 0
  Net : o_reset_Counter[7], loads : 0
  Net : o_reset, loads : 0
  Net : o_Controller_Mode[0], loads : 0
################### End Clock Report ##################

Peak Memory Usage: 190 MB

--------------------------------------------------------------
Total CPU Time: 11 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: a4c51686fd6f77aef4b7c2577981fbf5c931ae37



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o FPGA_Intan_Driver_impl_1_syn.udb FPGA_Intan_Driver_impl_1.vm -ldc "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1/FPGA_Intan_Driver_impl_1.ldc"
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.2.1.288.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o FPGA_Intan_Driver_impl_1_syn.udb -ldc C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1/FPGA_Intan_Driver_impl_1.ldc -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml FPGA_Intan_Driver_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'FPGA_Intan_Driver_impl_1.vm' ...
CPU Time to convert: 0.09375
REAL Time to convert: 1
convert PEAK Memory Usage: 31 MB
convert CURRENT Memory Usage: 31 MB
Reading constraint file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1/FPGA_Intan_Driver_impl_1.ldc' ...
Removing unused logic ...
INFO <35811146> - Signal i_clk_c undriven or does not drive anything - clipped
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0
 
Writing output file 'FPGA_Intan_Driver_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 39 MB
Checksum -- postsyn: ec2f637048e3499bf122ceaecae1a00ebb95e470



pnmainc -run pnmain "FPGA_Intan_Driver_impl_1_map.tcl"
map:  version Radiant Software (64-bit) 2023.2.1.288.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

INFO <52291017> - Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
Running general design DRC...

WARNING <71003020> - Top module port 'i_RHD_SPI_MISO' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.



Design Summary:
   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:             2 out of  5280 (<1%)
      Number of logic LUT4s:               2
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   28 out of 39 (72%)
      Number of IO sites used for general PIO: 25
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 25 out of 36 (69%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 28 out of 39 (72%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 10 loads
Running physical design DRC...

WARNING <71003020> - Top module port 'i_RHD_SPI_MISO' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
 


   Number of warnings:  4
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 13
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 62 MB

Checksum -- map: 52242e64900aefe89d75abf857b73c174643932d
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /2 secs 

pnmainc -run pnmain "FPGA_Intan_Driver_impl_1_par.tcl"

Lattice Place and Route Report for Design "FPGA_Intan_Driver_impl_1_map.udb"
Fri Nov 14 09:39:10 2025

PAR: Place And Route Radiant Software (64-bit) 2023.2.1.288.0.
Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	FPGA_Intan_Driver_impl_1_map.udb FPGA_Intan_Driver_impl_1_par.dir/5_1.udb 

Loading FPGA_Intan_Driver_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'i_RHD_SPI_MISO' in the constraint 'ldc_set_location -site {26} [get_ports i_RHD_SPI_MISO]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {26} [get_ports i_RHD_SPI_MISO]', the locate object is not specified
WARNING <77001032> - Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {23} [get_ports CTRL0_IN]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {23} [get_ports CTRL0_IN]', the locate object is not specified
WARNING <71003020> - Top module port 'i_RHD_SPI_MISO' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
WARNING <71003020> - Top module port 'i_RHD_SPI_MISO' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
WARNING <71003020> - Top module port 'i_RHD_SPI_MISO' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
WARNING <71003020> - Top module port 'i_RHD_SPI_MISO' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
Number of Signals: 2
Number of Connections: 27
Device utilization summary:

   SLICE (est.)       2/2640         <1% used
     LUT              2/5280         <1% used
     REG              0/5280          0% used
   PIO               25/56           45% used
                     25/36           69% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          3/3           100% used

Pin Constraint Summary:
   8 out of 25 pins locked (32% locked).
.
......
Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 7073.

Device SLICE utilization summary after final SLICE packing:
   SLICE              2/2640         <1% used

Finished Placer Phase 1. CPU time: 8 secs , REAL time: 10 secs 

Starting Placer Phase 2.
.

Placer score =  14146
Finished Placer Phase 2.  CPU time: 8 secs , REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clocks :

  PRIMARY  : 0 out of 8 (0%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   25 out of 56 (44.6%) I/O sites used.
   25 out of 36 (69.4%) bonded I/O sites used.
   Number of I/O components: 25; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 9 / 14 ( 64%)  | 3.3V       |            |            |
| 1        | 12 / 14 ( 85%) | 3.3V       |            |            |
| 2        | 4 / 8 ( 50%)   | 3.3V       |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 8 secs , REAL time: 10 secs 


Checksum -- place: 2a46b72c9ca93a742284e399708deb91acfc8b01
Writing design to file FPGA_Intan_Driver_impl_1_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 09:39:20 11/14/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
0 connections routed (of 27 total) (0.00%)
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 09:39:20 11/14/25
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 09:39:20 11/14/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Start NBR section for post-routing at 09:39:20 11/14/25

End NBR router with 0 unrouted connection

Checksum -- route: 9781b3aad0183b2dde1d2a5623c07f03d55578ff

Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  27 routed (100.00%); 0 unrouted.

Writing design to file FPGA_Intan_Driver_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold/<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 9 secs 
Total REAL Time: 10 secs 
Peak Memory Usage: 76.18 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /10 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "FPGA_Intan_Driver_impl_1.twr" "FPGA_Intan_Driver_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FPGA_Intan_Driver_impl_1.twr FPGA_Intan_Driver_impl_1.udb -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.06 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  0  counted  0  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 73 MB

 1.089333s wall, 0.609375s user + 0.171875s system = 0.781250s CPU (71.7%)


tmcheck -par "FPGA_Intan_Driver_impl_1.par" 

pnmainc -run pnmain "FPGA_Intan_Driver_impl_1_bit.tcl"
Loading FPGA_Intan_Driver_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - bitgen: Unable to find the instance/port 'i_RHD_SPI_MISO' in the constraint 'ldc_set_location -site {26} [get_ports i_RHD_SPI_MISO]'

WARNING <77001031> - bitgen: In the constraint 'ldc_set_location -site {26} [get_ports i_RHD_SPI_MISO]', the locate object is not specified

WARNING <77001032> - bitgen: Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {23} [get_ports CTRL0_IN]'

WARNING <77001031> - bitgen: In the constraint 'ldc_set_location -site {23} [get_ports CTRL0_IN]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1/FPGA_Intan_Driver_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 113 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

ibisgen "FPGA_Intan_Driver_impl_1.udb" "C:/lscc/radiant/2023.2/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.2.1.288.0

Fri Nov 14 09:39:30 2025

Loading FPGA_Intan_Driver_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'i_RHD_SPI_MISO' in the constraint 'ldc_set_location -site {26} [get_ports i_RHD_SPI_MISO]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {26} [get_ports i_RHD_SPI_MISO]', the locate object is not specified
WARNING <77001032> - Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {23} [get_ports CTRL0_IN]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {23} [get_ports CTRL0_IN]', the locate object is not specified
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: C:\Users\david\Desktop\WiFi Headstage\WiFiHeadstage V2\FPGA\FPGA_Intan_Driver\impl_1\IBIS\FPGA_Intan_Driver_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.

backanno "FPGA_Intan_Driver_impl_1.udb"  -o "FPGA_Intan_Driver_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the FPGA_Intan_Driver_impl_1 design file.

Writing Verilog netlist to file FPGA_Intan_Driver_impl_1_vo.vo
Writing SDF timing to file FPGA_Intan_Driver_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 85 MB
