vcs -timescale=1ns/1ns -full64 -sverilog -debug_access+all -ntb_opts uvm +incdir+$UVM_HOME/src $UVM_HOME/src/uvm.sv +incdir+$UART_HOME/src +incdir+$UART_HOME/verif \
    -f $UART_HOME/sim/file.f 
