

================================================================
== Vivado HLS Report for 'SkipList_HeadOffs'
================================================================
* Date:           Wed Jun 03 15:49:09 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        SkipList_HeadOffs
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  109169|  109169|  109170|  109170|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    1800|    1800|         9|          -|          -|   200|    no    |
        |- Loop 2     |  107359|  107359|      2191|          -|          -|    49|    no    |
        | + Loop 2.1  |    2189|    2189|        11|          -|          -|   199|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     95|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|      -|     687|    891|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    153|
|Register         |        -|      -|     239|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|     926|   1139|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |SkipList_HeadOffs_A_BUS_m_axi_U  |SkipList_HeadOffs_A_BUS_m_axi  |        8|      0|  613|  787|
    |SkipList_HeadOffs_CFG_s_axi_U    |SkipList_HeadOffs_CFG_s_axi    |        0|      0|   74|  104|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        8|      0|  687|  891|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |buff_U  |SkipList_HeadOffsbkb  |        1|  0|   0|   200|   32|     1|         6400|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |        1|  0|   0|   200|   32|     1|         6400|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |a2_sum4_fu_253_p2    |     +    |      0|  0|  32|          32|          32|
    |grp_fu_161_p2        |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_208_p2        |     +    |      0|  0|   8|           8|           1|
    |i_2_fu_247_p2        |     +    |      0|  0|   8|           8|           1|
    |j_1_fu_230_p2        |     +    |      0|  0|   6|           6|           1|
    |exitcond1_fu_224_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond2_fu_202_p2  |   icmp   |      0|  0|   3|           8|           7|
    |exitcond_fu_241_p2   |   icmp   |      0|  0|   3|           8|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  95|         108|          86|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_BUS_ARADDR                  |  32|          3|   32|         96|
    |A_BUS_blk_n_AR                |   1|          2|    1|          2|
    |A_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                     |  24|         31|    1|         31|
    |ap_sig_ioackin_A_BUS_ARREADY  |   1|          2|    1|          2|
    |buff_address0                 |   8|          4|    8|         32|
    |buff_d0                       |  32|          3|   32|         96|
    |i1_reg_150                    |   8|          2|    8|         16|
    |i_reg_116                     |   8|          2|    8|         16|
    |j_reg_139                     |   6|          2|    6|         12|
    |temp_offs_reg_127             |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 153|         55|  130|        369|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a2_sum4_reg_314               |  32|   0|   32|          0|
    |ap_CS_fsm                     |  30|   0|   30|          0|
    |ap_reg_ioackin_A_BUS_ARREADY  |   1|   0|    1|          0|
    |buff_addr_1_reg_304           |   8|   0|    8|          0|
    |i1_reg_150                    |   8|   0|    8|          0|
    |i_1_reg_283                   |   8|   0|    8|          0|
    |i_2_reg_309                   |   8|   0|    8|          0|
    |i_reg_116                     |   8|   0|    8|          0|
    |j_1_reg_296                   |   6|   0|    6|          0|
    |j_reg_139                     |   6|   0|    6|          0|
    |reg_166                       |  32|   0|   32|          0|
    |temp_offs_reg_127             |  32|   0|   32|          0|
    |tmp_1_reg_274                 |  28|   0|   32|          4|
    |tmp_reg_325                   |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 239|   0|  243|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CFG_AWVALID     |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_AWREADY     | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_AWADDR      |  in |    5|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WVALID      |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WREADY      | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WDATA       |  in |   32|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WSTRB       |  in |    4|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_ARVALID     |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_ARREADY     | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_ARADDR      |  in |    5|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RVALID      | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RREADY      |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RDATA       | out |   32|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RRESP       | out |    2|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_BVALID      | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_BREADY      |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_BRESP       | out |    2|    s_axi   |        CFG        |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | SkipList_HeadOffs | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | SkipList_HeadOffs | return value |
|interrupt             | out |    1| ap_ctrl_hs | SkipList_HeadOffs | return value |
|m_axi_A_BUS_AWVALID   | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWREADY   |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWADDR    | out |   32|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWID      | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWLEN     | out |    8|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWSIZE    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWBURST   | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWLOCK    | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWCACHE   | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWPROT    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWQOS     | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWREGION  | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWUSER    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WVALID    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WREADY    |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WDATA     | out |  128|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WSTRB     | out |   16|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WLAST     | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WID       | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WUSER     | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARVALID   | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARREADY   |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARADDR    | out |   32|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARID      | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARLEN     | out |    8|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARSIZE    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARBURST   | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARLOCK    | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARCACHE   | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARPROT    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARQOS     | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARREGION  | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARUSER    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RVALID    |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RREADY    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RDATA     |  in |  128|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RLAST     |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RID       |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RUSER     |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RRESP     |  in |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BVALID    |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BREADY    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BRESP     |  in |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BID       |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BUSER     |  in |    1|    m_axi   |       A_BUS       |    pointer   |
+----------------------+-----+-----+------------+-------------------+--------------+

