# Lab Sessions 

# Day 1: Introduction to TCL and VSDSYNTH Toolbox
	1. Input Design file in csv format (openMSP430\_design\_details.csv)
 ![image](figures/day0/day_0_csv)
	2. Yoysys tool installed
 ![image](figures/day0/yosys_day0.png)
	3. vsdsynth working directory from vdi.
 ![image](figures/day0/day_0_directory.png)
	4. Opentimer Tool installed
 ![image](figures/day0/opentimer_day0.png)
 
## VSD TOOLBOX
	1. Create a shellscript vsdsynth as a command
  ![image](figures/day0/vsdtoolbox_day0.png)
	2. Create variables from input csv file into tcl script
  ![image](figures/day0/day_1_vsdsynth_0.1.png)
	3. Run ./vsdsynth in command line.
  ![image](figures/day0/day_1_vsdsynth_0.1_2.png)
	4. Script Check if the created variables path ,files, directories exist or not.
  ![image](figures/day0/day_1_vsdsynth_0.png)
	5. Run the script to verify 
  ![image](figures/day0/day_1_vsdsynth_1.png)
	6. Script for - If the input file (csv) is incorrect or not provided 
  ![image](figures/day0/day_1_vsdsynth_2.1.png)
	7. Run the script & verify. 
  ![image](figures/day0/day_1_vsdsynth_2.png)


# DAY 2: VARIABLE CREATION AND PROCESSING CONSTRAINTS FROM CSV 
  ![image](figures/day2/day_2_img_1.png)
  ![image](figures/day2/day_2_img2.png)
  ![image](figures/day2/day2_img_3.png)
  ![image](figures/day2/day_2_image_4.png)

### Demo for computing row numbers 
  ![image](figures/day2/day_2_img_5.png)
  ![image](figures/day2/day_2_img_6.png)
  ![image](figures/day2/day_2_img_7.png)

 # DAY 3: PROCESSING CLOCK AND INPUT CONSTRAINTS 
  ![image](figures/day3/day_3_img_1.png)
  ![image](figures/day3/day_3_img_2.png)
  ![image](figures/day3/day_3_img_3.png)
  ![image](figures/day3/day_3_img_4.png)
  ![image](figures/day3/day_3_img_5.png)
  ![image](figures/day3/day_3_img_5.png)
  ![image](figures/day3/day_3_img_6.png)
  ![image](figures/day3/day_3_img_7.png)
  ![image](figures/day3/day_3_img_8.png)
  ![image](figures/day3/day_3_img_9.png)
  ![image](figures/day3/day_3_img_10.png)
  ![image](figures/day3/day_3_img_11.png)

 





  
