INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256556/Documents/Vivado/B27S/B27S.srcs/sim_1/imports/Downloads/tb_7Seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_BinTo7seg'
