==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg676-2l'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'MP3/main.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 92.953 ; gain = 43.172
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 92.969 ; gain = 43.188
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 93.938 ; gain = 44.156
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 93.938 ; gain = 44.156
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 114.441 ; gain = 64.660
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 114.441 ; gain = 64.660
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'add' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'add' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 5.097 seconds; current allocated memory: 70.975 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.063 seconds; current allocated memory: 70.931 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'add' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'add/a' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'add/b' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'add' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'add'.
@I [HLS-111]  Elapsed time: 0.084 seconds; current allocated memory: 70.986 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 114.441 ; gain = 64.660
@I [SYSC-301] Generating SystemC RTL for add.
@I [VHDL-304] Generating VHDL RTL for add.
@I [VLOG-307] Generating Verilog RTL for add.
@I [HLS-112] Total elapsed time: 5.861 seconds; peak allocated memory: 70.986 MB.
