{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system 19 " "Ignored 19 assignments for entity \"soc_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0 1691 " "Ignored 1691 assignments for entity \"soc_system_hps_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_fpga_interfaces 1340 " "Ignored 1340 assignments for entity \"soc_system_hps_0_fpga_interfaces\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_hps_io 1337 " "Ignored 1337 assignments for entity \"soc_system_hps_0_hps_io\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_hps_io_border 1350 " "Ignored 1350 assignments for entity \"soc_system_hps_0_hps_io_border\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"soc_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1567113268845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1567113268947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567113268947 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_SoC_GHRD 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_SoC_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567113268968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567113269017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567113269017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567113269524 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1567113269544 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1567113274871 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "118 178 " "No exact pin location assignment(s) for 118 pins of 178 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1567113275390 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1567113275410 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1567113275410 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1567113292365 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G8 " "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1567113294093 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1567113294093 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 168 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 168 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1567113294093 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1567113294093 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567113294094 ""}
{ "Info" "ISTA_SDC_FOUND" "freq_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'freq_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113298717 ""}
{ "Info" "ISTA_SDC_FOUND" "freq_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'freq_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113298739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1567113298744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299049 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299050 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299050 ""}
{ "Info" "ISTA_SDC_FOUND" "freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113299056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299057 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299057 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299057 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299058 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299058 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299058 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299059 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 8 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299059 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299059 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299059 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299060 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299060 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at freq_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299060 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299060 ""}
{ "Info" "ISTA_SDC_FOUND" "freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113299064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299065 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299065 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299065 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299066 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299066 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299067 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299067 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299067 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299068 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299068 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299068 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299069 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299069 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299069 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299070 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299070 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299071 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299071 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299071 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299072 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299072 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299072 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299073 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299073 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299073 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299074 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299074 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299074 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299075 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299075 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299075 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299076 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299076 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299077 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299077 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299077 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299078 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299078 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299078 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299079 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299079 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299079 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299080 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299080 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299080 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299081 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299081 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299081 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299082 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299082 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299083 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299083 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299083 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299084 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299084 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299084 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299085 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299085 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299085 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299086 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299086 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299086 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299087 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299087 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299087 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299088 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299088 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299089 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299089 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299089 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299090 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299090 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299090 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299091 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299091 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299091 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299092 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299092 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299092 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299093 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299093 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299093 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299094 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299094 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299094 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299095 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299095 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299095 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299096 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299096 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299097 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299097 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "freq_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at freq_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path freq_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at freq_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299097 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299097 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113299102 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113299106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1567113299110 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "Overwriting existing clock: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299113 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Overwriting existing clock: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299114 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "Overwriting existing clock: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299114 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_P " "Overwriting existing clock: HPS_DDR3_CK_P" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299114 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_N " "Overwriting existing clock: HPS_DDR3_CK_N" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299115 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299115 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[1\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299115 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[2\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299129 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[3\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299130 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299130 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[1\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299130 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[2\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299130 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[3\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299130 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299131 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[1\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299131 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[2\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299131 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[3\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567113299131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299141 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299141 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299141 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113299146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299147 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299147 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299147 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299147 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299148 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299148 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299148 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299148 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299149 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299149 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299149 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299149 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299149 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299149 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113299153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299154 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299154 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299154 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299154 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299155 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299155 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299155 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299155 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299155 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299156 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299156 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299156 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299156 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299156 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299157 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299157 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299157 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299157 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299157 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299157 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299158 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299158 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299158 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299158 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299158 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299159 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299159 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299159 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299159 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299159 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299160 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299160 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299160 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299160 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299160 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299161 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299161 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299161 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299161 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299161 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299162 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299162 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299162 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299162 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299162 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299163 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299163 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299163 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299163 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299163 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299163 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299164 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299164 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299164 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299164 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299164 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299165 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299165 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299165 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299165 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299165 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299166 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299166 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299166 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299166 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299166 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299166 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299167 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299167 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299167 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299167 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299167 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299168 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299168 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299168 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299168 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299168 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299168 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299169 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299169 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299169 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299169 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299169 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299170 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299170 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299170 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299170 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299170 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299171 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299171 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299171 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299171 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299171 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299171 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_NANO_SOC_GHRD.sdc " "Reading SDC File: 'DE10_NANO_SOC_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567113299175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SOC_GHRD.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_NANO_SOC_GHRD.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_NANO_SOC_GHRD.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at DE10_NANO_SOC_GHRD.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299176 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SOC_GHRD.sdc 15 altera_reserved_tdi port " "Ignored filter at DE10_NANO_SOC_GHRD.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SOC_GHRD.sdc 15 altera_reserved_tck clock " "Ignored filter at DE10_NANO_SOC_GHRD.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SOC_GHRD.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_NANO_SOC_GHRD.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299177 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SOC_GHRD.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_NANO_SOC_GHRD.sdc(15): Argument -clock is not an object ID" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SOC_GHRD.sdc 16 altera_reserved_tms port " "Ignored filter at DE10_NANO_SOC_GHRD.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SOC_GHRD.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_NANO_SOC_GHRD.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299177 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_NANO_SOC_GHRD.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_NANO_SOC_GHRD.sdc(16): Argument -clock is not an object ID" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_NANO_SOC_GHRD.sdc 17 altera_reserved_tdo port " "Ignored filter at DE10_NANO_SOC_GHRD.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1567113299177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_NANO_SOC_GHRD.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_NANO_SOC_GHRD.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1567113299178 ""}  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_NANO_SOC_GHRD.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_NANO_SOC_GHRD.sdc(17): Argument -clock is not an object ID" {  } { { "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SOC_GHRD.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1567113299178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1567113299178 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u1\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1567113299191 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1567113299191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1567113299219 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1567113299219 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1567113299229 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1567113299229 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567113299231 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567113299232 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567113299232 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567113299284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567113299284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567113299285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567113299286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567113299288 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1567113299290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1567113299290 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567113299291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567113299346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1567113299348 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567113299348 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567113299720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567113304832 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1567113306399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567113308104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567113309494 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567113310433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567113310433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567113315188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1567113320714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567113320714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1567113321716 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1567113321716 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567113321716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567113321721 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.14 " "Total time spent on timing analysis during the Fitter is 2.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1567113323802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567113323900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567113325290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567113325291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567113328260 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567113339972 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1567113340575 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "26 " "Following 26 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1567113340603 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1567113340603 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1567113340604 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1567113340604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/output_files/DE10_NANO_SoC_GHRD.fit.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/output_files/DE10_NANO_SoC_GHRD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567113340792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 372 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 372 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3132 " "Peak virtual memory: 3132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567113342223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 17:15:42 2019 " "Processing ended: Thu Aug 29 17:15:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567113342223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567113342223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567113342223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567113342223 ""}
