#[doc = r" Value read from the register"]
pub struct R {
    bits: u16,
}
impl super::MIS {
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
}
#[doc = "Possible values of the field `CTSMMIS`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CTSMMISR {
    #[doc = "interrupt pending"]
    INTERRUPT_PENDING,
    #[doc = "interrupt not pending"]
    INTERRUPT_NOT_PENDING,
}
impl CTSMMISR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            CTSMMISR::INTERRUPT_PENDING => true,
            CTSMMISR::INTERRUPT_NOT_PENDING => false,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> CTSMMISR {
        match value {
            true => CTSMMISR::INTERRUPT_PENDING,
            false => CTSMMISR::INTERRUPT_NOT_PENDING,
        }
    }
    #[doc = "Checks if the value of the field is `INTERRUPT_PENDING`"]
    #[inline]
    pub fn is_interrupt_pending(&self) -> bool {
        *self == CTSMMISR::INTERRUPT_PENDING
    }
    #[doc = "Checks if the value of the field is `INTERRUPT_NOT_PENDING`"]
    #[inline]
    pub fn is_interrupt_not_pending(&self) -> bool {
        *self == CTSMMISR::INTERRUPT_NOT_PENDING
    }
}
#[doc = r" Value of the field"]
pub struct RXMISR {
    bits: bool,
}
impl RXMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct TXMISR {
    bits: bool,
}
impl TXMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct RTMISR {
    bits: bool,
}
impl RTMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct FEMISR {
    bits: bool,
}
impl FEMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct PEMISR {
    bits: bool,
}
impl PEMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct BEMISR {
    bits: bool,
}
impl BEMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct OEMISR {
    bits: bool,
}
impl OEMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct XOFFMISR {
    bits: bool,
}
impl XOFFMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct TXFEMISR {
    bits: bool,
}
impl TXFEMISR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u16 {
        self.bits
    }
    #[doc = "Bit 1 - Clear to send masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn ctsmmis(&self) -> CTSMMISR {
        CTSMMISR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 1;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        })
    }
    #[doc = "Bit 4 - Receive masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn rxmis(&self) -> RXMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 4;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        RXMISR { bits }
    }
    #[doc = "Bit 5 - Transmit masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn txmis(&self) -> TXMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 5;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        TXMISR { bits }
    }
    #[doc = "Bit 6 - Receive timeout masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn rtmis(&self) -> RTMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 6;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        RTMISR { bits }
    }
    #[doc = "Bit 7 - Framing error masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn femis(&self) -> FEMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 7;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        FEMISR { bits }
    }
    #[doc = "Bit 8 - Parity error masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn pemis(&self) -> PEMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 8;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        PEMISR { bits }
    }
    #[doc = "Bit 9 - Break error masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn bemis(&self) -> BEMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 9;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        BEMISR { bits }
    }
    #[doc = "Bit 10 - Overrun error masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn oemis(&self) -> OEMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 10;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        OEMISR { bits }
    }
    #[doc = "Bit 11 - XOFF interrupt masked status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn xoffmis(&self) -> XOFFMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 11;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        XOFFMISR { bits }
    }
    #[doc = "Bit 12 - TX FIFO empty masked interrupt status.<ul><li>0: The interrupt is not pending.</li><li>1: The interrupt is pending.</li></ul>"]
    #[inline]
    pub fn txfemis(&self) -> TXFEMISR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 12;
            ((self.bits >> OFFSET) & MASK as u16) != 0
        };
        TXFEMISR { bits }
    }
}
