/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [24:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire [20:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_97z;
  wire [3:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [31:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[67] ? in_data[53] : in_data[80];
  assign celloutsig_0_39z = celloutsig_0_35z ? celloutsig_0_30z[8] : celloutsig_0_2z[4];
  assign celloutsig_0_5z = !(celloutsig_0_0z ? in_data[64] : celloutsig_0_1z);
  assign celloutsig_0_8z = !(celloutsig_0_1z ? in_data[4] : celloutsig_0_2z[0]);
  assign celloutsig_0_10z = ~celloutsig_0_1z;
  assign celloutsig_1_9z = ~celloutsig_1_3z[7];
  assign celloutsig_0_14z = ~celloutsig_0_5z;
  assign celloutsig_0_28z = ~celloutsig_0_26z[13];
  assign celloutsig_0_3z = celloutsig_0_2z[0] ^ in_data[29];
  assign celloutsig_1_5z = in_data[152] ^ celloutsig_1_3z[5];
  assign celloutsig_0_29z = celloutsig_0_7z[7] ^ celloutsig_0_21z;
  assign celloutsig_1_10z = ~(celloutsig_1_1z[4] ^ celloutsig_1_9z);
  assign celloutsig_0_21z = ~(celloutsig_0_7z[8] ^ celloutsig_0_8z);
  assign celloutsig_0_2z = { in_data[93], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } + { in_data[44:41], celloutsig_0_1z };
  reg [5:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 6'h00;
    else _20_ <= { celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[5:2], _01_, _03_[0] } = _20_;
  reg [24:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _21_ <= 25'h0000000;
    else _21_ <= { celloutsig_0_26z[10:7], celloutsig_0_26z };
  assign { _04_[24:13], _02_, _04_[11:0] } = _21_;
  reg [10:0] _22_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _22_ <= 11'h000;
    else _22_ <= { celloutsig_0_20z[3:2], celloutsig_0_60z, celloutsig_0_61z, celloutsig_0_38z, _00_, _05_[1:0] };
  assign out_data[10:0] = _22_;
  reg [2:0] _23_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _23_ <= 3'h0;
    else _23_ <= celloutsig_0_22z[11:9];
  assign { _00_, _05_[1:0] } = _23_;
  assign celloutsig_1_6z = celloutsig_1_1z[4:1] / { 1'h1, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_20z = { celloutsig_0_17z[2:0], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_19z } / { 1'h1, celloutsig_0_7z[8:4] };
  assign celloutsig_0_26z = { celloutsig_0_22z[11:5], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_12z } / { 1'h1, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_10z, _03_[5:2], _01_, _03_[0], celloutsig_0_11z, _03_[5:2], _01_, _03_[0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_30z = { in_data[48:39], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_28z } / { 1'h1, celloutsig_0_7z[5:1], celloutsig_0_10z, _03_[5:2], _01_, _03_[0] };
  assign celloutsig_1_7z = celloutsig_1_0z[4:0] === { celloutsig_1_6z[3:1], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_12z[1:0], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z } === { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_17z[7:5], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, _03_[5:2], _01_, _03_[0], celloutsig_0_8z } === in_data[47:14];
  assign celloutsig_0_35z = { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_19z } >= { celloutsig_0_2z[4], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_1_4z = { celloutsig_1_1z[3:0], celloutsig_1_2z } >= { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z } >= { _03_[2], _01_, _03_[0], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[168:158] % { 1'h1, in_data[174:165] };
  assign celloutsig_1_1z = celloutsig_1_0z[4:0] % { 1'h1, celloutsig_1_0z[6:3] };
  assign celloutsig_1_11z = { celloutsig_1_0z[8:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z } % { 1'h1, in_data[174:162], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z } % { 1'h1, celloutsig_0_9z };
  assign celloutsig_0_43z = { celloutsig_0_2z[4:1], celloutsig_0_31z, celloutsig_0_21z } !== { celloutsig_0_22z[10:3], celloutsig_0_29z, celloutsig_0_39z };
  assign celloutsig_0_61z = { _05_[1], celloutsig_0_14z, celloutsig_0_53z, celloutsig_0_0z } !== { celloutsig_0_10z, celloutsig_0_45z };
  assign celloutsig_1_3z = in_data[187:170] | { in_data[141:129], celloutsig_1_1z };
  assign celloutsig_0_31z = { celloutsig_0_15z[3:2], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z } | { celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_38z = & { celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_2z[2:0], in_data[54:42] };
  assign celloutsig_0_53z = & { _05_[1:0], celloutsig_0_43z, celloutsig_0_33z, _00_, in_data[53:41], celloutsig_0_0z };
  assign celloutsig_1_2z = & in_data[154:144];
  assign celloutsig_1_15z = & { celloutsig_1_11z[21:20], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = & { celloutsig_0_2z[2:0], in_data[54:42] };
  assign celloutsig_1_18z = & { celloutsig_1_12z[6:5], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_1z = & in_data[54:42];
  assign celloutsig_0_33z = | in_data[57:45];
  assign celloutsig_0_15z = { in_data[6:4], celloutsig_0_1z } >> { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_45z = { celloutsig_0_30z[8:7], celloutsig_0_11z } << { celloutsig_0_21z, celloutsig_0_43z, celloutsig_0_0z };
  assign celloutsig_1_12z = celloutsig_1_3z[9:0] << celloutsig_1_11z[21:12];
  assign celloutsig_1_19z = celloutsig_1_11z[21:19] << { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_17z = { celloutsig_0_7z[19:16], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z } << in_data[38:28];
  assign celloutsig_0_22z = { celloutsig_0_7z[17:11], celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_21z } << { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_97z = in_data[7:4] <<< { in_data[63:61], celloutsig_0_35z };
  assign celloutsig_0_9z = { celloutsig_0_7z[21:19], celloutsig_0_1z } <<< in_data[75:72];
  assign celloutsig_0_7z = { in_data[65:56], _03_[5:2], _01_, _03_[0], celloutsig_0_2z, celloutsig_0_1z } >>> { in_data[77:63], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_26z[9:6] ~^ celloutsig_0_9z;
  assign celloutsig_0_60z = celloutsig_0_15z ~^ { _04_[22:20], celloutsig_0_29z };
  assign _03_[1] = _01_;
  assign _04_[12] = _02_;
  assign _05_[10:2] = { celloutsig_0_20z[3:2], celloutsig_0_60z, celloutsig_0_61z, celloutsig_0_38z, _00_ };
  assign { out_data[128], out_data[98:96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z };
endmodule
