==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 828.023 ; gain = 128.000 ; free physical = 730 ; free virtual = 10204
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 828.023 ; gain = 128.000 ; free physical = 730 ; free virtual = 10204
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 902.922 ; gain = 202.898 ; free physical = 553 ; free virtual = 10054
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1028.836 ; gain = 328.812 ; free physical = 486 ; free virtual = 9996
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:69:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:69:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1116.773 ; gain = 416.750 ; free physical = 362 ; free virtual = 9888
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:12:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:10:19) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1180.773 ; gain = 480.750 ; free physical = 326 ; free virtual = 9856
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.19 seconds; current allocated memory: 400.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 401.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 401.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 401.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 402.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 403.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 404.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logistic_activate'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 406.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1831 ; free virtual = 12289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1831 ; free virtual = 12289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 898.938 ; gain = 198.914 ; free physical = 1655 ; free virtual = 12143
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1024.844 ; gain = 324.820 ; free physical = 1587 ; free virtual = 12086
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:75:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:75:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1116.777 ; gain = 416.754 ; free physical = 1457 ; free virtual = 11971
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1180.781 ; gain = 480.758 ; free physical = 1416 ; free virtual = 11935
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.7 seconds; current allocated memory: 401.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 402.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 402.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 403.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 404.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 405.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logistic_activate'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 407.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1506 ; free virtual = 11224
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1506 ; free virtual = 11224
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 898.945 ; gain = 198.922 ; free physical = 1328 ; free virtual = 11077
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:74: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1025.133 ; gain = 325.109 ; free physical = 1260 ; free virtual = 11020
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:74:5) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:74:5) in function 'logistic_activate'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1117.066 ; gain = 417.043 ; free physical = 1126 ; free virtual = 10902
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1181.066 ; gain = 481.043 ; free physical = 1088 ; free virtual = 10870
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.09 seconds; current allocated memory: 402.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 402.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 403.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 403.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for function 'logistic_activate' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 404.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 405.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 406.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1450 ; free virtual = 11182
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1450 ; free virtual = 11182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 902.945 ; gain = 202.922 ; free physical = 1273 ; free virtual = 11031
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:74: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1028.848 ; gain = 328.824 ; free physical = 1206 ; free virtual = 10974
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:74:5) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:74:5) in function 'logistic_activate'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1112.781 ; gain = 412.758 ; free physical = 1081 ; free virtual = 10864
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1176.785 ; gain = 476.762 ; free physical = 1044 ; free virtual = 10831
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.22 seconds; current allocated memory: 402.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 403.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 403.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 404.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 405.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 406.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_dcmp_64ns_64ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1483 ; free virtual = 11163
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1483 ; free virtual = 11163
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 898.938 ; gain = 198.914 ; free physical = 1312 ; free virtual = 11018
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1024.844 ; gain = 324.820 ; free physical = 1244 ; free virtual = 10960
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1116.777 ; gain = 416.754 ; free physical = 1115 ; free virtual = 10846
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1180.781 ; gain = 480.758 ; free physical = 1075 ; free virtual = 10811
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.41 seconds; current allocated memory: 401.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 402.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 402.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 403.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 404.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 405.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logistic_activate'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 407.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1483 ; free virtual = 11163
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1483 ; free virtual = 11163
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 902.938 ; gain = 202.914 ; free physical = 1307 ; free virtual = 11013
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1029.129 ; gain = 329.105 ; free physical = 1238 ; free virtual = 10955
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1109.062 ; gain = 409.039 ; free physical = 1117 ; free virtual = 10849
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1173.062 ; gain = 473.039 ; free physical = 1077 ; free virtual = 10814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.45 seconds; current allocated memory: 401.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 402.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 402.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for function 'logistic_activate' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 403.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 404.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 405.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logistic_activate'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 407.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1482 ; free virtual = 11162
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1482 ; free virtual = 11162
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 902.938 ; gain = 202.914 ; free physical = 1307 ; free virtual = 11013
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1028.844 ; gain = 328.820 ; free physical = 1239 ; free virtual = 10955
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1112.777 ; gain = 412.754 ; free physical = 1117 ; free virtual = 10848
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1176.781 ; gain = 476.758 ; free physical = 1077 ; free virtual = 10813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.78 seconds; current allocated memory: 401.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 402.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 403.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 404.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 405.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logistic_activate'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 407.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1428 ; free virtual = 11203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1428 ; free virtual = 11203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 898.938 ; gain = 198.914 ; free physical = 1257 ; free virtual = 11059
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1024.844 ; gain = 324.820 ; free physical = 1190 ; free virtual = 11001
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1116.777 ; gain = 416.754 ; free physical = 1056 ; free virtual = 10883
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1180.781 ; gain = 480.758 ; free physical = 1017 ; free virtual = 10848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.88 seconds; current allocated memory: 401.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 402.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 403.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 404.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 405.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logistic_activate'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 407.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'yolo_yolo_fp_2019_64/src/yolo_yolo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1350 ; free virtual = 11143
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 892.023 ; gain = 192.000 ; free physical = 1350 ; free virtual = 11143
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 898.938 ; gain = 198.914 ; free physical = 1178 ; free virtual = 10997
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1024.844 ; gain = 324.820 ; free physical = 1111 ; free virtual = 10940
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:3) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 8>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 8>' completely with a factor of 18.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) to (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:77:96) in function 'logistic_activate'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 8>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1116.777 ; gain = 416.754 ; free physical = 982 ; free virtual = 10825
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:17:20) in function 'yolo_yolo_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (yolo_yolo_fp_2019_64/src/yolo_yolo.cpp:14:20) in function 'yolo_yolo_top'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 8>' to 'exp<16, 8>' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1180.781 ; gain = 480.758 ; free physical = 942 ; free virtual = 10790
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_yolo_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 8>' to 'exp_16_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.65 seconds; current allocated memory: 401.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 402.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'logistic_activate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 402.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 402.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_yolo_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 403.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 404.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 405.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logistic_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logistic_activate'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 407.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
