# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/GLB.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/GLB_addr_decoder.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/ifmap_loader.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/ifmap_sequencer.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/true_dpbram.v" \
"../../../../eyeriss_0710.srcs/sources_1/imports/src/wght_load_ctrl.v" \
"../../../../eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
