{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 15:34:40 2018 " "Info: Processing started: Wed May 02 15:34:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register UnidadeControle:UC\|state.SUB register Registrador:RegPC\|Saida\[25\] 21.44 MHz 46.638 ns Internal " "Info: Clock \"clock\" has Internal fmax of 21.44 MHz between source register \"UnidadeControle:UC\|state.SUB\" and destination register \"Registrador:RegPC\|Saida\[25\]\" (period= 46.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.076 ns + Longest register register " "Info: + Longest register to register delay is 23.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.SUB 1 REG LCFF_X59_Y33_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y33_N9; Fanout = 4; REG Node = 'UnidadeControle:UC\|state.SUB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.398 ns) 0.925 ns UnidadeControle:UC\|WideOr15~1 2 COMB LCCOMB_X59_Y33_N24 3 " "Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X59_Y33_N24; Fanout = 3; COMB Node = 'UnidadeControle:UC\|WideOr15~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { UnidadeControle:UC|state.SUB UnidadeControle:UC|WideOr15~1 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.420 ns) 1.804 ns UnidadeControle:UC\|WideOr15 3 COMB LCCOMB_X59_Y33_N2 38 " "Info: 3: + IC(0.459 ns) + CELL(0.420 ns) = 1.804 ns; Loc. = LCCOMB_X59_Y33_N2; Fanout = 38; COMB Node = 'UnidadeControle:UC\|WideOr15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { UnidadeControle:UC|WideOr15~1 UnidadeControle:UC|WideOr15 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.438 ns) 3.245 ns Ula32:ULA\|carry_temp\[0\]~15 4 COMB LCCOMB_X60_Y35_N16 2 " "Info: 4: + IC(1.003 ns) + CELL(0.438 ns) = 3.245 ns; Loc. = LCCOMB_X60_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { UnidadeControle:UC|WideOr15 Ula32:ULA|carry_temp[0]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.150 ns) 4.062 ns Ula32:ULA\|carry_temp\[1\]~16 5 COMB LCCOMB_X58_Y35_N8 3 " "Info: 5: + IC(0.667 ns) + CELL(0.150 ns) = 4.062 ns; Loc. = LCCOMB_X58_Y35_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Ula32:ULA|carry_temp[0]~15 Ula32:ULA|carry_temp[1]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 4.608 ns Ula32:ULA\|carry_temp\[2\]~17 6 COMB LCCOMB_X58_Y35_N26 3 " "Info: 6: + IC(0.271 ns) + CELL(0.275 ns) = 4.608 ns; Loc. = LCCOMB_X58_Y35_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ULA|carry_temp[1]~16 Ula32:ULA|carry_temp[2]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.420 ns) 5.294 ns Ula32:ULA\|carry_temp\[4\]~19 7 COMB LCCOMB_X58_Y35_N30 1 " "Info: 7: + IC(0.266 ns) + CELL(0.420 ns) = 5.294 ns; Loc. = LCCOMB_X58_Y35_N30; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { Ula32:ULA|carry_temp[2]~17 Ula32:ULA|carry_temp[4]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.696 ns Ula32:ULA\|carry_temp\[4\]~20 8 COMB LCCOMB_X58_Y35_N16 4 " "Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 5.696 ns; Loc. = LCCOMB_X58_Y35_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[4]~19 Ula32:ULA|carry_temp[4]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.242 ns) 6.206 ns Ula32:ULA\|carry_temp\[6\]~23 9 COMB LCCOMB_X58_Y35_N20 1 " "Info: 9: + IC(0.268 ns) + CELL(0.242 ns) = 6.206 ns; Loc. = LCCOMB_X58_Y35_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Ula32:ULA|carry_temp[4]~20 Ula32:ULA|carry_temp[6]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.742 ns Ula32:ULA\|carry_temp\[6\]~24 10 COMB LCCOMB_X58_Y35_N14 3 " "Info: 10: + IC(0.261 ns) + CELL(0.275 ns) = 6.742 ns; Loc. = LCCOMB_X58_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:ULA|carry_temp[6]~23 Ula32:ULA|carry_temp[6]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.242 ns) 7.254 ns Ula32:ULA\|carry_temp\[8\]~29 11 COMB LCCOMB_X58_Y35_N28 1 " "Info: 11: + IC(0.270 ns) + CELL(0.242 ns) = 7.254 ns; Loc. = LCCOMB_X58_Y35_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { Ula32:ULA|carry_temp[6]~24 Ula32:ULA|carry_temp[8]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.657 ns Ula32:ULA\|carry_temp\[8\]~30 12 COMB LCCOMB_X58_Y35_N6 3 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 7.657 ns; Loc. = LCCOMB_X58_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[8]~29 Ula32:ULA|carry_temp[8]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 8.368 ns Ula32:ULA\|carry_temp\[10\]~34 13 COMB LCCOMB_X58_Y35_N4 1 " "Info: 13: + IC(0.273 ns) + CELL(0.438 ns) = 8.368 ns; Loc. = LCCOMB_X58_Y35_N4; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { Ula32:ULA|carry_temp[8]~30 Ula32:ULA|carry_temp[10]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.150 ns) 9.247 ns Ula32:ULA\|carry_temp\[10\]~35 14 COMB LCCOMB_X57_Y37_N8 3 " "Info: 14: + IC(0.729 ns) + CELL(0.150 ns) = 9.247 ns; Loc. = LCCOMB_X57_Y37_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Ula32:ULA|carry_temp[10]~34 Ula32:ULA|carry_temp[10]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 9.850 ns Ula32:ULA\|carry_temp\[12\]~41 15 COMB LCCOMB_X57_Y37_N28 1 " "Info: 15: + IC(0.453 ns) + CELL(0.150 ns) = 9.850 ns; Loc. = LCCOMB_X57_Y37_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { Ula32:ULA|carry_temp[10]~35 Ula32:ULA|carry_temp[12]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.243 ns Ula32:ULA\|carry_temp\[12\]~42 16 COMB LCCOMB_X57_Y37_N14 3 " "Info: 16: + IC(0.243 ns) + CELL(0.150 ns) = 10.243 ns; Loc. = LCCOMB_X57_Y37_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:ULA|carry_temp[12]~41 Ula32:ULA|carry_temp[12]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 10.796 ns Ula32:ULA\|carry_temp\[14\]~46 17 COMB LCCOMB_X57_Y37_N6 1 " "Info: 17: + IC(0.278 ns) + CELL(0.275 ns) = 10.796 ns; Loc. = LCCOMB_X57_Y37_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Ula32:ULA|carry_temp[12]~42 Ula32:ULA|carry_temp[14]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 11.191 ns Ula32:ULA\|carry_temp\[14\]~47 18 COMB LCCOMB_X57_Y37_N16 3 " "Info: 18: + IC(0.245 ns) + CELL(0.150 ns) = 11.191 ns; Loc. = LCCOMB_X57_Y37_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:ULA|carry_temp[14]~46 Ula32:ULA|carry_temp[14]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.149 ns) 11.806 ns Ula32:ULA\|carry_temp\[16\]~50 19 COMB LCCOMB_X57_Y37_N10 1 " "Info: 19: + IC(0.466 ns) + CELL(0.149 ns) = 11.806 ns; Loc. = LCCOMB_X57_Y37_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Ula32:ULA|carry_temp[14]~47 Ula32:ULA|carry_temp[16]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.150 ns) 12.676 ns Ula32:ULA\|carry_temp\[16\]~51 20 COMB LCCOMB_X56_Y36_N0 2 " "Info: 20: + IC(0.720 ns) + CELL(0.150 ns) = 12.676 ns; Loc. = LCCOMB_X56_Y36_N0; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { Ula32:ULA|carry_temp[16]~50 Ula32:ULA|carry_temp[16]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 13.359 ns Ula32:ULA\|carry_temp\[18\]~55 21 COMB LCCOMB_X56_Y36_N18 1 " "Info: 21: + IC(0.263 ns) + CELL(0.420 ns) = 13.359 ns; Loc. = LCCOMB_X56_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Ula32:ULA|carry_temp[16]~51 Ula32:ULA|carry_temp[18]~55 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 13.758 ns Ula32:ULA\|carry_temp\[18\]~56 22 COMB LCCOMB_X56_Y36_N4 3 " "Info: 22: + IC(0.249 ns) + CELL(0.150 ns) = 13.758 ns; Loc. = LCCOMB_X56_Y36_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|carry_temp[18]~55 Ula32:ULA|carry_temp[18]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.275 ns) 14.542 ns Ula32:ULA\|carry_temp\[19\]~58 23 COMB LCCOMB_X57_Y36_N10 2 " "Info: 23: + IC(0.509 ns) + CELL(0.275 ns) = 14.542 ns; Loc. = LCCOMB_X57_Y36_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Ula32:ULA|carry_temp[18]~56 Ula32:ULA|carry_temp[19]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 14.946 ns Ula32:ULA\|carry_temp\[20\]~61 24 COMB LCCOMB_X57_Y36_N30 3 " "Info: 24: + IC(0.254 ns) + CELL(0.150 ns) = 14.946 ns; Loc. = LCCOMB_X57_Y36_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[19]~58 Ula32:ULA|carry_temp[20]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.150 ns) 15.510 ns Ula32:ULA\|carry_temp\[21\]~62 25 COMB LCCOMB_X56_Y36_N10 2 " "Info: 25: + IC(0.414 ns) + CELL(0.150 ns) = 15.510 ns; Loc. = LCCOMB_X56_Y36_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[20]~61 Ula32:ULA|carry_temp[21]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 15.912 ns Ula32:ULA\|carry_temp\[22\]~65 26 COMB LCCOMB_X56_Y36_N8 3 " "Info: 26: + IC(0.252 ns) + CELL(0.150 ns) = 15.912 ns; Loc. = LCCOMB_X56_Y36_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[21]~62 Ula32:ULA|carry_temp[22]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 16.454 ns Ula32:ULA\|carry_temp\[23\]~66 27 COMB LCCOMB_X56_Y36_N26 2 " "Info: 27: + IC(0.267 ns) + CELL(0.275 ns) = 16.454 ns; Loc. = LCCOMB_X56_Y36_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:ULA|carry_temp[22]~65 Ula32:ULA|carry_temp[23]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 16.861 ns Ula32:ULA\|carry_temp\[24\]~69 28 COMB LCCOMB_X56_Y36_N24 3 " "Info: 28: + IC(0.257 ns) + CELL(0.150 ns) = 16.861 ns; Loc. = LCCOMB_X56_Y36_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[23]~66 Ula32:ULA|carry_temp[24]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.242 ns) 17.377 ns Ula32:ULA\|carry_temp\[26\]~71 29 COMB LCCOMB_X56_Y36_N12 1 " "Info: 29: + IC(0.274 ns) + CELL(0.242 ns) = 17.377 ns; Loc. = LCCOMB_X56_Y36_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[26]~71 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 17.773 ns Ula32:ULA\|carry_temp\[26\]~72 30 COMB LCCOMB_X56_Y36_N14 3 " "Info: 30: + IC(0.246 ns) + CELL(0.150 ns) = 17.773 ns; Loc. = LCCOMB_X56_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|carry_temp[26]~71 Ula32:ULA|carry_temp[26]~72 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.275 ns) 18.778 ns Ula32:ULA\|carry_temp\[27\]~74 31 COMB LCCOMB_X54_Y36_N24 4 " "Info: 31: + IC(0.730 ns) + CELL(0.275 ns) = 18.778 ns; Loc. = LCCOMB_X54_Y36_N24; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Ula32:ULA|carry_temp[26]~72 Ula32:ULA|carry_temp[27]~74 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 19.319 ns Ula32:ULA\|carry_temp\[29\]~78 32 COMB LCCOMB_X54_Y36_N30 1 " "Info: 32: + IC(0.266 ns) + CELL(0.275 ns) = 19.319 ns; Loc. = LCCOMB_X54_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:ULA|carry_temp[27]~74 Ula32:ULA|carry_temp[29]~78 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 19.717 ns Ula32:ULA\|carry_temp\[29\]~79 33 COMB LCCOMB_X54_Y36_N0 2 " "Info: 33: + IC(0.248 ns) + CELL(0.150 ns) = 19.717 ns; Loc. = LCCOMB_X54_Y36_N0; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:ULA|carry_temp[29]~78 Ula32:ULA|carry_temp[29]~79 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 20.126 ns Ula32:ULA\|soma_temp\[31\] 34 COMB LCCOMB_X54_Y36_N10 1 " "Info: 34: + IC(0.259 ns) + CELL(0.150 ns) = 20.126 ns; Loc. = LCCOMB_X54_Y36_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[29]~79 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 20.525 ns Registrador:RegPC\|Saida\[31\]~29 35 COMB LCCOMB_X54_Y36_N20 4 " "Info: 35: + IC(0.249 ns) + CELL(0.150 ns) = 20.525 ns; Loc. = LCCOMB_X54_Y36_N20; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~29 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 21.062 ns g1~12 36 COMB LCCOMB_X54_Y36_N28 2 " "Info: 36: + IC(0.262 ns) + CELL(0.275 ns) = 21.062 ns; Loc. = LCCOMB_X54_Y36_N28; Fanout = 2; COMB Node = 'g1~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Registrador:RegPC|Saida[31]~29 g1~12 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 21.466 ns g2 37 COMB LCCOMB_X54_Y36_N14 28 " "Info: 37: + IC(0.254 ns) + CELL(0.150 ns) = 21.466 ns; Loc. = LCCOMB_X54_Y36_N14; Fanout = 28; COMB Node = 'g2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { g1~12 g2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.660 ns) 23.076 ns Registrador:RegPC\|Saida\[25\] 38 REG LCFF_X59_Y36_N25 3 " "Info: 38: + IC(0.950 ns) + CELL(0.660 ns) = 23.076 ns; Loc. = LCFF_X59_Y36_N25; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { g2 Registrador:RegPC|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.969 ns ( 38.87 % ) " "Info: Total cell delay = 8.969 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.107 ns ( 61.13 % ) " "Info: Total interconnect delay = 14.107 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.076 ns" { UnidadeControle:UC|state.SUB UnidadeControle:UC|WideOr15~1 UnidadeControle:UC|WideOr15 Ula32:ULA|carry_temp[0]~15 Ula32:ULA|carry_temp[1]~16 Ula32:ULA|carry_temp[2]~17 Ula32:ULA|carry_temp[4]~19 Ula32:ULA|carry_temp[4]~20 Ula32:ULA|carry_temp[6]~23 Ula32:ULA|carry_temp[6]~24 Ula32:ULA|carry_temp[8]~29 Ula32:ULA|carry_temp[8]~30 Ula32:ULA|carry_temp[10]~34 Ula32:ULA|carry_temp[10]~35 Ula32:ULA|carry_temp[12]~41 Ula32:ULA|carry_temp[12]~42 Ula32:ULA|carry_temp[14]~46 Ula32:ULA|carry_temp[14]~47 Ula32:ULA|carry_temp[16]~50 Ula32:ULA|carry_temp[16]~51 Ula32:ULA|carry_temp[18]~55 Ula32:ULA|carry_temp[18]~56 Ula32:ULA|carry_temp[19]~58 Ula32:ULA|carry_temp[20]~61 Ula32:ULA|carry_temp[21]~62 Ula32:ULA|carry_temp[22]~65 Ula32:ULA|carry_temp[23]~66 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[26]~71 Ula32:ULA|carry_temp[26]~72 Ula32:ULA|carry_temp[27]~74 Ula32:ULA|carry_temp[29]~78 Ula32:ULA|carry_temp[29]~79 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~29 g1~12 g2 Registrador:RegPC|Saida[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.076 ns" { UnidadeControle:UC|state.SUB {} UnidadeControle:UC|WideOr15~1 {} UnidadeControle:UC|WideOr15 {} Ula32:ULA|carry_temp[0]~15 {} Ula32:ULA|carry_temp[1]~16 {} Ula32:ULA|carry_temp[2]~17 {} Ula32:ULA|carry_temp[4]~19 {} Ula32:ULA|carry_temp[4]~20 {} Ula32:ULA|carry_temp[6]~23 {} Ula32:ULA|carry_temp[6]~24 {} Ula32:ULA|carry_temp[8]~29 {} Ula32:ULA|carry_temp[8]~30 {} Ula32:ULA|carry_temp[10]~34 {} Ula32:ULA|carry_temp[10]~35 {} Ula32:ULA|carry_temp[12]~41 {} Ula32:ULA|carry_temp[12]~42 {} Ula32:ULA|carry_temp[14]~46 {} Ula32:ULA|carry_temp[14]~47 {} Ula32:ULA|carry_temp[16]~50 {} Ula32:ULA|carry_temp[16]~51 {} Ula32:ULA|carry_temp[18]~55 {} Ula32:ULA|carry_temp[18]~56 {} Ula32:ULA|carry_temp[19]~58 {} Ula32:ULA|carry_temp[20]~61 {} Ula32:ULA|carry_temp[21]~62 {} Ula32:ULA|carry_temp[22]~65 {} Ula32:ULA|carry_temp[23]~66 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[26]~71 {} Ula32:ULA|carry_temp[26]~72 {} Ula32:ULA|carry_temp[27]~74 {} Ula32:ULA|carry_temp[29]~78 {} Ula32:ULA|carry_temp[29]~79 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~29 {} g1~12 {} g2 {} Registrador:RegPC|Saida[25] {} } { 0.000ns 0.527ns 0.459ns 1.003ns 0.667ns 0.271ns 0.266ns 0.252ns 0.268ns 0.261ns 0.270ns 0.253ns 0.273ns 0.729ns 0.453ns 0.243ns 0.278ns 0.245ns 0.466ns 0.720ns 0.263ns 0.249ns 0.509ns 0.254ns 0.414ns 0.252ns 0.267ns 0.257ns 0.274ns 0.246ns 0.730ns 0.266ns 0.248ns 0.259ns 0.249ns 0.262ns 0.254ns 0.950ns } { 0.000ns 0.398ns 0.420ns 0.438ns 0.150ns 0.275ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.149ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.029 ns - Smallest " "Info: - Smallest clock skew is -0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.838 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1371 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1371; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.537 ns) 2.838 ns Registrador:RegPC\|Saida\[25\] 3 REG LCFF_X59_Y36_N25 3 " "Info: 3: + IC(1.198 ns) + CELL(0.537 ns) = 2.838 ns; Loc. = LCFF_X59_Y36_N25; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { clock~clkctrl Registrador:RegPC|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.77 % ) " "Info: Total cell delay = 1.526 ns ( 53.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.312 ns ( 46.23 % ) " "Info: Total interconnect delay = 1.312 ns ( 46.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clock clock~clkctrl Registrador:RegPC|Saida[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[25] {} } { 0.000ns 0.000ns 0.114ns 1.198ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.867 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1371 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1371; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 2.867 ns UnidadeControle:UC\|state.SUB 3 REG LCFF_X59_Y33_N9 4 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 2.867 ns; Loc. = LCFF_X59_Y33_N9; Fanout = 4; REG Node = 'UnidadeControle:UC\|state.SUB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock~clkctrl UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.23 % ) " "Info: Total cell delay = 1.526 ns ( 53.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 46.77 % ) " "Info: Total interconnect delay = 1.341 ns ( 46.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SUB {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clock clock~clkctrl Registrador:RegPC|Saida[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[25] {} } { 0.000ns 0.000ns 0.114ns 1.198ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SUB {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 33 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.076 ns" { UnidadeControle:UC|state.SUB UnidadeControle:UC|WideOr15~1 UnidadeControle:UC|WideOr15 Ula32:ULA|carry_temp[0]~15 Ula32:ULA|carry_temp[1]~16 Ula32:ULA|carry_temp[2]~17 Ula32:ULA|carry_temp[4]~19 Ula32:ULA|carry_temp[4]~20 Ula32:ULA|carry_temp[6]~23 Ula32:ULA|carry_temp[6]~24 Ula32:ULA|carry_temp[8]~29 Ula32:ULA|carry_temp[8]~30 Ula32:ULA|carry_temp[10]~34 Ula32:ULA|carry_temp[10]~35 Ula32:ULA|carry_temp[12]~41 Ula32:ULA|carry_temp[12]~42 Ula32:ULA|carry_temp[14]~46 Ula32:ULA|carry_temp[14]~47 Ula32:ULA|carry_temp[16]~50 Ula32:ULA|carry_temp[16]~51 Ula32:ULA|carry_temp[18]~55 Ula32:ULA|carry_temp[18]~56 Ula32:ULA|carry_temp[19]~58 Ula32:ULA|carry_temp[20]~61 Ula32:ULA|carry_temp[21]~62 Ula32:ULA|carry_temp[22]~65 Ula32:ULA|carry_temp[23]~66 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[26]~71 Ula32:ULA|carry_temp[26]~72 Ula32:ULA|carry_temp[27]~74 Ula32:ULA|carry_temp[29]~78 Ula32:ULA|carry_temp[29]~79 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~29 g1~12 g2 Registrador:RegPC|Saida[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.076 ns" { UnidadeControle:UC|state.SUB {} UnidadeControle:UC|WideOr15~1 {} UnidadeControle:UC|WideOr15 {} Ula32:ULA|carry_temp[0]~15 {} Ula32:ULA|carry_temp[1]~16 {} Ula32:ULA|carry_temp[2]~17 {} Ula32:ULA|carry_temp[4]~19 {} Ula32:ULA|carry_temp[4]~20 {} Ula32:ULA|carry_temp[6]~23 {} Ula32:ULA|carry_temp[6]~24 {} Ula32:ULA|carry_temp[8]~29 {} Ula32:ULA|carry_temp[8]~30 {} Ula32:ULA|carry_temp[10]~34 {} Ula32:ULA|carry_temp[10]~35 {} Ula32:ULA|carry_temp[12]~41 {} Ula32:ULA|carry_temp[12]~42 {} Ula32:ULA|carry_temp[14]~46 {} Ula32:ULA|carry_temp[14]~47 {} Ula32:ULA|carry_temp[16]~50 {} Ula32:ULA|carry_temp[16]~51 {} Ula32:ULA|carry_temp[18]~55 {} Ula32:ULA|carry_temp[18]~56 {} Ula32:ULA|carry_temp[19]~58 {} Ula32:ULA|carry_temp[20]~61 {} Ula32:ULA|carry_temp[21]~62 {} Ula32:ULA|carry_temp[22]~65 {} Ula32:ULA|carry_temp[23]~66 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[26]~71 {} Ula32:ULA|carry_temp[26]~72 {} Ula32:ULA|carry_temp[27]~74 {} Ula32:ULA|carry_temp[29]~78 {} Ula32:ULA|carry_temp[29]~79 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~29 {} g1~12 {} g2 {} Registrador:RegPC|Saida[25] {} } { 0.000ns 0.527ns 0.459ns 1.003ns 0.667ns 0.271ns 0.266ns 0.252ns 0.268ns 0.261ns 0.270ns 0.253ns 0.273ns 0.729ns 0.453ns 0.243ns 0.278ns 0.245ns 0.466ns 0.720ns 0.263ns 0.249ns 0.509ns 0.254ns 0.414ns 0.252ns 0.267ns 0.257ns 0.274ns 0.246ns 0.730ns 0.266ns 0.248ns 0.259ns 0.249ns 0.262ns 0.254ns 0.950ns } { 0.000ns 0.398ns 0.420ns 0.438ns 0.150ns 0.275ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.149ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clock clock~clkctrl Registrador:RegPC|Saida[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[25] {} } { 0.000ns 0.000ns 0.114ns 1.198ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SUB {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[29\] UnidadeControle:UC\|state.SUB 30.457 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[29\]\" through register \"UnidadeControle:UC\|state.SUB\" is 30.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1371 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1371; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 2.867 ns UnidadeControle:UC\|state.SUB 3 REG LCFF_X59_Y33_N9 4 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 2.867 ns; Loc. = LCFF_X59_Y33_N9; Fanout = 4; REG Node = 'UnidadeControle:UC\|state.SUB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock~clkctrl UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.23 % ) " "Info: Total cell delay = 1.526 ns ( 53.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 46.77 % ) " "Info: Total interconnect delay = 1.341 ns ( 46.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SUB {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.340 ns + Longest register pin " "Info: + Longest register to pin delay is 27.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.SUB 1 REG LCFF_X59_Y33_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y33_N9; Fanout = 4; REG Node = 'UnidadeControle:UC\|state.SUB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.398 ns) 0.925 ns UnidadeControle:UC\|WideOr15~1 2 COMB LCCOMB_X59_Y33_N24 3 " "Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X59_Y33_N24; Fanout = 3; COMB Node = 'UnidadeControle:UC\|WideOr15~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { UnidadeControle:UC|state.SUB UnidadeControle:UC|WideOr15~1 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.420 ns) 1.804 ns UnidadeControle:UC\|WideOr15 3 COMB LCCOMB_X59_Y33_N2 38 " "Info: 3: + IC(0.459 ns) + CELL(0.420 ns) = 1.804 ns; Loc. = LCCOMB_X59_Y33_N2; Fanout = 38; COMB Node = 'UnidadeControle:UC\|WideOr15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { UnidadeControle:UC|WideOr15~1 UnidadeControle:UC|WideOr15 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.438 ns) 3.245 ns Ula32:ULA\|carry_temp\[0\]~15 4 COMB LCCOMB_X60_Y35_N16 2 " "Info: 4: + IC(1.003 ns) + CELL(0.438 ns) = 3.245 ns; Loc. = LCCOMB_X60_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { UnidadeControle:UC|WideOr15 Ula32:ULA|carry_temp[0]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.150 ns) 4.062 ns Ula32:ULA\|carry_temp\[1\]~16 5 COMB LCCOMB_X58_Y35_N8 3 " "Info: 5: + IC(0.667 ns) + CELL(0.150 ns) = 4.062 ns; Loc. = LCCOMB_X58_Y35_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Ula32:ULA|carry_temp[0]~15 Ula32:ULA|carry_temp[1]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 4.608 ns Ula32:ULA\|carry_temp\[2\]~17 6 COMB LCCOMB_X58_Y35_N26 3 " "Info: 6: + IC(0.271 ns) + CELL(0.275 ns) = 4.608 ns; Loc. = LCCOMB_X58_Y35_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ULA|carry_temp[1]~16 Ula32:ULA|carry_temp[2]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.420 ns) 5.294 ns Ula32:ULA\|carry_temp\[4\]~19 7 COMB LCCOMB_X58_Y35_N30 1 " "Info: 7: + IC(0.266 ns) + CELL(0.420 ns) = 5.294 ns; Loc. = LCCOMB_X58_Y35_N30; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { Ula32:ULA|carry_temp[2]~17 Ula32:ULA|carry_temp[4]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.696 ns Ula32:ULA\|carry_temp\[4\]~20 8 COMB LCCOMB_X58_Y35_N16 4 " "Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 5.696 ns; Loc. = LCCOMB_X58_Y35_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[4]~19 Ula32:ULA|carry_temp[4]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.242 ns) 6.206 ns Ula32:ULA\|carry_temp\[6\]~23 9 COMB LCCOMB_X58_Y35_N20 1 " "Info: 9: + IC(0.268 ns) + CELL(0.242 ns) = 6.206 ns; Loc. = LCCOMB_X58_Y35_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Ula32:ULA|carry_temp[4]~20 Ula32:ULA|carry_temp[6]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.742 ns Ula32:ULA\|carry_temp\[6\]~24 10 COMB LCCOMB_X58_Y35_N14 3 " "Info: 10: + IC(0.261 ns) + CELL(0.275 ns) = 6.742 ns; Loc. = LCCOMB_X58_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:ULA|carry_temp[6]~23 Ula32:ULA|carry_temp[6]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.242 ns) 7.254 ns Ula32:ULA\|carry_temp\[8\]~29 11 COMB LCCOMB_X58_Y35_N28 1 " "Info: 11: + IC(0.270 ns) + CELL(0.242 ns) = 7.254 ns; Loc. = LCCOMB_X58_Y35_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { Ula32:ULA|carry_temp[6]~24 Ula32:ULA|carry_temp[8]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.657 ns Ula32:ULA\|carry_temp\[8\]~30 12 COMB LCCOMB_X58_Y35_N6 3 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 7.657 ns; Loc. = LCCOMB_X58_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[8]~29 Ula32:ULA|carry_temp[8]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 8.368 ns Ula32:ULA\|carry_temp\[10\]~34 13 COMB LCCOMB_X58_Y35_N4 1 " "Info: 13: + IC(0.273 ns) + CELL(0.438 ns) = 8.368 ns; Loc. = LCCOMB_X58_Y35_N4; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { Ula32:ULA|carry_temp[8]~30 Ula32:ULA|carry_temp[10]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.150 ns) 9.247 ns Ula32:ULA\|carry_temp\[10\]~35 14 COMB LCCOMB_X57_Y37_N8 3 " "Info: 14: + IC(0.729 ns) + CELL(0.150 ns) = 9.247 ns; Loc. = LCCOMB_X57_Y37_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Ula32:ULA|carry_temp[10]~34 Ula32:ULA|carry_temp[10]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 9.850 ns Ula32:ULA\|carry_temp\[12\]~41 15 COMB LCCOMB_X57_Y37_N28 1 " "Info: 15: + IC(0.453 ns) + CELL(0.150 ns) = 9.850 ns; Loc. = LCCOMB_X57_Y37_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { Ula32:ULA|carry_temp[10]~35 Ula32:ULA|carry_temp[12]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.243 ns Ula32:ULA\|carry_temp\[12\]~42 16 COMB LCCOMB_X57_Y37_N14 3 " "Info: 16: + IC(0.243 ns) + CELL(0.150 ns) = 10.243 ns; Loc. = LCCOMB_X57_Y37_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:ULA|carry_temp[12]~41 Ula32:ULA|carry_temp[12]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 10.796 ns Ula32:ULA\|carry_temp\[14\]~46 17 COMB LCCOMB_X57_Y37_N6 1 " "Info: 17: + IC(0.278 ns) + CELL(0.275 ns) = 10.796 ns; Loc. = LCCOMB_X57_Y37_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Ula32:ULA|carry_temp[12]~42 Ula32:ULA|carry_temp[14]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 11.191 ns Ula32:ULA\|carry_temp\[14\]~47 18 COMB LCCOMB_X57_Y37_N16 3 " "Info: 18: + IC(0.245 ns) + CELL(0.150 ns) = 11.191 ns; Loc. = LCCOMB_X57_Y37_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:ULA|carry_temp[14]~46 Ula32:ULA|carry_temp[14]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.149 ns) 11.806 ns Ula32:ULA\|carry_temp\[16\]~50 19 COMB LCCOMB_X57_Y37_N10 1 " "Info: 19: + IC(0.466 ns) + CELL(0.149 ns) = 11.806 ns; Loc. = LCCOMB_X57_Y37_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Ula32:ULA|carry_temp[14]~47 Ula32:ULA|carry_temp[16]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.150 ns) 12.676 ns Ula32:ULA\|carry_temp\[16\]~51 20 COMB LCCOMB_X56_Y36_N0 2 " "Info: 20: + IC(0.720 ns) + CELL(0.150 ns) = 12.676 ns; Loc. = LCCOMB_X56_Y36_N0; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { Ula32:ULA|carry_temp[16]~50 Ula32:ULA|carry_temp[16]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 13.359 ns Ula32:ULA\|carry_temp\[18\]~55 21 COMB LCCOMB_X56_Y36_N18 1 " "Info: 21: + IC(0.263 ns) + CELL(0.420 ns) = 13.359 ns; Loc. = LCCOMB_X56_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Ula32:ULA|carry_temp[16]~51 Ula32:ULA|carry_temp[18]~55 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 13.758 ns Ula32:ULA\|carry_temp\[18\]~56 22 COMB LCCOMB_X56_Y36_N4 3 " "Info: 22: + IC(0.249 ns) + CELL(0.150 ns) = 13.758 ns; Loc. = LCCOMB_X56_Y36_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|carry_temp[18]~55 Ula32:ULA|carry_temp[18]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.275 ns) 14.542 ns Ula32:ULA\|carry_temp\[19\]~58 23 COMB LCCOMB_X57_Y36_N10 2 " "Info: 23: + IC(0.509 ns) + CELL(0.275 ns) = 14.542 ns; Loc. = LCCOMB_X57_Y36_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Ula32:ULA|carry_temp[18]~56 Ula32:ULA|carry_temp[19]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 14.946 ns Ula32:ULA\|carry_temp\[20\]~61 24 COMB LCCOMB_X57_Y36_N30 3 " "Info: 24: + IC(0.254 ns) + CELL(0.150 ns) = 14.946 ns; Loc. = LCCOMB_X57_Y36_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[19]~58 Ula32:ULA|carry_temp[20]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.150 ns) 15.510 ns Ula32:ULA\|carry_temp\[21\]~62 25 COMB LCCOMB_X56_Y36_N10 2 " "Info: 25: + IC(0.414 ns) + CELL(0.150 ns) = 15.510 ns; Loc. = LCCOMB_X56_Y36_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[20]~61 Ula32:ULA|carry_temp[21]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 15.912 ns Ula32:ULA\|carry_temp\[22\]~65 26 COMB LCCOMB_X56_Y36_N8 3 " "Info: 26: + IC(0.252 ns) + CELL(0.150 ns) = 15.912 ns; Loc. = LCCOMB_X56_Y36_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[21]~62 Ula32:ULA|carry_temp[22]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 16.454 ns Ula32:ULA\|carry_temp\[23\]~66 27 COMB LCCOMB_X56_Y36_N26 2 " "Info: 27: + IC(0.267 ns) + CELL(0.275 ns) = 16.454 ns; Loc. = LCCOMB_X56_Y36_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:ULA|carry_temp[22]~65 Ula32:ULA|carry_temp[23]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 16.861 ns Ula32:ULA\|carry_temp\[24\]~69 28 COMB LCCOMB_X56_Y36_N24 3 " "Info: 28: + IC(0.257 ns) + CELL(0.150 ns) = 16.861 ns; Loc. = LCCOMB_X56_Y36_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[23]~66 Ula32:ULA|carry_temp[24]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.242 ns) 17.377 ns Ula32:ULA\|carry_temp\[26\]~71 29 COMB LCCOMB_X56_Y36_N12 1 " "Info: 29: + IC(0.274 ns) + CELL(0.242 ns) = 17.377 ns; Loc. = LCCOMB_X56_Y36_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[26]~71 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 17.773 ns Ula32:ULA\|carry_temp\[26\]~72 30 COMB LCCOMB_X56_Y36_N14 3 " "Info: 30: + IC(0.246 ns) + CELL(0.150 ns) = 17.773 ns; Loc. = LCCOMB_X56_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|carry_temp[26]~71 Ula32:ULA|carry_temp[26]~72 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.275 ns) 18.778 ns Ula32:ULA\|carry_temp\[27\]~74 31 COMB LCCOMB_X54_Y36_N24 4 " "Info: 31: + IC(0.730 ns) + CELL(0.275 ns) = 18.778 ns; Loc. = LCCOMB_X54_Y36_N24; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Ula32:ULA|carry_temp[26]~72 Ula32:ULA|carry_temp[27]~74 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.150 ns) 19.613 ns Ula32:ULA\|soma_temp\[29\] 32 COMB LCCOMB_X50_Y36_N28 1 " "Info: 32: + IC(0.685 ns) + CELL(0.150 ns) = 19.613 ns; Loc. = LCCOMB_X50_Y36_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Ula32:ULA|carry_temp[27]~74 Ula32:ULA|soma_temp[29] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 20.002 ns Registrador:RegPC\|Saida\[29\]~27 33 COMB LCCOMB_X50_Y36_N24 4 " "Info: 33: + IC(0.239 ns) + CELL(0.150 ns) = 20.002 ns; Loc. = LCCOMB_X50_Y36_N24; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[29\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Ula32:ULA|soma_temp[29] Registrador:RegPC|Saida[29]~27 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.550 ns) + CELL(2.788 ns) 27.340 ns Alu\[29\] 34 PIN PIN_AF9 0 " "Info: 34: + IC(4.550 ns) + CELL(2.788 ns) = 27.340 ns; Loc. = PIN_AF9; Fanout = 0; PIN Node = 'Alu\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { Registrador:RegPC|Saida[29]~27 Alu[29] } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.247 ns ( 37.48 % ) " "Info: Total cell delay = 10.247 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.093 ns ( 62.52 % ) " "Info: Total interconnect delay = 17.093 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.340 ns" { UnidadeControle:UC|state.SUB UnidadeControle:UC|WideOr15~1 UnidadeControle:UC|WideOr15 Ula32:ULA|carry_temp[0]~15 Ula32:ULA|carry_temp[1]~16 Ula32:ULA|carry_temp[2]~17 Ula32:ULA|carry_temp[4]~19 Ula32:ULA|carry_temp[4]~20 Ula32:ULA|carry_temp[6]~23 Ula32:ULA|carry_temp[6]~24 Ula32:ULA|carry_temp[8]~29 Ula32:ULA|carry_temp[8]~30 Ula32:ULA|carry_temp[10]~34 Ula32:ULA|carry_temp[10]~35 Ula32:ULA|carry_temp[12]~41 Ula32:ULA|carry_temp[12]~42 Ula32:ULA|carry_temp[14]~46 Ula32:ULA|carry_temp[14]~47 Ula32:ULA|carry_temp[16]~50 Ula32:ULA|carry_temp[16]~51 Ula32:ULA|carry_temp[18]~55 Ula32:ULA|carry_temp[18]~56 Ula32:ULA|carry_temp[19]~58 Ula32:ULA|carry_temp[20]~61 Ula32:ULA|carry_temp[21]~62 Ula32:ULA|carry_temp[22]~65 Ula32:ULA|carry_temp[23]~66 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[26]~71 Ula32:ULA|carry_temp[26]~72 Ula32:ULA|carry_temp[27]~74 Ula32:ULA|soma_temp[29] Registrador:RegPC|Saida[29]~27 Alu[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.340 ns" { UnidadeControle:UC|state.SUB {} UnidadeControle:UC|WideOr15~1 {} UnidadeControle:UC|WideOr15 {} Ula32:ULA|carry_temp[0]~15 {} Ula32:ULA|carry_temp[1]~16 {} Ula32:ULA|carry_temp[2]~17 {} Ula32:ULA|carry_temp[4]~19 {} Ula32:ULA|carry_temp[4]~20 {} Ula32:ULA|carry_temp[6]~23 {} Ula32:ULA|carry_temp[6]~24 {} Ula32:ULA|carry_temp[8]~29 {} Ula32:ULA|carry_temp[8]~30 {} Ula32:ULA|carry_temp[10]~34 {} Ula32:ULA|carry_temp[10]~35 {} Ula32:ULA|carry_temp[12]~41 {} Ula32:ULA|carry_temp[12]~42 {} Ula32:ULA|carry_temp[14]~46 {} Ula32:ULA|carry_temp[14]~47 {} Ula32:ULA|carry_temp[16]~50 {} Ula32:ULA|carry_temp[16]~51 {} Ula32:ULA|carry_temp[18]~55 {} Ula32:ULA|carry_temp[18]~56 {} Ula32:ULA|carry_temp[19]~58 {} Ula32:ULA|carry_temp[20]~61 {} Ula32:ULA|carry_temp[21]~62 {} Ula32:ULA|carry_temp[22]~65 {} Ula32:ULA|carry_temp[23]~66 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[26]~71 {} Ula32:ULA|carry_temp[26]~72 {} Ula32:ULA|carry_temp[27]~74 {} Ula32:ULA|soma_temp[29] {} Registrador:RegPC|Saida[29]~27 {} Alu[29] {} } { 0.000ns 0.527ns 0.459ns 1.003ns 0.667ns 0.271ns 0.266ns 0.252ns 0.268ns 0.261ns 0.270ns 0.253ns 0.273ns 0.729ns 0.453ns 0.243ns 0.278ns 0.245ns 0.466ns 0.720ns 0.263ns 0.249ns 0.509ns 0.254ns 0.414ns 0.252ns 0.267ns 0.257ns 0.274ns 0.246ns 0.730ns 0.685ns 0.239ns 4.550ns } { 0.000ns 0.398ns 0.420ns 0.438ns 0.150ns 0.275ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.149ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.275ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl UnidadeControle:UC|state.SUB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SUB {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.340 ns" { UnidadeControle:UC|state.SUB UnidadeControle:UC|WideOr15~1 UnidadeControle:UC|WideOr15 Ula32:ULA|carry_temp[0]~15 Ula32:ULA|carry_temp[1]~16 Ula32:ULA|carry_temp[2]~17 Ula32:ULA|carry_temp[4]~19 Ula32:ULA|carry_temp[4]~20 Ula32:ULA|carry_temp[6]~23 Ula32:ULA|carry_temp[6]~24 Ula32:ULA|carry_temp[8]~29 Ula32:ULA|carry_temp[8]~30 Ula32:ULA|carry_temp[10]~34 Ula32:ULA|carry_temp[10]~35 Ula32:ULA|carry_temp[12]~41 Ula32:ULA|carry_temp[12]~42 Ula32:ULA|carry_temp[14]~46 Ula32:ULA|carry_temp[14]~47 Ula32:ULA|carry_temp[16]~50 Ula32:ULA|carry_temp[16]~51 Ula32:ULA|carry_temp[18]~55 Ula32:ULA|carry_temp[18]~56 Ula32:ULA|carry_temp[19]~58 Ula32:ULA|carry_temp[20]~61 Ula32:ULA|carry_temp[21]~62 Ula32:ULA|carry_temp[22]~65 Ula32:ULA|carry_temp[23]~66 Ula32:ULA|carry_temp[24]~69 Ula32:ULA|carry_temp[26]~71 Ula32:ULA|carry_temp[26]~72 Ula32:ULA|carry_temp[27]~74 Ula32:ULA|soma_temp[29] Registrador:RegPC|Saida[29]~27 Alu[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.340 ns" { UnidadeControle:UC|state.SUB {} UnidadeControle:UC|WideOr15~1 {} UnidadeControle:UC|WideOr15 {} Ula32:ULA|carry_temp[0]~15 {} Ula32:ULA|carry_temp[1]~16 {} Ula32:ULA|carry_temp[2]~17 {} Ula32:ULA|carry_temp[4]~19 {} Ula32:ULA|carry_temp[4]~20 {} Ula32:ULA|carry_temp[6]~23 {} Ula32:ULA|carry_temp[6]~24 {} Ula32:ULA|carry_temp[8]~29 {} Ula32:ULA|carry_temp[8]~30 {} Ula32:ULA|carry_temp[10]~34 {} Ula32:ULA|carry_temp[10]~35 {} Ula32:ULA|carry_temp[12]~41 {} Ula32:ULA|carry_temp[12]~42 {} Ula32:ULA|carry_temp[14]~46 {} Ula32:ULA|carry_temp[14]~47 {} Ula32:ULA|carry_temp[16]~50 {} Ula32:ULA|carry_temp[16]~51 {} Ula32:ULA|carry_temp[18]~55 {} Ula32:ULA|carry_temp[18]~56 {} Ula32:ULA|carry_temp[19]~58 {} Ula32:ULA|carry_temp[20]~61 {} Ula32:ULA|carry_temp[21]~62 {} Ula32:ULA|carry_temp[22]~65 {} Ula32:ULA|carry_temp[23]~66 {} Ula32:ULA|carry_temp[24]~69 {} Ula32:ULA|carry_temp[26]~71 {} Ula32:ULA|carry_temp[26]~72 {} Ula32:ULA|carry_temp[27]~74 {} Ula32:ULA|soma_temp[29] {} Registrador:RegPC|Saida[29]~27 {} Alu[29] {} } { 0.000ns 0.527ns 0.459ns 1.003ns 0.667ns 0.271ns 0.266ns 0.252ns 0.268ns 0.261ns 0.270ns 0.253ns 0.273ns 0.729ns 0.453ns 0.243ns 0.278ns 0.245ns 0.466ns 0.720ns 0.263ns 0.249ns 0.509ns 0.254ns 0.414ns 0.252ns 0.267ns 0.257ns 0.274ns 0.246ns 0.730ns 0.685ns 0.239ns 4.550ns } { 0.000ns 0.398ns 0.420ns 0.438ns 0.150ns 0.275ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.149ns 0.150ns 0.420ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.275ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 15:34:40 2018 " "Info: Processing ended: Wed May 02 15:34:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
