Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Feb 28 19:52:21 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nexys4fpga_control_sets_placed.rpt
| Design       : Nexys4fpga
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             764 |          109 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             764 |           86 |
| Yes          | No                    | No                     |             208 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             756 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|          Clock Signal         |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|  generated_clock/inst/clk_220 |                                     | DB/SS[0]                          |                2 |             10 |
|  generated_clock/inst/clk_220 | OUTMUX/BINBCD/bin_reg1              | OUTMUX/BINBCD/done_conversion     |                2 |             16 |
|  generated_clock/inst/clk_220 | OUTMUX/BINBCD/bin_reg[15]_i_1_n_0   |                                   |               11 |             32 |
|  generated_clock/inst/clk_220 | OUTMUX/BINBCD/bin_reg[15]_i_1_n_0   | OUTMUX/BINBCD/bin_reg[31]_i_1_n_0 |                4 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[9][0][0]             | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_220 | CTL/E[0]                            | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_220 | CTL/Q[0]                            | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[0][0][0]             | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[12][15][0]           | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[11][0][0]            | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[13][0][0]            | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[10][0][0]            | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[15][0][0]            | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[2][0][0]             | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[14][0][0]            | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[1][0][0]             | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[3][0][0]             | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[6][0][0]             | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[5][0][0]             | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[4][0][0]             | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_220 | CTL/inputs_reg[7][0][0]             | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_220 | DB/state_reg[16][0]                 | DB/JA_OBUF[1]                     |                9 |             36 |
|  generated_clock/inst/clk_220 |                                     | DB/db_count[31]_i_1_n_0           |                7 |             62 |
|  generated_clock/inst/clk_220 | OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0 | DB/JA_OBUF[1]                     |                8 |             64 |
|  generated_clock/inst/clk_220 | DB/E[0]                             | OUTMUX/BINBCD/bcd_reg[31]_i_1_n_0 |                8 |             64 |
|  generated_clock/inst/clk_220 |                                     | DB/JA_OBUF[0]                     |               16 |             80 |
|  generated_clock/inst/clk_220 | DB/db_count[31]_i_1_n_0             |                                   |               15 |            176 |
|  generated_clock/inst/clk_220 |                                     | DB/JA_OBUF[1]                     |               61 |            612 |
|  generated_clock/inst/clk_220 |                                     |                                   |              109 |            764 |
+-------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+


