# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LB_1.srcs/sources_1/new/Signal_Synchronizer.vhd" \
"../../../../LB_1.srcs/sim_1/new/Tb_Signal_Synchronizer.vhd" \

# Do not sort compile order
nosort
