@inproceedings{liu2011vertical,
  title={Vertical interconnects squeezing in symmetric 3D mesh network-on-chip},
  author={Liu, Cheng and Zhang, Lei and Han, Yinhe and Li, Xiaowei},
  booktitle={Proceedings of the 16th Asia and South Pacific Design Automation Conference},
  pages={357--362},
  year={2011},
  organization={IEEE Press}
}

@inproceedings{yang2007nisar,
  title={NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing},
  author={Yang, Xu and Qing-li, Zhang and Fang-fa, Fu and Ming-yan, Yu and Cheng, Liu},
  booktitle={2007 7th International Conference on ASIC},
  pages={890--893},
  year={2007},
  organization={IEEE}
}

@inproceedings{liu2011resilient,
  title={A resilient on-chip router design through data path salvaging},
  author={Liu, Cheng and Zhang, Lei and Han, Yinhe and Li, Xiaowei},
  booktitle={Proceedings of the 16th Asia and South Pacific Design Automation Conference},
  pages={437--442},
  year={2011},
  organization={IEEE Press}
}

@article{liu2015automatic,
  title={Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay},
  author={Liu, Cheng and Ng, Ho-Cheung and So, Hayden Kwok-Hay},
  journal={arXiv preprint arXiv:1509.00042},
  year={2015}
}

@article{wang2014economizing,
  title={Economizing TSV Resources in 3-D Network-on-Chip Design},
  author={Wang, Y. and Han, Y.-H. and Zhang, L. and Fu, B.-Z. and Liu, C. and Li, H.-W. and Li, X},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  number={99},
  pages={1--13},
  year={2014},
  publisher={IEEE}
}

@inproceedings{liu2015quickdough,
  title={QuickDough: A rapid FPGA loop accelerator design framework using soft CGRA overlay},
  author={Liu, Cheng and Ng, Ho-Cheung and So, Hayden Kwok-Hay},
  booktitle={Field Programmable Technology (FPT), 2015 International Conference on},
  pages={56--63},
  year={2015},
  organization={IEEE}
}

@article{han2013revivepath,
  title={RevivePath: Resilient network-on-chip design through data path salvaging of router},
  author={Han, Yin-He and Liu, Cheng and Lu, Hang and Li, Wen-Bo and Zhang, Lei and Li, Xiao-Wei},
  journal={Journal of Computer Science and Technology},
  volume={28},
  number={6},
  pages={1045--1053},
  year={2013},
  publisher={Springer US}
}



@inproceedings{liu2013soft,
  title={A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency},
  author={Liu, Cheng and Yu, C.L. and So, H.K.-H.},
  booktitle={Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on},
  pages={228--228},
  year={2013}
}

@inproceedings{liu2008design,
  title={Design and analysis of on-chip router},
  author={Liu, Cheng and Xiao, Liyi and Fu, Fangfa},
  booktitle={Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. 9th International Conference on},
  pages={1835--1838},
  year={2008},
  organization={IEEE}
}

@article{ng2016soft,
  title={A soft processor overlay with tightly-coupled FPGA accelerator},
  author={Ng, Ho-Cheung and Liu, Cheng and So, Hayden Kwok-Hay},
  journal={arXiv preprint arXiv:1606.06483},
  year={2016}
}

@inproceedings{liu2015automatic2,
  title={Automatic Soft CGRA Overlay Customization for High-Productivity Nested Loop Acceleration on FPGAs},
  author={Liu, Cheng and So, Hayden Kwok-Hay},
  booktitle={Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on},
  pages={101--101},
  year={2015},
  organization={IEEE}
}
