// Seed: 382159411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input tri0 id_2,
    output supply1 id_3
);
  wire id_5;
  always @(posedge 1 or 1) begin
    $display(id_0);
  end
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6, id_6, id_6, id_6, id_6, id_6, id_5, id_5
  );
  wire id_7;
  reg id_8, id_9;
  wire id_10;
  task id_11;
    input id_12;
    begin
      id_8 <= 1;
      id_12 = id_11++;
    end
  endtask
endmodule
