<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb 22 22:00:53 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynquplus" BOARD="avnet.com:ultra96v2:part0:1.2" DEVICE="xczu3eg" NAME="design_1" PACKAGE="sbva484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="i_in_0" SIGIS="undef" SIGNAME="External_Ports_i_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NOT_gate_0" PORT="i_in"/>
        <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="stream_out_V_TREADY_0" SIGIS="undef" SIGNAME="External_Ports_stream_out_V_TREADY_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="stream_out_V_TREADY"/>
        <CONNECTION INSTANCE="AND_gate_0" PORT="i_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk_0" SIGIS="clk" SIGNAME="External_Ports_i_Clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_RX_0" PORT="i_Clk"/>
        <CONNECTION INSTANCE="points_RAM_0" PORT="i_Clk"/>
        <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="data_parser_0" PORT="i_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_RX_Serial_0" SIGIS="undef" SIGNAME="External_Ports_i_RX_Serial_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_RX_0" PORT="i_RX_Serial"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="stream_out_V_0_tvalid" SIGIS="undef" SIGNAME="mmWaveStreamer_0_stream_out_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="stream_out_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="stream_out_V_0_tready" SIGIS="undef" SIGNAME="mmWaveStreamer_0_stream_out_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="stream_out_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="stream_out_V_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mmWaveStreamer_0_stream_out_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="stream_out_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="mmWaveStreamer_0_stream_out_V" NAME="stream_out_V_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_i_Clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_out_V_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_out_V_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_out_V_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_0" HWVERSION="1.0" INSTANCE="AND_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AND_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_a" SIGIS="undef" SIGNAME="External_Ports_stream_out_V_TREADY_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stream_out_V_TREADY_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_b" SIGIS="undef" SIGNAME="mmWaveStreamer_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="ap_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out" SIGIS="undef" SIGNAME="AND_gate_0_o_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/NOT_gate_0" HWVERSION="1.0" INSTANCE="NOT_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NOT_gate" VLNV="xilinx.com:module_ref:NOT_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_NOT_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_in" SIGIS="undef" SIGNAME="External_Ports_i_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out" SIGIS="undef" SIGNAME="NOT_gate_0_o_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_parser_0" PORT="i_Rst"/>
            <CONNECTION INSTANCE="points_RAM_0" PORT="i_Rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_RX_0" HWVERSION="1.0" INSTANCE="UART_RX_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX" VLNV="xilinx.com:module_ref:UART_RX:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="g_CLKS_PER_BIT" VALUE="109"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_UART_RX_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="External_Ports_i_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RX_Serial" SIGIS="undef" SIGNAME="External_Ports_i_RX_Serial_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_RX_Serial_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RX_DV" SIGIS="undef" SIGNAME="UART_RX_0_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_parser_0" PORT="i_Ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_RX_Byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_0_o_RX_Byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_parser_0" PORT="i_RX_Byte"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/data_parser_0" HWVERSION="1.0" INSTANCE="data_parser_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_parser" VLNV="xilinx.com:module_ref:data_parser:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_data_parser_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="i_RX_Byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_0_o_RX_Byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_0" PORT="o_RX_Byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="External_Ports_i_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Ena" SIGIS="undef" SIGNAME="UART_RX_0_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_0" PORT="o_RX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="NOT_gate_0_o_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT_gate_0" PORT="o_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="o_data_out" RIGHT="0" SIGIS="undef" SIGNAME="data_parser_0_o_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="points_RAM_0" PORT="i_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_set_and_rdy" RIGHT="0" SIGIS="undef" SIGNAME="data_parser_0_o_set_and_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="points_RAM_0" PORT="i_set_and_rdy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2112388543" FULLNAME="/mmWaveStreamer_0" HWVERSION="1.0" INSTANCE="mmWaveStreamer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmWaveStreamer" VLNV="xilinx.com:hls:mmWaveStreamer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mmWaveStreamer_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="165"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="points_in_ce0" SIGIS="undef" SIGNAME="mmWaveStreamer_0_points_in_ce0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="points_RAM_0" PORT="i_ce_dummy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_i_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_i_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="AND_gate_0_o_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="o_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="mmWaveStreamer_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="i_b"/>
            <CONNECTION INSTANCE="points_RAM_0" PORT="i_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="points_in_address0" RIGHT="0" SIGIS="data" SIGNAME="mmWaveStreamer_0_points_in_address0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="points_RAM_0" PORT="i_point_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="points_in_q0" RIGHT="0" SIGIS="data" SIGNAME="points_RAM_0_o_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="points_RAM_0" PORT="o_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stream_out_V_TVALID" SIGIS="undef" SIGNAME="mmWaveStreamer_0_stream_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="stream_out_V_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stream_out_V_TREADY" SIGIS="undef" SIGNAME="External_Ports_stream_out_V_TREADY_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="stream_out_V_0_tready"/>
            <CONNECTION INSTANCE="External_Ports" PORT="stream_out_V_TREADY_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="stream_out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="mmWaveStreamer_0_stream_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="stream_out_V_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mmWaveStreamer_0_stream_out_V" NAME="stream_out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_i_Clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/points_RAM_0" HWVERSION="1.0" INSTANCE="points_RAM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="points_RAM" VLNV="xilinx.com:module_ref:points_RAM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="d_width" VALUE="128"/>
        <PARAMETER NAME="size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_points_RAM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="External_Ports_i_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="NOT_gate_0_o_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT_gate_0" PORT="o_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="i_data_in" RIGHT="0" SIGIS="undef" SIGNAME="data_parser_0_o_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_parser_0" PORT="o_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_point_addr" RIGHT="0" SIGIS="undef" SIGNAME="mmWaveStreamer_0_points_in_address0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="points_in_address0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_set_and_rdy" RIGHT="0" SIGIS="undef" SIGNAME="data_parser_0_o_set_and_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_parser_0" PORT="o_set_and_rdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ce_dummy" SIGIS="undef" SIGNAME="mmWaveStreamer_0_points_in_ce0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="points_in_ce0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_idle" SIGIS="undef" SIGNAME="mmWaveStreamer_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="ap_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="o_data_out" RIGHT="0" SIGIS="undef" SIGNAME="points_RAM_0_o_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmWaveStreamer_0" PORT="points_in_q0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
