{"max_resources":[227120,454240,1220,342],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[24256,20822,143,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[487,2159,10,0],"details":[{"text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"sa","total_kernel_resources":[18735,28296,165,36],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":17}]],"type":"function","total_percent":[13.7978,8.24894,6.22931,13.5246,10.5263],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[4076,3179,5,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Private Variable: \n - 'i' (king-kernel.cl:24)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'i' (king-kernel.cl:29)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'i' (king-kernel.cl:31)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'i' (king-kernel.cl:33)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'i' (king-kernel.cl:99)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'n' (king-kernel.cl:53)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 's' (king-kernel.cl:49)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 't' (king-kernel.cl:47)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"king-kernel.cl:17 (lrandom)","type":"resource","data":[0,0,2,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":1,"Bank depth":"512 words","Additional information":"Requested size 2000 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Implemented size":"2048 bytes","Bank width":"32 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"2000 bytes"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"king-kernel.cl:18 (localJ)","type":"resource","data":[0,0,26,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":1,"Bank depth":"512 words","Additional information":[{"text":"Requested size 32768 bytes, implemented size 32768 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Implemented size":"32768 bytes","Bank width":"512 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"32768 bytes"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"king-kernel.cl:19 (lh)","type":"resource","data":[0,0,4,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":1,"Bank depth":"1024 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Implemented size":"4096 bytes","Bank width":"32 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"king-kernel.cl:20 (lspin)","type":"resource","data":[65,2560,36,0],"details":[{"Private memory":"Good but replicated","Total replication":9,"Number of banks":1,"Bank depth":"512 words","Additional information":[{"text":"Requested size 4096 bytes, implemented size 36864 bytes, replicated 9 times total, stall-free, 20 reads and 3 writes. ","type":"text"},{"text":"Replicated 9 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"}],"Implemented size":"36864 bytes","Bank width":"64 bits","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"4096 bytes","Clock":"Running memory at 2x clock to support more concurrent ports","type":"table"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"No Source Line","children":[{"count":7,"name":"State","data":[3941,6385,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"}],"type":"resource","data":[3941,6385,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:24","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":2,"name":"9-bit Integer Add","data":[6.66667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"},{"count":3,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":24}]],"type":"resource"}],"data":[52.6667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:26","children":[{"count":1,"name":"9-bit Integer Add","data":[3.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":26}]],"type":"resource"}],"data":[4.33333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":27}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:27","children":[{"count":1,"name":"Load","data":[1438,7898,37,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":27}]],"type":"resource"},{"count":2,"name":"Store","data":[68,48,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":27}]],"type":"resource"}],"data":[1506,7946,37,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:99","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":2,"name":"9-bit Integer Add","data":[6.66667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":6,"name":"And","data":[1.33333,0.666667,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"},{"count":3,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":99}]],"type":"resource"}],"data":[53.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:100","children":[{"count":1,"name":"9-bit Integer Add","data":[3.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":3,"name":"And","data":[0.666667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":2,"name":"Load","data":[84,146,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"},{"count":1,"name":"Store","data":[348,2260,16,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":100}]],"type":"resource"}],"data":[436.667,2406.33,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:29","children":[{"count":2,"name":"11-bit Integer Add","data":[8,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":29}]],"type":"resource"}],"data":[43,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:30","children":[{"count":1,"name":"11-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":30}]],"type":"resource"}],"data":[357,355,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:31","children":[{"count":2,"name":"11-bit Integer Add","data":[8,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":31}]],"type":"resource"}],"data":[43,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:32","children":[{"count":1,"name":"11-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":32}]],"type":"resource"}],"data":[357,355,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:33","children":[{"count":2,"name":"10-bit Integer Add","data":[7.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":33}]],"type":"resource"}],"data":[42.3333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:34","children":[{"count":1,"name":"10-bit Integer Add","data":[3.66667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":34}]],"type":"resource"}],"data":[356.667,355,13,0],"type":"resource"},{"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:47","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":47}]],"replace_name":"true","type":"resource","data":[44,0,0,0],"children":[{"count":2,"name":"10-bit Integer Add","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":47}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":47}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":49}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:49","children":[{"count":2,"name":"3-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":49}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":49}]],"type":"resource"}],"data":[37,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":50}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:50","children":[{"count":1,"name":"On-chip Read-Only Memory Lookup","data":[2,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":50}]],"type":"resource"}],"data":[2,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":48}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:48","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":48}]],"type":"resource"}],"data":[26,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":53}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:53","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":53}]],"type":"resource"},{"count":2,"name":"8-bit Integer Add","data":[9,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":53}]],"type":"resource"}],"data":[42,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":56}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:56","children":[{"count":4,"name":"32-bit Integer Add","data":[132,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":56}]],"type":"resource"}],"data":[132,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":59}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:59","children":[{"count":4,"name":"32-bit Integer Add","data":[132,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":59}]],"type":"resource"}],"data":[132,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:61","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":8,"name":"And","data":[44,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[114,5,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":40,"name":"Or","data":[3.07222,3.07222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":61}]],"type":"resource"}],"data":[508.656,220.322,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:65","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":36,"name":"Or","data":[3.07222,3.07222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":65}]],"type":"resource"}],"data":[394.656,215.322,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":67}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:67","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":67}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:69","children":[{"count":10,"name":"32-bit Integer Add","data":[131.083,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":8,"name":"And","data":[44,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":4,"name":"Integer Compare","data":[44,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":34,"name":"Or","data":[2.07222,2.07222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":69}]],"type":"resource"}],"data":[503.656,216.322,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":71}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:71","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":71}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:73","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":28,"name":"Or","data":[1.40556,1.40556,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":73}]],"type":"resource"}],"data":[392.989,214.656,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:77","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":24,"name":"Or","data":[1.40556,1.40556,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":77}]],"type":"resource"}],"data":[392.989,214.656,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":79}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:79","children":[{"count":4,"name":"32-bit Integer Add","data":[132,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":79}]],"type":"resource"}],"data":[132,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:81","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":6,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":4,"name":"Integer Compare","data":[92,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":22,"name":"Or","data":[1.00556,1.00556,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":81}]],"type":"resource"}],"data":[462.589,215.256,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:85","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":16,"name":"Or","data":[0.672222,0.672222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":85}]],"type":"resource"}],"data":[392.256,213.922,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":87}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:87","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":87}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:89","children":[{"count":8,"name":"32-bit Integer Add","data":[65.0833,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":4,"name":"Load","data":[86.5,148.25,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":14,"name":"Or","data":[0.672222,0.672222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"},{"count":2,"name":"Select","data":[64,64,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":89}]],"type":"resource"}],"data":[392.256,212.922,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":90}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:90","children":[{"count":2,"name":"32-bit Integer Add","data":[7.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":90}]],"type":"resource"},{"count":2,"name":"Load","data":[52,82,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":90}]],"type":"resource"}],"data":[59.3333,82,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:91","children":[{"count":2,"name":"32-bit Integer Multiply","data":[132,0,0,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":2,"name":"And","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":2,"name":"Load","data":[52,82,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"},{"count":8,"name":"Or","data":[0.422222,0.422222,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":91}]],"type":"resource"}],"data":[228.422,82.4222,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":93}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:93","children":[{"count":2,"name":"Floating-point Compare","data":[192,14,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":93}]],"type":"resource"},{"count":2,"name":"Integer to Floating-point Conversion","data":[904,708,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":93}]],"type":"resource"}],"data":[1096,722,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"name":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl:94","children":[{"count":2,"name":"32-bit Integer Subtract","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"type":"resource"},{"count":7,"name":"Or","data":[0.2,0.2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"type":"resource"},{"count":2,"name":"Store","data":[68,48,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl","line":94}]],"type":"resource"}],"data":[134.2,48.2,0,0],"type":"resource"}],"data":[18735.00293,28295.996867,165,36],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[43478.00293,51276.996867,318,36],"total_percent":[28.5359,19.1432,11.2885,26.0656,10.5263],"total":[43478,51277,318,36],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}