<stg><name>main_Pipeline_VITIS_LOOP_188_2</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln188 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc52:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc52:1 %icmp_ln188 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc52:2 %add_ln188 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc52:3 %br_ln188 = br i1 %icmp_ln188, void %for.inc52.split, void %for.end54.exitStub

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split:22 %store_ln188 = store i3 %add_ln188, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.end54.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
for.inc52.split:0 %zext_ln188 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52.split:1 %specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln188"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc52.split:2 %speclooptripcount_ln188 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln188"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.split:3 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:4 %results_0_addr = getelementptr i32 %results_0, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:5 %store_ln189 = store i32 0, i3 %results_0_addr

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:6 %results_1_addr = getelementptr i32 %results_1, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:7 %store_ln190 = store i32 0, i3 %results_1_addr

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:8 %results_2_addr = getelementptr i32 %results_2, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:9 %store_ln191 = store i32 0, i3 %results_2_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:10 %results_3_addr = getelementptr i32 %results_3, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:11 %store_ln192 = store i32 0, i3 %results_3_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:12 %results_4_addr = getelementptr i32 %results_4, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_4_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:13 %store_ln193 = store i32 0, i3 %results_4_addr

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:14 %results_5_addr = getelementptr i32 %results_5, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_5_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:15 %store_ln194 = store i32 0, i3 %results_5_addr

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:16 %results_6_addr = getelementptr i32 %results_6, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:17 %store_ln195 = store i32 0, i3 %results_6_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:18 %results_7_addr = getelementptr i32 %results_7, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:19 %store_ln196 = store i32 0, i3 %results_7_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:20 %results_addr = getelementptr i32 %results, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="results_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc52.split:21 %store_ln197 = store i32 0, i3 %results_addr

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.split:23 %br_ln188 = br void %for.inc52

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
