Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.11 secs
 
--> Reading design: SimpleMachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SimpleMachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SimpleMachine"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SimpleMachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/ALU_8bits.vhd" in Library work.
Architecture behavioral of Entity alu_8bits is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Reg_8bits.vhd" in Library work.
Architecture behavioral of Entity reg_8bits is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RegFZ.vhd" in Library work.
Architecture behavioral of Entity regfz is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Datapath.vhd" in Library work.
Architecture structural of Entity datapath is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Memo_8x8.vhd" in Library work.
Architecture behavioral of Entity memo_8x8 is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Memo_Datapath.vhd" in Library work.
Architecture structural of Entity memo_datapath is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RegInst.vhd" in Library work.
Architecture behavioral of Entity reginst is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/DebounceFSM.vhd" in Library work.
Architecture behavioral of Entity debouncefsm is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/FFD.vhd" in Library work.
Architecture behavioral of Entity ffd is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Timer300ms.vhd" in Library work.
Architecture behavioral of Entity timer300ms is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RI_Memo_Datapath.vhd" in Library work.
Entity <ri_memo_datapath> compiled.
Entity <ri_memo_datapath> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/MpxAddress.vhd" in Library work.
Architecture behavioral of Entity mpxaddress is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RegPC.vhd" in Library work.
Architecture behavioral of Entity regpc is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/IncPC.vhd" in Library work.
Architecture behavioral of Entity incpc is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/PC_RI_Memo_Datapath.vhd" in Library work.
Entity <pc_ri_memo_datapath> compiled.
Entity <pc_ri_memo_datapath> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/ControlUnit.vhd" in Library work.
Architecture behavioral of Entity controlunit is up to date.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Debounce.vhd" in Library work.
Entity <debounce> compiled.
Entity <debounce> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/SimpleMachine.vhd" in Library work.
Entity <simplemachine> compiled.
Entity <simplemachine> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SimpleMachine> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <PC_RI_Memo_Datapath> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ControlUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Debounce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <RI_Memo_Datapath> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <MpxAddress> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IncPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DebounceFSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FFD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer300ms> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Memo_Datapath> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <RegInst> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Datapath> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Memo_8x8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_8bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg_8bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegFZ> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SimpleMachine> in library <work> (Architecture <structural>).
Entity <SimpleMachine> analyzed. Unit <SimpleMachine> generated.

Analyzing Entity <PC_RI_Memo_Datapath> in library <work> (Architecture <structural>).
Entity <PC_RI_Memo_Datapath> analyzed. Unit <PC_RI_Memo_Datapath> generated.

Analyzing Entity <RI_Memo_Datapath> in library <work> (Architecture <structural>).
Entity <RI_Memo_Datapath> analyzed. Unit <RI_Memo_Datapath> generated.

Analyzing Entity <Memo_Datapath> in library <work> (Architecture <structural>).
Entity <Memo_Datapath> analyzed. Unit <Memo_Datapath> generated.

Analyzing Entity <Datapath> in library <work> (Architecture <structural>).
Entity <Datapath> analyzed. Unit <Datapath> generated.

Analyzing Entity <ALU_8bits> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/ALU_8bits.vhd" line 52: Mux is complete : default of case is discarded
Entity <ALU_8bits> analyzed. Unit <ALU_8bits> generated.

Analyzing Entity <Reg_8bits> in library <work> (Architecture <behavioral>).
Entity <Reg_8bits> analyzed. Unit <Reg_8bits> generated.

Analyzing Entity <RegFZ> in library <work> (Architecture <behavioral>).
Entity <RegFZ> analyzed. Unit <RegFZ> generated.

Analyzing Entity <Memo_8x8> in library <work> (Architecture <behavioral>).
Entity <Memo_8x8> analyzed. Unit <Memo_8x8> generated.

Analyzing Entity <RegInst> in library <work> (Architecture <behavioral>).
Entity <RegInst> analyzed. Unit <RegInst> generated.

Analyzing Entity <MpxAddress> in library <work> (Architecture <behavioral>).
Entity <MpxAddress> analyzed. Unit <MpxAddress> generated.

Analyzing Entity <RegPC> in library <work> (Architecture <behavioral>).
Entity <RegPC> analyzed. Unit <RegPC> generated.

Analyzing Entity <IncPC> in library <work> (Architecture <behavioral>).
Entity <IncPC> analyzed. Unit <IncPC> generated.

Analyzing Entity <ControlUnit> in library <work> (Architecture <behavioral>).
Entity <ControlUnit> analyzed. Unit <ControlUnit> generated.

Analyzing Entity <Debounce> in library <work> (Architecture <structural>).
Entity <Debounce> analyzed. Unit <Debounce> generated.

Analyzing Entity <DebounceFSM> in library <work> (Architecture <behavioral>).
Entity <DebounceFSM> analyzed. Unit <DebounceFSM> generated.

Analyzing Entity <FFD> in library <work> (Architecture <behavioral>).
Entity <FFD> analyzed. Unit <FFD> generated.

Analyzing Entity <Timer300ms> in library <work> (Architecture <behavioral>).
Entity <Timer300ms> analyzed. Unit <Timer300ms> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ControlUnit>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/ControlUnit.vhd".
    Found finite state machine <FSM_0> for signal <Next_State>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <ControlWord>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <ControlUnit> synthesized.


Synthesizing Unit <MpxAddress>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/MpxAddress.vhd".
    Found 3-bit 4-to-1 multiplexer for signal <Z>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <MpxAddress> synthesized.


Synthesizing Unit <RegPC>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RegPC.vhd".
    Found 3-bit register for signal <DataOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <RegPC> synthesized.


Synthesizing Unit <IncPC>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/IncPC.vhd".
    Found 3-bit adder for signal <inc>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IncPC> synthesized.


Synthesizing Unit <RegInst>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RegInst.vhd".
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegInst> synthesized.


Synthesizing Unit <Memo_8x8>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Memo_8x8.vhd".
    Found 8-bit register for signal <DataOut>.
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 65.
    Found 64-bit register for signal <MEMO>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <Memo_8x8> synthesized.


Synthesizing Unit <ALU_8bits>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/ALU_8bits.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <signal_res>.
    Found 8-bit addsub for signal <signal_res$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <ALU_8bits> synthesized.


Synthesizing Unit <Reg_8bits>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Reg_8bits.vhd".
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Reg_8bits> synthesized.


Synthesizing Unit <RegFZ>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RegFZ.vhd".
    Found 1-bit register for signal <DataOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RegFZ> synthesized.


Synthesizing Unit <DebounceFSM>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/DebounceFSM.vhd".
    Found finite state machine <FSM_1> for signal <Next_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | inic                                           |
    | Power Up State     | inic                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <FilteredPush>.
    Found 1-bit register for signal <EnableTimer>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <DebounceFSM> synthesized.


Synthesizing Unit <FFD>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/FFD.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFD> synthesized.


Synthesizing Unit <Timer300ms>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Timer300ms.vhd".
    Found 1-bit register for signal <End300ms>.
    Found 24-bit up counter for signal <Count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Timer300ms> synthesized.


Synthesizing Unit <Debounce>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Debounce.vhd".
Unit <Debounce> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Datapath.vhd".
Unit <Datapath> synthesized.


Synthesizing Unit <Memo_Datapath>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/Memo_Datapath.vhd".
Unit <Memo_Datapath> synthesized.


Synthesizing Unit <RI_Memo_Datapath>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/RI_Memo_Datapath.vhd".
Unit <RI_Memo_Datapath> synthesized.


Synthesizing Unit <PC_RI_Memo_Datapath>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/PC_RI_Memo_Datapath.vhd".
Unit <PC_RI_Memo_Datapath> synthesized.


Synthesizing Unit <SimpleMachine>.
    Related source file is "C:/Users/Jabikun/Desktop/TDC/Py_SimpleMachine/SimpleMachine.vhd".
Unit <SimpleMachine> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 19
 1-bit register                                        : 5
 10-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 12
# Multiplexers                                         : 3
 3-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_Debounce/Inst_DebounceFSM/Next_State/FSM> on signal <Next_State[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 inic   | 00
 s0     | 01
 s01    | 11
 espera | 10
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_ControlUnit/Next_State/FSM> on signal <Next_State[1:4]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 loadinst | 0001
 deco     | 0011
 loada    | 0110
 loadb    | 0111
 aaddb    | 0101
 movb     | 0100
 asubb    | 1100
 beq      | 0010
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 114
 Flip-Flops                                            : 114
# Multiplexers                                         : 3
 3-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SimpleMachine> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <RegInst> ...

Optimizing unit <Memo_8x8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SimpleMachine, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SimpleMachine.ngr
Top Level Output File Name         : SimpleMachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 282
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT2                        : 32
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 49
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 63
#      LUT4_L                      : 5
#      MUXCY                       : 36
#      MUXF5                       : 24
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 144
#      FDC                         : 18
#      FDCE                        : 98
#      FDE                         : 8
#      FDPE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 2
#      OBUF                        : 44
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      134  out of    960    13%  
 Number of Slice Flip Flops:            144  out of   1920     7%  
 Number of 4 input LUTs:                180  out of   1920     9%  
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of     83    56%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 144   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 136   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.279ns (Maximum Frequency: 120.788MHz)
   Minimum input arrival time before clock: 4.529ns
   Maximum output required time after clock: 9.525ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.279ns (frequency: 120.788MHz)
  Total number of paths / destination ports: 4938 / 261
-------------------------------------------------------------------------
Delay:               8.279ns (Levels of Logic = 10)
  Source:            Inst_ControlUnit/ControlWord_8 (FF)
  Destination:       Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_RegFZ/DataOut (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_ControlUnit/ControlWord_8 to Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_RegFZ/DataOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.260  Inst_ControlUnit/ControlWord_8 (Inst_ControlUnit/ControlWord_8)
     LUT2:I0->O            1   0.704   0.420  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/signal_res_mux00002 (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/signal_res_mux0000)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<0> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<1> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<2> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<3> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<4> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<4>)
     XORCY:CI->O           1   0.804   0.424  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_xor<5> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/signal_res_addsub0000<5>)
     LUT4:I3->O           11   0.704   0.937  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Mmux_signal_res121 (SalALU_5_OBUF)
     LUT4:I3->O            1   0.704   0.424  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/SalFZ_cmp_eq000028_SW0 (N17)
     LUT4:I3->O            1   0.704   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/SalFZ_cmp_eq000028 (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/signal_RegFZ)
     FDCE:D                    0.308          Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_RegFZ/DataOut
    ----------------------------------------
    Total                      8.279ns (4.814ns logic, 3.465ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.529ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Memo_8x8/DataOut_7 (FF)
  Destination Clock: CLK rising

  Data Path: Reset to Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Memo_8x8/DataOut_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           137   1.218   1.295  Reset_IBUF (Reset_IBUF)
     INV:I->O              8   0.704   0.757  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Memo_8x8/Reset_inv1_INV_0 (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Memo_8x8/Reset_inv)
     FDE:CE                    0.555          Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Memo_8x8/DataOut_0
    ----------------------------------------
    Total                      4.529ns (2.477ns logic, 2.052ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 263 / 44
-------------------------------------------------------------------------
Offset:              9.525ns (Levels of Logic = 11)
  Source:            Inst_ControlUnit/ControlWord_8 (FF)
  Destination:       SalALU<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_ControlUnit/ControlWord_8 to SalALU<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.260  Inst_ControlUnit/ControlWord_8 (Inst_ControlUnit/ControlWord_8)
     LUT2:I0->O            1   0.704   0.420  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/signal_res_mux00002 (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/signal_res_mux0000)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<0> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<1> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<2> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<3> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<4> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<5> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<6> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_cy<6>)
     XORCY:CI->O           1   0.804   0.424  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Maddsub_signal_res_addsub0000_xor<7> (Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/signal_res_addsub0000<7>)
     LUT4:I3->O           11   0.704   0.933  Inst_PC_RI_Memo_Datapath/Inst_RI_Memo_Datapath/Inst_Memo_Datapath/Inst_Datapath/Inst_ALU_8bits/Mmux_signal_res161 (SalALU_7_OBUF)
     OBUF:I->O                 3.272          SalALU_7_OBUF (SalALU<7>)
    ----------------------------------------
    Total                      9.525ns (6.488ns logic, 3.037ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.01 secs
 
--> 

Total memory usage is 233904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

