<font size="4">
<table width="700">
<tr><td>
<img src="https://web.archive.org/web/20260106010651im_/https://people.ucsc.edu/~warner/Bufs/vdx6940-36Q.jpg">
<p>

<img src="https://web.archive.org/web/20260106010651im_/https://people.ucsc.edu/~warner/Bufs/vdx6940-144S.jpg">
<p>
Announcement press release was February 5, 2015. First ship was
sometime in March. This is the next generation follow-on to
the <a href="https://web.archive.org/web/20260106010651/https://people.ucsc.edu/~warner/Bufs/Brocade6740.html">VDX 6740</a>. A snippet from the
datasheet shows the info on packet buffers:
<font size="3">
<p>
<table width="600">
<tr><td>
<ul>

<b>Optimized Packet Buffer
and Latency for Better
Application Performance</b>
<p>
Brocade VDX 6940 Switches offer a unique balance between two conflicting 
attributesâ€”-buffer and latency. Niche products with very high buffer 
often suffer from high latency, and products with ultra-low latency 
are not a good fit for data centers with bursty traffic. Brocade VDX 
6940 Switches, with a purpose-built data center chip, excel in 
optimizing buffer and latency to deliver better application performance. 
These switches deliver 700 ns any-port-to-any-port latency. In 
addition, they offer an industry-leading 24 MB deep buffer. This 
provides the buffering capacity to handle increases in traffic, 
especially during peak times when ports are congested, allowing 
traffic to be distributed across the ports. Brocade VDX 6940 
Switches also feature a single ASIC design, instead of multiple 
ASIC designs commonly found in other switches. This improves 
performance since all ports communicate via the one ASIC.
</ul>
</td></tr>
</table>
<font size="4">
<p>
A <a href="https://web.archive.org/web/20260106010651/http://blog.ipspace.net/2015/05/dont-be-overly-enthusiastic-about.html">
cautionary note</a> about vendor claims in general and this
switch in particular appears in Ivan Pepelnjak's blog. 
The claim that big buffers cause high latency is <i>[cough]</i> bullshit.
A comparison
of the 6940 with switches pegged as the competition was offered
by Brocade. A nit-pick note: <i>system buffer</i> is a poorly
chosen name. System buffer is memory used by the switch CPU 
for control plane functions. This is <i> packet buffer</i> data plane memory.
<p>
<img src="https://web.archive.org/web/20260106010651im_/https://people.ucsc.edu/~warner/Bufs/vdx3960-compare.jpg">
<p>
The <a href="https://web.archive.org/web/20260106010651/https://people.ucsc.edu/~warner/Bufs/brocade-queue-limit.html">Command Reference Manual page</a>
for one of the buffer control commands shows the <i>per port</i> limit.
</td></tr>
</table>