// (NOT TOP LEVEL)
// Binary to Seven Segment Display
// This module should be instantiated three times in the top level

//////////////////////////////////////////////////////
//
// MODIFY THIS FILE
// Goal 1: Combine all single seperate inputs into one 4-bit vector
//         input w,x,y,z -> input [N-1:0] BIN, where N is bit length
//
// Goal 2: Combine all single seperate outputs into one 7-bit vector
//         output reg a,b,c,d,e,f,g -> output reg [0:N-1] SEV, where N is bit length
//
//
//////////////////////////////////////////////////////

module binary2seven
(
	input w,x,y,z,
	output reg a,b,c,d,e,f,g
);

always @ (w,x,y,z) begin
	case ({w,x,y,z})
		4'b0000: {a,b,c,d,e,f,g} = 7'b0000001; //0
		4'b0001: {a,b,c,d,e,f,g} = 7'b1001111; //1
		4'b0010: {a,b,c,d,e,f,g} = 7'b0010010; //2
		4'b0011: {a,b,c,d,e,f,g} = 7'b0000110; //3
		4'b0100: {a,b,c,d,e,f,g} = 7'b1001100; //4
		4'b0101: {a,b,c,d,e,f,g} = 7'b0100100; //5
		4'b0110: {a,b,c,d,e,f,g} = 7'b0100000; //6
		4'b0111: {a,b,c,d,e,f,g} = 7'b0001111; //7
		4'b1000: {a,b,c,d,e,f,g} = 7'b0000000; //8
		4'b1001: {a,b,c,d,e,f,g} = 7'b0001100; //9
		4'b1010: {a,b,c,d,e,f,g} = 7'b0001000; //A
		4'b1011: {a,b,c,d,e,f,g} = 7'b1100000; //b
		4'b1100: {a,b,c,d,e,f,g} = 7'b0110001; //C
		4'b1101: {a,b,c,d,e,f,g} = 7'b1000010; //d
		4'b1110: {a,b,c,d,e,f,g} = 7'b0110000; //E
		4'b1111: {a,b,c,d,e,f,g} = 7'b0111000; //F
	endcase
end

endmodule
