

================================================================
== Vivado HLS Report for 'C_drain_IO_L3_out'
================================================================
* Date:           Sat Sep 14 23:31:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_local_in_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:1130]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i11 [ 0, %0 ], [ %add_ln1130, %hls_label_28 ]" [src/kernel_kernel.cpp:1130]   --->   Operation 9 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.61ns)   --->   "%icmp_ln1130 = icmp eq i11 %indvar_flatten95, -1024" [src/kernel_kernel.cpp:1130]   --->   Operation 10 'icmp' 'icmp_ln1130' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.53ns)   --->   "%add_ln1130 = add i11 %indvar_flatten95, 1" [src/kernel_kernel.cpp:1130]   --->   Operation 11 'add' 'add_ln1130' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1130, label %1, label %hls_label_28" [src/kernel_kernel.cpp:1130]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [src/kernel_kernel.cpp:1141]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1142]   --->   Operation 15 'specpipeline' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.45ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1146]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!icmp_ln1130)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 17 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_C_drain_out_V_V, i128 %tmp_V)" [src/kernel_kernel.cpp:1148]   --->   Operation 17 'write' <Predicate = (!icmp_ln1130)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp)" [src/kernel_kernel.cpp:1150]   --->   Operation 18 'specregionend' 'empty_84' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:1141]   --->   Operation 19 'br' <Predicate = (!icmp_ln1130)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1155]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specmemcore_ln0     (specmemcore      ) [ 00000]
br_ln1130           (br               ) [ 01110]
indvar_flatten95    (phi              ) [ 00100]
icmp_ln1130         (icmp             ) [ 00110]
add_ln1130          (add              ) [ 01110]
br_ln1130           (br               ) [ 00000]
empty               (speclooptripcount) [ 00000]
tmp                 (specregionbegin  ) [ 00000]
specpipeline_ln1142 (specpipeline     ) [ 00000]
tmp_V               (read             ) [ 00000]
write_ln1148        (write            ) [ 00000]
empty_84            (specregionend    ) [ 00000]
br_ln1141           (br               ) [ 01110]
ret_ln1155          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_local_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_V_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="128" slack="0"/>
<pin id="48" dir="0" index="1" bw="128" slack="0"/>
<pin id="49" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln1148_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="0" index="2" bw="128" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1148/3 "/>
</bind>
</comp>

<comp id="60" class="1005" name="indvar_flatten95_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="1"/>
<pin id="62" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten95 (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten95_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten95/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln1130_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="0"/>
<pin id="73" dir="0" index="1" bw="11" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1130/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="add_ln1130_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1130/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="icmp_ln1130_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1130 "/>
</bind>
</comp>

<comp id="87" class="1005" name="add_ln1130_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1130 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="40" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="42" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="46" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="64" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="64" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="71" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="77" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_out_V_V | {3 }
 - Input state : 
	Port: C_drain_IO_L3_out : fifo_C_drain_local_in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln1130 : 1
		add_ln1130 : 1
		br_ln1130 : 2
	State 3
		empty_84 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln1130_fu_71    |    0    |    13   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln1130_fu_77     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |     tmp_V_read_fu_46     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln1148_write_fu_52 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    24   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln1130_reg_87   |   11   |
|   icmp_ln1130_reg_83  |    1   |
|indvar_flatten95_reg_60|   11   |
+-----------------------+--------+
|         Total         |   23   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   23   |    -   |
+-----------+--------+--------+
|   Total   |   23   |   24   |
+-----------+--------+--------+
