- ğŸ‘‹ Hi, Iâ€™m @mresanth
- ğŸ‘€ Iâ€™m interested in VLSI RTL Design and Verification
- ğŸŒ± Iâ€™m currently learning Verification if RTL subsystems

<!---
mresanth/mresanth is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
