
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054932                       # Number of seconds simulated
sim_ticks                                 54931543000                       # Number of ticks simulated
final_tick                                54931543000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66057                       # Simulator instruction rate (inst/s)
host_op_rate                                   108578                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              292877801                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669064                       # Number of bytes of host memory used
host_seconds                                   187.56                       # Real time elapsed on the host
sim_insts                                    12389450                       # Number of instructions simulated
sim_ops                                      20364678                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          75776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       49985792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50061568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        75776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         75776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48842176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48842176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          781028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              782212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       763159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             763159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1379462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         909965191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             911344653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1379462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1379462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      889146260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            889146260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      889146260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1379462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        909965191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1800490913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    763487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    780957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009935600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        47360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        47360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2217779                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             719597                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      782213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     763487                       # Number of write requests accepted
system.mem_ctrls.readBursts                    782213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   763487                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               50056896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48861184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50061632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48863168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     74                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             45034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            51180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             44330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             50008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            50087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49999                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54931536000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                782213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               763487                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  524738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  257389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  51432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  50549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  50381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       171109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    578.085595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   392.450263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.892775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24447     14.29%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27859     16.28%     30.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15635      9.14%     39.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11224      6.56%     46.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9532      5.57%     51.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9631      5.63%     57.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7135      4.17%     61.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5611      3.28%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60035     35.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       171109                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.514379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.137734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.867715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         47357     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.120270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.113964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.466558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44305     93.55%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              421      0.89%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2628      5.55%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47360                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        75648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     49981248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48861184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1377132.260785028338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 909882469.531212687492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 889492290.431382894516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       781028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       763487                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37119750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  30262830000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1348839647750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31324.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38747.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1766683.19                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  15634843500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30299949750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3910695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19989.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38739.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       911.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       889.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    911.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    889.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   717382                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  657094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35538.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                578154360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                307277355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2659307280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1897015860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4040028720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12088945320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            182939520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7571188020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2935889280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1023267180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            33290103255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            606.028912                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          27930894000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    180868750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1708980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3681649750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7645729250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   25110800250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  16603515000                       # Time in different power states
system.mem_ctrls_1.actEnergy                643635300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                342081300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2925158040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2088224460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4132224720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12250414920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            182710560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      8224648560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2696175360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        723888000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            34215277320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            622.871222                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          27576600750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    168096750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1747980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2519315000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7021591500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   25438581250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  18035978500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      79                       # Number of BP lookups
system.cpu.branchPred.condPredicted                79                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   46                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              46                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               46                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      171118                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2208817                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2123                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41005                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6902241                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         54931543                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    12389450                       # Number of instructions committed
system.cpu.committedOps                      20364678                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      10561329                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               4.433735                       # CPI: cycles per instruction
system.cpu.ipc                               0.225543                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1498      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                16488741     80.97%     80.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1015      0.00%     80.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1142      0.01%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    29      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 500322      2.46%     83.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     83.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 125493      0.62%     84.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     84.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 125754      0.62%     84.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                750531      3.69%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  183      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                  35572      0.17%     88.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2208198     10.84%     99.38% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            125810      0.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 20364678                       # Class of committed instruction
system.cpu.tickCycles                        38582893                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        16348650                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 83                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.972578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2166914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.774438                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.972578                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5536860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5536860                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       151405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151405                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1234481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1234481                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1385886                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1385886                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1385886                       # number of overall hits
system.cpu.dcache.overall_hits::total         1385886                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17929                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       974101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       974101                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       992030                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         992030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       992030                       # number of overall misses
system.cpu.dcache.overall_misses::total        992030                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1119194000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1119194000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  70090764000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  70090764000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  71209958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71209958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  71209958000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71209958000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       169334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       169334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2377916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2377916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2377916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2377916                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.105880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.105880                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.441053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.441053                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.417185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.417185                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.417185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.417185                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62423.671147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62423.671147                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71954.308639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71954.308639                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71782.061026                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71782.061026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71782.061026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71782.061026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       763159                       # number of writebacks
system.cpu.dcache.writebacks::total            763159                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       210976                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       210976                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       211002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       211002                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211002                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17903                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763125                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781028                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1081353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1081353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  56013660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56013660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  57095013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57095013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  57095013000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57095013000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.105726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.105726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.328451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.328451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.328451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.328451                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60400.659107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60400.659107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73400.373464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73400.373464                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73102.389415                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73102.389415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73102.389415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73102.389415                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780004                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           769.645165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6902240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5829.594595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   769.645165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          855                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          619                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.834961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13805666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13805666                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      6901056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6901056                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      6901056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6901056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6901056                       # number of overall hits
system.cpu.icache.overall_hits::total         6901056                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1185                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1185                       # number of overall misses
system.cpu.icache.overall_misses::total          1185                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77872000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77872000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     77872000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77872000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77872000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77872000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6902241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6902241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      6902241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6902241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6902241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6902241                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65714.767932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65714.767932                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65714.767932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65714.767932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65714.767932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65714.767932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          329                       # number of writebacks
system.cpu.icache.writebacks::total               329                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1185                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1185                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75504000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75504000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75504000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75504000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63716.455696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63716.455696                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63716.455696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63716.455696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63716.455696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63716.455696                       # average overall mshr miss latency
system.cpu.icache.replacements                    329                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.membus.snoop_filter.tot_requests       1562546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       780335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  54931543000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       763159                       # Transaction distribution
system.membus.trans_dist::WritebackClean          329                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16845                       # Transaction distribution
system.membus.trans_dist::ReadExReq            763125                       # Transaction distribution
system.membus.trans_dist::ReadExResp           763125                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17903                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2342060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2342060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2344758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        96832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        96832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     98827968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     98827968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98924800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            782213                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000010                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003198                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  782205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              782213                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4616498000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6280000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4058100499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
