{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618664485266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618664485266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 17 16:01:25 2021 " "Processing started: Sat Apr 17 16:01:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618664485266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618664485266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618664485267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618664485534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618664485534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618664491418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618664491418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(270) " "Verilog HDL information at node.v(270): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 270 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1618664491420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618664491421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618664491421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618664491422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618664491422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618664491423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618664491423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618664491424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618664491424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618664491426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618664491426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618664491427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc node.v(74) " "Verilog HDL Implicit Net warning at node.v(74): created implicit net for \"distance_calc\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_dne node.v(148) " "Verilog HDL Implicit Net warning at node.v(148): created implicit net for \"left_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_dne node.v(149) " "Verilog HDL Implicit Net warning at node.v(149): created implicit net for \"right_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "both_dne node.v(150) " "Verilog HDL Implicit Net warning at node.v(150): created implicit net for \"both_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_en node.v(151) " "Verilog HDL Implicit Net warning at node.v(151): created implicit net for \"left_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_en node.v(152) " "Verilog HDL Implicit Net warning at node.v(152): created implicit net for \"right_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_en node.v(153) " "Verilog HDL Implicit Net warning at node.v(153): created implicit net for \"ce_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pe_en node.v(154) " "Verilog HDL Implicit Net warning at node.v(154): created implicit net for \"pe_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "returned node.v(189) " "Verilog HDL Implicit Net warning at node.v(189): created implicit net for \"returned\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sort_stable node.v(234) " "Verilog HDL Implicit Net warning at node.v(234): created implicit net for \"sort_stable\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_switch node.v(235) " "Verilog HDL Implicit Net warning at node.v(235): created implicit net for \"left_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "self_switch node.v(236) " "Verilog HDL Implicit Net warning at node.v(236): created implicit net for \"self_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_switch node.v(237) " "Verilog HDL Implicit Net warning at node.v(237): created implicit net for \"right_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "other_branch node.v(239) " "Verilog HDL Implicit Net warning at node.v(239): created implicit net for \"other_branch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"distance_calc\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(30) " "Verilog HDL Implicit Net warning at cluster_CE.v(30): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(31) " "Verilog HDL Implicit Net warning at cluster_CE.v(31): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(59) " "Verilog HDL Implicit Net warning at cluster_CE.v(59): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_best cluster_CE.v(67) " "Verilog HDL Implicit Net warning at cluster_CE.v(67): created implicit net for \"change_best\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_left cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_left\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_right cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_right\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618664491428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kd_tree " "Elaborating entity \"kd_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618664491472 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading image.\\n kd_tree.v(416) " "Verilog HDL Display System Task info at kd_tree.v(416): Loading image.\\n" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 416 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1618664491480 "|kd_tree"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "129 0 99 kd_tree.v(417) " "Verilog HDL warning at kd_tree.v(417): number of words (129) in memory file does not match the number of elements in the address range \[0:99\]" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 417 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(432) " "Verilog HDL assignment warning at kd_tree.v(432): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(463) " "Verilog HDL assignment warning at kd_tree.v(463): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(497) " "Verilog HDL assignment warning at kd_tree.v(497): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(503) " "Verilog HDL assignment warning at kd_tree.v(503): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 kd_tree.v(516) " "Verilog HDL assignment warning at kd_tree.v(516): truncated value with size 32 to match size of target (4)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "kd_tree.v(520) " "Verilog HDL warning at kd_tree.v(520): ignoring unsupported system task" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 520 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.data_a 0 kd_tree.v(71) " "Net \"in_im.data_a\" at kd_tree.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.waddr_a 0 kd_tree.v(71) " "Net \"in_im.waddr_a\" at kd_tree.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_point.data_a 0 kd_tree.v(72) " "Net \"in_point.data_a\" at kd_tree.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_point.waddr_a 0 kd_tree.v(72) " "Net \"in_point.waddr_a\" at kd_tree.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.we_a 0 kd_tree.v(71) " "Net \"in_im.we_a\" at kd_tree.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_point.we_a 0 kd_tree.v(72) " "Net \"in_point.we_a\" at kd_tree.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618664491481 "|kd_tree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n0 " "Elaborating entity \"node\" for hierarchy \"node:n0\"" {  } { { "kd_tree.v" "n0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664491482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491483 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491483 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491483 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491483 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491483 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491483 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491483 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491484 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491484 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491484 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491485 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491486 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491486 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491486 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491487 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491487 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491488 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491488 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491488 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491489 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491489 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491492 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491492 "|kd_tree|node:n0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664491504 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491506 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491506 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491507 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491507 "|kd_tree|node:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n0\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n0\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664491696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491697 "|kd_tree|node:n0|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan node:n0\|cluster_CE:c_ce\|manhattan:m_current " "Elaborating entity \"manhattan\" for hierarchy \"node:n0\|cluster_CE:c_ce\|manhattan:m_current\"" {  } { { "cluster_CE.v" "m_current" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664491698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_x_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_x_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491699 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_y_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_y_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491699 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_z_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_z_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491699 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n1 " "Elaborating entity \"node\" for hierarchy \"node:n1\"" {  } { { "kd_tree.v" "n1" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664491699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491700 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491701 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491702 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491702 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491703 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491704 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491704 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491704 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491704 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491705 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491705 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491705 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491706 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491706 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491708 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491709 "|kd_tree|node:n1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664491720 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491722 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491722 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491722 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491722 "|kd_tree|node:n1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n1\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n1\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664491918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491920 "|kd_tree|node:n1|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n2 " "Elaborating entity \"node\" for hierarchy \"node:n2\"" {  } { { "kd_tree.v" "n2" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664491921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491922 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491922 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491922 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491922 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491922 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491922 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491922 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491923 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664491923 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491923 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491924 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491925 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491925 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491925 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491925 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491926 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491926 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491926 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491927 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491927 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491927 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491930 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491930 "|kd_tree|node:n2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664491941 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491943 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491943 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491943 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664491943 "|kd_tree|node:n2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n2\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n2\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492130 "|kd_tree|node:n2|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n3 " "Elaborating entity \"node\" for hierarchy \"node:n3\"" {  } { { "kd_tree.v" "n3" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492132 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492133 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492133 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492134 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492135 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492135 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492135 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492135 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492136 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492136 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492136 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492137 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492137 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492139 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492140 "|kd_tree|node:n3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664492151 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492153 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492153 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492153 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492153 "|kd_tree|node:n3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n3\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n3\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492340 "|kd_tree|node:n3|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n4 " "Elaborating entity \"node\" for hierarchy \"node:n4\"" {  } { { "kd_tree.v" "n4" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492342 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492342 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492342 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492342 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492342 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492342 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492343 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492343 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492343 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492343 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492344 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492345 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492345 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492345 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492346 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492346 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492346 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492346 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492347 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492347 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492347 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492350 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492350 "|kd_tree|node:n4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664492361 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492363 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492363 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492364 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492364 "|kd_tree|node:n4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n4\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n4\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492560 "|kd_tree|node:n4|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n5 " "Elaborating entity \"node\" for hierarchy \"node:n5\"" {  } { { "kd_tree.v" "n5" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492562 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492563 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492563 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492564 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492565 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492565 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492565 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492565 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492565 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492566 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492566 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492567 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492567 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492567 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492570 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492570 "|kd_tree|node:n5"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664492581 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492583 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492583 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492584 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492584 "|kd_tree|node:n5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n5\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n5\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492776 "|kd_tree|node:n5|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n6 " "Elaborating entity \"node\" for hierarchy \"node:n6\"" {  } { { "kd_tree.v" "n6" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492778 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492779 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492779 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492780 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492781 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492781 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492781 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492781 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492782 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492782 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492782 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492783 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492783 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492785 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492786 "|kd_tree|node:n6"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664492797 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492799 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492799 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492799 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492799 "|kd_tree|node:n6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n6\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n6\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492993 "|kd_tree|node:n6|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n7 " "Elaborating entity \"node\" for hierarchy \"node:n7\"" {  } { { "kd_tree.v" "n7" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664492993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492995 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664492996 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492996 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492997 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492998 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492998 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492998 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492999 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492999 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664492999 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493000 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493000 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493000 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493001 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493003 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493004 "|kd_tree|node:n7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664493016 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493017 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493018 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493018 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493018 "|kd_tree|node:n7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n7\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n7\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493226 "|kd_tree|node:n7|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n8 " "Elaborating entity \"node\" for hierarchy \"node:n8\"" {  } { { "kd_tree.v" "n8" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493228 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493229 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493229 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493230 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493231 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493231 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493231 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493231 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493231 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493232 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493232 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493233 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493233 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493233 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493236 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493236 "|kd_tree|node:n8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664493248 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493250 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493250 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493250 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493250 "|kd_tree|node:n8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n8\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n8\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493442 "|kd_tree|node:n8|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n9 " "Elaborating entity \"node\" for hierarchy \"node:n9\"" {  } { { "kd_tree.v" "n9" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493444 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493444 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493444 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493444 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493445 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493445 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493445 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493445 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493445 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493446 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493446 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493447 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493448 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493448 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493448 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493448 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493449 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493449 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493449 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493450 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493450 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493452 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493453 "|kd_tree|node:n9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664493464 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493466 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493466 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493467 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493467 "|kd_tree|node:n9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n9\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n9\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493659 "|kd_tree|node:n9|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n10 " "Elaborating entity \"node\" for hierarchy \"node:n10\"" {  } { { "kd_tree.v" "n10" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493661 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493662 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493663 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493664 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493664 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493664 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493664 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493664 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493665 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493665 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493666 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493666 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493666 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493669 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493669 "|kd_tree|node:n10"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664493680 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493682 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493682 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493683 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493683 "|kd_tree|node:n10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n10\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n10\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493875 "|kd_tree|node:n10|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n11 " "Elaborating entity \"node\" for hierarchy \"node:n11\"" {  } { { "kd_tree.v" "n11" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664493876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493877 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493877 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493878 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493878 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493878 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493878 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493878 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493878 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664493878 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493879 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493879 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493880 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493880 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493880 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493881 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493881 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493882 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493882 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493882 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493883 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493883 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493885 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493886 "|kd_tree|node:n11"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664493897 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493898 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493899 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493899 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664493899 "|kd_tree|node:n11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n11\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n11\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664494088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494090 "|kd_tree|node:n11|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n12 " "Elaborating entity \"node\" for hierarchy \"node:n12\"" {  } { { "kd_tree.v" "n12" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664494091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494092 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494092 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494092 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494092 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494092 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494092 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494093 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494093 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494093 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494093 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494094 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494095 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494095 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494095 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494096 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494096 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494096 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494096 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494097 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494097 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494097 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494100 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494100 "|kd_tree|node:n12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664494112 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494113 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494113 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494114 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494114 "|kd_tree|node:n12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n12\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n12\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664494312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494313 "|kd_tree|node:n12|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n13 " "Elaborating entity \"node\" for hierarchy \"node:n13\"" {  } { { "kd_tree.v" "n13" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664494314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494315 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494315 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494316 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494316 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494316 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494316 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494316 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494316 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494316 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494317 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494317 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494318 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494318 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494318 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494319 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494319 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494320 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494320 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494320 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494321 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494321 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494323 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494324 "|kd_tree|node:n13"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664494335 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494336 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494336 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494337 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494337 "|kd_tree|node:n13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n13\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n13\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664494528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494530 "|kd_tree|node:n13|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n14 " "Elaborating entity \"node\" for hierarchy \"node:n14\"" {  } { { "kd_tree.v" "n14" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664494531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(74) " "Verilog HDL or VHDL warning at node.v(74): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(154) " "Verilog HDL or VHDL warning at node.v(154): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(64) " "Verilog HDL or VHDL warning at node.v(64): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(72) " "Verilog HDL or VHDL warning at node.v(72): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494532 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618664494533 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(188) " "Verilog HDL assignment warning at node.v(188): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494533 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(211) " "Verilog HDL assignment warning at node.v(211): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494534 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(286) " "Verilog HDL assignment warning at node.v(286): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494535 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(310) " "Verilog HDL assignment warning at node.v(310): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494535 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(311) " "Verilog HDL assignment warning at node.v(311): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494535 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(335) " "Verilog HDL assignment warning at node.v(335): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494535 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494535 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(358) " "Verilog HDL assignment warning at node.v(358): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494536 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(368) " "Verilog HDL assignment warning at node.v(368): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494536 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(412) " "Verilog HDL assignment warning at node.v(412): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494537 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(445) " "Verilog HDL assignment warning at node.v(445): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494537 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(463) " "Verilog HDL assignment warning at node.v(463): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494537 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(623) " "Verilog HDL assignment warning at node.v(623): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494540 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(642) " "Verilog HDL assignment warning at node.v(642): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494540 "|kd_tree|node:n14"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(863) " "Verilog HDL Case Statement information at node.v(863): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 863 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618664494551 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1004) " "Verilog HDL assignment warning at node.v(1004): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494553 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1013) " "Verilog HDL assignment warning at node.v(1013): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494553 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1034) " "Verilog HDL assignment warning at node.v(1034): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494554 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1043) " "Verilog HDL assignment warning at node.v(1043): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494554 "|kd_tree|node:n14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n14\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n14\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618664494742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618664494743 "|kd_tree|node:n14|cluster_CE:c_ce"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "kd_tree.v" "clk" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1618664495864 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1618664495864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1618664496649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 462 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 462 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618664496707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 17 16:01:36 2021 " "Processing ended: Sat Apr 17 16:01:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618664496707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618664496707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618664496707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618664496707 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 462 s " "Quartus Prime Flow was successful. 0 errors, 462 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618664497389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618664497748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618664497748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 17 16:01:37 2021 " "Processing started: Sat Apr 17 16:01:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618664497748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1618664497748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree " "Command: quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1618664497748 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kd_tree kd_tree " "Quartus(args): --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1618664497748 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1618664497853 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1618664497968 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1618664497969 ""}
{ "Warning" "0" "" "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1618664498031 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1618664498071 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1618664498119 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1618664498121 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1618664498121 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1618664498122 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1618664498122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618664498122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 17 16:01:38 2021 " "Processing ended: Sat Apr 17 16:01:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618664498122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618664498122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618664498122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618664498122 ""}
