$date
	Thu Sep 20 21:49:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralMultiplexer $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' out $end
$var wire 4 ( inputs [3:0] $end
$var wire 2 ) address [1:0] $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 * out $end
$var wire 1 + naddr1 $end
$var wire 1 , naddr0 $end
$var wire 1 - m3 $end
$var wire 1 . m2 $end
$var wire 1 / m1 $end
$var wire 1 0 m0 $end
$var reg 1 1 addr0 $end
$var reg 1 2 addr1 $end
$var reg 1 3 in0 $end
$var reg 1 4 in1 $end
$var reg 1 5 in2 $end
$var reg 1 6 in3 $end
$scope module mux $end
$var wire 1 1 address0 $end
$var wire 1 2 address1 $end
$var wire 1 3 in0 $end
$var wire 1 4 in1 $end
$var wire 1 5 in2 $end
$var wire 1 6 in3 $end
$var wire 1 0 m0 $end
$var wire 1 / m1 $end
$var wire 1 . m2 $end
$var wire 1 - m3 $end
$var wire 1 , naddr0 $end
$var wire 1 + naddr1 $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
x5
x4
03
02
01
x0
x/
x.
x-
x,
x+
x*
bz )
bz (
x'
z&
z%
z$
z#
z"
z!
$end
#50000
1+
1,
0-
0.
0/
00
#100000
0*
#1000000
13
#1050000
10
#1100000
1*
#2000000
04
x3
11
#2050000
x0
0,
#2100000
x*
00
#2150000
0*
#3000000
14
#3050000
1/
#3100000
1*
#4000000
05
x4
12
01
#4050000
0+
1,
0/
#4100000
0*
#5000000
15
#5050000
1.
#5100000
1*
#6000000
06
x5
11
#6050000
x.
0,
#6100000
x*
0.
#6150000
0*
#7000000
16
#7050000
1-
#7100000
1*
#8000000
