FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 11312.2.0 31a0615b10a2 */
/* bench 11312.2.1 9362398c4d04 */
/* bench 11312.2.2 a9e359f3a639 */
/* bench 11312.2.3 e9958372cc3b */
/* bench 11312.2.4 7a10c79b6ad2 */
/* bench 11312.2.5 9f610b17d62d */
/* bench 11312.2.6 0cebdfff2da1 */
/* bench 11312.2.7 04d517ff7eb8 */
/* bench 11312.2.8 14fb4a7c727b */
/* bench 11312.2.9 b589d54dc404 */
/*
 *
 * Copyright (C) 2003, 04, 11 Ralf Baechle (ralf@linux-mips.org)
 * Copyright (C) 2011 Wind River Systems,
 *   written by Ralf Baechle (ralf@linux-mips.org)
 */
#include <linux/bug.h>
#include <linux/kernel.h>
#include <linux/mm.h>
#include <linux/memblock.h>
#include <linux/export.h>
#include <linux/init.h>
#include <linux/types.h>
#include <linux/pci.h>
#include <linux/of_address.h>

#include <asm/cpu-info.h>

unsigned long PCIBIOS_MIN_IO;
EXPORT_SYMBOL(PCIBIOS_MIN_IO);

unsigned long PCIBIOS_MIN_MEM;
EXPORT_SYMBOL(PCIBIOS_MIN_MEM);

static int __init pcibios_set_cache_line_size(void)
{
	unsigned int lsize;

	/*
	 * Set PCI cacheline size to that of the highest level in the
	 * cache hierarchy.
	 */
	lsize = cpu_dcache_line_size();
	lsize = cpu_scache_line_size() ? : lsize;
	lsize = cpu_tcache_line_size() ? : lsize;

	BUG_ON(!lsize);

	pci_dfl_cache_line_size = lsize >> 2;

	pr_debug("PCI: pci_cache_line_size set to %d bytes\n", lsize);
	return 0;
}
arch_initcall(pcibios_set_cache_line_size);

void pci_resource_to_user(const struct pci_dev *dev, int bar,
			  const struct resource *rsrc, resource_size_t *start,
			  resource_size_t *end)
{
/* bench 2581.1.0 0f07f8082bcc */
/* bench 2581.1.1 66f778d212db */
/* bench 2581.1.2 a2f1ac5037bc */
/* bench 2581.1.3 c33c51a63157 */
/* bench 2581.1.4 4c90f58e866f */
/* bench 2581.1.5 673ea2a2a030 */
/* bench 2581.1.6 aef28217ff49 */
/* bench 2581.1.7 963286d57dd9 */

	*start = fixup_bigphys_addr(rsrc->start, size);
	*end = rsrc->start + size - 1;
}
