
myfirstapp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008134  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d0  08008248  08008248  00009248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008918  08008918  0000a1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08008918  08008918  00009918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008920  08008920  0000a1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008920  08008920  00009920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008924  08008924  00009924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08008928  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200001e8  08008b10  0000a1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08008b10  0000a358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000038ea  00000000  00000000  0000a211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001335  00000000  00000000  0000dafb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000510  00000000  00000000  0000ee30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003b4  00000000  00000000  0000f340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b9b  00000000  00000000  0000f6f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005d19  00000000  00000000  0002728f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008298b  00000000  00000000  0002cfa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af933  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002954  00000000  00000000  000af978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000b22cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800822c 	.word	0x0800822c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800822c 	.word	0x0800822c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <LCD_Init>:



/*--------------- Initialize LCD ------------------*/
void LCD_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	
	HAL_Delay(30);
 8000bd8:	201e      	movs	r0, #30
 8000bda:	f001 f81d 	bl	8001c18 <HAL_Delay>
	
	PIN_LOW(D4_PORT,D4_PIN);
 8000bde:	2200      	movs	r2, #0
 8000be0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000be4:	481c      	ldr	r0, [pc, #112]	@ (8000c58 <LCD_Init+0x84>)
 8000be6:	f001 faba 	bl	800215e <HAL_GPIO_WritePin>
	PIN_HIGH(D5_PORT,D5_PIN);
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bf0:	4819      	ldr	r0, [pc, #100]	@ (8000c58 <LCD_Init+0x84>)
 8000bf2:	f001 fab4 	bl	800215e <HAL_GPIO_WritePin>
	PIN_LOW(D6_PORT,D6_PIN);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bfc:	4816      	ldr	r0, [pc, #88]	@ (8000c58 <LCD_Init+0x84>)
 8000bfe:	f001 faae 	bl	800215e <HAL_GPIO_WritePin>
	PIN_LOW(D7_PORT,D7_PIN);
 8000c02:	2200      	movs	r2, #0
 8000c04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c08:	4813      	ldr	r0, [pc, #76]	@ (8000c58 <LCD_Init+0x84>)
 8000c0a:	f001 faa8 	bl	800215e <HAL_GPIO_WritePin>
	PIN_LOW(RS_PORT,RS_PIN);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c14:	4811      	ldr	r0, [pc, #68]	@ (8000c5c <LCD_Init+0x88>)
 8000c16:	f001 faa2 	bl	800215e <HAL_GPIO_WritePin>
	
	PIN_HIGH(EN_PORT,EN_PIN);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c20:	480e      	ldr	r0, [pc, #56]	@ (8000c5c <LCD_Init+0x88>)
 8000c22:	f001 fa9c 	bl	800215e <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c2c:	480b      	ldr	r0, [pc, #44]	@ (8000c5c <LCD_Init+0x88>)
 8000c2e:	f001 fa96 	bl	800215e <HAL_GPIO_WritePin>
	
	LCD_Write(0,0x28);
 8000c32:	2128      	movs	r1, #40	@ 0x28
 8000c34:	2000      	movs	r0, #0
 8000c36:	f000 f813 	bl	8000c60 <LCD_Write>
	LCD_Write(0,0x0c);
 8000c3a:	210c      	movs	r1, #12
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 f80f 	bl	8000c60 <LCD_Write>
	LCD_Write(0,0x06);
 8000c42:	2106      	movs	r1, #6
 8000c44:	2000      	movs	r0, #0
 8000c46:	f000 f80b 	bl	8000c60 <LCD_Write>
	LCD_Write(0,0x01);
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f000 f807 	bl	8000c60 <LCD_Write>
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40010c00 	.word	0x40010c00
 8000c5c:	40010800 	.word	0x40010800

08000c60 <LCD_Write>:

/*--------------- Write To LCD ---------------*/
void LCD_Write(uint8_t type,uint8_t data)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	460a      	mov	r2, r1
 8000c6a:	71fb      	strb	r3, [r7, #7]
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(2);
 8000c70:	2002      	movs	r0, #2
 8000c72:	f000 ffd1 	bl	8001c18 <HAL_Delay>
	if(type)
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d006      	beq.n	8000c8a <LCD_Write+0x2a>
	{
		PIN_HIGH(RS_PORT,RS_PIN);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c82:	485a      	ldr	r0, [pc, #360]	@ (8000dec <LCD_Write+0x18c>)
 8000c84:	f001 fa6b 	bl	800215e <HAL_GPIO_WritePin>
 8000c88:	e005      	b.n	8000c96 <LCD_Write+0x36>
	}else
	{
		PIN_LOW(RS_PORT,RS_PIN);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c90:	4856      	ldr	r0, [pc, #344]	@ (8000dec <LCD_Write+0x18c>)
 8000c92:	f001 fa64 	bl	800215e <HAL_GPIO_WritePin>
	}
	
	//Send High Nibble
	if(data&0x80)
 8000c96:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	da06      	bge.n	8000cac <LCD_Write+0x4c>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca4:	4852      	ldr	r0, [pc, #328]	@ (8000df0 <LCD_Write+0x190>)
 8000ca6:	f001 fa5a 	bl	800215e <HAL_GPIO_WritePin>
 8000caa:	e005      	b.n	8000cb8 <LCD_Write+0x58>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb2:	484f      	ldr	r0, [pc, #316]	@ (8000df0 <LCD_Write+0x190>)
 8000cb4:	f001 fa53 	bl	800215e <HAL_GPIO_WritePin>
	}
	
	if(data&0x40)
 8000cb8:	79bb      	ldrb	r3, [r7, #6]
 8000cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d006      	beq.n	8000cd0 <LCD_Write+0x70>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cc8:	4849      	ldr	r0, [pc, #292]	@ (8000df0 <LCD_Write+0x190>)
 8000cca:	f001 fa48 	bl	800215e <HAL_GPIO_WritePin>
 8000cce:	e005      	b.n	8000cdc <LCD_Write+0x7c>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cd6:	4846      	ldr	r0, [pc, #280]	@ (8000df0 <LCD_Write+0x190>)
 8000cd8:	f001 fa41 	bl	800215e <HAL_GPIO_WritePin>
	}
	
	if(data&0x20)
 8000cdc:	79bb      	ldrb	r3, [r7, #6]
 8000cde:	f003 0320 	and.w	r3, r3, #32
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d006      	beq.n	8000cf4 <LCD_Write+0x94>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cec:	4840      	ldr	r0, [pc, #256]	@ (8000df0 <LCD_Write+0x190>)
 8000cee:	f001 fa36 	bl	800215e <HAL_GPIO_WritePin>
 8000cf2:	e005      	b.n	8000d00 <LCD_Write+0xa0>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cfa:	483d      	ldr	r0, [pc, #244]	@ (8000df0 <LCD_Write+0x190>)
 8000cfc:	f001 fa2f 	bl	800215e <HAL_GPIO_WritePin>
	}
	
	if(data&0x10)
 8000d00:	79bb      	ldrb	r3, [r7, #6]
 8000d02:	f003 0310 	and.w	r3, r3, #16
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d006      	beq.n	8000d18 <LCD_Write+0xb8>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d10:	4837      	ldr	r0, [pc, #220]	@ (8000df0 <LCD_Write+0x190>)
 8000d12:	f001 fa24 	bl	800215e <HAL_GPIO_WritePin>
 8000d16:	e005      	b.n	8000d24 <LCD_Write+0xc4>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d1e:	4834      	ldr	r0, [pc, #208]	@ (8000df0 <LCD_Write+0x190>)
 8000d20:	f001 fa1d 	bl	800215e <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2a:	4830      	ldr	r0, [pc, #192]	@ (8000dec <LCD_Write+0x18c>)
 8000d2c:	f001 fa17 	bl	800215e <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d36:	482d      	ldr	r0, [pc, #180]	@ (8000dec <LCD_Write+0x18c>)
 8000d38:	f001 fa11 	bl	800215e <HAL_GPIO_WritePin>
	

	//Send Low Nibble
	if(data&0x08)
 8000d3c:	79bb      	ldrb	r3, [r7, #6]
 8000d3e:	f003 0308 	and.w	r3, r3, #8
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d006      	beq.n	8000d54 <LCD_Write+0xf4>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 8000d46:	2201      	movs	r2, #1
 8000d48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d4c:	4828      	ldr	r0, [pc, #160]	@ (8000df0 <LCD_Write+0x190>)
 8000d4e:	f001 fa06 	bl	800215e <HAL_GPIO_WritePin>
 8000d52:	e005      	b.n	8000d60 <LCD_Write+0x100>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 8000d54:	2200      	movs	r2, #0
 8000d56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d5a:	4825      	ldr	r0, [pc, #148]	@ (8000df0 <LCD_Write+0x190>)
 8000d5c:	f001 f9ff 	bl	800215e <HAL_GPIO_WritePin>
	}
	
	if(data&0x04)
 8000d60:	79bb      	ldrb	r3, [r7, #6]
 8000d62:	f003 0304 	and.w	r3, r3, #4
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d006      	beq.n	8000d78 <LCD_Write+0x118>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d70:	481f      	ldr	r0, [pc, #124]	@ (8000df0 <LCD_Write+0x190>)
 8000d72:	f001 f9f4 	bl	800215e <HAL_GPIO_WritePin>
 8000d76:	e005      	b.n	8000d84 <LCD_Write+0x124>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d7e:	481c      	ldr	r0, [pc, #112]	@ (8000df0 <LCD_Write+0x190>)
 8000d80:	f001 f9ed 	bl	800215e <HAL_GPIO_WritePin>
	}
	
	if(data&0x02)
 8000d84:	79bb      	ldrb	r3, [r7, #6]
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d006      	beq.n	8000d9c <LCD_Write+0x13c>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 8000d8e:	2201      	movs	r2, #1
 8000d90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d94:	4816      	ldr	r0, [pc, #88]	@ (8000df0 <LCD_Write+0x190>)
 8000d96:	f001 f9e2 	bl	800215e <HAL_GPIO_WritePin>
 8000d9a:	e005      	b.n	8000da8 <LCD_Write+0x148>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000da2:	4813      	ldr	r0, [pc, #76]	@ (8000df0 <LCD_Write+0x190>)
 8000da4:	f001 f9db 	bl	800215e <HAL_GPIO_WritePin>
	}
	
	if(data&0x01)
 8000da8:	79bb      	ldrb	r3, [r7, #6]
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d006      	beq.n	8000dc0 <LCD_Write+0x160>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 8000db2:	2201      	movs	r2, #1
 8000db4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <LCD_Write+0x190>)
 8000dba:	f001 f9d0 	bl	800215e <HAL_GPIO_WritePin>
 8000dbe:	e005      	b.n	8000dcc <LCD_Write+0x16c>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dc6:	480a      	ldr	r0, [pc, #40]	@ (8000df0 <LCD_Write+0x190>)
 8000dc8:	f001 f9c9 	bl	800215e <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 8000dcc:	2201      	movs	r2, #1
 8000dce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dd2:	4806      	ldr	r0, [pc, #24]	@ (8000dec <LCD_Write+0x18c>)
 8000dd4:	f001 f9c3 	bl	800215e <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dde:	4803      	ldr	r0, [pc, #12]	@ (8000dec <LCD_Write+0x18c>)
 8000de0:	f001 f9bd 	bl	800215e <HAL_GPIO_WritePin>
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40010800 	.word	0x40010800
 8000df0:	40010c00 	.word	0x40010c00

08000df4 <LCD_Puts>:

void LCD_Puts(uint8_t x, uint8_t y, int8_t *string)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	603a      	str	r2, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
 8000e00:	460b      	mov	r3, r1
 8000e02:	71bb      	strb	r3, [r7, #6]
	//Set Cursor Position
	#ifdef LCD16xN	//For LCD16x2 or LCD16x4
	switch(x)
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	2b03      	cmp	r3, #3
 8000e08:	d837      	bhi.n	8000e7a <LCD_Puts+0x86>
 8000e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e10 <LCD_Puts+0x1c>)
 8000e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e10:	08000e21 	.word	0x08000e21
 8000e14:	08000e31 	.word	0x08000e31
 8000e18:	08000e41 	.word	0x08000e41
 8000e1c:	08000e51 	.word	0x08000e51
	{
		case 0: //Row 0
			LCD_Write(0,0x80+0x00+y);
 8000e20:	79bb      	ldrb	r3, [r7, #6]
 8000e22:	3b80      	subs	r3, #128	@ 0x80
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	4619      	mov	r1, r3
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f7ff ff19 	bl	8000c60 <LCD_Write>
			break;
 8000e2e:	e018      	b.n	8000e62 <LCD_Puts+0x6e>
		case 1: //Row 1
			LCD_Write(0,0x80+0x40+y);
 8000e30:	79bb      	ldrb	r3, [r7, #6]
 8000e32:	3b40      	subs	r3, #64	@ 0x40
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	4619      	mov	r1, r3
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f7ff ff11 	bl	8000c60 <LCD_Write>
			break;
 8000e3e:	e010      	b.n	8000e62 <LCD_Puts+0x6e>
		case 2: //Row 2
			LCD_Write(0,0x80+0x10+y);
 8000e40:	79bb      	ldrb	r3, [r7, #6]
 8000e42:	3b70      	subs	r3, #112	@ 0x70
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	4619      	mov	r1, r3
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f7ff ff09 	bl	8000c60 <LCD_Write>
			break;
 8000e4e:	e008      	b.n	8000e62 <LCD_Puts+0x6e>
		case 3: //Row 3
			LCD_Write(0,0x80+0x50+y);
 8000e50:	79bb      	ldrb	r3, [r7, #6]
 8000e52:	3b30      	subs	r3, #48	@ 0x30
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	4619      	mov	r1, r3
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f7ff ff01 	bl	8000c60 <LCD_Write>
			break;
 8000e5e:	bf00      	nop
 8000e60:	e00b      	b.n	8000e7a <LCD_Puts+0x86>
			LCD_Write(0,0x80+0x54+y);
			break;
	}
	#endif
	
	while(*string)
 8000e62:	e00a      	b.n	8000e7a <LCD_Puts+0x86>
	{
		LCD_Write(1,*string);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	f993 3000 	ldrsb.w	r3, [r3]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	2001      	movs	r0, #1
 8000e70:	f7ff fef6 	bl	8000c60 <LCD_Write>
		string++;
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	3301      	adds	r3, #1
 8000e78:	603b      	str	r3, [r7, #0]
	while(*string)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	f993 3000 	ldrsb.w	r3, [r3]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d1ef      	bne.n	8000e64 <LCD_Puts+0x70>
	}
}
 8000e84:	bf00      	nop
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop

08000e90 <LCD_Clear>:
    // Use lcd_puts to write the spaces to the specified position
    LCD_Puts(row, col, (int8_t *)spaces);
}

void LCD_Clear(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	LCD_Write(0,0x01);
 8000e94:	2101      	movs	r1, #1
 8000e96:	2000      	movs	r0, #0
 8000e98:	f7ff fee2 	bl	8000c60 <LCD_Write>
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <derivative>:

static void MX_GPIO_Init(void);

/* USER CODE BEGIN PFP */

double derivative(enum FunctionType fun, double x, double n) {
 8000ea0:	b5b0      	push	{r4, r5, r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4601      	mov	r1, r0
 8000ea8:	e9c7 2300 	strd	r2, r3, [r7]
 8000eac:	460b      	mov	r3, r1
 8000eae:	73fb      	strb	r3, [r7, #15]
    double h = sqrt(n);
 8000eb0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000eb4:	f001 fd4a 	bl	800294c <sqrt>
 8000eb8:	e9c7 0104 	strd	r0, r1, [r7, #16]
    if (fun == sine) {
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d132      	bne.n	8000f28 <derivative+0x88>
        return (sin(x + h) - sin(x - h)) / (2.0 * h);
 8000ec2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ec6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000eca:	f7ff f94f 	bl	800016c <__adddf3>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f001 fda3 	bl	8002a20 <sin>
 8000eda:	4604      	mov	r4, r0
 8000edc:	460d      	mov	r5, r1
 8000ede:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ee2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ee6:	f7ff f93f 	bl	8000168 <__aeabi_dsub>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	4610      	mov	r0, r2
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f001 fd95 	bl	8002a20 <sin>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	460b      	mov	r3, r1
 8000efa:	4620      	mov	r0, r4
 8000efc:	4629      	mov	r1, r5
 8000efe:	f7ff f933 	bl	8000168 <__aeabi_dsub>
 8000f02:	4602      	mov	r2, r0
 8000f04:	460b      	mov	r3, r1
 8000f06:	4614      	mov	r4, r2
 8000f08:	461d      	mov	r5, r3
 8000f0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f0e:	4602      	mov	r2, r0
 8000f10:	460b      	mov	r3, r1
 8000f12:	f7ff f92b 	bl	800016c <__adddf3>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4620      	mov	r0, r4
 8000f1c:	4629      	mov	r1, r5
 8000f1e:	f7ff fc05 	bl	800072c <__aeabi_ddiv>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	e039      	b.n	8000f9c <derivative+0xfc>
    } else if (fun == cosine) {
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d132      	bne.n	8000f94 <derivative+0xf4>
        return (cos(x + h) - cos(x - h)) / (2.0 * h);
 8000f2e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000f32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f36:	f7ff f919 	bl	800016c <__adddf3>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4610      	mov	r0, r2
 8000f40:	4619      	mov	r1, r3
 8000f42:	f001 fd27 	bl	8002994 <cos>
 8000f46:	4604      	mov	r4, r0
 8000f48:	460d      	mov	r5, r1
 8000f4a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000f4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f52:	f7ff f909 	bl	8000168 <__aeabi_dsub>
 8000f56:	4602      	mov	r2, r0
 8000f58:	460b      	mov	r3, r1
 8000f5a:	4610      	mov	r0, r2
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f001 fd19 	bl	8002994 <cos>
 8000f62:	4602      	mov	r2, r0
 8000f64:	460b      	mov	r3, r1
 8000f66:	4620      	mov	r0, r4
 8000f68:	4629      	mov	r1, r5
 8000f6a:	f7ff f8fd 	bl	8000168 <__aeabi_dsub>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	460b      	mov	r3, r1
 8000f72:	4614      	mov	r4, r2
 8000f74:	461d      	mov	r5, r3
 8000f76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	f7ff f8f5 	bl	800016c <__adddf3>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4620      	mov	r0, r4
 8000f88:	4629      	mov	r1, r5
 8000f8a:	f7ff fbcf 	bl	800072c <__aeabi_ddiv>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	e003      	b.n	8000f9c <derivative+0xfc>
    } else {
        return 0;
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	f04f 0300 	mov.w	r3, #0
    }
}
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000fa8 <trapezoidalIntegral>:

double trapezoidalIntegral(enum FunctionType fun, double a, double b, double n) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08e      	sub	sp, #56	@ 0x38
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4601      	mov	r1, r0
 8000fb0:	e9c7 2300 	strd	r2, r3, [r7]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	73fb      	strb	r3, [r7, #15]
    double h = (b - a) / n;
 8000fb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fbc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8000fc0:	f7ff f8d2 	bl	8000168 <__aeabi_dsub>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4610      	mov	r0, r2
 8000fca:	4619      	mov	r1, r3
 8000fcc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000fd0:	f7ff fbac 	bl	800072c <__aeabi_ddiv>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double integral = 0.0;
 8000fdc:	f04f 0200 	mov.w	r2, #0
 8000fe0:	f04f 0300 	mov.w	r3, #0
 8000fe4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    for (int i = 0; i <= n; ++i) {
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fec:	e056      	b.n	800109c <trapezoidalIntegral+0xf4>
        double x = a + i * h;
 8000fee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000ff0:	f7ff fa08 	bl	8000404 <__aeabi_i2d>
 8000ff4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000ff8:	f7ff fa6e 	bl	80004d8 <__aeabi_dmul>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001004:	f7ff f8b2 	bl	800016c <__adddf3>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	e9c7 2306 	strd	r2, r3, [r7, #24]
        double weight = (i == 0 || i == n) ? 0.5 : 1.0;
 8001010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001012:	2b00      	cmp	r3, #0
 8001014:	d00b      	beq.n	800102e <trapezoidalIntegral+0x86>
 8001016:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001018:	f7ff f9f4 	bl	8000404 <__aeabi_i2d>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001024:	f7ff fcc0 	bl	80009a8 <__aeabi_dcmpeq>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <trapezoidalIntegral+0x8e>
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	4b29      	ldr	r3, [pc, #164]	@ (80010d8 <trapezoidalIntegral+0x130>)
 8001034:	e002      	b.n	800103c <trapezoidalIntegral+0x94>
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	4b28      	ldr	r3, [pc, #160]	@ (80010dc <trapezoidalIntegral+0x134>)
 800103c:	e9c7 2304 	strd	r2, r3, [r7, #16]
        if (fun == sine) {
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d112      	bne.n	800106c <trapezoidalIntegral+0xc4>
            integral += weight * sin(x);
 8001046:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800104a:	f001 fce9 	bl	8002a20 <sin>
 800104e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001052:	f7ff fa41 	bl	80004d8 <__aeabi_dmul>
 8001056:	4602      	mov	r2, r0
 8001058:	460b      	mov	r3, r1
 800105a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800105e:	f7ff f885 	bl	800016c <__adddf3>
 8001062:	4602      	mov	r2, r0
 8001064:	460b      	mov	r3, r1
 8001066:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 800106a:	e014      	b.n	8001096 <trapezoidalIntegral+0xee>
        } else if (fun == cosine) {
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d111      	bne.n	8001096 <trapezoidalIntegral+0xee>
            integral += weight * cos(x);
 8001072:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001076:	f001 fc8d 	bl	8002994 <cos>
 800107a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800107e:	f7ff fa2b 	bl	80004d8 <__aeabi_dmul>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800108a:	f7ff f86f 	bl	800016c <__adddf3>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    for (int i = 0; i <= n; ++i) {
 8001096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001098:	3301      	adds	r3, #1
 800109a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800109c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800109e:	f7ff f9b1 	bl	8000404 <__aeabi_i2d>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80010aa:	f7ff fc9b 	bl	80009e4 <__aeabi_dcmpge>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d19c      	bne.n	8000fee <trapezoidalIntegral+0x46>
        }
    }
    integral *= h;
 80010b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80010b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80010bc:	f7ff fa0c 	bl	80004d8 <__aeabi_dmul>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    return integral;
 80010c8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
}
 80010cc:	4610      	mov	r0, r2
 80010ce:	4619      	mov	r1, r3
 80010d0:	3738      	adds	r7, #56	@ 0x38
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	3fe00000 	.word	0x3fe00000
 80010dc:	3ff00000 	.word	0x3ff00000

080010e0 <printToScreen>:

void printToScreen(const char *message, enum Alignment alignment) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	70fb      	strb	r3, [r7, #3]
    int columnCount = 16;
 80010ec:	2310      	movs	r3, #16
 80010ee:	60fb      	str	r3, [r7, #12]
    int messageSize = (int) strlen(message);
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f7ff f82d 	bl	8000150 <strlen>
 80010f6:	4603      	mov	r3, r0
 80010f8:	60bb      	str	r3, [r7, #8]
    switch (alignment) {
 80010fa:	78fb      	ldrb	r3, [r7, #3]
 80010fc:	2b05      	cmp	r3, #5
 80010fe:	d84d      	bhi.n	800119c <printToScreen+0xbc>
 8001100:	a201      	add	r2, pc, #4	@ (adr r2, 8001108 <printToScreen+0x28>)
 8001102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001106:	bf00      	nop
 8001108:	0800112d 	.word	0x0800112d
 800110c:	08001121 	.word	0x08001121
 8001110:	08001147 	.word	0x08001147
 8001114:	0800116b 	.word	0x0800116b
 8001118:	0800115f 	.word	0x0800115f
 800111c:	08001185 	.word	0x08001185
        case (topStart):
            LCD_Puts(0, 0, (int8_t *) message);
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	2100      	movs	r1, #0
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff fe65 	bl	8000df4 <LCD_Puts>
            break;
 800112a:	e038      	b.n	800119e <printToScreen+0xbe>
        case (topCenter):
            LCD_Puts(0, ((columnCount - messageSize) / 2), (int8_t *) message);
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	0fda      	lsrs	r2, r3, #31
 8001134:	4413      	add	r3, r2
 8001136:	105b      	asrs	r3, r3, #1
 8001138:	b2db      	uxtb	r3, r3
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	4619      	mov	r1, r3
 800113e:	2000      	movs	r0, #0
 8001140:	f7ff fe58 	bl	8000df4 <LCD_Puts>
            break;
 8001144:	e02b      	b.n	800119e <printToScreen+0xbe>
        case (topEnd):
            LCD_Puts(0, ((columnCount - messageSize)), (int8_t *) message);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	b2da      	uxtb	r2, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	4619      	mov	r1, r3
 8001156:	2000      	movs	r0, #0
 8001158:	f7ff fe4c 	bl	8000df4 <LCD_Puts>
            break;
 800115c:	e01f      	b.n	800119e <printToScreen+0xbe>
        case (bottomStart):
            LCD_Puts(1, 0, (int8_t *) message);
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	2100      	movs	r1, #0
 8001162:	2001      	movs	r0, #1
 8001164:	f7ff fe46 	bl	8000df4 <LCD_Puts>
            break;
 8001168:	e019      	b.n	800119e <printToScreen+0xbe>
        case (bottomCenter):
            LCD_Puts(1, ((columnCount - messageSize) / 2), (int8_t *) message);
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	0fda      	lsrs	r2, r3, #31
 8001172:	4413      	add	r3, r2
 8001174:	105b      	asrs	r3, r3, #1
 8001176:	b2db      	uxtb	r3, r3
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	4619      	mov	r1, r3
 800117c:	2001      	movs	r0, #1
 800117e:	f7ff fe39 	bl	8000df4 <LCD_Puts>
            break;
 8001182:	e00c      	b.n	800119e <printToScreen+0xbe>
        case (bottomEnd):
            LCD_Puts(1, ((columnCount - messageSize)), (int8_t *) message);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	b2da      	uxtb	r2, r3
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	b2db      	uxtb	r3, r3
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	b2db      	uxtb	r3, r3
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	4619      	mov	r1, r3
 8001194:	2001      	movs	r0, #1
 8001196:	f7ff fe2d 	bl	8000df4 <LCD_Puts>
            break;
 800119a:	e000      	b.n	800119e <printToScreen+0xbe>
        default:
            break;
 800119c:	bf00      	nop
    }

}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop

080011a8 <selectFunction>:

enum FunctionType selectFunction(bool *exit) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
    printToScreen("Select", topCenter);
 80011b0:	2100      	movs	r1, #0
 80011b2:	482a      	ldr	r0, [pc, #168]	@ (800125c <selectFunction+0xb4>)
 80011b4:	f7ff ff94 	bl	80010e0 <printToScreen>
    printToScreen("Sin(x)", bottomStart);
 80011b8:	2104      	movs	r1, #4
 80011ba:	4829      	ldr	r0, [pc, #164]	@ (8001260 <selectFunction+0xb8>)
 80011bc:	f7ff ff90 	bl	80010e0 <printToScreen>
    printToScreen("Cos(x)", bottomEnd);
 80011c0:	2105      	movs	r1, #5
 80011c2:	4828      	ldr	r0, [pc, #160]	@ (8001264 <selectFunction+0xbc>)
 80011c4:	f7ff ff8c 	bl	80010e0 <printToScreen>
    bool configured = false;
 80011c8:	2300      	movs	r3, #0
 80011ca:	73fb      	strb	r3, [r7, #15]
    enum FunctionType choices[] = {sine, cosine};
 80011cc:	2300      	movs	r3, #0
 80011ce:	733b      	strb	r3, [r7, #12]
 80011d0:	2301      	movs	r3, #1
 80011d2:	737b      	strb	r3, [r7, #13]
    enum FunctionType selected = choices[0];
 80011d4:	7b3b      	ldrb	r3, [r7, #12]
 80011d6:	73bb      	strb	r3, [r7, #14]
    while (!configured) {
 80011d8:	e035      	b.n	8001246 <selectFunction+0x9e>
        // settings
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 80011da:	2120      	movs	r1, #32
 80011dc:	4822      	ldr	r0, [pc, #136]	@ (8001268 <selectFunction+0xc0>)
 80011de:	f000 ffa7 	bl	8002130 <HAL_GPIO_ReadPin>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d103      	bne.n	80011f0 <selectFunction+0x48>
            *exit = true;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2201      	movs	r2, #1
 80011ec:	701a      	strb	r2, [r3, #0]
            break;
 80011ee:	e030      	b.n	8001252 <selectFunction+0xaa>
        }
        // inc
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 0) {
 80011f0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011f4:	481d      	ldr	r0, [pc, #116]	@ (800126c <selectFunction+0xc4>)
 80011f6:	f000 ff9b 	bl	8002130 <HAL_GPIO_ReadPin>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d107      	bne.n	8001210 <selectFunction+0x68>
            LCD_Clear();
 8001200:	f7ff fe46 	bl	8000e90 <LCD_Clear>
            selected = choices[1];
 8001204:	7b7b      	ldrb	r3, [r7, #13]
 8001206:	73bb      	strb	r3, [r7, #14]
            printToScreen("cos(x)", topStart);
 8001208:	2101      	movs	r1, #1
 800120a:	4819      	ldr	r0, [pc, #100]	@ (8001270 <selectFunction+0xc8>)
 800120c:	f7ff ff68 	bl	80010e0 <printToScreen>
        }
        // dec
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0) {
 8001210:	2108      	movs	r1, #8
 8001212:	4815      	ldr	r0, [pc, #84]	@ (8001268 <selectFunction+0xc0>)
 8001214:	f000 ff8c 	bl	8002130 <HAL_GPIO_ReadPin>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d107      	bne.n	800122e <selectFunction+0x86>
            LCD_Clear();
 800121e:	f7ff fe37 	bl	8000e90 <LCD_Clear>
            selected = choices[0];
 8001222:	7b3b      	ldrb	r3, [r7, #12]
 8001224:	73bb      	strb	r3, [r7, #14]
            printToScreen("sin(x)", topStart);
 8001226:	2101      	movs	r1, #1
 8001228:	4812      	ldr	r0, [pc, #72]	@ (8001274 <selectFunction+0xcc>)
 800122a:	f7ff ff59 	bl	80010e0 <printToScreen>
        }
        // ok
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0) {
 800122e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001232:	480d      	ldr	r0, [pc, #52]	@ (8001268 <selectFunction+0xc0>)
 8001234:	f000 ff7c 	bl	8002130 <HAL_GPIO_ReadPin>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d103      	bne.n	8001246 <selectFunction+0x9e>
            LCD_Clear();
 800123e:	f7ff fe27 	bl	8000e90 <LCD_Clear>
            configured = true;
 8001242:	2301      	movs	r3, #1
 8001244:	73fb      	strb	r3, [r7, #15]
    while (!configured) {
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	f083 0301 	eor.w	r3, r3, #1
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1c3      	bne.n	80011da <selectFunction+0x32>
        }
    }
    return selected;
 8001252:	7bbb      	ldrb	r3, [r7, #14]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	08008248 	.word	0x08008248
 8001260:	08008250 	.word	0x08008250
 8001264:	08008258 	.word	0x08008258
 8001268:	40010c00 	.word	0x40010c00
 800126c:	40010800 	.word	0x40010800
 8001270:	08008260 	.word	0x08008260
 8001274:	08008268 	.word	0x08008268

08001278 <selectOperation>:

enum OperationType selectOperation(bool *exit) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
    printToScreen("Select", topCenter);
 8001280:	2100      	movs	r1, #0
 8001282:	482a      	ldr	r0, [pc, #168]	@ (800132c <selectOperation+0xb4>)
 8001284:	f7ff ff2c 	bl	80010e0 <printToScreen>
    printToScreen("Diff", bottomStart);
 8001288:	2104      	movs	r1, #4
 800128a:	4829      	ldr	r0, [pc, #164]	@ (8001330 <selectOperation+0xb8>)
 800128c:	f7ff ff28 	bl	80010e0 <printToScreen>
    printToScreen("Integ", bottomEnd);
 8001290:	2105      	movs	r1, #5
 8001292:	4828      	ldr	r0, [pc, #160]	@ (8001334 <selectOperation+0xbc>)
 8001294:	f7ff ff24 	bl	80010e0 <printToScreen>
    bool configured = false;
 8001298:	2300      	movs	r3, #0
 800129a:	73fb      	strb	r3, [r7, #15]
    enum OperationType choices[] = {derivation, integration};
 800129c:	2301      	movs	r3, #1
 800129e:	733b      	strb	r3, [r7, #12]
 80012a0:	2300      	movs	r3, #0
 80012a2:	737b      	strb	r3, [r7, #13]
    enum OperationType selected = choices[0];
 80012a4:	7b3b      	ldrb	r3, [r7, #12]
 80012a6:	73bb      	strb	r3, [r7, #14]
    while (!configured) {
 80012a8:	e033      	b.n	8001312 <selectOperation+0x9a>
        // settings
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 80012aa:	2120      	movs	r1, #32
 80012ac:	4822      	ldr	r0, [pc, #136]	@ (8001338 <selectOperation+0xc0>)
 80012ae:	f000 ff3f 	bl	8002130 <HAL_GPIO_ReadPin>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d103      	bne.n	80012c0 <selectOperation+0x48>
            *exit = true;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
            break;
 80012be:	e02e      	b.n	800131e <selectOperation+0xa6>
        }
        // inc
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 0) {
 80012c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012c4:	481d      	ldr	r0, [pc, #116]	@ (800133c <selectOperation+0xc4>)
 80012c6:	f000 ff33 	bl	8002130 <HAL_GPIO_ReadPin>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d107      	bne.n	80012e0 <selectOperation+0x68>
            LCD_Clear();
 80012d0:	f7ff fdde 	bl	8000e90 <LCD_Clear>
            selected = choices[1];
 80012d4:	7b7b      	ldrb	r3, [r7, #13]
 80012d6:	73bb      	strb	r3, [r7, #14]
            printToScreen("Integ", topStart);
 80012d8:	2101      	movs	r1, #1
 80012da:	4816      	ldr	r0, [pc, #88]	@ (8001334 <selectOperation+0xbc>)
 80012dc:	f7ff ff00 	bl	80010e0 <printToScreen>
        }
        // dec
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0) {
 80012e0:	2108      	movs	r1, #8
 80012e2:	4815      	ldr	r0, [pc, #84]	@ (8001338 <selectOperation+0xc0>)
 80012e4:	f000 ff24 	bl	8002130 <HAL_GPIO_ReadPin>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d107      	bne.n	80012fe <selectOperation+0x86>
            LCD_Clear();
 80012ee:	f7ff fdcf 	bl	8000e90 <LCD_Clear>
            selected = choices[0];
 80012f2:	7b3b      	ldrb	r3, [r7, #12]
 80012f4:	73bb      	strb	r3, [r7, #14]
            printToScreen("Diff", topStart);
 80012f6:	2101      	movs	r1, #1
 80012f8:	480d      	ldr	r0, [pc, #52]	@ (8001330 <selectOperation+0xb8>)
 80012fa:	f7ff fef1 	bl	80010e0 <printToScreen>
        }
        // ok
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0) {
 80012fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001302:	480d      	ldr	r0, [pc, #52]	@ (8001338 <selectOperation+0xc0>)
 8001304:	f000 ff14 	bl	8002130 <HAL_GPIO_ReadPin>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <selectOperation+0x9a>
            configured = true;
 800130e:	2301      	movs	r3, #1
 8001310:	73fb      	strb	r3, [r7, #15]
    while (!configured) {
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	f083 0301 	eor.w	r3, r3, #1
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1c5      	bne.n	80012aa <selectOperation+0x32>
        }
    }
    LCD_Clear();
 800131e:	f7ff fdb7 	bl	8000e90 <LCD_Clear>
    return selected;
 8001322:	7bbb      	ldrb	r3, [r7, #14]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	08008248 	.word	0x08008248
 8001330:	08008270 	.word	0x08008270
 8001334:	08008278 	.word	0x08008278
 8001338:	40010c00 	.word	0x40010c00
 800133c:	40010800 	.word	0x40010800

08001340 <selectPoints>:

void selectPoints(enum OperationType operationType, bool *exit, double *points) {
 8001340:	b590      	push	{r4, r7, lr}
 8001342:	b08b      	sub	sp, #44	@ 0x2c
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
 800134c:	73fb      	strb	r3, [r7, #15]
    char *pointsStr[2] = {"", ""};
 800134e:	4a74      	ldr	r2, [pc, #464]	@ (8001520 <selectPoints+0x1e0>)
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001358:	e883 0003 	stmia.w	r3, {r0, r1}
    char *x1Str = "X1=";
 800135c:	4b71      	ldr	r3, [pc, #452]	@ (8001524 <selectPoints+0x1e4>)
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
    char *x2Str = "X2=";
 8001360:	4b71      	ldr	r3, [pc, #452]	@ (8001528 <selectPoints+0x1e8>)
 8001362:	623b      	str	r3, [r7, #32]
    char *xStr = "X=";
 8001364:	4b71      	ldr	r3, [pc, #452]	@ (800152c <selectPoints+0x1ec>)
 8001366:	61fb      	str	r3, [r7, #28]
    bool configured[2] = {false, false};
 8001368:	2300      	movs	r3, #0
 800136a:	743b      	strb	r3, [r7, #16]
 800136c:	2300      	movs	r3, #0
 800136e:	747b      	strb	r3, [r7, #17]
    LCD_Clear();
 8001370:	f7ff fd8e 	bl	8000e90 <LCD_Clear>
    while (!configured[0] || !configured[1]) {
 8001374:	e0c0      	b.n	80014f8 <selectPoints+0x1b8>

        printToScreen("Select points:", topCenter);
 8001376:	2100      	movs	r1, #0
 8001378:	486d      	ldr	r0, [pc, #436]	@ (8001530 <selectPoints+0x1f0>)
 800137a:	f7ff feb1 	bl	80010e0 <printToScreen>
        if (!configured[0]) {
 800137e:	7c3b      	ldrb	r3, [r7, #16]
 8001380:	f083 0301 	eor.w	r3, r3, #1
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b00      	cmp	r3, #0
 8001388:	d01d      	beq.n	80013c6 <selectPoints+0x86>
            // first point
            if (operationType == derivation) {
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d101      	bne.n	8001394 <selectPoints+0x54>
                configured[1] = true;
 8001390:	2301      	movs	r3, #1
 8001392:	747b      	strb	r3, [r7, #17]
            }
            sprintf(pointsStr[0], "%.2f", points[0]);
 8001394:	6978      	ldr	r0, [r7, #20]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139c:	4965      	ldr	r1, [pc, #404]	@ (8001534 <selectPoints+0x1f4>)
 800139e:	f003 fb19 	bl	80049d4 <siprintf>
            if (operationType == derivation) {
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d104      	bne.n	80013b2 <selectPoints+0x72>
                printToScreen(xStr, bottomStart);
 80013a8:	2104      	movs	r1, #4
 80013aa:	69f8      	ldr	r0, [r7, #28]
 80013ac:	f7ff fe98 	bl	80010e0 <printToScreen>
 80013b0:	e003      	b.n	80013ba <selectPoints+0x7a>
            } else {
                printToScreen(x1Str, bottomStart);
 80013b2:	2104      	movs	r1, #4
 80013b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b6:	f7ff fe93 	bl	80010e0 <printToScreen>
            }

            printToScreen(pointsStr[0], bottomEnd);
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	2105      	movs	r1, #5
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fe8e 	bl	80010e0 <printToScreen>
 80013c4:	e016      	b.n	80013f4 <selectPoints+0xb4>

        } else if (!configured[1]) {
 80013c6:	7c7b      	ldrb	r3, [r7, #17]
 80013c8:	f083 0301 	eor.w	r3, r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d010      	beq.n	80013f4 <selectPoints+0xb4>
            // second point
            sprintf(pointsStr[1], "%.2f", points[1]);
 80013d2:	69b8      	ldr	r0, [r7, #24]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3308      	adds	r3, #8
 80013d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013dc:	4955      	ldr	r1, [pc, #340]	@ (8001534 <selectPoints+0x1f4>)
 80013de:	f003 faf9 	bl	80049d4 <siprintf>
            printToScreen(x2Str, bottomStart);
 80013e2:	2104      	movs	r1, #4
 80013e4:	6a38      	ldr	r0, [r7, #32]
 80013e6:	f7ff fe7b 	bl	80010e0 <printToScreen>
            printToScreen(pointsStr[1], bottomEnd);
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	2105      	movs	r1, #5
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fe76 	bl	80010e0 <printToScreen>
        }
        // settings
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 80013f4:	2120      	movs	r1, #32
 80013f6:	4850      	ldr	r0, [pc, #320]	@ (8001538 <selectPoints+0x1f8>)
 80013f8:	f000 fe9a 	bl	8002130 <HAL_GPIO_ReadPin>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d103      	bne.n	800140a <selectPoints+0xca>
            *exit = true;
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	2201      	movs	r2, #1
 8001406:	701a      	strb	r2, [r3, #0]
            break;
 8001408:	e084      	b.n	8001514 <selectPoints+0x1d4>
        }
        // ok
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0) {
 800140a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800140e:	484a      	ldr	r0, [pc, #296]	@ (8001538 <selectPoints+0x1f8>)
 8001410:	f000 fe8e 	bl	8002130 <HAL_GPIO_ReadPin>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d10c      	bne.n	8001434 <selectPoints+0xf4>
            if (!configured[0]) {
 800141a:	7c3b      	ldrb	r3, [r7, #16]
 800141c:	f083 0301 	eor.w	r3, r3, #1
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2b00      	cmp	r3, #0
 8001424:	d004      	beq.n	8001430 <selectPoints+0xf0>
                configured[0] = true;
 8001426:	2301      	movs	r3, #1
 8001428:	743b      	strb	r3, [r7, #16]
                LCD_Clear();
 800142a:	f7ff fd31 	bl	8000e90 <LCD_Clear>
 800142e:	e001      	b.n	8001434 <selectPoints+0xf4>
            } else {
                configured[1] = true;
 8001430:	2301      	movs	r3, #1
 8001432:	747b      	strb	r3, [r7, #17]
            }
        }
        if (!configured[0]) {
 8001434:	7c3b      	ldrb	r3, [r7, #16]
 8001436:	f083 0301 	eor.w	r3, r3, #1
 800143a:	b2db      	uxtb	r3, r3
 800143c:	2b00      	cmp	r3, #0
 800143e:	d029      	beq.n	8001494 <selectPoints+0x154>
            // point x1
            // inc
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 0) {
 8001440:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001444:	483d      	ldr	r0, [pc, #244]	@ (800153c <selectPoints+0x1fc>)
 8001446:	f000 fe73 	bl	8002130 <HAL_GPIO_ReadPin>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d10c      	bne.n	800146a <selectPoints+0x12a>
                points[0] += .5f;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001456:	f04f 0200 	mov.w	r2, #0
 800145a:	4b39      	ldr	r3, [pc, #228]	@ (8001540 <selectPoints+0x200>)
 800145c:	f7fe fe86 	bl	800016c <__adddf3>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	e9c1 2300 	strd	r2, r3, [r1]
            }
            // dec
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0) {
 800146a:	2108      	movs	r1, #8
 800146c:	4832      	ldr	r0, [pc, #200]	@ (8001538 <selectPoints+0x1f8>)
 800146e:	f000 fe5f 	bl	8002130 <HAL_GPIO_ReadPin>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d13c      	bne.n	80014f2 <selectPoints+0x1b2>
                points[0] -= .5f;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	4b2f      	ldr	r3, [pc, #188]	@ (8001540 <selectPoints+0x200>)
 8001484:	f7fe fe70 	bl	8000168 <__aeabi_dsub>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	e9c1 2300 	strd	r2, r3, [r1]
 8001492:	e02e      	b.n	80014f2 <selectPoints+0x1b2>
            }
        } else {
            // point x2
            // inc
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 0) {
 8001494:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001498:	4828      	ldr	r0, [pc, #160]	@ (800153c <selectPoints+0x1fc>)
 800149a:	f000 fe49 	bl	8002130 <HAL_GPIO_ReadPin>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d10f      	bne.n	80014c4 <selectPoints+0x184>
                points[1] += .5f;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3308      	adds	r3, #8
 80014a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f103 0408 	add.w	r4, r3, #8
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	4b22      	ldr	r3, [pc, #136]	@ (8001540 <selectPoints+0x200>)
 80014b8:	f7fe fe58 	bl	800016c <__adddf3>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	e9c4 2300 	strd	r2, r3, [r4]
            }
            // dec
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0) {
 80014c4:	2108      	movs	r1, #8
 80014c6:	481c      	ldr	r0, [pc, #112]	@ (8001538 <selectPoints+0x1f8>)
 80014c8:	f000 fe32 	bl	8002130 <HAL_GPIO_ReadPin>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d10f      	bne.n	80014f2 <selectPoints+0x1b2>
                points[1] -= .5f;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	3308      	adds	r3, #8
 80014d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f103 0408 	add.w	r4, r3, #8
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <selectPoints+0x200>)
 80014e6:	f7fe fe3f 	bl	8000168 <__aeabi_dsub>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	e9c4 2300 	strd	r2, r3, [r4]
            }
        }
        HAL_Delay(100);
 80014f2:	2064      	movs	r0, #100	@ 0x64
 80014f4:	f000 fb90 	bl	8001c18 <HAL_Delay>
    while (!configured[0] || !configured[1]) {
 80014f8:	7c3b      	ldrb	r3, [r7, #16]
 80014fa:	f083 0301 	eor.w	r3, r3, #1
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	f47f af38 	bne.w	8001376 <selectPoints+0x36>
 8001506:	7c7b      	ldrb	r3, [r7, #17]
 8001508:	f083 0301 	eor.w	r3, r3, #1
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b00      	cmp	r3, #0
 8001510:	f47f af31 	bne.w	8001376 <selectPoints+0x36>
    }
    LCD_Clear();
 8001514:	f7ff fcbc 	bl	8000e90 <LCD_Clear>
}
 8001518:	bf00      	nop
 800151a:	372c      	adds	r7, #44	@ 0x2c
 800151c:	46bd      	mov	sp, r7
 800151e:	bd90      	pop	{r4, r7, pc}
 8001520:	080082a8 	.word	0x080082a8
 8001524:	08008280 	.word	0x08008280
 8001528:	08008284 	.word	0x08008284
 800152c:	08008288 	.word	0x08008288
 8001530:	0800828c 	.word	0x0800828c
 8001534:	0800829c 	.word	0x0800829c
 8001538:	40010c00 	.word	0x40010c00
 800153c:	40010800 	.word	0x40010800
 8001540:	3fe00000 	.word	0x3fe00000

08001544 <printResult>:

void printResult(enum OperationType operationType, double result) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	@ 0x28
 8001548:	af00      	add	r7, sp, #0
 800154a:	4601      	mov	r1, r0
 800154c:	e9c7 2300 	strd	r2, r3, [r7]
 8001550:	460b      	mov	r3, r1
 8001552:	73fb      	strb	r3, [r7, #15]
    char str[20] = {};
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	f107 0318 	add.w	r3, r7, #24
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
    sprintf(str, "%.4f", result);
 8001566:	f107 0014 	add.w	r0, r7, #20
 800156a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800156e:	490c      	ldr	r1, [pc, #48]	@ (80015a0 <printResult+0x5c>)
 8001570:	f003 fa30 	bl	80049d4 <siprintf>
    if (operationType == derivation) {
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d104      	bne.n	8001584 <printResult+0x40>
        printToScreen("Diff-Result:", topCenter);
 800157a:	2100      	movs	r1, #0
 800157c:	4809      	ldr	r0, [pc, #36]	@ (80015a4 <printResult+0x60>)
 800157e:	f7ff fdaf 	bl	80010e0 <printToScreen>
 8001582:	e003      	b.n	800158c <printResult+0x48>
    } else {
        printToScreen("Integ-Result:", topCenter);
 8001584:	2100      	movs	r1, #0
 8001586:	4808      	ldr	r0, [pc, #32]	@ (80015a8 <printResult+0x64>)
 8001588:	f7ff fdaa 	bl	80010e0 <printToScreen>
    }
    printToScreen(str, bottomStart);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	2104      	movs	r1, #4
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fda4 	bl	80010e0 <printToScreen>
}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	@ 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	080082b0 	.word	0x080082b0
 80015a4:	080082b8 	.word	0x080082b8
 80015a8:	080082c8 	.word	0x080082c8

080015ac <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 80015ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ae:	b091      	sub	sp, #68	@ 0x44
 80015b0:	af04      	add	r7, sp, #16
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80015b2:	f000 facf 	bl	8001b54 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80015b6:	f000 f8bb 	bl	8001730 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80015ba:	f000 f8fd 	bl	80017b8 <MX_GPIO_Init>
    /* USER CODE BEGIN 2 */

    LCD_Init(); // initialize the lcd screen
 80015be:	f7ff fb09 	bl	8000bd4 <LCD_Init>
    LCD_Puts(0, 2, (int8_t *) "Welcome");
 80015c2:	4a57      	ldr	r2, [pc, #348]	@ (8001720 <main+0x174>)
 80015c4:	2102      	movs	r1, #2
 80015c6:	2000      	movs	r0, #0
 80015c8:	f7ff fc14 	bl	8000df4 <LCD_Puts>
    //  HAL_Delay(1000);
    LCD_Puts(1, 2, (int8_t *) "PLease Wait");
 80015cc:	4a55      	ldr	r2, [pc, #340]	@ (8001724 <main+0x178>)
 80015ce:	2102      	movs	r1, #2
 80015d0:	2001      	movs	r0, #1
 80015d2:	f7ff fc0f 	bl	8000df4 <LCD_Puts>
    /* USER CODE BEGIN WHILE */
    while (1) {


        //  HAL_Delay(2000);
        LCD_Clear();
 80015d6:	f7ff fc5b 	bl	8000e90 <LCD_Clear>
        bool exit = false;
 80015da:	2300      	movs	r3, #0
 80015dc:	75fb      	strb	r3, [r7, #23]

        while (!exit) {
 80015de:	e08f      	b.n	8001700 <main+0x154>

            // Setting pressed
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 80015e0:	2120      	movs	r1, #32
 80015e2:	4851      	ldr	r0, [pc, #324]	@ (8001728 <main+0x17c>)
 80015e4:	f000 fda4 	bl	8002130 <HAL_GPIO_ReadPin>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f000 8090 	beq.w	8001710 <main+0x164>
                break;
            }
            HAL_Delay(1000);
 80015f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015f4:	f000 fb10 	bl	8001c18 <HAL_Delay>
            enum FunctionType fn = selectFunction(&exit);
 80015f8:	f107 0317 	add.w	r3, r7, #23
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fdd3 	bl	80011a8 <selectFunction>
 8001602:	4603      	mov	r3, r0
 8001604:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (exit) {
 8001608:	7dfb      	ldrb	r3, [r7, #23]
 800160a:	2b00      	cmp	r3, #0
 800160c:	f040 8082 	bne.w	8001714 <main+0x168>
                break;
            }
            HAL_Delay(1000);
 8001610:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001614:	f000 fb00 	bl	8001c18 <HAL_Delay>
            enum OperationType op = selectOperation(&exit);
 8001618:	f107 0317 	add.w	r3, r7, #23
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff fe2b 	bl	8001278 <selectOperation>
 8001622:	4603      	mov	r3, r0
 8001624:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            if (exit) {
 8001628:	7dfb      	ldrb	r3, [r7, #23]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d174      	bne.n	8001718 <main+0x16c>
                break;
            }
            HAL_Delay(1000);
 800162e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001632:	f000 faf1 	bl	8001c18 <HAL_Delay>
            double points[2] = {.0f, .0f};
 8001636:	f04f 0200 	mov.w	r2, #0
 800163a:	f04f 0300 	mov.w	r3, #0
 800163e:	e9c7 2300 	strd	r2, r3, [r7]
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	e9c7 2302 	strd	r2, r3, [r7, #8]
            selectPoints(op, &exit, points);
 800164e:	463a      	mov	r2, r7
 8001650:	f107 0117 	add.w	r1, r7, #23
 8001654:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff fe71 	bl	8001340 <selectPoints>
            if (exit) {
 800165e:	7dfb      	ldrb	r3, [r7, #23]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d15b      	bne.n	800171c <main+0x170>
                break;
            }
            HAL_Delay(1000);
 8001664:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001668:	f000 fad6 	bl	8001c18 <HAL_Delay>
            double result = .0f;
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	f04f 0300 	mov.w	r3, #0
 8001674:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
            double n = DBL_EPSILON;
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <main+0x180>)
 800167e:	e9c7 2306 	strd	r2, r3, [r7, #24]
//            double n = 1e-17;
            if (op == derivation) {
 8001682:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001686:	2b01      	cmp	r3, #1
 8001688:	d10f      	bne.n	80016aa <main+0xfe>
                result = derivative(fn, points[0], n);
 800168a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800168e:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 8001692:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001696:	e9cd 2300 	strd	r2, r3, [sp]
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4620      	mov	r0, r4
 80016a0:	f7ff fbfe 	bl	8000ea0 <derivative>
 80016a4:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 80016a8:	e016      	b.n	80016d8 <main+0x12c>
            } else if (op == integration) {
 80016aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d112      	bne.n	80016d8 <main+0x12c>
                result = trapezoidalIntegral(fn, points[0], points[1], n);
 80016b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80016b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016ba:	f897 6027 	ldrb.w	r6, [r7, #39]	@ 0x27
 80016be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80016c6:	e9cd 2300 	strd	r2, r3, [sp]
 80016ca:	4622      	mov	r2, r4
 80016cc:	462b      	mov	r3, r5
 80016ce:	4630      	mov	r0, r6
 80016d0:	f7ff fc6a 	bl	8000fa8 <trapezoidalIntegral>
 80016d4:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
            }
            printResult(op, result);
 80016d8:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 80016dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80016e0:	4608      	mov	r0, r1
 80016e2:	f7ff ff2f 	bl	8001544 <printResult>
            HAL_Delay(1000);
 80016e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016ea:	f000 fa95 	bl	8001c18 <HAL_Delay>
            while (1) {
                if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 80016ee:	2120      	movs	r1, #32
 80016f0:	480d      	ldr	r0, [pc, #52]	@ (8001728 <main+0x17c>)
 80016f2:	f000 fd1d 	bl	8002130 <HAL_GPIO_ReadPin>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1f8      	bne.n	80016ee <main+0x142>
                    exit = true;
 80016fc:	2301      	movs	r3, #1
 80016fe:	75fb      	strb	r3, [r7, #23]
        while (!exit) {
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	f083 0301 	eor.w	r3, r3, #1
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b00      	cmp	r3, #0
 800170a:	f47f af69 	bne.w	80015e0 <main+0x34>
 800170e:	e762      	b.n	80015d6 <main+0x2a>
                break;
 8001710:	bf00      	nop
 8001712:	e760      	b.n	80015d6 <main+0x2a>
                break;
 8001714:	bf00      	nop
 8001716:	e75e      	b.n	80015d6 <main+0x2a>
                break;
 8001718:	bf00      	nop
 800171a:	e75c      	b.n	80015d6 <main+0x2a>
                break;
 800171c:	bf00      	nop
    while (1) {
 800171e:	e75a      	b.n	80015d6 <main+0x2a>
 8001720:	080082d8 	.word	0x080082d8
 8001724:	080082e0 	.word	0x080082e0
 8001728:	40010c00 	.word	0x40010c00
 800172c:	3cb00000 	.word	0x3cb00000

08001730 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b090      	sub	sp, #64	@ 0x40
 8001734:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001736:	f107 0318 	add.w	r3, r7, #24
 800173a:	2228      	movs	r2, #40	@ 0x28
 800173c:	2100      	movs	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f003 f9ab 	bl	8004a9a <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001744:	1d3b      	adds	r3, r7, #4
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
 8001750:	611a      	str	r2, [r3, #16]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001752:	2301      	movs	r3, #1
 8001754:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001756:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800175a:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800175c:	2300      	movs	r3, #0
 800175e:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001760:	2301      	movs	r3, #1
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001764:	2302      	movs	r3, #2
 8001766:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001768:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800176c:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800176e:	2300      	movs	r3, #0
 8001770:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001772:	f107 0318 	add.w	r3, r7, #24
 8001776:	4618      	mov	r0, r3
 8001778:	f000 fd0a 	bl	8002190 <HAL_RCC_OscConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <SystemClock_Config+0x56>
        Error_Handler();
 8001782:	f000 f895 	bl	80018b0 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001786:	230f      	movs	r3, #15
 8001788:	607b      	str	r3, [r7, #4]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800178a:	2302      	movs	r3, #2
 800178c:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800178e:	2380      	movs	r3, #128	@ 0x80
 8001790:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001792:	2300      	movs	r3, #0
 8001794:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	2100      	movs	r1, #0
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 ff78 	bl	8002694 <HAL_RCC_ClockConfig>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <SystemClock_Config+0x7e>
        Error_Handler();
 80017aa:	f000 f881 	bl	80018b0 <Error_Handler>
    }
}
 80017ae:	bf00      	nop
 80017b0:	3740      	adds	r7, #64	@ 0x40
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b088      	sub	sp, #32
 80017bc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017cc:	4b35      	ldr	r3, [pc, #212]	@ (80018a4 <MX_GPIO_Init+0xec>)
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	4a34      	ldr	r2, [pc, #208]	@ (80018a4 <MX_GPIO_Init+0xec>)
 80017d2:	f043 0320 	orr.w	r3, r3, #32
 80017d6:	6193      	str	r3, [r2, #24]
 80017d8:	4b32      	ldr	r3, [pc, #200]	@ (80018a4 <MX_GPIO_Init+0xec>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f003 0320 	and.w	r3, r3, #32
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e4:	4b2f      	ldr	r3, [pc, #188]	@ (80018a4 <MX_GPIO_Init+0xec>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	4a2e      	ldr	r2, [pc, #184]	@ (80018a4 <MX_GPIO_Init+0xec>)
 80017ea:	f043 0308 	orr.w	r3, r3, #8
 80017ee:	6193      	str	r3, [r2, #24]
 80017f0:	4b2c      	ldr	r3, [pc, #176]	@ (80018a4 <MX_GPIO_Init+0xec>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fc:	4b29      	ldr	r3, [pc, #164]	@ (80018a4 <MX_GPIO_Init+0xec>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a28      	ldr	r2, [pc, #160]	@ (80018a4 <MX_GPIO_Init+0xec>)
 8001802:	f043 0304 	orr.w	r3, r3, #4
 8001806:	6193      	str	r3, [r2, #24]
 8001808:	4b26      	ldr	r3, [pc, #152]	@ (80018a4 <MX_GPIO_Init+0xec>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 8001814:	2200      	movs	r2, #0
 8001816:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800181a:	4823      	ldr	r0, [pc, #140]	@ (80018a8 <MX_GPIO_Init+0xf0>)
 800181c:	f000 fc9f 	bl	800215e <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001826:	4821      	ldr	r0, [pc, #132]	@ (80018ac <MX_GPIO_Init+0xf4>)
 8001828:	f000 fc99 	bl	800215e <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800182c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001830:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001832:	2301      	movs	r3, #1
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2302      	movs	r3, #2
 800183c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183e:	f107 0310 	add.w	r3, r7, #16
 8001842:	4619      	mov	r1, r3
 8001844:	4818      	ldr	r0, [pc, #96]	@ (80018a8 <MX_GPIO_Init+0xf0>)
 8001846:	f000 faef 	bl	8001e28 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA8 PA9 */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800184a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800184e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001850:	2301      	movs	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2302      	movs	r3, #2
 800185a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	4619      	mov	r1, r3
 8001862:	4812      	ldr	r0, [pc, #72]	@ (80018ac <MX_GPIO_Init+0xf4>)
 8001864:	f000 fae0 	bl	8001e28 <HAL_GPIO_Init>

    /*Configure GPIO pin : PA11 */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001868:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800186c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001872:	2301      	movs	r3, #1
 8001874:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 0310 	add.w	r3, r7, #16
 800187a:	4619      	mov	r1, r3
 800187c:	480b      	ldr	r0, [pc, #44]	@ (80018ac <MX_GPIO_Init+0xf4>)
 800187e:	f000 fad3 	bl	8001e28 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB3 PB5 PB9 */
    GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_9;
 8001882:	f44f 730a 	mov.w	r3, #552	@ 0x228
 8001886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800188c:	2301      	movs	r3, #1
 800188e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001890:	f107 0310 	add.w	r3, r7, #16
 8001894:	4619      	mov	r1, r3
 8001896:	4804      	ldr	r0, [pc, #16]	@ (80018a8 <MX_GPIO_Init+0xf0>)
 8001898:	f000 fac6 	bl	8001e28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800189c:	bf00      	nop
 800189e:	3720      	adds	r7, #32
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40021000 	.word	0x40021000
 80018a8:	40010c00 	.word	0x40010c00
 80018ac:	40010800 	.word	0x40010800

080018b0 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) {
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018b4:	b672      	cpsid	i
}
 80018b6:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <Error_Handler+0x8>

080018bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018c2:	4b15      	ldr	r3, [pc, #84]	@ (8001918 <HAL_MspInit+0x5c>)
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	4a14      	ldr	r2, [pc, #80]	@ (8001918 <HAL_MspInit+0x5c>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6193      	str	r3, [r2, #24]
 80018ce:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <HAL_MspInit+0x5c>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018da:	4b0f      	ldr	r3, [pc, #60]	@ (8001918 <HAL_MspInit+0x5c>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	4a0e      	ldr	r2, [pc, #56]	@ (8001918 <HAL_MspInit+0x5c>)
 80018e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	61d3      	str	r3, [r2, #28]
 80018e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001918 <HAL_MspInit+0x5c>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018f2:	4b0a      	ldr	r3, [pc, #40]	@ (800191c <HAL_MspInit+0x60>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	4a04      	ldr	r2, [pc, #16]	@ (800191c <HAL_MspInit+0x60>)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800190e:	bf00      	nop
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	40021000 	.word	0x40021000
 800191c:	40010000 	.word	0x40010000

08001920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <NMI_Handler+0x4>

08001928 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <HardFault_Handler+0x4>

08001930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <MemManage_Handler+0x4>

08001938 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <BusFault_Handler+0x4>

08001940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <UsageFault_Handler+0x4>

08001948 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr

0800196c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001970:	f000 f936 	bl	8001be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}

08001978 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  return 1;
 800197c:	2301      	movs	r3, #1
}
 800197e:	4618      	mov	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr

08001986 <_kill>:

int _kill(int pid, int sig)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
 800198e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001990:	f003 f8d6 	bl	8004b40 <__errno>
 8001994:	4603      	mov	r3, r0
 8001996:	2216      	movs	r2, #22
 8001998:	601a      	str	r2, [r3, #0]
  return -1;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <_exit>:

void _exit (int status)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019ae:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ffe7 	bl	8001986 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <_exit+0x12>

080019bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	e00a      	b.n	80019e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019ce:	f3af 8000 	nop.w
 80019d2:	4601      	mov	r1, r0
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	60ba      	str	r2, [r7, #8]
 80019da:	b2ca      	uxtb	r2, r1
 80019dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	3301      	adds	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	dbf0      	blt.n	80019ce <_read+0x12>
  }

  return len;
 80019ec:	687b      	ldr	r3, [r7, #4]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3718      	adds	r7, #24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	e009      	b.n	8001a1c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	1c5a      	adds	r2, r3, #1
 8001a0c:	60ba      	str	r2, [r7, #8]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	dbf1      	blt.n	8001a08 <_write+0x12>
  }
  return len;
 8001a24:	687b      	ldr	r3, [r7, #4]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <_close>:

int _close(int file)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a54:	605a      	str	r2, [r3, #4]
  return 0;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr

08001a62 <_isatty>:

int _isatty(int file)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr

08001a76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a76:	b480      	push	{r7}
 8001a78:	b085      	sub	sp, #20
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	60f8      	str	r0, [r7, #12]
 8001a7e:	60b9      	str	r1, [r7, #8]
 8001a80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr
	...

08001a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a98:	4a14      	ldr	r2, [pc, #80]	@ (8001aec <_sbrk+0x5c>)
 8001a9a:	4b15      	ldr	r3, [pc, #84]	@ (8001af0 <_sbrk+0x60>)
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aa4:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <_sbrk+0x64>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d102      	bne.n	8001ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aac:	4b11      	ldr	r3, [pc, #68]	@ (8001af4 <_sbrk+0x64>)
 8001aae:	4a12      	ldr	r2, [pc, #72]	@ (8001af8 <_sbrk+0x68>)
 8001ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ab2:	4b10      	ldr	r3, [pc, #64]	@ (8001af4 <_sbrk+0x64>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4413      	add	r3, r2
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d207      	bcs.n	8001ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac0:	f003 f83e 	bl	8004b40 <__errno>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	220c      	movs	r2, #12
 8001ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ace:	e009      	b.n	8001ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad0:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <_sbrk+0x64>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ad6:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <_sbrk+0x64>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4413      	add	r3, r2
 8001ade:	4a05      	ldr	r2, [pc, #20]	@ (8001af4 <_sbrk+0x64>)
 8001ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20005000 	.word	0x20005000
 8001af0:	00000400 	.word	0x00000400
 8001af4:	20000204 	.word	0x20000204
 8001af8:	20000358 	.word	0x20000358

08001afc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr

08001b08 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b08:	f7ff fff8 	bl	8001afc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b0c:	480b      	ldr	r0, [pc, #44]	@ (8001b3c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b0e:	490c      	ldr	r1, [pc, #48]	@ (8001b40 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b10:	4a0c      	ldr	r2, [pc, #48]	@ (8001b44 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b14:	e002      	b.n	8001b1c <LoopCopyDataInit>

08001b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b1a:	3304      	adds	r3, #4

08001b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b20:	d3f9      	bcc.n	8001b16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b22:	4a09      	ldr	r2, [pc, #36]	@ (8001b48 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b24:	4c09      	ldr	r4, [pc, #36]	@ (8001b4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b28:	e001      	b.n	8001b2e <LoopFillZerobss>

08001b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b2c:	3204      	adds	r2, #4

08001b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b30:	d3fb      	bcc.n	8001b2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b32:	f003 f80b 	bl	8004b4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b36:	f7ff fd39 	bl	80015ac <main>
  bx lr
 8001b3a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b40:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001b44:	08008928 	.word	0x08008928
  ldr r2, =_sbss
 8001b48:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001b4c:	20000358 	.word	0x20000358

08001b50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b50:	e7fe      	b.n	8001b50 <ADC1_2_IRQHandler>
	...

08001b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b58:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <HAL_Init+0x28>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a07      	ldr	r2, [pc, #28]	@ (8001b7c <HAL_Init+0x28>)
 8001b5e:	f043 0310 	orr.w	r3, r3, #16
 8001b62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b64:	2003      	movs	r0, #3
 8001b66:	f000 f92b 	bl	8001dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b6a:	200f      	movs	r0, #15
 8001b6c:	f000 f808 	bl	8001b80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b70:	f7ff fea4 	bl	80018bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40022000 	.word	0x40022000

08001b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b88:	4b12      	ldr	r3, [pc, #72]	@ (8001bd4 <HAL_InitTick+0x54>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4b12      	ldr	r3, [pc, #72]	@ (8001bd8 <HAL_InitTick+0x58>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	4619      	mov	r1, r3
 8001b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f000 f935 	bl	8001e0e <HAL_SYSTICK_Config>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e00e      	b.n	8001bcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b0f      	cmp	r3, #15
 8001bb2:	d80a      	bhi.n	8001bca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bbc:	f000 f90b 	bl	8001dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bc0:	4a06      	ldr	r2, [pc, #24]	@ (8001bdc <HAL_InitTick+0x5c>)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	e000      	b.n	8001bcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	20000008 	.word	0x20000008
 8001bdc:	20000004 	.word	0x20000004

08001be0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <HAL_IncTick+0x1c>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	461a      	mov	r2, r3
 8001bea:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <HAL_IncTick+0x20>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4413      	add	r3, r2
 8001bf0:	4a03      	ldr	r2, [pc, #12]	@ (8001c00 <HAL_IncTick+0x20>)
 8001bf2:	6013      	str	r3, [r2, #0]
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	20000008 	.word	0x20000008
 8001c00:	20000208 	.word	0x20000208

08001c04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  return uwTick;
 8001c08:	4b02      	ldr	r3, [pc, #8]	@ (8001c14 <HAL_GetTick+0x10>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr
 8001c14:	20000208 	.word	0x20000208

08001c18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c20:	f7ff fff0 	bl	8001c04 <HAL_GetTick>
 8001c24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c30:	d005      	beq.n	8001c3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c32:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <HAL_Delay+0x44>)
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c3e:	bf00      	nop
 8001c40:	f7ff ffe0 	bl	8001c04 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d8f7      	bhi.n	8001c40 <HAL_Delay+0x28>
  {
  }
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000008 	.word	0x20000008

08001c60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c76:	68ba      	ldr	r2, [r7, #8]
 8001c78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c92:	4a04      	ldr	r2, [pc, #16]	@ (8001ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	60d3      	str	r3, [r2, #12]
}
 8001c98:	bf00      	nop
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cac:	4b04      	ldr	r3, [pc, #16]	@ (8001cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	0a1b      	lsrs	r3, r3, #8
 8001cb2:	f003 0307 	and.w	r3, r3, #7
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	6039      	str	r1, [r7, #0]
 8001cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	db0a      	blt.n	8001cee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	490c      	ldr	r1, [pc, #48]	@ (8001d10 <__NVIC_SetPriority+0x4c>)
 8001cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce2:	0112      	lsls	r2, r2, #4
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	440b      	add	r3, r1
 8001ce8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cec:	e00a      	b.n	8001d04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	4908      	ldr	r1, [pc, #32]	@ (8001d14 <__NVIC_SetPriority+0x50>)
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	f003 030f 	and.w	r3, r3, #15
 8001cfa:	3b04      	subs	r3, #4
 8001cfc:	0112      	lsls	r2, r2, #4
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	440b      	add	r3, r1
 8001d02:	761a      	strb	r2, [r3, #24]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	e000e100 	.word	0xe000e100
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b089      	sub	sp, #36	@ 0x24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	f1c3 0307 	rsb	r3, r3, #7
 8001d32:	2b04      	cmp	r3, #4
 8001d34:	bf28      	it	cs
 8001d36:	2304      	movcs	r3, #4
 8001d38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	2b06      	cmp	r3, #6
 8001d40:	d902      	bls.n	8001d48 <NVIC_EncodePriority+0x30>
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	3b03      	subs	r3, #3
 8001d46:	e000      	b.n	8001d4a <NVIC_EncodePriority+0x32>
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43da      	mvns	r2, r3
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	401a      	ands	r2, r3
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d60:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6a:	43d9      	mvns	r1, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	4313      	orrs	r3, r2
         );
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3724      	adds	r7, #36	@ 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d8c:	d301      	bcc.n	8001d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e00f      	b.n	8001db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <SysTick_Config+0x40>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3b01      	subs	r3, #1
 8001d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001da0:	f7ff ff90 	bl	8001cc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <SysTick_Config+0x40>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001daa:	4b04      	ldr	r3, [pc, #16]	@ (8001dbc <SysTick_Config+0x40>)
 8001dac:	2207      	movs	r2, #7
 8001dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	e000e010 	.word	0xe000e010

08001dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff ff49 	bl	8001c60 <__NVIC_SetPriorityGrouping>
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b086      	sub	sp, #24
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	60b9      	str	r1, [r7, #8]
 8001de0:	607a      	str	r2, [r7, #4]
 8001de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de8:	f7ff ff5e 	bl	8001ca8 <__NVIC_GetPriorityGrouping>
 8001dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	6978      	ldr	r0, [r7, #20]
 8001df4:	f7ff ff90 	bl	8001d18 <NVIC_EncodePriority>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfe:	4611      	mov	r1, r2
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff5f 	bl	8001cc4 <__NVIC_SetPriority>
}
 8001e06:	bf00      	nop
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7ff ffb0 	bl	8001d7c <SysTick_Config>
 8001e1c:	4603      	mov	r3, r0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
	...

08001e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b08b      	sub	sp, #44	@ 0x2c
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e32:	2300      	movs	r3, #0
 8001e34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e36:	2300      	movs	r3, #0
 8001e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e3a:	e169      	b.n	8002110 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	69fa      	ldr	r2, [r7, #28]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	f040 8158 	bne.w	800210a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	4a9a      	ldr	r2, [pc, #616]	@ (80020c8 <HAL_GPIO_Init+0x2a0>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d05e      	beq.n	8001f22 <HAL_GPIO_Init+0xfa>
 8001e64:	4a98      	ldr	r2, [pc, #608]	@ (80020c8 <HAL_GPIO_Init+0x2a0>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d875      	bhi.n	8001f56 <HAL_GPIO_Init+0x12e>
 8001e6a:	4a98      	ldr	r2, [pc, #608]	@ (80020cc <HAL_GPIO_Init+0x2a4>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d058      	beq.n	8001f22 <HAL_GPIO_Init+0xfa>
 8001e70:	4a96      	ldr	r2, [pc, #600]	@ (80020cc <HAL_GPIO_Init+0x2a4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d86f      	bhi.n	8001f56 <HAL_GPIO_Init+0x12e>
 8001e76:	4a96      	ldr	r2, [pc, #600]	@ (80020d0 <HAL_GPIO_Init+0x2a8>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d052      	beq.n	8001f22 <HAL_GPIO_Init+0xfa>
 8001e7c:	4a94      	ldr	r2, [pc, #592]	@ (80020d0 <HAL_GPIO_Init+0x2a8>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d869      	bhi.n	8001f56 <HAL_GPIO_Init+0x12e>
 8001e82:	4a94      	ldr	r2, [pc, #592]	@ (80020d4 <HAL_GPIO_Init+0x2ac>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d04c      	beq.n	8001f22 <HAL_GPIO_Init+0xfa>
 8001e88:	4a92      	ldr	r2, [pc, #584]	@ (80020d4 <HAL_GPIO_Init+0x2ac>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d863      	bhi.n	8001f56 <HAL_GPIO_Init+0x12e>
 8001e8e:	4a92      	ldr	r2, [pc, #584]	@ (80020d8 <HAL_GPIO_Init+0x2b0>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d046      	beq.n	8001f22 <HAL_GPIO_Init+0xfa>
 8001e94:	4a90      	ldr	r2, [pc, #576]	@ (80020d8 <HAL_GPIO_Init+0x2b0>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d85d      	bhi.n	8001f56 <HAL_GPIO_Init+0x12e>
 8001e9a:	2b12      	cmp	r3, #18
 8001e9c:	d82a      	bhi.n	8001ef4 <HAL_GPIO_Init+0xcc>
 8001e9e:	2b12      	cmp	r3, #18
 8001ea0:	d859      	bhi.n	8001f56 <HAL_GPIO_Init+0x12e>
 8001ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ea8 <HAL_GPIO_Init+0x80>)
 8001ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea8:	08001f23 	.word	0x08001f23
 8001eac:	08001efd 	.word	0x08001efd
 8001eb0:	08001f0f 	.word	0x08001f0f
 8001eb4:	08001f51 	.word	0x08001f51
 8001eb8:	08001f57 	.word	0x08001f57
 8001ebc:	08001f57 	.word	0x08001f57
 8001ec0:	08001f57 	.word	0x08001f57
 8001ec4:	08001f57 	.word	0x08001f57
 8001ec8:	08001f57 	.word	0x08001f57
 8001ecc:	08001f57 	.word	0x08001f57
 8001ed0:	08001f57 	.word	0x08001f57
 8001ed4:	08001f57 	.word	0x08001f57
 8001ed8:	08001f57 	.word	0x08001f57
 8001edc:	08001f57 	.word	0x08001f57
 8001ee0:	08001f57 	.word	0x08001f57
 8001ee4:	08001f57 	.word	0x08001f57
 8001ee8:	08001f57 	.word	0x08001f57
 8001eec:	08001f05 	.word	0x08001f05
 8001ef0:	08001f19 	.word	0x08001f19
 8001ef4:	4a79      	ldr	r2, [pc, #484]	@ (80020dc <HAL_GPIO_Init+0x2b4>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d013      	beq.n	8001f22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001efa:	e02c      	b.n	8001f56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	623b      	str	r3, [r7, #32]
          break;
 8001f02:	e029      	b.n	8001f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	623b      	str	r3, [r7, #32]
          break;
 8001f0c:	e024      	b.n	8001f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	3308      	adds	r3, #8
 8001f14:	623b      	str	r3, [r7, #32]
          break;
 8001f16:	e01f      	b.n	8001f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	330c      	adds	r3, #12
 8001f1e:	623b      	str	r3, [r7, #32]
          break;
 8001f20:	e01a      	b.n	8001f58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d102      	bne.n	8001f30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f2a:	2304      	movs	r3, #4
 8001f2c:	623b      	str	r3, [r7, #32]
          break;
 8001f2e:	e013      	b.n	8001f58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d105      	bne.n	8001f44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f38:	2308      	movs	r3, #8
 8001f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69fa      	ldr	r2, [r7, #28]
 8001f40:	611a      	str	r2, [r3, #16]
          break;
 8001f42:	e009      	b.n	8001f58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f44:	2308      	movs	r3, #8
 8001f46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	69fa      	ldr	r2, [r7, #28]
 8001f4c:	615a      	str	r2, [r3, #20]
          break;
 8001f4e:	e003      	b.n	8001f58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f50:	2300      	movs	r3, #0
 8001f52:	623b      	str	r3, [r7, #32]
          break;
 8001f54:	e000      	b.n	8001f58 <HAL_GPIO_Init+0x130>
          break;
 8001f56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	2bff      	cmp	r3, #255	@ 0xff
 8001f5c:	d801      	bhi.n	8001f62 <HAL_GPIO_Init+0x13a>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	e001      	b.n	8001f66 <HAL_GPIO_Init+0x13e>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	3304      	adds	r3, #4
 8001f66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	2bff      	cmp	r3, #255	@ 0xff
 8001f6c:	d802      	bhi.n	8001f74 <HAL_GPIO_Init+0x14c>
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	e002      	b.n	8001f7a <HAL_GPIO_Init+0x152>
 8001f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f76:	3b08      	subs	r3, #8
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	210f      	movs	r1, #15
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	fa01 f303 	lsl.w	r3, r1, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	401a      	ands	r2, r3
 8001f8c:	6a39      	ldr	r1, [r7, #32]
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	fa01 f303 	lsl.w	r3, r1, r3
 8001f94:	431a      	orrs	r2, r3
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f000 80b1 	beq.w	800210a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fa8:	4b4d      	ldr	r3, [pc, #308]	@ (80020e0 <HAL_GPIO_Init+0x2b8>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	4a4c      	ldr	r2, [pc, #304]	@ (80020e0 <HAL_GPIO_Init+0x2b8>)
 8001fae:	f043 0301 	orr.w	r3, r3, #1
 8001fb2:	6193      	str	r3, [r2, #24]
 8001fb4:	4b4a      	ldr	r3, [pc, #296]	@ (80020e0 <HAL_GPIO_Init+0x2b8>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fc0:	4a48      	ldr	r2, [pc, #288]	@ (80020e4 <HAL_GPIO_Init+0x2bc>)
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc4:	089b      	lsrs	r3, r3, #2
 8001fc6:	3302      	adds	r3, #2
 8001fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	220f      	movs	r2, #15
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a40      	ldr	r2, [pc, #256]	@ (80020e8 <HAL_GPIO_Init+0x2c0>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d013      	beq.n	8002014 <HAL_GPIO_Init+0x1ec>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a3f      	ldr	r2, [pc, #252]	@ (80020ec <HAL_GPIO_Init+0x2c4>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d00d      	beq.n	8002010 <HAL_GPIO_Init+0x1e8>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a3e      	ldr	r2, [pc, #248]	@ (80020f0 <HAL_GPIO_Init+0x2c8>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d007      	beq.n	800200c <HAL_GPIO_Init+0x1e4>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a3d      	ldr	r2, [pc, #244]	@ (80020f4 <HAL_GPIO_Init+0x2cc>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d101      	bne.n	8002008 <HAL_GPIO_Init+0x1e0>
 8002004:	2303      	movs	r3, #3
 8002006:	e006      	b.n	8002016 <HAL_GPIO_Init+0x1ee>
 8002008:	2304      	movs	r3, #4
 800200a:	e004      	b.n	8002016 <HAL_GPIO_Init+0x1ee>
 800200c:	2302      	movs	r3, #2
 800200e:	e002      	b.n	8002016 <HAL_GPIO_Init+0x1ee>
 8002010:	2301      	movs	r3, #1
 8002012:	e000      	b.n	8002016 <HAL_GPIO_Init+0x1ee>
 8002014:	2300      	movs	r3, #0
 8002016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002018:	f002 0203 	and.w	r2, r2, #3
 800201c:	0092      	lsls	r2, r2, #2
 800201e:	4093      	lsls	r3, r2
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	4313      	orrs	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002026:	492f      	ldr	r1, [pc, #188]	@ (80020e4 <HAL_GPIO_Init+0x2bc>)
 8002028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d006      	beq.n	800204e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002040:	4b2d      	ldr	r3, [pc, #180]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	492c      	ldr	r1, [pc, #176]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	4313      	orrs	r3, r2
 800204a:	608b      	str	r3, [r1, #8]
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800204e:	4b2a      	ldr	r3, [pc, #168]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	43db      	mvns	r3, r3
 8002056:	4928      	ldr	r1, [pc, #160]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002058:	4013      	ands	r3, r2
 800205a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d006      	beq.n	8002076 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002068:	4b23      	ldr	r3, [pc, #140]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 800206a:	68da      	ldr	r2, [r3, #12]
 800206c:	4922      	ldr	r1, [pc, #136]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	60cb      	str	r3, [r1, #12]
 8002074:	e006      	b.n	8002084 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002076:	4b20      	ldr	r3, [pc, #128]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002078:	68da      	ldr	r2, [r3, #12]
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	43db      	mvns	r3, r3
 800207e:	491e      	ldr	r1, [pc, #120]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002080:	4013      	ands	r3, r2
 8002082:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d006      	beq.n	800209e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002090:	4b19      	ldr	r3, [pc, #100]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	4918      	ldr	r1, [pc, #96]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	604b      	str	r3, [r1, #4]
 800209c:	e006      	b.n	80020ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800209e:	4b16      	ldr	r3, [pc, #88]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	43db      	mvns	r3, r3
 80020a6:	4914      	ldr	r1, [pc, #80]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d021      	beq.n	80020fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020b8:	4b0f      	ldr	r3, [pc, #60]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	490e      	ldr	r1, [pc, #56]	@ (80020f8 <HAL_GPIO_Init+0x2d0>)
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	600b      	str	r3, [r1, #0]
 80020c4:	e021      	b.n	800210a <HAL_GPIO_Init+0x2e2>
 80020c6:	bf00      	nop
 80020c8:	10320000 	.word	0x10320000
 80020cc:	10310000 	.word	0x10310000
 80020d0:	10220000 	.word	0x10220000
 80020d4:	10210000 	.word	0x10210000
 80020d8:	10120000 	.word	0x10120000
 80020dc:	10110000 	.word	0x10110000
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40010000 	.word	0x40010000
 80020e8:	40010800 	.word	0x40010800
 80020ec:	40010c00 	.word	0x40010c00
 80020f0:	40011000 	.word	0x40011000
 80020f4:	40011400 	.word	0x40011400
 80020f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020fc:	4b0b      	ldr	r3, [pc, #44]	@ (800212c <HAL_GPIO_Init+0x304>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	43db      	mvns	r3, r3
 8002104:	4909      	ldr	r1, [pc, #36]	@ (800212c <HAL_GPIO_Init+0x304>)
 8002106:	4013      	ands	r3, r2
 8002108:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	3301      	adds	r3, #1
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002116:	fa22 f303 	lsr.w	r3, r2, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	f47f ae8e 	bne.w	8001e3c <HAL_GPIO_Init+0x14>
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	372c      	adds	r7, #44	@ 0x2c
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr
 800212c:	40010400 	.word	0x40010400

08002130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	460b      	mov	r3, r1
 800213a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	887b      	ldrh	r3, [r7, #2]
 8002142:	4013      	ands	r3, r2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d002      	beq.n	800214e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002148:	2301      	movs	r3, #1
 800214a:	73fb      	strb	r3, [r7, #15]
 800214c:	e001      	b.n	8002152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800214e:	2300      	movs	r3, #0
 8002150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr

0800215e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	460b      	mov	r3, r1
 8002168:	807b      	strh	r3, [r7, #2]
 800216a:	4613      	mov	r3, r2
 800216c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800216e:	787b      	ldrb	r3, [r7, #1]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002174:	887a      	ldrh	r2, [r7, #2]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800217a:	e003      	b.n	8002184 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800217c:	887b      	ldrh	r3, [r7, #2]
 800217e:	041a      	lsls	r2, r3, #16
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	611a      	str	r2, [r3, #16]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr
	...

08002190 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e272      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 8087 	beq.w	80022be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b0:	4b92      	ldr	r3, [pc, #584]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 030c 	and.w	r3, r3, #12
 80021b8:	2b04      	cmp	r3, #4
 80021ba:	d00c      	beq.n	80021d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021bc:	4b8f      	ldr	r3, [pc, #572]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 030c 	and.w	r3, r3, #12
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d112      	bne.n	80021ee <HAL_RCC_OscConfig+0x5e>
 80021c8:	4b8c      	ldr	r3, [pc, #560]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021d4:	d10b      	bne.n	80021ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d6:	4b89      	ldr	r3, [pc, #548]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d06c      	beq.n	80022bc <HAL_RCC_OscConfig+0x12c>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d168      	bne.n	80022bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e24c      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021f6:	d106      	bne.n	8002206 <HAL_RCC_OscConfig+0x76>
 80021f8:	4b80      	ldr	r3, [pc, #512]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a7f      	ldr	r2, [pc, #508]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80021fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	e02e      	b.n	8002264 <HAL_RCC_OscConfig+0xd4>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d10c      	bne.n	8002228 <HAL_RCC_OscConfig+0x98>
 800220e:	4b7b      	ldr	r3, [pc, #492]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a7a      	ldr	r2, [pc, #488]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002214:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002218:	6013      	str	r3, [r2, #0]
 800221a:	4b78      	ldr	r3, [pc, #480]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a77      	ldr	r2, [pc, #476]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002220:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002224:	6013      	str	r3, [r2, #0]
 8002226:	e01d      	b.n	8002264 <HAL_RCC_OscConfig+0xd4>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002230:	d10c      	bne.n	800224c <HAL_RCC_OscConfig+0xbc>
 8002232:	4b72      	ldr	r3, [pc, #456]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a71      	ldr	r2, [pc, #452]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	4b6f      	ldr	r3, [pc, #444]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a6e      	ldr	r2, [pc, #440]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002248:	6013      	str	r3, [r2, #0]
 800224a:	e00b      	b.n	8002264 <HAL_RCC_OscConfig+0xd4>
 800224c:	4b6b      	ldr	r3, [pc, #428]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a6a      	ldr	r2, [pc, #424]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002252:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002256:	6013      	str	r3, [r2, #0]
 8002258:	4b68      	ldr	r3, [pc, #416]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a67      	ldr	r2, [pc, #412]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 800225e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002262:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d013      	beq.n	8002294 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226c:	f7ff fcca 	bl	8001c04 <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002274:	f7ff fcc6 	bl	8001c04 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b64      	cmp	r3, #100	@ 0x64
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e200      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002286:	4b5d      	ldr	r3, [pc, #372]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d0f0      	beq.n	8002274 <HAL_RCC_OscConfig+0xe4>
 8002292:	e014      	b.n	80022be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002294:	f7ff fcb6 	bl	8001c04 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800229c:	f7ff fcb2 	bl	8001c04 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b64      	cmp	r3, #100	@ 0x64
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e1ec      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	4b53      	ldr	r3, [pc, #332]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f0      	bne.n	800229c <HAL_RCC_OscConfig+0x10c>
 80022ba:	e000      	b.n	80022be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d063      	beq.n	8002392 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ca:	4b4c      	ldr	r3, [pc, #304]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f003 030c 	and.w	r3, r3, #12
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00b      	beq.n	80022ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022d6:	4b49      	ldr	r3, [pc, #292]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	2b08      	cmp	r3, #8
 80022e0:	d11c      	bne.n	800231c <HAL_RCC_OscConfig+0x18c>
 80022e2:	4b46      	ldr	r3, [pc, #280]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d116      	bne.n	800231c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ee:	4b43      	ldr	r3, [pc, #268]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d005      	beq.n	8002306 <HAL_RCC_OscConfig+0x176>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d001      	beq.n	8002306 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e1c0      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002306:	4b3d      	ldr	r3, [pc, #244]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	4939      	ldr	r1, [pc, #228]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800231a:	e03a      	b.n	8002392 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	691b      	ldr	r3, [r3, #16]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d020      	beq.n	8002366 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002324:	4b36      	ldr	r3, [pc, #216]	@ (8002400 <HAL_RCC_OscConfig+0x270>)
 8002326:	2201      	movs	r2, #1
 8002328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232a:	f7ff fc6b 	bl	8001c04 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002332:	f7ff fc67 	bl	8001c04 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e1a1      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002344:	4b2d      	ldr	r3, [pc, #180]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002350:	4b2a      	ldr	r3, [pc, #168]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	4927      	ldr	r1, [pc, #156]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002360:	4313      	orrs	r3, r2
 8002362:	600b      	str	r3, [r1, #0]
 8002364:	e015      	b.n	8002392 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002366:	4b26      	ldr	r3, [pc, #152]	@ (8002400 <HAL_RCC_OscConfig+0x270>)
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236c:	f7ff fc4a 	bl	8001c04 <HAL_GetTick>
 8002370:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002374:	f7ff fc46 	bl	8001c04 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e180      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002386:	4b1d      	ldr	r3, [pc, #116]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f0      	bne.n	8002374 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	2b00      	cmp	r3, #0
 800239c:	d03a      	beq.n	8002414 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d019      	beq.n	80023da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023a6:	4b17      	ldr	r3, [pc, #92]	@ (8002404 <HAL_RCC_OscConfig+0x274>)
 80023a8:	2201      	movs	r2, #1
 80023aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ac:	f7ff fc2a 	bl	8001c04 <HAL_GetTick>
 80023b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023b2:	e008      	b.n	80023c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b4:	f7ff fc26 	bl	8001c04 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e160      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023c6:	4b0d      	ldr	r3, [pc, #52]	@ (80023fc <HAL_RCC_OscConfig+0x26c>)
 80023c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d0f0      	beq.n	80023b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023d2:	2001      	movs	r0, #1
 80023d4:	f000 fa9c 	bl	8002910 <RCC_Delay>
 80023d8:	e01c      	b.n	8002414 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023da:	4b0a      	ldr	r3, [pc, #40]	@ (8002404 <HAL_RCC_OscConfig+0x274>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e0:	f7ff fc10 	bl	8001c04 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e6:	e00f      	b.n	8002408 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023e8:	f7ff fc0c 	bl	8001c04 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d908      	bls.n	8002408 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e146      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
 80023fa:	bf00      	nop
 80023fc:	40021000 	.word	0x40021000
 8002400:	42420000 	.word	0x42420000
 8002404:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002408:	4b92      	ldr	r3, [pc, #584]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1e9      	bne.n	80023e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80a6 	beq.w	800256e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002422:	2300      	movs	r3, #0
 8002424:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002426:	4b8b      	ldr	r3, [pc, #556]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10d      	bne.n	800244e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002432:	4b88      	ldr	r3, [pc, #544]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	4a87      	ldr	r2, [pc, #540]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800243c:	61d3      	str	r3, [r2, #28]
 800243e:	4b85      	ldr	r3, [pc, #532]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002446:	60bb      	str	r3, [r7, #8]
 8002448:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800244a:	2301      	movs	r3, #1
 800244c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244e:	4b82      	ldr	r3, [pc, #520]	@ (8002658 <HAL_RCC_OscConfig+0x4c8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002456:	2b00      	cmp	r3, #0
 8002458:	d118      	bne.n	800248c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800245a:	4b7f      	ldr	r3, [pc, #508]	@ (8002658 <HAL_RCC_OscConfig+0x4c8>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a7e      	ldr	r2, [pc, #504]	@ (8002658 <HAL_RCC_OscConfig+0x4c8>)
 8002460:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002464:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002466:	f7ff fbcd 	bl	8001c04 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800246e:	f7ff fbc9 	bl	8001c04 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b64      	cmp	r3, #100	@ 0x64
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e103      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002480:	4b75      	ldr	r3, [pc, #468]	@ (8002658 <HAL_RCC_OscConfig+0x4c8>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0f0      	beq.n	800246e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d106      	bne.n	80024a2 <HAL_RCC_OscConfig+0x312>
 8002494:	4b6f      	ldr	r3, [pc, #444]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	4a6e      	ldr	r2, [pc, #440]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 800249a:	f043 0301 	orr.w	r3, r3, #1
 800249e:	6213      	str	r3, [r2, #32]
 80024a0:	e02d      	b.n	80024fe <HAL_RCC_OscConfig+0x36e>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10c      	bne.n	80024c4 <HAL_RCC_OscConfig+0x334>
 80024aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	4a69      	ldr	r2, [pc, #420]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024b0:	f023 0301 	bic.w	r3, r3, #1
 80024b4:	6213      	str	r3, [r2, #32]
 80024b6:	4b67      	ldr	r3, [pc, #412]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	4a66      	ldr	r2, [pc, #408]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024bc:	f023 0304 	bic.w	r3, r3, #4
 80024c0:	6213      	str	r3, [r2, #32]
 80024c2:	e01c      	b.n	80024fe <HAL_RCC_OscConfig+0x36e>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	2b05      	cmp	r3, #5
 80024ca:	d10c      	bne.n	80024e6 <HAL_RCC_OscConfig+0x356>
 80024cc:	4b61      	ldr	r3, [pc, #388]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	4a60      	ldr	r2, [pc, #384]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024d2:	f043 0304 	orr.w	r3, r3, #4
 80024d6:	6213      	str	r3, [r2, #32]
 80024d8:	4b5e      	ldr	r3, [pc, #376]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	4a5d      	ldr	r2, [pc, #372]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024de:	f043 0301 	orr.w	r3, r3, #1
 80024e2:	6213      	str	r3, [r2, #32]
 80024e4:	e00b      	b.n	80024fe <HAL_RCC_OscConfig+0x36e>
 80024e6:	4b5b      	ldr	r3, [pc, #364]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	4a5a      	ldr	r2, [pc, #360]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024ec:	f023 0301 	bic.w	r3, r3, #1
 80024f0:	6213      	str	r3, [r2, #32]
 80024f2:	4b58      	ldr	r3, [pc, #352]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	4a57      	ldr	r2, [pc, #348]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80024f8:	f023 0304 	bic.w	r3, r3, #4
 80024fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d015      	beq.n	8002532 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002506:	f7ff fb7d 	bl	8001c04 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800250c:	e00a      	b.n	8002524 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800250e:	f7ff fb79 	bl	8001c04 <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800251c:	4293      	cmp	r3, r2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e0b1      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002524:	4b4b      	ldr	r3, [pc, #300]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0ee      	beq.n	800250e <HAL_RCC_OscConfig+0x37e>
 8002530:	e014      	b.n	800255c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002532:	f7ff fb67 	bl	8001c04 <HAL_GetTick>
 8002536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002538:	e00a      	b.n	8002550 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800253a:	f7ff fb63 	bl	8001c04 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002548:	4293      	cmp	r3, r2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e09b      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002550:	4b40      	ldr	r3, [pc, #256]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1ee      	bne.n	800253a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800255c:	7dfb      	ldrb	r3, [r7, #23]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d105      	bne.n	800256e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002562:	4b3c      	ldr	r3, [pc, #240]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	4a3b      	ldr	r2, [pc, #236]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 8002568:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800256c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 8087 	beq.w	8002686 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002578:	4b36      	ldr	r3, [pc, #216]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f003 030c 	and.w	r3, r3, #12
 8002580:	2b08      	cmp	r3, #8
 8002582:	d061      	beq.n	8002648 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	2b02      	cmp	r3, #2
 800258a:	d146      	bne.n	800261a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800258c:	4b33      	ldr	r3, [pc, #204]	@ (800265c <HAL_RCC_OscConfig+0x4cc>)
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002592:	f7ff fb37 	bl	8001c04 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259a:	f7ff fb33 	bl	8001c04 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e06d      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ac:	4b29      	ldr	r3, [pc, #164]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1f0      	bne.n	800259a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025c0:	d108      	bne.n	80025d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025c2:	4b24      	ldr	r3, [pc, #144]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	4921      	ldr	r1, [pc, #132]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a19      	ldr	r1, [r3, #32]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e4:	430b      	orrs	r3, r1
 80025e6:	491b      	ldr	r1, [pc, #108]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 80025e8:	4313      	orrs	r3, r2
 80025ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025ec:	4b1b      	ldr	r3, [pc, #108]	@ (800265c <HAL_RCC_OscConfig+0x4cc>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f2:	f7ff fb07 	bl	8001c04 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025fa:	f7ff fb03 	bl	8001c04 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e03d      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800260c:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0f0      	beq.n	80025fa <HAL_RCC_OscConfig+0x46a>
 8002618:	e035      	b.n	8002686 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800261a:	4b10      	ldr	r3, [pc, #64]	@ (800265c <HAL_RCC_OscConfig+0x4cc>)
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002620:	f7ff faf0 	bl	8001c04 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002628:	f7ff faec 	bl	8001c04 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e026      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800263a:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <HAL_RCC_OscConfig+0x4c4>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1f0      	bne.n	8002628 <HAL_RCC_OscConfig+0x498>
 8002646:	e01e      	b.n	8002686 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d107      	bne.n	8002660 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e019      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
 8002654:	40021000 	.word	0x40021000
 8002658:	40007000 	.word	0x40007000
 800265c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002660:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <HAL_RCC_OscConfig+0x500>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	429a      	cmp	r2, r3
 8002672:	d106      	bne.n	8002682 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800267e:	429a      	cmp	r2, r3
 8002680:	d001      	beq.n	8002686 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e000      	b.n	8002688 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002686:	2300      	movs	r3, #0
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40021000 	.word	0x40021000

08002694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e0d0      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026a8:	4b6a      	ldr	r3, [pc, #424]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d910      	bls.n	80026d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b6:	4b67      	ldr	r3, [pc, #412]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 0207 	bic.w	r2, r3, #7
 80026be:	4965      	ldr	r1, [pc, #404]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c6:	4b63      	ldr	r3, [pc, #396]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d001      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0b8      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d020      	beq.n	8002726 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d005      	beq.n	80026fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026f0:	4b59      	ldr	r3, [pc, #356]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4a58      	ldr	r2, [pc, #352]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80026f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80026fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0308 	and.w	r3, r3, #8
 8002704:	2b00      	cmp	r3, #0
 8002706:	d005      	beq.n	8002714 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002708:	4b53      	ldr	r3, [pc, #332]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	4a52      	ldr	r2, [pc, #328]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800270e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002712:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002714:	4b50      	ldr	r3, [pc, #320]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	494d      	ldr	r1, [pc, #308]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002722:	4313      	orrs	r3, r2
 8002724:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	d040      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d107      	bne.n	800274a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800273a:	4b47      	ldr	r3, [pc, #284]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d115      	bne.n	8002772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e07f      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b02      	cmp	r3, #2
 8002750:	d107      	bne.n	8002762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002752:	4b41      	ldr	r3, [pc, #260]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e073      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002762:	4b3d      	ldr	r3, [pc, #244]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e06b      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002772:	4b39      	ldr	r3, [pc, #228]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f023 0203 	bic.w	r2, r3, #3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4936      	ldr	r1, [pc, #216]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	4313      	orrs	r3, r2
 8002782:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002784:	f7ff fa3e 	bl	8001c04 <HAL_GetTick>
 8002788:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800278a:	e00a      	b.n	80027a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800278c:	f7ff fa3a 	bl	8001c04 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279a:	4293      	cmp	r3, r2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e053      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f003 020c 	and.w	r2, r3, #12
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d1eb      	bne.n	800278c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027b4:	4b27      	ldr	r3, [pc, #156]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d210      	bcs.n	80027e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027c2:	4b24      	ldr	r3, [pc, #144]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f023 0207 	bic.w	r2, r3, #7
 80027ca:	4922      	ldr	r1, [pc, #136]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027d2:	4b20      	ldr	r3, [pc, #128]	@ (8002854 <HAL_RCC_ClockConfig+0x1c0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d001      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e032      	b.n	800284a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d008      	beq.n	8002802 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027f0:	4b19      	ldr	r3, [pc, #100]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	4916      	ldr	r1, [pc, #88]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	2b00      	cmp	r3, #0
 800280c:	d009      	beq.n	8002822 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800280e:	4b12      	ldr	r3, [pc, #72]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	490e      	ldr	r1, [pc, #56]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800281e:	4313      	orrs	r3, r2
 8002820:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002822:	f000 f821 	bl	8002868 <HAL_RCC_GetSysClockFreq>
 8002826:	4602      	mov	r2, r0
 8002828:	4b0b      	ldr	r3, [pc, #44]	@ (8002858 <HAL_RCC_ClockConfig+0x1c4>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	091b      	lsrs	r3, r3, #4
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	490a      	ldr	r1, [pc, #40]	@ (800285c <HAL_RCC_ClockConfig+0x1c8>)
 8002834:	5ccb      	ldrb	r3, [r1, r3]
 8002836:	fa22 f303 	lsr.w	r3, r2, r3
 800283a:	4a09      	ldr	r2, [pc, #36]	@ (8002860 <HAL_RCC_ClockConfig+0x1cc>)
 800283c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800283e:	4b09      	ldr	r3, [pc, #36]	@ (8002864 <HAL_RCC_ClockConfig+0x1d0>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff f99c 	bl	8001b80 <HAL_InitTick>

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40022000 	.word	0x40022000
 8002858:	40021000 	.word	0x40021000
 800285c:	080082ec 	.word	0x080082ec
 8002860:	20000000 	.word	0x20000000
 8002864:	20000004 	.word	0x20000004

08002868 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002868:	b480      	push	{r7}
 800286a:	b087      	sub	sp, #28
 800286c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	2300      	movs	r3, #0
 8002874:	60bb      	str	r3, [r7, #8]
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	2300      	movs	r3, #0
 800287c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002882:	4b1e      	ldr	r3, [pc, #120]	@ (80028fc <HAL_RCC_GetSysClockFreq+0x94>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f003 030c 	and.w	r3, r3, #12
 800288e:	2b04      	cmp	r3, #4
 8002890:	d002      	beq.n	8002898 <HAL_RCC_GetSysClockFreq+0x30>
 8002892:	2b08      	cmp	r3, #8
 8002894:	d003      	beq.n	800289e <HAL_RCC_GetSysClockFreq+0x36>
 8002896:	e027      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002898:	4b19      	ldr	r3, [pc, #100]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x98>)
 800289a:	613b      	str	r3, [r7, #16]
      break;
 800289c:	e027      	b.n	80028ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	0c9b      	lsrs	r3, r3, #18
 80028a2:	f003 030f 	and.w	r3, r3, #15
 80028a6:	4a17      	ldr	r2, [pc, #92]	@ (8002904 <HAL_RCC_GetSysClockFreq+0x9c>)
 80028a8:	5cd3      	ldrb	r3, [r2, r3]
 80028aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d010      	beq.n	80028d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028b6:	4b11      	ldr	r3, [pc, #68]	@ (80028fc <HAL_RCC_GetSysClockFreq+0x94>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	0c5b      	lsrs	r3, r3, #17
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	4a11      	ldr	r2, [pc, #68]	@ (8002908 <HAL_RCC_GetSysClockFreq+0xa0>)
 80028c2:	5cd3      	ldrb	r3, [r2, r3]
 80028c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x98>)
 80028ca:	fb03 f202 	mul.w	r2, r3, r2
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	e004      	b.n	80028e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a0c      	ldr	r2, [pc, #48]	@ (800290c <HAL_RCC_GetSysClockFreq+0xa4>)
 80028dc:	fb02 f303 	mul.w	r3, r2, r3
 80028e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	613b      	str	r3, [r7, #16]
      break;
 80028e6:	e002      	b.n	80028ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028e8:	4b05      	ldr	r3, [pc, #20]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x98>)
 80028ea:	613b      	str	r3, [r7, #16]
      break;
 80028ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028ee:	693b      	ldr	r3, [r7, #16]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	371c      	adds	r7, #28
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bc80      	pop	{r7}
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000
 8002900:	007a1200 	.word	0x007a1200
 8002904:	080082fc 	.word	0x080082fc
 8002908:	0800830c 	.word	0x0800830c
 800290c:	003d0900 	.word	0x003d0900

08002910 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002918:	4b0a      	ldr	r3, [pc, #40]	@ (8002944 <RCC_Delay+0x34>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <RCC_Delay+0x38>)
 800291e:	fba2 2303 	umull	r2, r3, r2, r3
 8002922:	0a5b      	lsrs	r3, r3, #9
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	fb02 f303 	mul.w	r3, r2, r3
 800292a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800292c:	bf00      	nop
  }
  while (Delay --);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	1e5a      	subs	r2, r3, #1
 8002932:	60fa      	str	r2, [r7, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d1f9      	bne.n	800292c <RCC_Delay+0x1c>
}
 8002938:	bf00      	nop
 800293a:	bf00      	nop
 800293c:	3714      	adds	r7, #20
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr
 8002944:	20000000 	.word	0x20000000
 8002948:	10624dd3 	.word	0x10624dd3

0800294c <sqrt>:
 800294c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800294e:	4606      	mov	r6, r0
 8002950:	460f      	mov	r7, r1
 8002952:	f000 f8ab 	bl	8002aac <__ieee754_sqrt>
 8002956:	4632      	mov	r2, r6
 8002958:	4604      	mov	r4, r0
 800295a:	460d      	mov	r5, r1
 800295c:	463b      	mov	r3, r7
 800295e:	4630      	mov	r0, r6
 8002960:	4639      	mov	r1, r7
 8002962:	f7fe f853 	bl	8000a0c <__aeabi_dcmpun>
 8002966:	b990      	cbnz	r0, 800298e <sqrt+0x42>
 8002968:	2200      	movs	r2, #0
 800296a:	2300      	movs	r3, #0
 800296c:	4630      	mov	r0, r6
 800296e:	4639      	mov	r1, r7
 8002970:	f7fe f824 	bl	80009bc <__aeabi_dcmplt>
 8002974:	b158      	cbz	r0, 800298e <sqrt+0x42>
 8002976:	f002 f8e3 	bl	8004b40 <__errno>
 800297a:	2321      	movs	r3, #33	@ 0x21
 800297c:	2200      	movs	r2, #0
 800297e:	6003      	str	r3, [r0, #0]
 8002980:	2300      	movs	r3, #0
 8002982:	4610      	mov	r0, r2
 8002984:	4619      	mov	r1, r3
 8002986:	f7fd fed1 	bl	800072c <__aeabi_ddiv>
 800298a:	4604      	mov	r4, r0
 800298c:	460d      	mov	r5, r1
 800298e:	4620      	mov	r0, r4
 8002990:	4629      	mov	r1, r5
 8002992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002994 <cos>:
 8002994:	b530      	push	{r4, r5, lr}
 8002996:	4d20      	ldr	r5, [pc, #128]	@ (8002a18 <cos+0x84>)
 8002998:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800299c:	42ac      	cmp	r4, r5
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	b087      	sub	sp, #28
 80029a4:	d806      	bhi.n	80029b4 <cos+0x20>
 80029a6:	2200      	movs	r2, #0
 80029a8:	2300      	movs	r3, #0
 80029aa:	b007      	add	sp, #28
 80029ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80029b0:	f000 b952 	b.w	8002c58 <__kernel_cos>
 80029b4:	4d19      	ldr	r5, [pc, #100]	@ (8002a1c <cos+0x88>)
 80029b6:	42ac      	cmp	r4, r5
 80029b8:	d903      	bls.n	80029c2 <cos+0x2e>
 80029ba:	f7fd fbd5 	bl	8000168 <__aeabi_dsub>
 80029be:	b007      	add	sp, #28
 80029c0:	bd30      	pop	{r4, r5, pc}
 80029c2:	aa02      	add	r2, sp, #8
 80029c4:	f000 fac0 	bl	8002f48 <__ieee754_rem_pio2>
 80029c8:	f000 0003 	and.w	r0, r0, #3
 80029cc:	2801      	cmp	r0, #1
 80029ce:	d009      	beq.n	80029e4 <cos+0x50>
 80029d0:	2802      	cmp	r0, #2
 80029d2:	d011      	beq.n	80029f8 <cos+0x64>
 80029d4:	b9b8      	cbnz	r0, 8002a06 <cos+0x72>
 80029d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80029da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029de:	f000 f93b 	bl	8002c58 <__kernel_cos>
 80029e2:	e7ec      	b.n	80029be <cos+0x2a>
 80029e4:	9000      	str	r0, [sp, #0]
 80029e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80029ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029ee:	f000 f9f3 	bl	8002dd8 <__kernel_sin>
 80029f2:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 80029f6:	e7e2      	b.n	80029be <cos+0x2a>
 80029f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80029fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a00:	f000 f92a 	bl	8002c58 <__kernel_cos>
 8002a04:	e7f5      	b.n	80029f2 <cos+0x5e>
 8002a06:	2301      	movs	r3, #1
 8002a08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a12:	f000 f9e1 	bl	8002dd8 <__kernel_sin>
 8002a16:	e7d2      	b.n	80029be <cos+0x2a>
 8002a18:	3fe921fb 	.word	0x3fe921fb
 8002a1c:	7fefffff 	.word	0x7fefffff

08002a20 <sin>:
 8002a20:	b530      	push	{r4, r5, lr}
 8002a22:	4d20      	ldr	r5, [pc, #128]	@ (8002aa4 <sin+0x84>)
 8002a24:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8002a28:	42ac      	cmp	r4, r5
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	b087      	sub	sp, #28
 8002a30:	d806      	bhi.n	8002a40 <sin+0x20>
 8002a32:	2300      	movs	r3, #0
 8002a34:	2200      	movs	r2, #0
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f000 f9cd 	bl	8002dd8 <__kernel_sin>
 8002a3e:	e004      	b.n	8002a4a <sin+0x2a>
 8002a40:	4d19      	ldr	r5, [pc, #100]	@ (8002aa8 <sin+0x88>)
 8002a42:	42ac      	cmp	r4, r5
 8002a44:	d903      	bls.n	8002a4e <sin+0x2e>
 8002a46:	f7fd fb8f 	bl	8000168 <__aeabi_dsub>
 8002a4a:	b007      	add	sp, #28
 8002a4c:	bd30      	pop	{r4, r5, pc}
 8002a4e:	aa02      	add	r2, sp, #8
 8002a50:	f000 fa7a 	bl	8002f48 <__ieee754_rem_pio2>
 8002a54:	f000 0003 	and.w	r0, r0, #3
 8002a58:	2801      	cmp	r0, #1
 8002a5a:	d009      	beq.n	8002a70 <sin+0x50>
 8002a5c:	2802      	cmp	r0, #2
 8002a5e:	d00e      	beq.n	8002a7e <sin+0x5e>
 8002a60:	b9c0      	cbnz	r0, 8002a94 <sin+0x74>
 8002a62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a66:	2301      	movs	r3, #1
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a6e:	e7e4      	b.n	8002a3a <sin+0x1a>
 8002a70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a78:	f000 f8ee 	bl	8002c58 <__kernel_cos>
 8002a7c:	e7e5      	b.n	8002a4a <sin+0x2a>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a8a:	f000 f9a5 	bl	8002dd8 <__kernel_sin>
 8002a8e:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8002a92:	e7da      	b.n	8002a4a <sin+0x2a>
 8002a94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a9c:	f000 f8dc 	bl	8002c58 <__kernel_cos>
 8002aa0:	e7f5      	b.n	8002a8e <sin+0x6e>
 8002aa2:	bf00      	nop
 8002aa4:	3fe921fb 	.word	0x3fe921fb
 8002aa8:	7fefffff 	.word	0x7fefffff

08002aac <__ieee754_sqrt>:
 8002aac:	4a67      	ldr	r2, [pc, #412]	@ (8002c4c <__ieee754_sqrt+0x1a0>)
 8002aae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ab2:	438a      	bics	r2, r1
 8002ab4:	4606      	mov	r6, r0
 8002ab6:	460f      	mov	r7, r1
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4604      	mov	r4, r0
 8002abc:	d10e      	bne.n	8002adc <__ieee754_sqrt+0x30>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	f7fd fd0a 	bl	80004d8 <__aeabi_dmul>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4630      	mov	r0, r6
 8002aca:	4639      	mov	r1, r7
 8002acc:	f7fd fb4e 	bl	800016c <__adddf3>
 8002ad0:	4606      	mov	r6, r0
 8002ad2:	460f      	mov	r7, r1
 8002ad4:	4630      	mov	r0, r6
 8002ad6:	4639      	mov	r1, r7
 8002ad8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002adc:	2900      	cmp	r1, #0
 8002ade:	dc0c      	bgt.n	8002afa <__ieee754_sqrt+0x4e>
 8002ae0:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8002ae4:	4302      	orrs	r2, r0
 8002ae6:	d0f5      	beq.n	8002ad4 <__ieee754_sqrt+0x28>
 8002ae8:	b189      	cbz	r1, 8002b0e <__ieee754_sqrt+0x62>
 8002aea:	4602      	mov	r2, r0
 8002aec:	f7fd fb3c 	bl	8000168 <__aeabi_dsub>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	f7fd fe1a 	bl	800072c <__aeabi_ddiv>
 8002af8:	e7ea      	b.n	8002ad0 <__ieee754_sqrt+0x24>
 8002afa:	150a      	asrs	r2, r1, #20
 8002afc:	d115      	bne.n	8002b2a <__ieee754_sqrt+0x7e>
 8002afe:	2100      	movs	r1, #0
 8002b00:	e009      	b.n	8002b16 <__ieee754_sqrt+0x6a>
 8002b02:	0ae3      	lsrs	r3, r4, #11
 8002b04:	3a15      	subs	r2, #21
 8002b06:	0564      	lsls	r4, r4, #21
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0fa      	beq.n	8002b02 <__ieee754_sqrt+0x56>
 8002b0c:	e7f7      	b.n	8002afe <__ieee754_sqrt+0x52>
 8002b0e:	460a      	mov	r2, r1
 8002b10:	e7fa      	b.n	8002b08 <__ieee754_sqrt+0x5c>
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	3101      	adds	r1, #1
 8002b16:	02d8      	lsls	r0, r3, #11
 8002b18:	d5fb      	bpl.n	8002b12 <__ieee754_sqrt+0x66>
 8002b1a:	1e48      	subs	r0, r1, #1
 8002b1c:	1a12      	subs	r2, r2, r0
 8002b1e:	f1c1 0020 	rsb	r0, r1, #32
 8002b22:	fa24 f000 	lsr.w	r0, r4, r0
 8002b26:	4303      	orrs	r3, r0
 8002b28:	408c      	lsls	r4, r1
 8002b2a:	2600      	movs	r6, #0
 8002b2c:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8002b30:	2116      	movs	r1, #22
 8002b32:	07d2      	lsls	r2, r2, #31
 8002b34:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002b38:	4632      	mov	r2, r6
 8002b3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b42:	bf5c      	itt	pl
 8002b44:	005b      	lslpl	r3, r3, #1
 8002b46:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8002b4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b4e:	bf58      	it	pl
 8002b50:	0064      	lslpl	r4, r4, #1
 8002b52:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8002b56:	107f      	asrs	r7, r7, #1
 8002b58:	0064      	lsls	r4, r4, #1
 8002b5a:	1815      	adds	r5, r2, r0
 8002b5c:	429d      	cmp	r5, r3
 8002b5e:	bfde      	ittt	le
 8002b60:	182a      	addle	r2, r5, r0
 8002b62:	1b5b      	suble	r3, r3, r5
 8002b64:	1836      	addle	r6, r6, r0
 8002b66:	0fe5      	lsrs	r5, r4, #31
 8002b68:	3901      	subs	r1, #1
 8002b6a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8002b6e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8002b72:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8002b76:	d1f0      	bne.n	8002b5a <__ieee754_sqrt+0xae>
 8002b78:	460d      	mov	r5, r1
 8002b7a:	f04f 0a20 	mov.w	sl, #32
 8002b7e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8002b82:	429a      	cmp	r2, r3
 8002b84:	eb01 0c00 	add.w	ip, r1, r0
 8002b88:	db02      	blt.n	8002b90 <__ieee754_sqrt+0xe4>
 8002b8a:	d113      	bne.n	8002bb4 <__ieee754_sqrt+0x108>
 8002b8c:	45a4      	cmp	ip, r4
 8002b8e:	d811      	bhi.n	8002bb4 <__ieee754_sqrt+0x108>
 8002b90:	f1bc 0f00 	cmp.w	ip, #0
 8002b94:	eb0c 0100 	add.w	r1, ip, r0
 8002b98:	da42      	bge.n	8002c20 <__ieee754_sqrt+0x174>
 8002b9a:	2900      	cmp	r1, #0
 8002b9c:	db40      	blt.n	8002c20 <__ieee754_sqrt+0x174>
 8002b9e:	f102 0e01 	add.w	lr, r2, #1
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	4672      	mov	r2, lr
 8002ba6:	45a4      	cmp	ip, r4
 8002ba8:	bf88      	it	hi
 8002baa:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8002bae:	eba4 040c 	sub.w	r4, r4, ip
 8002bb2:	4405      	add	r5, r0
 8002bb4:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8002bb8:	f1ba 0a01 	subs.w	sl, sl, #1
 8002bbc:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8002bc0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8002bc4:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8002bc8:	d1db      	bne.n	8002b82 <__ieee754_sqrt+0xd6>
 8002bca:	431c      	orrs	r4, r3
 8002bcc:	d01a      	beq.n	8002c04 <__ieee754_sqrt+0x158>
 8002bce:	4c20      	ldr	r4, [pc, #128]	@ (8002c50 <__ieee754_sqrt+0x1a4>)
 8002bd0:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8002c54 <__ieee754_sqrt+0x1a8>
 8002bd4:	e9d4 0100 	ldrd	r0, r1, [r4]
 8002bd8:	e9db 2300 	ldrd	r2, r3, [fp]
 8002bdc:	f7fd fac4 	bl	8000168 <__aeabi_dsub>
 8002be0:	e9d4 8900 	ldrd	r8, r9, [r4]
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4640      	mov	r0, r8
 8002bea:	4649      	mov	r1, r9
 8002bec:	f7fd fef0 	bl	80009d0 <__aeabi_dcmple>
 8002bf0:	b140      	cbz	r0, 8002c04 <__ieee754_sqrt+0x158>
 8002bf2:	e9d4 0100 	ldrd	r0, r1, [r4]
 8002bf6:	e9db 2300 	ldrd	r2, r3, [fp]
 8002bfa:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8002bfe:	d111      	bne.n	8002c24 <__ieee754_sqrt+0x178>
 8002c00:	4655      	mov	r5, sl
 8002c02:	3601      	adds	r6, #1
 8002c04:	1072      	asrs	r2, r6, #1
 8002c06:	086b      	lsrs	r3, r5, #1
 8002c08:	07f1      	lsls	r1, r6, #31
 8002c0a:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8002c0e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8002c12:	bf48      	it	mi
 8002c14:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8002c18:	4618      	mov	r0, r3
 8002c1a:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8002c1e:	e757      	b.n	8002ad0 <__ieee754_sqrt+0x24>
 8002c20:	4696      	mov	lr, r2
 8002c22:	e7be      	b.n	8002ba2 <__ieee754_sqrt+0xf6>
 8002c24:	f7fd faa2 	bl	800016c <__adddf3>
 8002c28:	e9d4 8900 	ldrd	r8, r9, [r4]
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4640      	mov	r0, r8
 8002c32:	4649      	mov	r1, r9
 8002c34:	f7fd fec2 	bl	80009bc <__aeabi_dcmplt>
 8002c38:	b120      	cbz	r0, 8002c44 <__ieee754_sqrt+0x198>
 8002c3a:	1ca8      	adds	r0, r5, #2
 8002c3c:	bf08      	it	eq
 8002c3e:	3601      	addeq	r6, #1
 8002c40:	3502      	adds	r5, #2
 8002c42:	e7df      	b.n	8002c04 <__ieee754_sqrt+0x158>
 8002c44:	1c6b      	adds	r3, r5, #1
 8002c46:	f023 0501 	bic.w	r5, r3, #1
 8002c4a:	e7db      	b.n	8002c04 <__ieee754_sqrt+0x158>
 8002c4c:	7ff00000 	.word	0x7ff00000
 8002c50:	20000018 	.word	0x20000018
 8002c54:	20000010 	.word	0x20000010

08002c58 <__kernel_cos>:
 8002c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c5c:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8002c60:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8002c64:	4680      	mov	r8, r0
 8002c66:	4689      	mov	r9, r1
 8002c68:	e9cd 2300 	strd	r2, r3, [sp]
 8002c6c:	d204      	bcs.n	8002c78 <__kernel_cos+0x20>
 8002c6e:	f7fd fee3 	bl	8000a38 <__aeabi_d2iz>
 8002c72:	2800      	cmp	r0, #0
 8002c74:	f000 8086 	beq.w	8002d84 <__kernel_cos+0x12c>
 8002c78:	4642      	mov	r2, r8
 8002c7a:	464b      	mov	r3, r9
 8002c7c:	4640      	mov	r0, r8
 8002c7e:	4649      	mov	r1, r9
 8002c80:	f7fd fc2a 	bl	80004d8 <__aeabi_dmul>
 8002c84:	2200      	movs	r2, #0
 8002c86:	4b4e      	ldr	r3, [pc, #312]	@ (8002dc0 <__kernel_cos+0x168>)
 8002c88:	4604      	mov	r4, r0
 8002c8a:	460d      	mov	r5, r1
 8002c8c:	f7fd fc24 	bl	80004d8 <__aeabi_dmul>
 8002c90:	a33f      	add	r3, pc, #252	@ (adr r3, 8002d90 <__kernel_cos+0x138>)
 8002c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c96:	4682      	mov	sl, r0
 8002c98:	468b      	mov	fp, r1
 8002c9a:	4620      	mov	r0, r4
 8002c9c:	4629      	mov	r1, r5
 8002c9e:	f7fd fc1b 	bl	80004d8 <__aeabi_dmul>
 8002ca2:	a33d      	add	r3, pc, #244	@ (adr r3, 8002d98 <__kernel_cos+0x140>)
 8002ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca8:	f7fd fa60 	bl	800016c <__adddf3>
 8002cac:	4622      	mov	r2, r4
 8002cae:	462b      	mov	r3, r5
 8002cb0:	f7fd fc12 	bl	80004d8 <__aeabi_dmul>
 8002cb4:	a33a      	add	r3, pc, #232	@ (adr r3, 8002da0 <__kernel_cos+0x148>)
 8002cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cba:	f7fd fa55 	bl	8000168 <__aeabi_dsub>
 8002cbe:	4622      	mov	r2, r4
 8002cc0:	462b      	mov	r3, r5
 8002cc2:	f7fd fc09 	bl	80004d8 <__aeabi_dmul>
 8002cc6:	a338      	add	r3, pc, #224	@ (adr r3, 8002da8 <__kernel_cos+0x150>)
 8002cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ccc:	f7fd fa4e 	bl	800016c <__adddf3>
 8002cd0:	4622      	mov	r2, r4
 8002cd2:	462b      	mov	r3, r5
 8002cd4:	f7fd fc00 	bl	80004d8 <__aeabi_dmul>
 8002cd8:	a335      	add	r3, pc, #212	@ (adr r3, 8002db0 <__kernel_cos+0x158>)
 8002cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cde:	f7fd fa43 	bl	8000168 <__aeabi_dsub>
 8002ce2:	4622      	mov	r2, r4
 8002ce4:	462b      	mov	r3, r5
 8002ce6:	f7fd fbf7 	bl	80004d8 <__aeabi_dmul>
 8002cea:	a333      	add	r3, pc, #204	@ (adr r3, 8002db8 <__kernel_cos+0x160>)
 8002cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf0:	f7fd fa3c 	bl	800016c <__adddf3>
 8002cf4:	4622      	mov	r2, r4
 8002cf6:	462b      	mov	r3, r5
 8002cf8:	f7fd fbee 	bl	80004d8 <__aeabi_dmul>
 8002cfc:	4622      	mov	r2, r4
 8002cfe:	462b      	mov	r3, r5
 8002d00:	f7fd fbea 	bl	80004d8 <__aeabi_dmul>
 8002d04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002d08:	4604      	mov	r4, r0
 8002d0a:	460d      	mov	r5, r1
 8002d0c:	4640      	mov	r0, r8
 8002d0e:	4649      	mov	r1, r9
 8002d10:	f7fd fbe2 	bl	80004d8 <__aeabi_dmul>
 8002d14:	460b      	mov	r3, r1
 8002d16:	4602      	mov	r2, r0
 8002d18:	4629      	mov	r1, r5
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	f7fd fa24 	bl	8000168 <__aeabi_dsub>
 8002d20:	4b28      	ldr	r3, [pc, #160]	@ (8002dc4 <__kernel_cos+0x16c>)
 8002d22:	4680      	mov	r8, r0
 8002d24:	429e      	cmp	r6, r3
 8002d26:	4689      	mov	r9, r1
 8002d28:	d80e      	bhi.n	8002d48 <__kernel_cos+0xf0>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4650      	mov	r0, sl
 8002d30:	4659      	mov	r1, fp
 8002d32:	f7fd fa19 	bl	8000168 <__aeabi_dsub>
 8002d36:	4602      	mov	r2, r0
 8002d38:	2000      	movs	r0, #0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4922      	ldr	r1, [pc, #136]	@ (8002dc8 <__kernel_cos+0x170>)
 8002d3e:	f7fd fa13 	bl	8000168 <__aeabi_dsub>
 8002d42:	b003      	add	sp, #12
 8002d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d48:	2400      	movs	r4, #0
 8002d4a:	4b20      	ldr	r3, [pc, #128]	@ (8002dcc <__kernel_cos+0x174>)
 8002d4c:	4622      	mov	r2, r4
 8002d4e:	429e      	cmp	r6, r3
 8002d50:	bf8c      	ite	hi
 8002d52:	4d1f      	ldrhi	r5, [pc, #124]	@ (8002dd0 <__kernel_cos+0x178>)
 8002d54:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8002d58:	462b      	mov	r3, r5
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	491a      	ldr	r1, [pc, #104]	@ (8002dc8 <__kernel_cos+0x170>)
 8002d5e:	f7fd fa03 	bl	8000168 <__aeabi_dsub>
 8002d62:	4622      	mov	r2, r4
 8002d64:	4606      	mov	r6, r0
 8002d66:	460f      	mov	r7, r1
 8002d68:	462b      	mov	r3, r5
 8002d6a:	4650      	mov	r0, sl
 8002d6c:	4659      	mov	r1, fp
 8002d6e:	f7fd f9fb 	bl	8000168 <__aeabi_dsub>
 8002d72:	4642      	mov	r2, r8
 8002d74:	464b      	mov	r3, r9
 8002d76:	f7fd f9f7 	bl	8000168 <__aeabi_dsub>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4630      	mov	r0, r6
 8002d80:	4639      	mov	r1, r7
 8002d82:	e7dc      	b.n	8002d3e <__kernel_cos+0xe6>
 8002d84:	2000      	movs	r0, #0
 8002d86:	4910      	ldr	r1, [pc, #64]	@ (8002dc8 <__kernel_cos+0x170>)
 8002d88:	e7db      	b.n	8002d42 <__kernel_cos+0xea>
 8002d8a:	bf00      	nop
 8002d8c:	f3af 8000 	nop.w
 8002d90:	be8838d4 	.word	0xbe8838d4
 8002d94:	bda8fae9 	.word	0xbda8fae9
 8002d98:	bdb4b1c4 	.word	0xbdb4b1c4
 8002d9c:	3e21ee9e 	.word	0x3e21ee9e
 8002da0:	809c52ad 	.word	0x809c52ad
 8002da4:	3e927e4f 	.word	0x3e927e4f
 8002da8:	19cb1590 	.word	0x19cb1590
 8002dac:	3efa01a0 	.word	0x3efa01a0
 8002db0:	16c15177 	.word	0x16c15177
 8002db4:	3f56c16c 	.word	0x3f56c16c
 8002db8:	5555554c 	.word	0x5555554c
 8002dbc:	3fa55555 	.word	0x3fa55555
 8002dc0:	3fe00000 	.word	0x3fe00000
 8002dc4:	3fd33332 	.word	0x3fd33332
 8002dc8:	3ff00000 	.word	0x3ff00000
 8002dcc:	3fe90000 	.word	0x3fe90000
 8002dd0:	3fd20000 	.word	0x3fd20000
 8002dd4:	00000000 	.word	0x00000000

08002dd8 <__kernel_sin>:
 8002dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ddc:	461f      	mov	r7, r3
 8002dde:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8002de2:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8002de6:	4604      	mov	r4, r0
 8002de8:	460d      	mov	r5, r1
 8002dea:	4616      	mov	r6, r2
 8002dec:	b085      	sub	sp, #20
 8002dee:	d203      	bcs.n	8002df8 <__kernel_sin+0x20>
 8002df0:	f7fd fe22 	bl	8000a38 <__aeabi_d2iz>
 8002df4:	2800      	cmp	r0, #0
 8002df6:	d051      	beq.n	8002e9c <__kernel_sin+0xc4>
 8002df8:	4622      	mov	r2, r4
 8002dfa:	462b      	mov	r3, r5
 8002dfc:	4620      	mov	r0, r4
 8002dfe:	4629      	mov	r1, r5
 8002e00:	f7fd fb6a 	bl	80004d8 <__aeabi_dmul>
 8002e04:	4682      	mov	sl, r0
 8002e06:	468b      	mov	fp, r1
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	4629      	mov	r1, r5
 8002e10:	f7fd fb62 	bl	80004d8 <__aeabi_dmul>
 8002e14:	a33e      	add	r3, pc, #248	@ (adr r3, 8002f10 <__kernel_sin+0x138>)
 8002e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1a:	4680      	mov	r8, r0
 8002e1c:	4689      	mov	r9, r1
 8002e1e:	4650      	mov	r0, sl
 8002e20:	4659      	mov	r1, fp
 8002e22:	f7fd fb59 	bl	80004d8 <__aeabi_dmul>
 8002e26:	a33c      	add	r3, pc, #240	@ (adr r3, 8002f18 <__kernel_sin+0x140>)
 8002e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2c:	f7fd f99c 	bl	8000168 <__aeabi_dsub>
 8002e30:	4652      	mov	r2, sl
 8002e32:	465b      	mov	r3, fp
 8002e34:	f7fd fb50 	bl	80004d8 <__aeabi_dmul>
 8002e38:	a339      	add	r3, pc, #228	@ (adr r3, 8002f20 <__kernel_sin+0x148>)
 8002e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3e:	f7fd f995 	bl	800016c <__adddf3>
 8002e42:	4652      	mov	r2, sl
 8002e44:	465b      	mov	r3, fp
 8002e46:	f7fd fb47 	bl	80004d8 <__aeabi_dmul>
 8002e4a:	a337      	add	r3, pc, #220	@ (adr r3, 8002f28 <__kernel_sin+0x150>)
 8002e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e50:	f7fd f98a 	bl	8000168 <__aeabi_dsub>
 8002e54:	4652      	mov	r2, sl
 8002e56:	465b      	mov	r3, fp
 8002e58:	f7fd fb3e 	bl	80004d8 <__aeabi_dmul>
 8002e5c:	a334      	add	r3, pc, #208	@ (adr r3, 8002f30 <__kernel_sin+0x158>)
 8002e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e62:	f7fd f983 	bl	800016c <__adddf3>
 8002e66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002e68:	e9cd 0100 	strd	r0, r1, [sp]
 8002e6c:	b9db      	cbnz	r3, 8002ea6 <__kernel_sin+0xce>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	460b      	mov	r3, r1
 8002e72:	4650      	mov	r0, sl
 8002e74:	4659      	mov	r1, fp
 8002e76:	f7fd fb2f 	bl	80004d8 <__aeabi_dmul>
 8002e7a:	a32f      	add	r3, pc, #188	@ (adr r3, 8002f38 <__kernel_sin+0x160>)
 8002e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e80:	f7fd f972 	bl	8000168 <__aeabi_dsub>
 8002e84:	4642      	mov	r2, r8
 8002e86:	464b      	mov	r3, r9
 8002e88:	f7fd fb26 	bl	80004d8 <__aeabi_dmul>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4620      	mov	r0, r4
 8002e92:	4629      	mov	r1, r5
 8002e94:	f7fd f96a 	bl	800016c <__adddf3>
 8002e98:	4604      	mov	r4, r0
 8002e9a:	460d      	mov	r5, r1
 8002e9c:	4620      	mov	r0, r4
 8002e9e:	4629      	mov	r1, r5
 8002ea0:	b005      	add	sp, #20
 8002ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	4630      	mov	r0, r6
 8002eaa:	4639      	mov	r1, r7
 8002eac:	4b24      	ldr	r3, [pc, #144]	@ (8002f40 <__kernel_sin+0x168>)
 8002eae:	f7fd fb13 	bl	80004d8 <__aeabi_dmul>
 8002eb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002eb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002eba:	4640      	mov	r0, r8
 8002ebc:	4649      	mov	r1, r9
 8002ebe:	f7fd fb0b 	bl	80004d8 <__aeabi_dmul>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002eca:	f7fd f94d 	bl	8000168 <__aeabi_dsub>
 8002ece:	4652      	mov	r2, sl
 8002ed0:	465b      	mov	r3, fp
 8002ed2:	f7fd fb01 	bl	80004d8 <__aeabi_dmul>
 8002ed6:	4632      	mov	r2, r6
 8002ed8:	463b      	mov	r3, r7
 8002eda:	f7fd f945 	bl	8000168 <__aeabi_dsub>
 8002ede:	a316      	add	r3, pc, #88	@ (adr r3, 8002f38 <__kernel_sin+0x160>)
 8002ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee4:	4606      	mov	r6, r0
 8002ee6:	460f      	mov	r7, r1
 8002ee8:	4640      	mov	r0, r8
 8002eea:	4649      	mov	r1, r9
 8002eec:	f7fd faf4 	bl	80004d8 <__aeabi_dmul>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	4630      	mov	r0, r6
 8002ef6:	4639      	mov	r1, r7
 8002ef8:	f7fd f938 	bl	800016c <__adddf3>
 8002efc:	4602      	mov	r2, r0
 8002efe:	460b      	mov	r3, r1
 8002f00:	4620      	mov	r0, r4
 8002f02:	4629      	mov	r1, r5
 8002f04:	f7fd f930 	bl	8000168 <__aeabi_dsub>
 8002f08:	e7c6      	b.n	8002e98 <__kernel_sin+0xc0>
 8002f0a:	bf00      	nop
 8002f0c:	f3af 8000 	nop.w
 8002f10:	5acfd57c 	.word	0x5acfd57c
 8002f14:	3de5d93a 	.word	0x3de5d93a
 8002f18:	8a2b9ceb 	.word	0x8a2b9ceb
 8002f1c:	3e5ae5e6 	.word	0x3e5ae5e6
 8002f20:	57b1fe7d 	.word	0x57b1fe7d
 8002f24:	3ec71de3 	.word	0x3ec71de3
 8002f28:	19c161d5 	.word	0x19c161d5
 8002f2c:	3f2a01a0 	.word	0x3f2a01a0
 8002f30:	1110f8a6 	.word	0x1110f8a6
 8002f34:	3f811111 	.word	0x3f811111
 8002f38:	55555549 	.word	0x55555549
 8002f3c:	3fc55555 	.word	0x3fc55555
 8002f40:	3fe00000 	.word	0x3fe00000
 8002f44:	00000000 	.word	0x00000000

08002f48 <__ieee754_rem_pio2>:
 8002f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f4c:	4bc4      	ldr	r3, [pc, #784]	@ (8003260 <__ieee754_rem_pio2+0x318>)
 8002f4e:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8002f52:	b08d      	sub	sp, #52	@ 0x34
 8002f54:	4598      	cmp	r8, r3
 8002f56:	4606      	mov	r6, r0
 8002f58:	460f      	mov	r7, r1
 8002f5a:	4614      	mov	r4, r2
 8002f5c:	9104      	str	r1, [sp, #16]
 8002f5e:	d807      	bhi.n	8002f70 <__ieee754_rem_pio2+0x28>
 8002f60:	e9c2 6700 	strd	r6, r7, [r2]
 8002f64:	2300      	movs	r3, #0
 8002f66:	2200      	movs	r2, #0
 8002f68:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8002f6c:	2500      	movs	r5, #0
 8002f6e:	e026      	b.n	8002fbe <__ieee754_rem_pio2+0x76>
 8002f70:	4bbc      	ldr	r3, [pc, #752]	@ (8003264 <__ieee754_rem_pio2+0x31c>)
 8002f72:	4598      	cmp	r8, r3
 8002f74:	d876      	bhi.n	8003064 <__ieee754_rem_pio2+0x11c>
 8002f76:	9b04      	ldr	r3, [sp, #16]
 8002f78:	4dbb      	ldr	r5, [pc, #748]	@ (8003268 <__ieee754_rem_pio2+0x320>)
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	a3aa      	add	r3, pc, #680	@ (adr r3, 8003228 <__ieee754_rem_pio2+0x2e0>)
 8002f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f82:	dd38      	ble.n	8002ff6 <__ieee754_rem_pio2+0xae>
 8002f84:	f7fd f8f0 	bl	8000168 <__aeabi_dsub>
 8002f88:	45a8      	cmp	r8, r5
 8002f8a:	4606      	mov	r6, r0
 8002f8c:	460f      	mov	r7, r1
 8002f8e:	d01a      	beq.n	8002fc6 <__ieee754_rem_pio2+0x7e>
 8002f90:	a3a7      	add	r3, pc, #668	@ (adr r3, 8003230 <__ieee754_rem_pio2+0x2e8>)
 8002f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f96:	f7fd f8e7 	bl	8000168 <__aeabi_dsub>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	4680      	mov	r8, r0
 8002fa0:	4689      	mov	r9, r1
 8002fa2:	4630      	mov	r0, r6
 8002fa4:	4639      	mov	r1, r7
 8002fa6:	f7fd f8df 	bl	8000168 <__aeabi_dsub>
 8002faa:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003230 <__ieee754_rem_pio2+0x2e8>)
 8002fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb0:	f7fd f8da 	bl	8000168 <__aeabi_dsub>
 8002fb4:	2501      	movs	r5, #1
 8002fb6:	e9c4 8900 	strd	r8, r9, [r4]
 8002fba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002fbe:	4628      	mov	r0, r5
 8002fc0:	b00d      	add	sp, #52	@ 0x34
 8002fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fc6:	a39c      	add	r3, pc, #624	@ (adr r3, 8003238 <__ieee754_rem_pio2+0x2f0>)
 8002fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fcc:	f7fd f8cc 	bl	8000168 <__aeabi_dsub>
 8002fd0:	a39b      	add	r3, pc, #620	@ (adr r3, 8003240 <__ieee754_rem_pio2+0x2f8>)
 8002fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd6:	4606      	mov	r6, r0
 8002fd8:	460f      	mov	r7, r1
 8002fda:	f7fd f8c5 	bl	8000168 <__aeabi_dsub>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4680      	mov	r8, r0
 8002fe4:	4689      	mov	r9, r1
 8002fe6:	4630      	mov	r0, r6
 8002fe8:	4639      	mov	r1, r7
 8002fea:	f7fd f8bd 	bl	8000168 <__aeabi_dsub>
 8002fee:	a394      	add	r3, pc, #592	@ (adr r3, 8003240 <__ieee754_rem_pio2+0x2f8>)
 8002ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff4:	e7dc      	b.n	8002fb0 <__ieee754_rem_pio2+0x68>
 8002ff6:	f7fd f8b9 	bl	800016c <__adddf3>
 8002ffa:	45a8      	cmp	r8, r5
 8002ffc:	4606      	mov	r6, r0
 8002ffe:	460f      	mov	r7, r1
 8003000:	d018      	beq.n	8003034 <__ieee754_rem_pio2+0xec>
 8003002:	a38b      	add	r3, pc, #556	@ (adr r3, 8003230 <__ieee754_rem_pio2+0x2e8>)
 8003004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003008:	f7fd f8b0 	bl	800016c <__adddf3>
 800300c:	4602      	mov	r2, r0
 800300e:	460b      	mov	r3, r1
 8003010:	4680      	mov	r8, r0
 8003012:	4689      	mov	r9, r1
 8003014:	4630      	mov	r0, r6
 8003016:	4639      	mov	r1, r7
 8003018:	f7fd f8a6 	bl	8000168 <__aeabi_dsub>
 800301c:	a384      	add	r3, pc, #528	@ (adr r3, 8003230 <__ieee754_rem_pio2+0x2e8>)
 800301e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003022:	f7fd f8a3 	bl	800016c <__adddf3>
 8003026:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800302a:	e9c4 8900 	strd	r8, r9, [r4]
 800302e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003032:	e7c4      	b.n	8002fbe <__ieee754_rem_pio2+0x76>
 8003034:	a380      	add	r3, pc, #512	@ (adr r3, 8003238 <__ieee754_rem_pio2+0x2f0>)
 8003036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303a:	f7fd f897 	bl	800016c <__adddf3>
 800303e:	a380      	add	r3, pc, #512	@ (adr r3, 8003240 <__ieee754_rem_pio2+0x2f8>)
 8003040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003044:	4606      	mov	r6, r0
 8003046:	460f      	mov	r7, r1
 8003048:	f7fd f890 	bl	800016c <__adddf3>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	4680      	mov	r8, r0
 8003052:	4689      	mov	r9, r1
 8003054:	4630      	mov	r0, r6
 8003056:	4639      	mov	r1, r7
 8003058:	f7fd f886 	bl	8000168 <__aeabi_dsub>
 800305c:	a378      	add	r3, pc, #480	@ (adr r3, 8003240 <__ieee754_rem_pio2+0x2f8>)
 800305e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003062:	e7de      	b.n	8003022 <__ieee754_rem_pio2+0xda>
 8003064:	4b81      	ldr	r3, [pc, #516]	@ (800326c <__ieee754_rem_pio2+0x324>)
 8003066:	4598      	cmp	r8, r3
 8003068:	f200 80cf 	bhi.w	800320a <__ieee754_rem_pio2+0x2c2>
 800306c:	f000 f962 	bl	8003334 <fabs>
 8003070:	a375      	add	r3, pc, #468	@ (adr r3, 8003248 <__ieee754_rem_pio2+0x300>)
 8003072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003076:	4606      	mov	r6, r0
 8003078:	460f      	mov	r7, r1
 800307a:	f7fd fa2d 	bl	80004d8 <__aeabi_dmul>
 800307e:	2200      	movs	r2, #0
 8003080:	4b7b      	ldr	r3, [pc, #492]	@ (8003270 <__ieee754_rem_pio2+0x328>)
 8003082:	f7fd f873 	bl	800016c <__adddf3>
 8003086:	f7fd fcd7 	bl	8000a38 <__aeabi_d2iz>
 800308a:	4605      	mov	r5, r0
 800308c:	f7fd f9ba 	bl	8000404 <__aeabi_i2d>
 8003090:	4602      	mov	r2, r0
 8003092:	460b      	mov	r3, r1
 8003094:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003098:	a363      	add	r3, pc, #396	@ (adr r3, 8003228 <__ieee754_rem_pio2+0x2e0>)
 800309a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309e:	f7fd fa1b 	bl	80004d8 <__aeabi_dmul>
 80030a2:	4602      	mov	r2, r0
 80030a4:	460b      	mov	r3, r1
 80030a6:	4630      	mov	r0, r6
 80030a8:	4639      	mov	r1, r7
 80030aa:	f7fd f85d 	bl	8000168 <__aeabi_dsub>
 80030ae:	a360      	add	r3, pc, #384	@ (adr r3, 8003230 <__ieee754_rem_pio2+0x2e8>)
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	4682      	mov	sl, r0
 80030b6:	468b      	mov	fp, r1
 80030b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030bc:	f7fd fa0c 	bl	80004d8 <__aeabi_dmul>
 80030c0:	2d1f      	cmp	r5, #31
 80030c2:	4606      	mov	r6, r0
 80030c4:	460f      	mov	r7, r1
 80030c6:	dc0c      	bgt.n	80030e2 <__ieee754_rem_pio2+0x19a>
 80030c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003274 <__ieee754_rem_pio2+0x32c>)
 80030ca:	1e6a      	subs	r2, r5, #1
 80030cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d0:	4543      	cmp	r3, r8
 80030d2:	d006      	beq.n	80030e2 <__ieee754_rem_pio2+0x19a>
 80030d4:	4632      	mov	r2, r6
 80030d6:	463b      	mov	r3, r7
 80030d8:	4650      	mov	r0, sl
 80030da:	4659      	mov	r1, fp
 80030dc:	f7fd f844 	bl	8000168 <__aeabi_dsub>
 80030e0:	e00e      	b.n	8003100 <__ieee754_rem_pio2+0x1b8>
 80030e2:	463b      	mov	r3, r7
 80030e4:	4632      	mov	r2, r6
 80030e6:	4650      	mov	r0, sl
 80030e8:	4659      	mov	r1, fp
 80030ea:	f7fd f83d 	bl	8000168 <__aeabi_dsub>
 80030ee:	ea4f 5328 	mov.w	r3, r8, asr #20
 80030f2:	9305      	str	r3, [sp, #20]
 80030f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80030f8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	dc02      	bgt.n	8003106 <__ieee754_rem_pio2+0x1be>
 8003100:	e9c4 0100 	strd	r0, r1, [r4]
 8003104:	e039      	b.n	800317a <__ieee754_rem_pio2+0x232>
 8003106:	a34c      	add	r3, pc, #304	@ (adr r3, 8003238 <__ieee754_rem_pio2+0x2f0>)
 8003108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003110:	f7fd f9e2 	bl	80004d8 <__aeabi_dmul>
 8003114:	4606      	mov	r6, r0
 8003116:	460f      	mov	r7, r1
 8003118:	4602      	mov	r2, r0
 800311a:	460b      	mov	r3, r1
 800311c:	4650      	mov	r0, sl
 800311e:	4659      	mov	r1, fp
 8003120:	f7fd f822 	bl	8000168 <__aeabi_dsub>
 8003124:	4602      	mov	r2, r0
 8003126:	460b      	mov	r3, r1
 8003128:	4680      	mov	r8, r0
 800312a:	4689      	mov	r9, r1
 800312c:	4650      	mov	r0, sl
 800312e:	4659      	mov	r1, fp
 8003130:	f7fd f81a 	bl	8000168 <__aeabi_dsub>
 8003134:	4632      	mov	r2, r6
 8003136:	463b      	mov	r3, r7
 8003138:	f7fd f816 	bl	8000168 <__aeabi_dsub>
 800313c:	a340      	add	r3, pc, #256	@ (adr r3, 8003240 <__ieee754_rem_pio2+0x2f8>)
 800313e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003142:	4606      	mov	r6, r0
 8003144:	460f      	mov	r7, r1
 8003146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800314a:	f7fd f9c5 	bl	80004d8 <__aeabi_dmul>
 800314e:	4632      	mov	r2, r6
 8003150:	463b      	mov	r3, r7
 8003152:	f7fd f809 	bl	8000168 <__aeabi_dsub>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4606      	mov	r6, r0
 800315c:	460f      	mov	r7, r1
 800315e:	4640      	mov	r0, r8
 8003160:	4649      	mov	r1, r9
 8003162:	f7fd f801 	bl	8000168 <__aeabi_dsub>
 8003166:	9a05      	ldr	r2, [sp, #20]
 8003168:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b31      	cmp	r3, #49	@ 0x31
 8003170:	dc20      	bgt.n	80031b4 <__ieee754_rem_pio2+0x26c>
 8003172:	46c2      	mov	sl, r8
 8003174:	46cb      	mov	fp, r9
 8003176:	e9c4 0100 	strd	r0, r1, [r4]
 800317a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800317e:	4650      	mov	r0, sl
 8003180:	4642      	mov	r2, r8
 8003182:	464b      	mov	r3, r9
 8003184:	4659      	mov	r1, fp
 8003186:	f7fc ffef 	bl	8000168 <__aeabi_dsub>
 800318a:	463b      	mov	r3, r7
 800318c:	4632      	mov	r2, r6
 800318e:	f7fc ffeb 	bl	8000168 <__aeabi_dsub>
 8003192:	9b04      	ldr	r3, [sp, #16]
 8003194:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003198:	2b00      	cmp	r3, #0
 800319a:	f6bf af10 	bge.w	8002fbe <__ieee754_rem_pio2+0x76>
 800319e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80031a2:	6063      	str	r3, [r4, #4]
 80031a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80031a8:	f8c4 8000 	str.w	r8, [r4]
 80031ac:	60a0      	str	r0, [r4, #8]
 80031ae:	60e3      	str	r3, [r4, #12]
 80031b0:	426d      	negs	r5, r5
 80031b2:	e704      	b.n	8002fbe <__ieee754_rem_pio2+0x76>
 80031b4:	a326      	add	r3, pc, #152	@ (adr r3, 8003250 <__ieee754_rem_pio2+0x308>)
 80031b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80031be:	f7fd f98b 	bl	80004d8 <__aeabi_dmul>
 80031c2:	4606      	mov	r6, r0
 80031c4:	460f      	mov	r7, r1
 80031c6:	4602      	mov	r2, r0
 80031c8:	460b      	mov	r3, r1
 80031ca:	4640      	mov	r0, r8
 80031cc:	4649      	mov	r1, r9
 80031ce:	f7fc ffcb 	bl	8000168 <__aeabi_dsub>
 80031d2:	4602      	mov	r2, r0
 80031d4:	460b      	mov	r3, r1
 80031d6:	4682      	mov	sl, r0
 80031d8:	468b      	mov	fp, r1
 80031da:	4640      	mov	r0, r8
 80031dc:	4649      	mov	r1, r9
 80031de:	f7fc ffc3 	bl	8000168 <__aeabi_dsub>
 80031e2:	4632      	mov	r2, r6
 80031e4:	463b      	mov	r3, r7
 80031e6:	f7fc ffbf 	bl	8000168 <__aeabi_dsub>
 80031ea:	a31b      	add	r3, pc, #108	@ (adr r3, 8003258 <__ieee754_rem_pio2+0x310>)
 80031ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f0:	4606      	mov	r6, r0
 80031f2:	460f      	mov	r7, r1
 80031f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80031f8:	f7fd f96e 	bl	80004d8 <__aeabi_dmul>
 80031fc:	4632      	mov	r2, r6
 80031fe:	463b      	mov	r3, r7
 8003200:	f7fc ffb2 	bl	8000168 <__aeabi_dsub>
 8003204:	4606      	mov	r6, r0
 8003206:	460f      	mov	r7, r1
 8003208:	e764      	b.n	80030d4 <__ieee754_rem_pio2+0x18c>
 800320a:	4b1b      	ldr	r3, [pc, #108]	@ (8003278 <__ieee754_rem_pio2+0x330>)
 800320c:	4598      	cmp	r8, r3
 800320e:	d935      	bls.n	800327c <__ieee754_rem_pio2+0x334>
 8003210:	4602      	mov	r2, r0
 8003212:	460b      	mov	r3, r1
 8003214:	f7fc ffa8 	bl	8000168 <__aeabi_dsub>
 8003218:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800321c:	e9c4 0100 	strd	r0, r1, [r4]
 8003220:	e6a4      	b.n	8002f6c <__ieee754_rem_pio2+0x24>
 8003222:	bf00      	nop
 8003224:	f3af 8000 	nop.w
 8003228:	54400000 	.word	0x54400000
 800322c:	3ff921fb 	.word	0x3ff921fb
 8003230:	1a626331 	.word	0x1a626331
 8003234:	3dd0b461 	.word	0x3dd0b461
 8003238:	1a600000 	.word	0x1a600000
 800323c:	3dd0b461 	.word	0x3dd0b461
 8003240:	2e037073 	.word	0x2e037073
 8003244:	3ba3198a 	.word	0x3ba3198a
 8003248:	6dc9c883 	.word	0x6dc9c883
 800324c:	3fe45f30 	.word	0x3fe45f30
 8003250:	2e000000 	.word	0x2e000000
 8003254:	3ba3198a 	.word	0x3ba3198a
 8003258:	252049c1 	.word	0x252049c1
 800325c:	397b839a 	.word	0x397b839a
 8003260:	3fe921fb 	.word	0x3fe921fb
 8003264:	4002d97b 	.word	0x4002d97b
 8003268:	3ff921fb 	.word	0x3ff921fb
 800326c:	413921fb 	.word	0x413921fb
 8003270:	3fe00000 	.word	0x3fe00000
 8003274:	08008310 	.word	0x08008310
 8003278:	7fefffff 	.word	0x7fefffff
 800327c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003280:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003284:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003288:	460f      	mov	r7, r1
 800328a:	f7fd fbd5 	bl	8000a38 <__aeabi_d2iz>
 800328e:	f7fd f8b9 	bl	8000404 <__aeabi_i2d>
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	4630      	mov	r0, r6
 8003298:	4639      	mov	r1, r7
 800329a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800329e:	f7fc ff63 	bl	8000168 <__aeabi_dsub>
 80032a2:	2200      	movs	r2, #0
 80032a4:	4b21      	ldr	r3, [pc, #132]	@ (800332c <__ieee754_rem_pio2+0x3e4>)
 80032a6:	f7fd f917 	bl	80004d8 <__aeabi_dmul>
 80032aa:	460f      	mov	r7, r1
 80032ac:	4606      	mov	r6, r0
 80032ae:	f7fd fbc3 	bl	8000a38 <__aeabi_d2iz>
 80032b2:	f7fd f8a7 	bl	8000404 <__aeabi_i2d>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4630      	mov	r0, r6
 80032bc:	4639      	mov	r1, r7
 80032be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80032c2:	f7fc ff51 	bl	8000168 <__aeabi_dsub>
 80032c6:	2200      	movs	r2, #0
 80032c8:	4b18      	ldr	r3, [pc, #96]	@ (800332c <__ieee754_rem_pio2+0x3e4>)
 80032ca:	f7fd f905 	bl	80004d8 <__aeabi_dmul>
 80032ce:	f04f 0803 	mov.w	r8, #3
 80032d2:	2600      	movs	r6, #0
 80032d4:	2700      	movs	r7, #0
 80032d6:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80032da:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80032de:	4632      	mov	r2, r6
 80032e0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80032e4:	463b      	mov	r3, r7
 80032e6:	46c2      	mov	sl, r8
 80032e8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80032ec:	f7fd fb5c 	bl	80009a8 <__aeabi_dcmpeq>
 80032f0:	2800      	cmp	r0, #0
 80032f2:	d1f4      	bne.n	80032de <__ieee754_rem_pio2+0x396>
 80032f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003330 <__ieee754_rem_pio2+0x3e8>)
 80032f6:	462a      	mov	r2, r5
 80032f8:	9301      	str	r3, [sp, #4]
 80032fa:	2302      	movs	r3, #2
 80032fc:	4621      	mov	r1, r4
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	a806      	add	r0, sp, #24
 8003302:	4653      	mov	r3, sl
 8003304:	f000 f81a 	bl	800333c <__kernel_rem_pio2>
 8003308:	9b04      	ldr	r3, [sp, #16]
 800330a:	4605      	mov	r5, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	f6bf ae56 	bge.w	8002fbe <__ieee754_rem_pio2+0x76>
 8003312:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003316:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800331a:	e9c4 2300 	strd	r2, r3, [r4]
 800331e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003322:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003326:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800332a:	e741      	b.n	80031b0 <__ieee754_rem_pio2+0x268>
 800332c:	41700000 	.word	0x41700000
 8003330:	08008390 	.word	0x08008390

08003334 <fabs>:
 8003334:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003338:	4619      	mov	r1, r3
 800333a:	4770      	bx	lr

0800333c <__kernel_rem_pio2>:
 800333c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003340:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003344:	9308      	str	r3, [sp, #32]
 8003346:	9104      	str	r1, [sp, #16]
 8003348:	4bb6      	ldr	r3, [pc, #728]	@ (8003624 <__kernel_rem_pio2+0x2e8>)
 800334a:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 800334c:	f112 0f14 	cmn.w	r2, #20
 8003350:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003354:	bfa8      	it	ge
 8003356:	1ed4      	subge	r4, r2, #3
 8003358:	9302      	str	r3, [sp, #8]
 800335a:	9b08      	ldr	r3, [sp, #32]
 800335c:	bfb8      	it	lt
 800335e:	2400      	movlt	r4, #0
 8003360:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003364:	9306      	str	r3, [sp, #24]
 8003366:	bfa4      	itt	ge
 8003368:	2318      	movge	r3, #24
 800336a:	fb94 f4f3 	sdivge	r4, r4, r3
 800336e:	f06f 0317 	mvn.w	r3, #23
 8003372:	fb04 3303 	mla	r3, r4, r3, r3
 8003376:	eb03 0a02 	add.w	sl, r3, r2
 800337a:	9a06      	ldr	r2, [sp, #24]
 800337c:	9b02      	ldr	r3, [sp, #8]
 800337e:	1aa7      	subs	r7, r4, r2
 8003380:	eb03 0802 	add.w	r8, r3, r2
 8003384:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003386:	2500      	movs	r5, #0
 8003388:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800338c:	2200      	movs	r2, #0
 800338e:	2300      	movs	r3, #0
 8003390:	9009      	str	r0, [sp, #36]	@ 0x24
 8003392:	ae20      	add	r6, sp, #128	@ 0x80
 8003394:	4545      	cmp	r5, r8
 8003396:	dd14      	ble.n	80033c2 <__kernel_rem_pio2+0x86>
 8003398:	f04f 0800 	mov.w	r8, #0
 800339c:	9a08      	ldr	r2, [sp, #32]
 800339e:	ab20      	add	r3, sp, #128	@ 0x80
 80033a0:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80033a4:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 80033a8:	9b02      	ldr	r3, [sp, #8]
 80033aa:	4598      	cmp	r8, r3
 80033ac:	dc35      	bgt.n	800341a <__kernel_rem_pio2+0xde>
 80033ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033b0:	2200      	movs	r2, #0
 80033b2:	f1a3 0908 	sub.w	r9, r3, #8
 80033b6:	2300      	movs	r3, #0
 80033b8:	462f      	mov	r7, r5
 80033ba:	2600      	movs	r6, #0
 80033bc:	e9cd 2300 	strd	r2, r3, [sp]
 80033c0:	e01f      	b.n	8003402 <__kernel_rem_pio2+0xc6>
 80033c2:	42ef      	cmn	r7, r5
 80033c4:	d40b      	bmi.n	80033de <__kernel_rem_pio2+0xa2>
 80033c6:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80033ca:	e9cd 2300 	strd	r2, r3, [sp]
 80033ce:	f7fd f819 	bl	8000404 <__aeabi_i2d>
 80033d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80033d6:	e8e6 0102 	strd	r0, r1, [r6], #8
 80033da:	3501      	adds	r5, #1
 80033dc:	e7da      	b.n	8003394 <__kernel_rem_pio2+0x58>
 80033de:	4610      	mov	r0, r2
 80033e0:	4619      	mov	r1, r3
 80033e2:	e7f8      	b.n	80033d6 <__kernel_rem_pio2+0x9a>
 80033e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033e8:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80033ec:	f7fd f874 	bl	80004d8 <__aeabi_dmul>
 80033f0:	4602      	mov	r2, r0
 80033f2:	460b      	mov	r3, r1
 80033f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80033f8:	f7fc feb8 	bl	800016c <__adddf3>
 80033fc:	e9cd 0100 	strd	r0, r1, [sp]
 8003400:	3601      	adds	r6, #1
 8003402:	9b06      	ldr	r3, [sp, #24]
 8003404:	3f08      	subs	r7, #8
 8003406:	429e      	cmp	r6, r3
 8003408:	ddec      	ble.n	80033e4 <__kernel_rem_pio2+0xa8>
 800340a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800340e:	f108 0801 	add.w	r8, r8, #1
 8003412:	e8eb 2302 	strd	r2, r3, [fp], #8
 8003416:	3508      	adds	r5, #8
 8003418:	e7c6      	b.n	80033a8 <__kernel_rem_pio2+0x6c>
 800341a:	9b02      	ldr	r3, [sp, #8]
 800341c:	aa0c      	add	r2, sp, #48	@ 0x30
 800341e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003422:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003424:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003426:	f8dd b008 	ldr.w	fp, [sp, #8]
 800342a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800342e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003430:	ab98      	add	r3, sp, #608	@ 0x260
 8003432:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003436:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 800343a:	ab70      	add	r3, sp, #448	@ 0x1c0
 800343c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003440:	ae0c      	add	r6, sp, #48	@ 0x30
 8003442:	4698      	mov	r8, r3
 8003444:	46b1      	mov	r9, r6
 8003446:	465f      	mov	r7, fp
 8003448:	9307      	str	r3, [sp, #28]
 800344a:	2f00      	cmp	r7, #0
 800344c:	f1a8 0808 	sub.w	r8, r8, #8
 8003450:	dc71      	bgt.n	8003536 <__kernel_rem_pio2+0x1fa>
 8003452:	4652      	mov	r2, sl
 8003454:	4620      	mov	r0, r4
 8003456:	4629      	mov	r1, r5
 8003458:	f000 fa96 	bl	8003988 <scalbn>
 800345c:	2200      	movs	r2, #0
 800345e:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003462:	4604      	mov	r4, r0
 8003464:	460d      	mov	r5, r1
 8003466:	f7fd f837 	bl	80004d8 <__aeabi_dmul>
 800346a:	f000 fb05 	bl	8003a78 <floor>
 800346e:	2200      	movs	r2, #0
 8003470:	4b6d      	ldr	r3, [pc, #436]	@ (8003628 <__kernel_rem_pio2+0x2ec>)
 8003472:	f7fd f831 	bl	80004d8 <__aeabi_dmul>
 8003476:	4602      	mov	r2, r0
 8003478:	460b      	mov	r3, r1
 800347a:	4620      	mov	r0, r4
 800347c:	4629      	mov	r1, r5
 800347e:	f7fc fe73 	bl	8000168 <__aeabi_dsub>
 8003482:	460d      	mov	r5, r1
 8003484:	4604      	mov	r4, r0
 8003486:	f7fd fad7 	bl	8000a38 <__aeabi_d2iz>
 800348a:	9005      	str	r0, [sp, #20]
 800348c:	f7fc ffba 	bl	8000404 <__aeabi_i2d>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4620      	mov	r0, r4
 8003496:	4629      	mov	r1, r5
 8003498:	f7fc fe66 	bl	8000168 <__aeabi_dsub>
 800349c:	f1ba 0f00 	cmp.w	sl, #0
 80034a0:	4680      	mov	r8, r0
 80034a2:	4689      	mov	r9, r1
 80034a4:	dd6d      	ble.n	8003582 <__kernel_rem_pio2+0x246>
 80034a6:	f10b 31ff 	add.w	r1, fp, #4294967295	@ 0xffffffff
 80034aa:	ab0c      	add	r3, sp, #48	@ 0x30
 80034ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80034b0:	9c05      	ldr	r4, [sp, #20]
 80034b2:	f1ca 0018 	rsb	r0, sl, #24
 80034b6:	fa43 f200 	asr.w	r2, r3, r0
 80034ba:	4414      	add	r4, r2
 80034bc:	4082      	lsls	r2, r0
 80034be:	1a9b      	subs	r3, r3, r2
 80034c0:	aa0c      	add	r2, sp, #48	@ 0x30
 80034c2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80034c6:	f1ca 0217 	rsb	r2, sl, #23
 80034ca:	9405      	str	r4, [sp, #20]
 80034cc:	4113      	asrs	r3, r2
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	9b00      	ldr	r3, [sp, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	dd64      	ble.n	80035a0 <__kernel_rem_pio2+0x264>
 80034d6:	2200      	movs	r2, #0
 80034d8:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80034dc:	4614      	mov	r4, r2
 80034de:	9b05      	ldr	r3, [sp, #20]
 80034e0:	3301      	adds	r3, #1
 80034e2:	9305      	str	r3, [sp, #20]
 80034e4:	4593      	cmp	fp, r2
 80034e6:	f300 80ab 	bgt.w	8003640 <__kernel_rem_pio2+0x304>
 80034ea:	f1ba 0f00 	cmp.w	sl, #0
 80034ee:	dd07      	ble.n	8003500 <__kernel_rem_pio2+0x1c4>
 80034f0:	f1ba 0f01 	cmp.w	sl, #1
 80034f4:	f000 80b2 	beq.w	800365c <__kernel_rem_pio2+0x320>
 80034f8:	f1ba 0f02 	cmp.w	sl, #2
 80034fc:	f000 80b9 	beq.w	8003672 <__kernel_rem_pio2+0x336>
 8003500:	9b00      	ldr	r3, [sp, #0]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d14c      	bne.n	80035a0 <__kernel_rem_pio2+0x264>
 8003506:	4642      	mov	r2, r8
 8003508:	464b      	mov	r3, r9
 800350a:	2000      	movs	r0, #0
 800350c:	4947      	ldr	r1, [pc, #284]	@ (800362c <__kernel_rem_pio2+0x2f0>)
 800350e:	f7fc fe2b 	bl	8000168 <__aeabi_dsub>
 8003512:	4680      	mov	r8, r0
 8003514:	4689      	mov	r9, r1
 8003516:	2c00      	cmp	r4, #0
 8003518:	d042      	beq.n	80035a0 <__kernel_rem_pio2+0x264>
 800351a:	4652      	mov	r2, sl
 800351c:	2000      	movs	r0, #0
 800351e:	4943      	ldr	r1, [pc, #268]	@ (800362c <__kernel_rem_pio2+0x2f0>)
 8003520:	f000 fa32 	bl	8003988 <scalbn>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	4640      	mov	r0, r8
 800352a:	4649      	mov	r1, r9
 800352c:	f7fc fe1c 	bl	8000168 <__aeabi_dsub>
 8003530:	4680      	mov	r8, r0
 8003532:	4689      	mov	r9, r1
 8003534:	e034      	b.n	80035a0 <__kernel_rem_pio2+0x264>
 8003536:	2200      	movs	r2, #0
 8003538:	4b3d      	ldr	r3, [pc, #244]	@ (8003630 <__kernel_rem_pio2+0x2f4>)
 800353a:	4620      	mov	r0, r4
 800353c:	4629      	mov	r1, r5
 800353e:	f7fc ffcb 	bl	80004d8 <__aeabi_dmul>
 8003542:	f7fd fa79 	bl	8000a38 <__aeabi_d2iz>
 8003546:	f7fc ff5d 	bl	8000404 <__aeabi_i2d>
 800354a:	4602      	mov	r2, r0
 800354c:	460b      	mov	r3, r1
 800354e:	e9cd 2300 	strd	r2, r3, [sp]
 8003552:	2200      	movs	r2, #0
 8003554:	4b37      	ldr	r3, [pc, #220]	@ (8003634 <__kernel_rem_pio2+0x2f8>)
 8003556:	f7fc ffbf 	bl	80004d8 <__aeabi_dmul>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4620      	mov	r0, r4
 8003560:	4629      	mov	r1, r5
 8003562:	f7fc fe01 	bl	8000168 <__aeabi_dsub>
 8003566:	f7fd fa67 	bl	8000a38 <__aeabi_d2iz>
 800356a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800356e:	f849 0b04 	str.w	r0, [r9], #4
 8003572:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003576:	f7fc fdf9 	bl	800016c <__adddf3>
 800357a:	3f01      	subs	r7, #1
 800357c:	4604      	mov	r4, r0
 800357e:	460d      	mov	r5, r1
 8003580:	e763      	b.n	800344a <__kernel_rem_pio2+0x10e>
 8003582:	d106      	bne.n	8003592 <__kernel_rem_pio2+0x256>
 8003584:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 8003588:	aa0c      	add	r2, sp, #48	@ 0x30
 800358a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800358e:	15db      	asrs	r3, r3, #23
 8003590:	e79d      	b.n	80034ce <__kernel_rem_pio2+0x192>
 8003592:	2200      	movs	r2, #0
 8003594:	4b28      	ldr	r3, [pc, #160]	@ (8003638 <__kernel_rem_pio2+0x2fc>)
 8003596:	f7fd fa25 	bl	80009e4 <__aeabi_dcmpge>
 800359a:	2800      	cmp	r0, #0
 800359c:	d13f      	bne.n	800361e <__kernel_rem_pio2+0x2e2>
 800359e:	9000      	str	r0, [sp, #0]
 80035a0:	2200      	movs	r2, #0
 80035a2:	2300      	movs	r3, #0
 80035a4:	4640      	mov	r0, r8
 80035a6:	4649      	mov	r1, r9
 80035a8:	f7fd f9fe 	bl	80009a8 <__aeabi_dcmpeq>
 80035ac:	2800      	cmp	r0, #0
 80035ae:	f000 80af 	beq.w	8003710 <__kernel_rem_pio2+0x3d4>
 80035b2:	2200      	movs	r2, #0
 80035b4:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 80035b8:	9902      	ldr	r1, [sp, #8]
 80035ba:	428b      	cmp	r3, r1
 80035bc:	da61      	bge.n	8003682 <__kernel_rem_pio2+0x346>
 80035be:	2a00      	cmp	r2, #0
 80035c0:	d076      	beq.n	80036b0 <__kernel_rem_pio2+0x374>
 80035c2:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80035c6:	ab0c      	add	r3, sp, #48	@ 0x30
 80035c8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80035cc:	f1aa 0a18 	sub.w	sl, sl, #24
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0f6      	beq.n	80035c2 <__kernel_rem_pio2+0x286>
 80035d4:	4652      	mov	r2, sl
 80035d6:	2000      	movs	r0, #0
 80035d8:	4914      	ldr	r1, [pc, #80]	@ (800362c <__kernel_rem_pio2+0x2f0>)
 80035da:	f000 f9d5 	bl	8003988 <scalbn>
 80035de:	465d      	mov	r5, fp
 80035e0:	4606      	mov	r6, r0
 80035e2:	460f      	mov	r7, r1
 80035e4:	f04f 0900 	mov.w	r9, #0
 80035e8:	ab70      	add	r3, sp, #448	@ 0x1c0
 80035ea:	f8df a044 	ldr.w	sl, [pc, #68]	@ 8003630 <__kernel_rem_pio2+0x2f4>
 80035ee:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 80035f2:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 80035f6:	2d00      	cmp	r5, #0
 80035f8:	f280 80c0 	bge.w	800377c <__kernel_rem_pio2+0x440>
 80035fc:	465d      	mov	r5, fp
 80035fe:	2d00      	cmp	r5, #0
 8003600:	f2c0 80f0 	blt.w	80037e4 <__kernel_rem_pio2+0x4a8>
 8003604:	4b0d      	ldr	r3, [pc, #52]	@ (800363c <__kernel_rem_pio2+0x300>)
 8003606:	f04f 0900 	mov.w	r9, #0
 800360a:	9306      	str	r3, [sp, #24]
 800360c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800360e:	f04f 0a00 	mov.w	sl, #0
 8003612:	2700      	movs	r7, #0
 8003614:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8003618:	ebab 0605 	sub.w	r6, fp, r5
 800361c:	e0d6      	b.n	80037cc <__kernel_rem_pio2+0x490>
 800361e:	2302      	movs	r3, #2
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	e758      	b.n	80034d6 <__kernel_rem_pio2+0x19a>
 8003624:	080084d8 	.word	0x080084d8
 8003628:	40200000 	.word	0x40200000
 800362c:	3ff00000 	.word	0x3ff00000
 8003630:	3e700000 	.word	0x3e700000
 8003634:	41700000 	.word	0x41700000
 8003638:	3fe00000 	.word	0x3fe00000
 800363c:	08008498 	.word	0x08008498
 8003640:	f856 3b04 	ldr.w	r3, [r6], #4
 8003644:	b944      	cbnz	r4, 8003658 <__kernel_rem_pio2+0x31c>
 8003646:	b123      	cbz	r3, 8003652 <__kernel_rem_pio2+0x316>
 8003648:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800364c:	f846 3c04 	str.w	r3, [r6, #-4]
 8003650:	2301      	movs	r3, #1
 8003652:	461c      	mov	r4, r3
 8003654:	3201      	adds	r2, #1
 8003656:	e745      	b.n	80034e4 <__kernel_rem_pio2+0x1a8>
 8003658:	1acb      	subs	r3, r1, r3
 800365a:	e7f7      	b.n	800364c <__kernel_rem_pio2+0x310>
 800365c:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 8003660:	ab0c      	add	r3, sp, #48	@ 0x30
 8003662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003666:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800366a:	a90c      	add	r1, sp, #48	@ 0x30
 800366c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003670:	e746      	b.n	8003500 <__kernel_rem_pio2+0x1c4>
 8003672:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 8003676:	ab0c      	add	r3, sp, #48	@ 0x30
 8003678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800367c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003680:	e7f3      	b.n	800366a <__kernel_rem_pio2+0x32e>
 8003682:	a90c      	add	r1, sp, #48	@ 0x30
 8003684:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003688:	3b01      	subs	r3, #1
 800368a:	430a      	orrs	r2, r1
 800368c:	e794      	b.n	80035b8 <__kernel_rem_pio2+0x27c>
 800368e:	3401      	adds	r4, #1
 8003690:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8003694:	2a00      	cmp	r2, #0
 8003696:	d0fa      	beq.n	800368e <__kernel_rem_pio2+0x352>
 8003698:	9b08      	ldr	r3, [sp, #32]
 800369a:	aa20      	add	r2, sp, #128	@ 0x80
 800369c:	445b      	add	r3, fp
 800369e:	f10b 0801 	add.w	r8, fp, #1
 80036a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80036a6:	445c      	add	r4, fp
 80036a8:	4544      	cmp	r4, r8
 80036aa:	da04      	bge.n	80036b6 <__kernel_rem_pio2+0x37a>
 80036ac:	46a3      	mov	fp, r4
 80036ae:	e6bf      	b.n	8003430 <__kernel_rem_pio2+0xf4>
 80036b0:	2401      	movs	r4, #1
 80036b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80036b4:	e7ec      	b.n	8003690 <__kernel_rem_pio2+0x354>
 80036b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80036b8:	46ab      	mov	fp, r5
 80036ba:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80036be:	f7fc fea1 	bl	8000404 <__aeabi_i2d>
 80036c2:	f04f 0900 	mov.w	r9, #0
 80036c6:	2600      	movs	r6, #0
 80036c8:	2700      	movs	r7, #0
 80036ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036cc:	e9c5 0100 	strd	r0, r1, [r5]
 80036d0:	3b08      	subs	r3, #8
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	9b06      	ldr	r3, [sp, #24]
 80036d6:	4599      	cmp	r9, r3
 80036d8:	dd07      	ble.n	80036ea <__kernel_rem_pio2+0x3ae>
 80036da:	9b07      	ldr	r3, [sp, #28]
 80036dc:	f108 0801 	add.w	r8, r8, #1
 80036e0:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 80036e4:	3508      	adds	r5, #8
 80036e6:	9307      	str	r3, [sp, #28]
 80036e8:	e7de      	b.n	80036a8 <__kernel_rem_pio2+0x36c>
 80036ea:	9900      	ldr	r1, [sp, #0]
 80036ec:	f109 0901 	add.w	r9, r9, #1
 80036f0:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 80036f4:	9100      	str	r1, [sp, #0]
 80036f6:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 80036fa:	f7fc feed 	bl	80004d8 <__aeabi_dmul>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4630      	mov	r0, r6
 8003704:	4639      	mov	r1, r7
 8003706:	f7fc fd31 	bl	800016c <__adddf3>
 800370a:	4606      	mov	r6, r0
 800370c:	460f      	mov	r7, r1
 800370e:	e7e1      	b.n	80036d4 <__kernel_rem_pio2+0x398>
 8003710:	f1ca 0200 	rsb	r2, sl, #0
 8003714:	4640      	mov	r0, r8
 8003716:	4649      	mov	r1, r9
 8003718:	f000 f936 	bl	8003988 <scalbn>
 800371c:	2200      	movs	r2, #0
 800371e:	4b97      	ldr	r3, [pc, #604]	@ (800397c <__kernel_rem_pio2+0x640>)
 8003720:	4604      	mov	r4, r0
 8003722:	460d      	mov	r5, r1
 8003724:	f7fd f95e 	bl	80009e4 <__aeabi_dcmpge>
 8003728:	b300      	cbz	r0, 800376c <__kernel_rem_pio2+0x430>
 800372a:	2200      	movs	r2, #0
 800372c:	4b94      	ldr	r3, [pc, #592]	@ (8003980 <__kernel_rem_pio2+0x644>)
 800372e:	4620      	mov	r0, r4
 8003730:	4629      	mov	r1, r5
 8003732:	f7fc fed1 	bl	80004d8 <__aeabi_dmul>
 8003736:	f7fd f97f 	bl	8000a38 <__aeabi_d2iz>
 800373a:	4606      	mov	r6, r0
 800373c:	f7fc fe62 	bl	8000404 <__aeabi_i2d>
 8003740:	2200      	movs	r2, #0
 8003742:	4b8e      	ldr	r3, [pc, #568]	@ (800397c <__kernel_rem_pio2+0x640>)
 8003744:	f7fc fec8 	bl	80004d8 <__aeabi_dmul>
 8003748:	460b      	mov	r3, r1
 800374a:	4602      	mov	r2, r0
 800374c:	4629      	mov	r1, r5
 800374e:	4620      	mov	r0, r4
 8003750:	f7fc fd0a 	bl	8000168 <__aeabi_dsub>
 8003754:	f7fd f970 	bl	8000a38 <__aeabi_d2iz>
 8003758:	ab0c      	add	r3, sp, #48	@ 0x30
 800375a:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 800375e:	f10b 0b01 	add.w	fp, fp, #1
 8003762:	f10a 0a18 	add.w	sl, sl, #24
 8003766:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 800376a:	e733      	b.n	80035d4 <__kernel_rem_pio2+0x298>
 800376c:	4620      	mov	r0, r4
 800376e:	4629      	mov	r1, r5
 8003770:	f7fd f962 	bl	8000a38 <__aeabi_d2iz>
 8003774:	ab0c      	add	r3, sp, #48	@ 0x30
 8003776:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 800377a:	e72b      	b.n	80035d4 <__kernel_rem_pio2+0x298>
 800377c:	ab0c      	add	r3, sp, #48	@ 0x30
 800377e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003782:	f7fc fe3f 	bl	8000404 <__aeabi_i2d>
 8003786:	4632      	mov	r2, r6
 8003788:	463b      	mov	r3, r7
 800378a:	f7fc fea5 	bl	80004d8 <__aeabi_dmul>
 800378e:	464a      	mov	r2, r9
 8003790:	e868 0102 	strd	r0, r1, [r8], #-8
 8003794:	4653      	mov	r3, sl
 8003796:	4630      	mov	r0, r6
 8003798:	4639      	mov	r1, r7
 800379a:	f7fc fe9d 	bl	80004d8 <__aeabi_dmul>
 800379e:	3d01      	subs	r5, #1
 80037a0:	4606      	mov	r6, r0
 80037a2:	460f      	mov	r7, r1
 80037a4:	e727      	b.n	80035f6 <__kernel_rem_pio2+0x2ba>
 80037a6:	f8dd c018 	ldr.w	ip, [sp, #24]
 80037aa:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 80037ae:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80037b2:	f8cd c018 	str.w	ip, [sp, #24]
 80037b6:	f7fc fe8f 	bl	80004d8 <__aeabi_dmul>
 80037ba:	4602      	mov	r2, r0
 80037bc:	460b      	mov	r3, r1
 80037be:	4648      	mov	r0, r9
 80037c0:	4651      	mov	r1, sl
 80037c2:	f7fc fcd3 	bl	800016c <__adddf3>
 80037c6:	4681      	mov	r9, r0
 80037c8:	468a      	mov	sl, r1
 80037ca:	3701      	adds	r7, #1
 80037cc:	9b02      	ldr	r3, [sp, #8]
 80037ce:	429f      	cmp	r7, r3
 80037d0:	dc01      	bgt.n	80037d6 <__kernel_rem_pio2+0x49a>
 80037d2:	42be      	cmp	r6, r7
 80037d4:	dae7      	bge.n	80037a6 <__kernel_rem_pio2+0x46a>
 80037d6:	ab48      	add	r3, sp, #288	@ 0x120
 80037d8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80037dc:	e9c6 9a00 	strd	r9, sl, [r6]
 80037e0:	3d01      	subs	r5, #1
 80037e2:	e70c      	b.n	80035fe <__kernel_rem_pio2+0x2c2>
 80037e4:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	dc09      	bgt.n	80037fe <__kernel_rem_pio2+0x4c2>
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	dc2c      	bgt.n	8003848 <__kernel_rem_pio2+0x50c>
 80037ee:	d04e      	beq.n	800388e <__kernel_rem_pio2+0x552>
 80037f0:	9b05      	ldr	r3, [sp, #20]
 80037f2:	f003 0007 	and.w	r0, r3, #7
 80037f6:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80037fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037fe:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8003800:	2b03      	cmp	r3, #3
 8003802:	d1f5      	bne.n	80037f0 <__kernel_rem_pio2+0x4b4>
 8003804:	ab48      	add	r3, sp, #288	@ 0x120
 8003806:	441c      	add	r4, r3
 8003808:	4625      	mov	r5, r4
 800380a:	46da      	mov	sl, fp
 800380c:	f1ba 0f00 	cmp.w	sl, #0
 8003810:	dc63      	bgt.n	80038da <__kernel_rem_pio2+0x59e>
 8003812:	4625      	mov	r5, r4
 8003814:	46da      	mov	sl, fp
 8003816:	f1ba 0f01 	cmp.w	sl, #1
 800381a:	dc7b      	bgt.n	8003914 <__kernel_rem_pio2+0x5d8>
 800381c:	2000      	movs	r0, #0
 800381e:	2100      	movs	r1, #0
 8003820:	f1bb 0f01 	cmp.w	fp, #1
 8003824:	f300 8093 	bgt.w	800394e <__kernel_rem_pio2+0x612>
 8003828:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800382c:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8003830:	9b00      	ldr	r3, [sp, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	f040 8092 	bne.w	800395c <__kernel_rem_pio2+0x620>
 8003838:	9b04      	ldr	r3, [sp, #16]
 800383a:	e9c3 7800 	strd	r7, r8, [r3]
 800383e:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8003842:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003846:	e7d3      	b.n	80037f0 <__kernel_rem_pio2+0x4b4>
 8003848:	465d      	mov	r5, fp
 800384a:	2000      	movs	r0, #0
 800384c:	2100      	movs	r1, #0
 800384e:	ab48      	add	r3, sp, #288	@ 0x120
 8003850:	441c      	add	r4, r3
 8003852:	2d00      	cmp	r5, #0
 8003854:	da32      	bge.n	80038bc <__kernel_rem_pio2+0x580>
 8003856:	9b00      	ldr	r3, [sp, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d035      	beq.n	80038c8 <__kernel_rem_pio2+0x58c>
 800385c:	4602      	mov	r2, r0
 800385e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003862:	9c04      	ldr	r4, [sp, #16]
 8003864:	2501      	movs	r5, #1
 8003866:	e9c4 2300 	strd	r2, r3, [r4]
 800386a:	4602      	mov	r2, r0
 800386c:	460b      	mov	r3, r1
 800386e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8003872:	f7fc fc79 	bl	8000168 <__aeabi_dsub>
 8003876:	ac48      	add	r4, sp, #288	@ 0x120
 8003878:	45ab      	cmp	fp, r5
 800387a:	da28      	bge.n	80038ce <__kernel_rem_pio2+0x592>
 800387c:	9b00      	ldr	r3, [sp, #0]
 800387e:	b113      	cbz	r3, 8003886 <__kernel_rem_pio2+0x54a>
 8003880:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003884:	4619      	mov	r1, r3
 8003886:	9b04      	ldr	r3, [sp, #16]
 8003888:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800388c:	e7b0      	b.n	80037f0 <__kernel_rem_pio2+0x4b4>
 800388e:	2000      	movs	r0, #0
 8003890:	2100      	movs	r1, #0
 8003892:	ab48      	add	r3, sp, #288	@ 0x120
 8003894:	441c      	add	r4, r3
 8003896:	f1bb 0f00 	cmp.w	fp, #0
 800389a:	da08      	bge.n	80038ae <__kernel_rem_pio2+0x572>
 800389c:	9b00      	ldr	r3, [sp, #0]
 800389e:	b113      	cbz	r3, 80038a6 <__kernel_rem_pio2+0x56a>
 80038a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80038a4:	4619      	mov	r1, r3
 80038a6:	9b04      	ldr	r3, [sp, #16]
 80038a8:	e9c3 0100 	strd	r0, r1, [r3]
 80038ac:	e7a0      	b.n	80037f0 <__kernel_rem_pio2+0x4b4>
 80038ae:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80038b2:	f7fc fc5b 	bl	800016c <__adddf3>
 80038b6:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80038ba:	e7ec      	b.n	8003896 <__kernel_rem_pio2+0x55a>
 80038bc:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80038c0:	f7fc fc54 	bl	800016c <__adddf3>
 80038c4:	3d01      	subs	r5, #1
 80038c6:	e7c4      	b.n	8003852 <__kernel_rem_pio2+0x516>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	e7c9      	b.n	8003862 <__kernel_rem_pio2+0x526>
 80038ce:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 80038d2:	f7fc fc4b 	bl	800016c <__adddf3>
 80038d6:	3501      	adds	r5, #1
 80038d8:	e7ce      	b.n	8003878 <__kernel_rem_pio2+0x53c>
 80038da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80038de:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 80038e2:	4640      	mov	r0, r8
 80038e4:	4649      	mov	r1, r9
 80038e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038ea:	f7fc fc3f 	bl	800016c <__adddf3>
 80038ee:	4602      	mov	r2, r0
 80038f0:	460b      	mov	r3, r1
 80038f2:	4606      	mov	r6, r0
 80038f4:	460f      	mov	r7, r1
 80038f6:	4640      	mov	r0, r8
 80038f8:	4649      	mov	r1, r9
 80038fa:	f7fc fc35 	bl	8000168 <__aeabi_dsub>
 80038fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003902:	f7fc fc33 	bl	800016c <__adddf3>
 8003906:	e865 0102 	strd	r0, r1, [r5], #-8
 800390a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800390e:	e9c5 6700 	strd	r6, r7, [r5]
 8003912:	e77b      	b.n	800380c <__kernel_rem_pio2+0x4d0>
 8003914:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003918:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800391c:	4640      	mov	r0, r8
 800391e:	4649      	mov	r1, r9
 8003920:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003924:	f7fc fc22 	bl	800016c <__adddf3>
 8003928:	4602      	mov	r2, r0
 800392a:	460b      	mov	r3, r1
 800392c:	4606      	mov	r6, r0
 800392e:	460f      	mov	r7, r1
 8003930:	4640      	mov	r0, r8
 8003932:	4649      	mov	r1, r9
 8003934:	f7fc fc18 	bl	8000168 <__aeabi_dsub>
 8003938:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800393c:	f7fc fc16 	bl	800016c <__adddf3>
 8003940:	e865 0102 	strd	r0, r1, [r5], #-8
 8003944:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003948:	e9c5 6700 	strd	r6, r7, [r5]
 800394c:	e763      	b.n	8003816 <__kernel_rem_pio2+0x4da>
 800394e:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8003952:	f7fc fc0b 	bl	800016c <__adddf3>
 8003956:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800395a:	e761      	b.n	8003820 <__kernel_rem_pio2+0x4e4>
 800395c:	9b04      	ldr	r3, [sp, #16]
 800395e:	9a04      	ldr	r2, [sp, #16]
 8003960:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8003964:	601f      	str	r7, [r3, #0]
 8003966:	605c      	str	r4, [r3, #4]
 8003968:	609d      	str	r5, [r3, #8]
 800396a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800396e:	60d3      	str	r3, [r2, #12]
 8003970:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003974:	6110      	str	r0, [r2, #16]
 8003976:	6153      	str	r3, [r2, #20]
 8003978:	e73a      	b.n	80037f0 <__kernel_rem_pio2+0x4b4>
 800397a:	bf00      	nop
 800397c:	41700000 	.word	0x41700000
 8003980:	3e700000 	.word	0x3e700000
 8003984:	00000000 	.word	0x00000000

08003988 <scalbn>:
 8003988:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800398c:	4616      	mov	r6, r2
 800398e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003992:	4683      	mov	fp, r0
 8003994:	468c      	mov	ip, r1
 8003996:	460b      	mov	r3, r1
 8003998:	b982      	cbnz	r2, 80039bc <scalbn+0x34>
 800399a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800399e:	4303      	orrs	r3, r0
 80039a0:	d039      	beq.n	8003a16 <scalbn+0x8e>
 80039a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003a60 <scalbn+0xd8>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	f7fc fd97 	bl	80004d8 <__aeabi_dmul>
 80039aa:	4b2e      	ldr	r3, [pc, #184]	@ (8003a64 <scalbn+0xdc>)
 80039ac:	4683      	mov	fp, r0
 80039ae:	429e      	cmp	r6, r3
 80039b0:	468c      	mov	ip, r1
 80039b2:	da0d      	bge.n	80039d0 <scalbn+0x48>
 80039b4:	a326      	add	r3, pc, #152	@ (adr r3, 8003a50 <scalbn+0xc8>)
 80039b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ba:	e01b      	b.n	80039f4 <scalbn+0x6c>
 80039bc:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 80039c0:	42ba      	cmp	r2, r7
 80039c2:	d109      	bne.n	80039d8 <scalbn+0x50>
 80039c4:	4602      	mov	r2, r0
 80039c6:	f7fc fbd1 	bl	800016c <__adddf3>
 80039ca:	4683      	mov	fp, r0
 80039cc:	468c      	mov	ip, r1
 80039ce:	e022      	b.n	8003a16 <scalbn+0x8e>
 80039d0:	460b      	mov	r3, r1
 80039d2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80039d6:	3a36      	subs	r2, #54	@ 0x36
 80039d8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80039dc:	428e      	cmp	r6, r1
 80039de:	dd0c      	ble.n	80039fa <scalbn+0x72>
 80039e0:	a31d      	add	r3, pc, #116	@ (adr r3, 8003a58 <scalbn+0xd0>)
 80039e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e6:	461c      	mov	r4, r3
 80039e8:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 80039ec:	f361 74df 	bfi	r4, r1, #31, #1
 80039f0:	4621      	mov	r1, r4
 80039f2:	481d      	ldr	r0, [pc, #116]	@ (8003a68 <scalbn+0xe0>)
 80039f4:	f7fc fd70 	bl	80004d8 <__aeabi_dmul>
 80039f8:	e7e7      	b.n	80039ca <scalbn+0x42>
 80039fa:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80039fe:	4432      	add	r2, r6
 8003a00:	428a      	cmp	r2, r1
 8003a02:	dced      	bgt.n	80039e0 <scalbn+0x58>
 8003a04:	2a00      	cmp	r2, #0
 8003a06:	dd0a      	ble.n	8003a1e <scalbn+0x96>
 8003a08:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003a0c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003a10:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003a14:	46ac      	mov	ip, r5
 8003a16:	4658      	mov	r0, fp
 8003a18:	4661      	mov	r1, ip
 8003a1a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8003a1e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8003a22:	da09      	bge.n	8003a38 <scalbn+0xb0>
 8003a24:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8003a28:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8003a2c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8003a30:	480e      	ldr	r0, [pc, #56]	@ (8003a6c <scalbn+0xe4>)
 8003a32:	f041 011f 	orr.w	r1, r1, #31
 8003a36:	e7bd      	b.n	80039b4 <scalbn+0x2c>
 8003a38:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003a3c:	3236      	adds	r2, #54	@ 0x36
 8003a3e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003a42:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003a46:	4658      	mov	r0, fp
 8003a48:	4629      	mov	r1, r5
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	4b08      	ldr	r3, [pc, #32]	@ (8003a70 <scalbn+0xe8>)
 8003a4e:	e7d1      	b.n	80039f4 <scalbn+0x6c>
 8003a50:	c2f8f359 	.word	0xc2f8f359
 8003a54:	01a56e1f 	.word	0x01a56e1f
 8003a58:	8800759c 	.word	0x8800759c
 8003a5c:	7e37e43c 	.word	0x7e37e43c
 8003a60:	43500000 	.word	0x43500000
 8003a64:	ffff3cb0 	.word	0xffff3cb0
 8003a68:	8800759c 	.word	0x8800759c
 8003a6c:	c2f8f359 	.word	0xc2f8f359
 8003a70:	3c900000 	.word	0x3c900000
 8003a74:	00000000 	.word	0x00000000

08003a78 <floor>:
 8003a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a7c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003a80:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8003a84:	2e13      	cmp	r6, #19
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	460c      	mov	r4, r1
 8003a8c:	4605      	mov	r5, r0
 8003a8e:	4680      	mov	r8, r0
 8003a90:	dc35      	bgt.n	8003afe <floor+0x86>
 8003a92:	2e00      	cmp	r6, #0
 8003a94:	da17      	bge.n	8003ac6 <floor+0x4e>
 8003a96:	a334      	add	r3, pc, #208	@ (adr r3, 8003b68 <floor+0xf0>)
 8003a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9c:	f7fc fb66 	bl	800016c <__adddf3>
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	f7fc ffa8 	bl	80009f8 <__aeabi_dcmpgt>
 8003aa8:	b150      	cbz	r0, 8003ac0 <floor+0x48>
 8003aaa:	2c00      	cmp	r4, #0
 8003aac:	da57      	bge.n	8003b5e <floor+0xe6>
 8003aae:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8003ab2:	432c      	orrs	r4, r5
 8003ab4:	2500      	movs	r5, #0
 8003ab6:	42ac      	cmp	r4, r5
 8003ab8:	4c2d      	ldr	r4, [pc, #180]	@ (8003b70 <floor+0xf8>)
 8003aba:	bf08      	it	eq
 8003abc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8003ac0:	4623      	mov	r3, r4
 8003ac2:	462a      	mov	r2, r5
 8003ac4:	e024      	b.n	8003b10 <floor+0x98>
 8003ac6:	4f2b      	ldr	r7, [pc, #172]	@ (8003b74 <floor+0xfc>)
 8003ac8:	4137      	asrs	r7, r6
 8003aca:	ea01 0c07 	and.w	ip, r1, r7
 8003ace:	ea5c 0c00 	orrs.w	ip, ip, r0
 8003ad2:	d01d      	beq.n	8003b10 <floor+0x98>
 8003ad4:	a324      	add	r3, pc, #144	@ (adr r3, 8003b68 <floor+0xf0>)
 8003ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ada:	f7fc fb47 	bl	800016c <__adddf3>
 8003ade:	2200      	movs	r2, #0
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	f7fc ff89 	bl	80009f8 <__aeabi_dcmpgt>
 8003ae6:	2800      	cmp	r0, #0
 8003ae8:	d0ea      	beq.n	8003ac0 <floor+0x48>
 8003aea:	2c00      	cmp	r4, #0
 8003aec:	bfbe      	ittt	lt
 8003aee:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8003af2:	4133      	asrlt	r3, r6
 8003af4:	18e4      	addlt	r4, r4, r3
 8003af6:	2500      	movs	r5, #0
 8003af8:	ea24 0407 	bic.w	r4, r4, r7
 8003afc:	e7e0      	b.n	8003ac0 <floor+0x48>
 8003afe:	2e33      	cmp	r6, #51	@ 0x33
 8003b00:	dd0a      	ble.n	8003b18 <floor+0xa0>
 8003b02:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8003b06:	d103      	bne.n	8003b10 <floor+0x98>
 8003b08:	f7fc fb30 	bl	800016c <__adddf3>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4610      	mov	r0, r2
 8003b12:	4619      	mov	r1, r3
 8003b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b18:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8003b1c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8003b20:	fa2c f707 	lsr.w	r7, ip, r7
 8003b24:	4207      	tst	r7, r0
 8003b26:	d0f3      	beq.n	8003b10 <floor+0x98>
 8003b28:	a30f      	add	r3, pc, #60	@ (adr r3, 8003b68 <floor+0xf0>)
 8003b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2e:	f7fc fb1d 	bl	800016c <__adddf3>
 8003b32:	2200      	movs	r2, #0
 8003b34:	2300      	movs	r3, #0
 8003b36:	f7fc ff5f 	bl	80009f8 <__aeabi_dcmpgt>
 8003b3a:	2800      	cmp	r0, #0
 8003b3c:	d0c0      	beq.n	8003ac0 <floor+0x48>
 8003b3e:	2c00      	cmp	r4, #0
 8003b40:	da0a      	bge.n	8003b58 <floor+0xe0>
 8003b42:	2e14      	cmp	r6, #20
 8003b44:	d101      	bne.n	8003b4a <floor+0xd2>
 8003b46:	3401      	adds	r4, #1
 8003b48:	e006      	b.n	8003b58 <floor+0xe0>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8003b50:	40b3      	lsls	r3, r6
 8003b52:	441d      	add	r5, r3
 8003b54:	4545      	cmp	r5, r8
 8003b56:	d3f6      	bcc.n	8003b46 <floor+0xce>
 8003b58:	ea25 0507 	bic.w	r5, r5, r7
 8003b5c:	e7b0      	b.n	8003ac0 <floor+0x48>
 8003b5e:	2500      	movs	r5, #0
 8003b60:	462c      	mov	r4, r5
 8003b62:	e7ad      	b.n	8003ac0 <floor+0x48>
 8003b64:	f3af 8000 	nop.w
 8003b68:	8800759c 	.word	0x8800759c
 8003b6c:	7e37e43c 	.word	0x7e37e43c
 8003b70:	bff00000 	.word	0xbff00000
 8003b74:	000fffff 	.word	0x000fffff

08003b78 <__cvt>:
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b7e:	461d      	mov	r5, r3
 8003b80:	bfbb      	ittet	lt
 8003b82:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003b86:	461d      	movlt	r5, r3
 8003b88:	2300      	movge	r3, #0
 8003b8a:	232d      	movlt	r3, #45	@ 0x2d
 8003b8c:	b088      	sub	sp, #32
 8003b8e:	4614      	mov	r4, r2
 8003b90:	bfb8      	it	lt
 8003b92:	4614      	movlt	r4, r2
 8003b94:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003b96:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003b98:	7013      	strb	r3, [r2, #0]
 8003b9a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003b9c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003ba0:	f023 0820 	bic.w	r8, r3, #32
 8003ba4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003ba8:	d005      	beq.n	8003bb6 <__cvt+0x3e>
 8003baa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003bae:	d100      	bne.n	8003bb2 <__cvt+0x3a>
 8003bb0:	3601      	adds	r6, #1
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e000      	b.n	8003bb8 <__cvt+0x40>
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	aa07      	add	r2, sp, #28
 8003bba:	9204      	str	r2, [sp, #16]
 8003bbc:	aa06      	add	r2, sp, #24
 8003bbe:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003bc2:	e9cd 3600 	strd	r3, r6, [sp]
 8003bc6:	4622      	mov	r2, r4
 8003bc8:	462b      	mov	r3, r5
 8003bca:	f001 f881 	bl	8004cd0 <_dtoa_r>
 8003bce:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003bd2:	4607      	mov	r7, r0
 8003bd4:	d119      	bne.n	8003c0a <__cvt+0x92>
 8003bd6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003bd8:	07db      	lsls	r3, r3, #31
 8003bda:	d50e      	bpl.n	8003bfa <__cvt+0x82>
 8003bdc:	eb00 0906 	add.w	r9, r0, r6
 8003be0:	2200      	movs	r2, #0
 8003be2:	2300      	movs	r3, #0
 8003be4:	4620      	mov	r0, r4
 8003be6:	4629      	mov	r1, r5
 8003be8:	f7fc fede 	bl	80009a8 <__aeabi_dcmpeq>
 8003bec:	b108      	cbz	r0, 8003bf2 <__cvt+0x7a>
 8003bee:	f8cd 901c 	str.w	r9, [sp, #28]
 8003bf2:	2230      	movs	r2, #48	@ 0x30
 8003bf4:	9b07      	ldr	r3, [sp, #28]
 8003bf6:	454b      	cmp	r3, r9
 8003bf8:	d31e      	bcc.n	8003c38 <__cvt+0xc0>
 8003bfa:	4638      	mov	r0, r7
 8003bfc:	9b07      	ldr	r3, [sp, #28]
 8003bfe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003c00:	1bdb      	subs	r3, r3, r7
 8003c02:	6013      	str	r3, [r2, #0]
 8003c04:	b008      	add	sp, #32
 8003c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c0a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c0e:	eb00 0906 	add.w	r9, r0, r6
 8003c12:	d1e5      	bne.n	8003be0 <__cvt+0x68>
 8003c14:	7803      	ldrb	r3, [r0, #0]
 8003c16:	2b30      	cmp	r3, #48	@ 0x30
 8003c18:	d10a      	bne.n	8003c30 <__cvt+0xb8>
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	4620      	mov	r0, r4
 8003c20:	4629      	mov	r1, r5
 8003c22:	f7fc fec1 	bl	80009a8 <__aeabi_dcmpeq>
 8003c26:	b918      	cbnz	r0, 8003c30 <__cvt+0xb8>
 8003c28:	f1c6 0601 	rsb	r6, r6, #1
 8003c2c:	f8ca 6000 	str.w	r6, [sl]
 8003c30:	f8da 3000 	ldr.w	r3, [sl]
 8003c34:	4499      	add	r9, r3
 8003c36:	e7d3      	b.n	8003be0 <__cvt+0x68>
 8003c38:	1c59      	adds	r1, r3, #1
 8003c3a:	9107      	str	r1, [sp, #28]
 8003c3c:	701a      	strb	r2, [r3, #0]
 8003c3e:	e7d9      	b.n	8003bf4 <__cvt+0x7c>

08003c40 <__exponent>:
 8003c40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c42:	2900      	cmp	r1, #0
 8003c44:	bfb6      	itet	lt
 8003c46:	232d      	movlt	r3, #45	@ 0x2d
 8003c48:	232b      	movge	r3, #43	@ 0x2b
 8003c4a:	4249      	neglt	r1, r1
 8003c4c:	2909      	cmp	r1, #9
 8003c4e:	7002      	strb	r2, [r0, #0]
 8003c50:	7043      	strb	r3, [r0, #1]
 8003c52:	dd29      	ble.n	8003ca8 <__exponent+0x68>
 8003c54:	f10d 0307 	add.w	r3, sp, #7
 8003c58:	461d      	mov	r5, r3
 8003c5a:	270a      	movs	r7, #10
 8003c5c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003c60:	461a      	mov	r2, r3
 8003c62:	fb07 1416 	mls	r4, r7, r6, r1
 8003c66:	3430      	adds	r4, #48	@ 0x30
 8003c68:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003c6c:	460c      	mov	r4, r1
 8003c6e:	2c63      	cmp	r4, #99	@ 0x63
 8003c70:	4631      	mov	r1, r6
 8003c72:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003c76:	dcf1      	bgt.n	8003c5c <__exponent+0x1c>
 8003c78:	3130      	adds	r1, #48	@ 0x30
 8003c7a:	1e94      	subs	r4, r2, #2
 8003c7c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003c80:	4623      	mov	r3, r4
 8003c82:	1c41      	adds	r1, r0, #1
 8003c84:	42ab      	cmp	r3, r5
 8003c86:	d30a      	bcc.n	8003c9e <__exponent+0x5e>
 8003c88:	f10d 0309 	add.w	r3, sp, #9
 8003c8c:	1a9b      	subs	r3, r3, r2
 8003c8e:	42ac      	cmp	r4, r5
 8003c90:	bf88      	it	hi
 8003c92:	2300      	movhi	r3, #0
 8003c94:	3302      	adds	r3, #2
 8003c96:	4403      	add	r3, r0
 8003c98:	1a18      	subs	r0, r3, r0
 8003c9a:	b003      	add	sp, #12
 8003c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c9e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003ca2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003ca6:	e7ed      	b.n	8003c84 <__exponent+0x44>
 8003ca8:	2330      	movs	r3, #48	@ 0x30
 8003caa:	3130      	adds	r1, #48	@ 0x30
 8003cac:	7083      	strb	r3, [r0, #2]
 8003cae:	70c1      	strb	r1, [r0, #3]
 8003cb0:	1d03      	adds	r3, r0, #4
 8003cb2:	e7f1      	b.n	8003c98 <__exponent+0x58>

08003cb4 <_printf_float>:
 8003cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cb8:	b091      	sub	sp, #68	@ 0x44
 8003cba:	460c      	mov	r4, r1
 8003cbc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003cc0:	4616      	mov	r6, r2
 8003cc2:	461f      	mov	r7, r3
 8003cc4:	4605      	mov	r5, r0
 8003cc6:	f000 fef1 	bl	8004aac <_localeconv_r>
 8003cca:	6803      	ldr	r3, [r0, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	9308      	str	r3, [sp, #32]
 8003cd0:	f7fc fa3e 	bl	8000150 <strlen>
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	930e      	str	r3, [sp, #56]	@ 0x38
 8003cd8:	f8d8 3000 	ldr.w	r3, [r8]
 8003cdc:	9009      	str	r0, [sp, #36]	@ 0x24
 8003cde:	3307      	adds	r3, #7
 8003ce0:	f023 0307 	bic.w	r3, r3, #7
 8003ce4:	f103 0208 	add.w	r2, r3, #8
 8003ce8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003cec:	f8d4 b000 	ldr.w	fp, [r4]
 8003cf0:	f8c8 2000 	str.w	r2, [r8]
 8003cf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003cf8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003cfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003cfe:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003d02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003d0a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003d0e:	4b9c      	ldr	r3, [pc, #624]	@ (8003f80 <_printf_float+0x2cc>)
 8003d10:	f7fc fe7c 	bl	8000a0c <__aeabi_dcmpun>
 8003d14:	bb70      	cbnz	r0, 8003d74 <_printf_float+0xc0>
 8003d16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003d1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d1e:	4b98      	ldr	r3, [pc, #608]	@ (8003f80 <_printf_float+0x2cc>)
 8003d20:	f7fc fe56 	bl	80009d0 <__aeabi_dcmple>
 8003d24:	bb30      	cbnz	r0, 8003d74 <_printf_float+0xc0>
 8003d26:	2200      	movs	r2, #0
 8003d28:	2300      	movs	r3, #0
 8003d2a:	4640      	mov	r0, r8
 8003d2c:	4649      	mov	r1, r9
 8003d2e:	f7fc fe45 	bl	80009bc <__aeabi_dcmplt>
 8003d32:	b110      	cbz	r0, 8003d3a <_printf_float+0x86>
 8003d34:	232d      	movs	r3, #45	@ 0x2d
 8003d36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d3a:	4a92      	ldr	r2, [pc, #584]	@ (8003f84 <_printf_float+0x2d0>)
 8003d3c:	4b92      	ldr	r3, [pc, #584]	@ (8003f88 <_printf_float+0x2d4>)
 8003d3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003d42:	bf94      	ite	ls
 8003d44:	4690      	movls	r8, r2
 8003d46:	4698      	movhi	r8, r3
 8003d48:	2303      	movs	r3, #3
 8003d4a:	f04f 0900 	mov.w	r9, #0
 8003d4e:	6123      	str	r3, [r4, #16]
 8003d50:	f02b 0304 	bic.w	r3, fp, #4
 8003d54:	6023      	str	r3, [r4, #0]
 8003d56:	4633      	mov	r3, r6
 8003d58:	4621      	mov	r1, r4
 8003d5a:	4628      	mov	r0, r5
 8003d5c:	9700      	str	r7, [sp, #0]
 8003d5e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003d60:	f000 f9d4 	bl	800410c <_printf_common>
 8003d64:	3001      	adds	r0, #1
 8003d66:	f040 8090 	bne.w	8003e8a <_printf_float+0x1d6>
 8003d6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d6e:	b011      	add	sp, #68	@ 0x44
 8003d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d74:	4642      	mov	r2, r8
 8003d76:	464b      	mov	r3, r9
 8003d78:	4640      	mov	r0, r8
 8003d7a:	4649      	mov	r1, r9
 8003d7c:	f7fc fe46 	bl	8000a0c <__aeabi_dcmpun>
 8003d80:	b148      	cbz	r0, 8003d96 <_printf_float+0xe2>
 8003d82:	464b      	mov	r3, r9
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	bfb8      	it	lt
 8003d88:	232d      	movlt	r3, #45	@ 0x2d
 8003d8a:	4a80      	ldr	r2, [pc, #512]	@ (8003f8c <_printf_float+0x2d8>)
 8003d8c:	bfb8      	it	lt
 8003d8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003d92:	4b7f      	ldr	r3, [pc, #508]	@ (8003f90 <_printf_float+0x2dc>)
 8003d94:	e7d3      	b.n	8003d3e <_printf_float+0x8a>
 8003d96:	6863      	ldr	r3, [r4, #4]
 8003d98:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003d9c:	1c5a      	adds	r2, r3, #1
 8003d9e:	d13f      	bne.n	8003e20 <_printf_float+0x16c>
 8003da0:	2306      	movs	r3, #6
 8003da2:	6063      	str	r3, [r4, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003daa:	6023      	str	r3, [r4, #0]
 8003dac:	9206      	str	r2, [sp, #24]
 8003dae:	aa0e      	add	r2, sp, #56	@ 0x38
 8003db0:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003db4:	aa0d      	add	r2, sp, #52	@ 0x34
 8003db6:	9203      	str	r2, [sp, #12]
 8003db8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003dbc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003dc0:	6863      	ldr	r3, [r4, #4]
 8003dc2:	4642      	mov	r2, r8
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	464b      	mov	r3, r9
 8003dca:	910a      	str	r1, [sp, #40]	@ 0x28
 8003dcc:	f7ff fed4 	bl	8003b78 <__cvt>
 8003dd0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003dd2:	4680      	mov	r8, r0
 8003dd4:	2947      	cmp	r1, #71	@ 0x47
 8003dd6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003dd8:	d128      	bne.n	8003e2c <_printf_float+0x178>
 8003dda:	1cc8      	adds	r0, r1, #3
 8003ddc:	db02      	blt.n	8003de4 <_printf_float+0x130>
 8003dde:	6863      	ldr	r3, [r4, #4]
 8003de0:	4299      	cmp	r1, r3
 8003de2:	dd40      	ble.n	8003e66 <_printf_float+0x1b2>
 8003de4:	f1aa 0a02 	sub.w	sl, sl, #2
 8003de8:	fa5f fa8a 	uxtb.w	sl, sl
 8003dec:	4652      	mov	r2, sl
 8003dee:	3901      	subs	r1, #1
 8003df0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003df4:	910d      	str	r1, [sp, #52]	@ 0x34
 8003df6:	f7ff ff23 	bl	8003c40 <__exponent>
 8003dfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003dfc:	4681      	mov	r9, r0
 8003dfe:	1813      	adds	r3, r2, r0
 8003e00:	2a01      	cmp	r2, #1
 8003e02:	6123      	str	r3, [r4, #16]
 8003e04:	dc02      	bgt.n	8003e0c <_printf_float+0x158>
 8003e06:	6822      	ldr	r2, [r4, #0]
 8003e08:	07d2      	lsls	r2, r2, #31
 8003e0a:	d501      	bpl.n	8003e10 <_printf_float+0x15c>
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	6123      	str	r3, [r4, #16]
 8003e10:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d09e      	beq.n	8003d56 <_printf_float+0xa2>
 8003e18:	232d      	movs	r3, #45	@ 0x2d
 8003e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e1e:	e79a      	b.n	8003d56 <_printf_float+0xa2>
 8003e20:	2947      	cmp	r1, #71	@ 0x47
 8003e22:	d1bf      	bne.n	8003da4 <_printf_float+0xf0>
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1bd      	bne.n	8003da4 <_printf_float+0xf0>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e7ba      	b.n	8003da2 <_printf_float+0xee>
 8003e2c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003e30:	d9dc      	bls.n	8003dec <_printf_float+0x138>
 8003e32:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003e36:	d118      	bne.n	8003e6a <_printf_float+0x1b6>
 8003e38:	2900      	cmp	r1, #0
 8003e3a:	6863      	ldr	r3, [r4, #4]
 8003e3c:	dd0b      	ble.n	8003e56 <_printf_float+0x1a2>
 8003e3e:	6121      	str	r1, [r4, #16]
 8003e40:	b913      	cbnz	r3, 8003e48 <_printf_float+0x194>
 8003e42:	6822      	ldr	r2, [r4, #0]
 8003e44:	07d0      	lsls	r0, r2, #31
 8003e46:	d502      	bpl.n	8003e4e <_printf_float+0x19a>
 8003e48:	3301      	adds	r3, #1
 8003e4a:	440b      	add	r3, r1
 8003e4c:	6123      	str	r3, [r4, #16]
 8003e4e:	f04f 0900 	mov.w	r9, #0
 8003e52:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003e54:	e7dc      	b.n	8003e10 <_printf_float+0x15c>
 8003e56:	b913      	cbnz	r3, 8003e5e <_printf_float+0x1aa>
 8003e58:	6822      	ldr	r2, [r4, #0]
 8003e5a:	07d2      	lsls	r2, r2, #31
 8003e5c:	d501      	bpl.n	8003e62 <_printf_float+0x1ae>
 8003e5e:	3302      	adds	r3, #2
 8003e60:	e7f4      	b.n	8003e4c <_printf_float+0x198>
 8003e62:	2301      	movs	r3, #1
 8003e64:	e7f2      	b.n	8003e4c <_printf_float+0x198>
 8003e66:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003e6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003e6c:	4299      	cmp	r1, r3
 8003e6e:	db05      	blt.n	8003e7c <_printf_float+0x1c8>
 8003e70:	6823      	ldr	r3, [r4, #0]
 8003e72:	6121      	str	r1, [r4, #16]
 8003e74:	07d8      	lsls	r0, r3, #31
 8003e76:	d5ea      	bpl.n	8003e4e <_printf_float+0x19a>
 8003e78:	1c4b      	adds	r3, r1, #1
 8003e7a:	e7e7      	b.n	8003e4c <_printf_float+0x198>
 8003e7c:	2900      	cmp	r1, #0
 8003e7e:	bfcc      	ite	gt
 8003e80:	2201      	movgt	r2, #1
 8003e82:	f1c1 0202 	rsble	r2, r1, #2
 8003e86:	4413      	add	r3, r2
 8003e88:	e7e0      	b.n	8003e4c <_printf_float+0x198>
 8003e8a:	6823      	ldr	r3, [r4, #0]
 8003e8c:	055a      	lsls	r2, r3, #21
 8003e8e:	d407      	bmi.n	8003ea0 <_printf_float+0x1ec>
 8003e90:	6923      	ldr	r3, [r4, #16]
 8003e92:	4642      	mov	r2, r8
 8003e94:	4631      	mov	r1, r6
 8003e96:	4628      	mov	r0, r5
 8003e98:	47b8      	blx	r7
 8003e9a:	3001      	adds	r0, #1
 8003e9c:	d12b      	bne.n	8003ef6 <_printf_float+0x242>
 8003e9e:	e764      	b.n	8003d6a <_printf_float+0xb6>
 8003ea0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003ea4:	f240 80dc 	bls.w	8004060 <_printf_float+0x3ac>
 8003ea8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003eac:	2200      	movs	r2, #0
 8003eae:	2300      	movs	r3, #0
 8003eb0:	f7fc fd7a 	bl	80009a8 <__aeabi_dcmpeq>
 8003eb4:	2800      	cmp	r0, #0
 8003eb6:	d033      	beq.n	8003f20 <_printf_float+0x26c>
 8003eb8:	2301      	movs	r3, #1
 8003eba:	4631      	mov	r1, r6
 8003ebc:	4628      	mov	r0, r5
 8003ebe:	4a35      	ldr	r2, [pc, #212]	@ (8003f94 <_printf_float+0x2e0>)
 8003ec0:	47b8      	blx	r7
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	f43f af51 	beq.w	8003d6a <_printf_float+0xb6>
 8003ec8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003ecc:	4543      	cmp	r3, r8
 8003ece:	db02      	blt.n	8003ed6 <_printf_float+0x222>
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	07d8      	lsls	r0, r3, #31
 8003ed4:	d50f      	bpl.n	8003ef6 <_printf_float+0x242>
 8003ed6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003eda:	4631      	mov	r1, r6
 8003edc:	4628      	mov	r0, r5
 8003ede:	47b8      	blx	r7
 8003ee0:	3001      	adds	r0, #1
 8003ee2:	f43f af42 	beq.w	8003d6a <_printf_float+0xb6>
 8003ee6:	f04f 0900 	mov.w	r9, #0
 8003eea:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003eee:	f104 0a1a 	add.w	sl, r4, #26
 8003ef2:	45c8      	cmp	r8, r9
 8003ef4:	dc09      	bgt.n	8003f0a <_printf_float+0x256>
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	079b      	lsls	r3, r3, #30
 8003efa:	f100 8102 	bmi.w	8004102 <_printf_float+0x44e>
 8003efe:	68e0      	ldr	r0, [r4, #12]
 8003f00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f02:	4298      	cmp	r0, r3
 8003f04:	bfb8      	it	lt
 8003f06:	4618      	movlt	r0, r3
 8003f08:	e731      	b.n	8003d6e <_printf_float+0xba>
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	4652      	mov	r2, sl
 8003f0e:	4631      	mov	r1, r6
 8003f10:	4628      	mov	r0, r5
 8003f12:	47b8      	blx	r7
 8003f14:	3001      	adds	r0, #1
 8003f16:	f43f af28 	beq.w	8003d6a <_printf_float+0xb6>
 8003f1a:	f109 0901 	add.w	r9, r9, #1
 8003f1e:	e7e8      	b.n	8003ef2 <_printf_float+0x23e>
 8003f20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	dc38      	bgt.n	8003f98 <_printf_float+0x2e4>
 8003f26:	2301      	movs	r3, #1
 8003f28:	4631      	mov	r1, r6
 8003f2a:	4628      	mov	r0, r5
 8003f2c:	4a19      	ldr	r2, [pc, #100]	@ (8003f94 <_printf_float+0x2e0>)
 8003f2e:	47b8      	blx	r7
 8003f30:	3001      	adds	r0, #1
 8003f32:	f43f af1a 	beq.w	8003d6a <_printf_float+0xb6>
 8003f36:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003f3a:	ea59 0303 	orrs.w	r3, r9, r3
 8003f3e:	d102      	bne.n	8003f46 <_printf_float+0x292>
 8003f40:	6823      	ldr	r3, [r4, #0]
 8003f42:	07d9      	lsls	r1, r3, #31
 8003f44:	d5d7      	bpl.n	8003ef6 <_printf_float+0x242>
 8003f46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003f4a:	4631      	mov	r1, r6
 8003f4c:	4628      	mov	r0, r5
 8003f4e:	47b8      	blx	r7
 8003f50:	3001      	adds	r0, #1
 8003f52:	f43f af0a 	beq.w	8003d6a <_printf_float+0xb6>
 8003f56:	f04f 0a00 	mov.w	sl, #0
 8003f5a:	f104 0b1a 	add.w	fp, r4, #26
 8003f5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f60:	425b      	negs	r3, r3
 8003f62:	4553      	cmp	r3, sl
 8003f64:	dc01      	bgt.n	8003f6a <_printf_float+0x2b6>
 8003f66:	464b      	mov	r3, r9
 8003f68:	e793      	b.n	8003e92 <_printf_float+0x1de>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	465a      	mov	r2, fp
 8003f6e:	4631      	mov	r1, r6
 8003f70:	4628      	mov	r0, r5
 8003f72:	47b8      	blx	r7
 8003f74:	3001      	adds	r0, #1
 8003f76:	f43f aef8 	beq.w	8003d6a <_printf_float+0xb6>
 8003f7a:	f10a 0a01 	add.w	sl, sl, #1
 8003f7e:	e7ee      	b.n	8003f5e <_printf_float+0x2aa>
 8003f80:	7fefffff 	.word	0x7fefffff
 8003f84:	080084e8 	.word	0x080084e8
 8003f88:	080084ec 	.word	0x080084ec
 8003f8c:	080084f0 	.word	0x080084f0
 8003f90:	080084f4 	.word	0x080084f4
 8003f94:	080084f8 	.word	0x080084f8
 8003f98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f9a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003f9e:	4553      	cmp	r3, sl
 8003fa0:	bfa8      	it	ge
 8003fa2:	4653      	movge	r3, sl
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	4699      	mov	r9, r3
 8003fa8:	dc36      	bgt.n	8004018 <_printf_float+0x364>
 8003faa:	f04f 0b00 	mov.w	fp, #0
 8003fae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fb2:	f104 021a 	add.w	r2, r4, #26
 8003fb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003fb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003fba:	eba3 0309 	sub.w	r3, r3, r9
 8003fbe:	455b      	cmp	r3, fp
 8003fc0:	dc31      	bgt.n	8004026 <_printf_float+0x372>
 8003fc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fc4:	459a      	cmp	sl, r3
 8003fc6:	dc3a      	bgt.n	800403e <_printf_float+0x38a>
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	07da      	lsls	r2, r3, #31
 8003fcc:	d437      	bmi.n	800403e <_printf_float+0x38a>
 8003fce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fd0:	ebaa 0903 	sub.w	r9, sl, r3
 8003fd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003fd6:	ebaa 0303 	sub.w	r3, sl, r3
 8003fda:	4599      	cmp	r9, r3
 8003fdc:	bfa8      	it	ge
 8003fde:	4699      	movge	r9, r3
 8003fe0:	f1b9 0f00 	cmp.w	r9, #0
 8003fe4:	dc33      	bgt.n	800404e <_printf_float+0x39a>
 8003fe6:	f04f 0800 	mov.w	r8, #0
 8003fea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fee:	f104 0b1a 	add.w	fp, r4, #26
 8003ff2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ff4:	ebaa 0303 	sub.w	r3, sl, r3
 8003ff8:	eba3 0309 	sub.w	r3, r3, r9
 8003ffc:	4543      	cmp	r3, r8
 8003ffe:	f77f af7a 	ble.w	8003ef6 <_printf_float+0x242>
 8004002:	2301      	movs	r3, #1
 8004004:	465a      	mov	r2, fp
 8004006:	4631      	mov	r1, r6
 8004008:	4628      	mov	r0, r5
 800400a:	47b8      	blx	r7
 800400c:	3001      	adds	r0, #1
 800400e:	f43f aeac 	beq.w	8003d6a <_printf_float+0xb6>
 8004012:	f108 0801 	add.w	r8, r8, #1
 8004016:	e7ec      	b.n	8003ff2 <_printf_float+0x33e>
 8004018:	4642      	mov	r2, r8
 800401a:	4631      	mov	r1, r6
 800401c:	4628      	mov	r0, r5
 800401e:	47b8      	blx	r7
 8004020:	3001      	adds	r0, #1
 8004022:	d1c2      	bne.n	8003faa <_printf_float+0x2f6>
 8004024:	e6a1      	b.n	8003d6a <_printf_float+0xb6>
 8004026:	2301      	movs	r3, #1
 8004028:	4631      	mov	r1, r6
 800402a:	4628      	mov	r0, r5
 800402c:	920a      	str	r2, [sp, #40]	@ 0x28
 800402e:	47b8      	blx	r7
 8004030:	3001      	adds	r0, #1
 8004032:	f43f ae9a 	beq.w	8003d6a <_printf_float+0xb6>
 8004036:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004038:	f10b 0b01 	add.w	fp, fp, #1
 800403c:	e7bb      	b.n	8003fb6 <_printf_float+0x302>
 800403e:	4631      	mov	r1, r6
 8004040:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004044:	4628      	mov	r0, r5
 8004046:	47b8      	blx	r7
 8004048:	3001      	adds	r0, #1
 800404a:	d1c0      	bne.n	8003fce <_printf_float+0x31a>
 800404c:	e68d      	b.n	8003d6a <_printf_float+0xb6>
 800404e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004050:	464b      	mov	r3, r9
 8004052:	4631      	mov	r1, r6
 8004054:	4628      	mov	r0, r5
 8004056:	4442      	add	r2, r8
 8004058:	47b8      	blx	r7
 800405a:	3001      	adds	r0, #1
 800405c:	d1c3      	bne.n	8003fe6 <_printf_float+0x332>
 800405e:	e684      	b.n	8003d6a <_printf_float+0xb6>
 8004060:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004064:	f1ba 0f01 	cmp.w	sl, #1
 8004068:	dc01      	bgt.n	800406e <_printf_float+0x3ba>
 800406a:	07db      	lsls	r3, r3, #31
 800406c:	d536      	bpl.n	80040dc <_printf_float+0x428>
 800406e:	2301      	movs	r3, #1
 8004070:	4642      	mov	r2, r8
 8004072:	4631      	mov	r1, r6
 8004074:	4628      	mov	r0, r5
 8004076:	47b8      	blx	r7
 8004078:	3001      	adds	r0, #1
 800407a:	f43f ae76 	beq.w	8003d6a <_printf_float+0xb6>
 800407e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004082:	4631      	mov	r1, r6
 8004084:	4628      	mov	r0, r5
 8004086:	47b8      	blx	r7
 8004088:	3001      	adds	r0, #1
 800408a:	f43f ae6e 	beq.w	8003d6a <_printf_float+0xb6>
 800408e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004092:	2200      	movs	r2, #0
 8004094:	2300      	movs	r3, #0
 8004096:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800409a:	f7fc fc85 	bl	80009a8 <__aeabi_dcmpeq>
 800409e:	b9c0      	cbnz	r0, 80040d2 <_printf_float+0x41e>
 80040a0:	4653      	mov	r3, sl
 80040a2:	f108 0201 	add.w	r2, r8, #1
 80040a6:	4631      	mov	r1, r6
 80040a8:	4628      	mov	r0, r5
 80040aa:	47b8      	blx	r7
 80040ac:	3001      	adds	r0, #1
 80040ae:	d10c      	bne.n	80040ca <_printf_float+0x416>
 80040b0:	e65b      	b.n	8003d6a <_printf_float+0xb6>
 80040b2:	2301      	movs	r3, #1
 80040b4:	465a      	mov	r2, fp
 80040b6:	4631      	mov	r1, r6
 80040b8:	4628      	mov	r0, r5
 80040ba:	47b8      	blx	r7
 80040bc:	3001      	adds	r0, #1
 80040be:	f43f ae54 	beq.w	8003d6a <_printf_float+0xb6>
 80040c2:	f108 0801 	add.w	r8, r8, #1
 80040c6:	45d0      	cmp	r8, sl
 80040c8:	dbf3      	blt.n	80040b2 <_printf_float+0x3fe>
 80040ca:	464b      	mov	r3, r9
 80040cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80040d0:	e6e0      	b.n	8003e94 <_printf_float+0x1e0>
 80040d2:	f04f 0800 	mov.w	r8, #0
 80040d6:	f104 0b1a 	add.w	fp, r4, #26
 80040da:	e7f4      	b.n	80040c6 <_printf_float+0x412>
 80040dc:	2301      	movs	r3, #1
 80040de:	4642      	mov	r2, r8
 80040e0:	e7e1      	b.n	80040a6 <_printf_float+0x3f2>
 80040e2:	2301      	movs	r3, #1
 80040e4:	464a      	mov	r2, r9
 80040e6:	4631      	mov	r1, r6
 80040e8:	4628      	mov	r0, r5
 80040ea:	47b8      	blx	r7
 80040ec:	3001      	adds	r0, #1
 80040ee:	f43f ae3c 	beq.w	8003d6a <_printf_float+0xb6>
 80040f2:	f108 0801 	add.w	r8, r8, #1
 80040f6:	68e3      	ldr	r3, [r4, #12]
 80040f8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80040fa:	1a5b      	subs	r3, r3, r1
 80040fc:	4543      	cmp	r3, r8
 80040fe:	dcf0      	bgt.n	80040e2 <_printf_float+0x42e>
 8004100:	e6fd      	b.n	8003efe <_printf_float+0x24a>
 8004102:	f04f 0800 	mov.w	r8, #0
 8004106:	f104 0919 	add.w	r9, r4, #25
 800410a:	e7f4      	b.n	80040f6 <_printf_float+0x442>

0800410c <_printf_common>:
 800410c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004110:	4616      	mov	r6, r2
 8004112:	4698      	mov	r8, r3
 8004114:	688a      	ldr	r2, [r1, #8]
 8004116:	690b      	ldr	r3, [r1, #16]
 8004118:	4607      	mov	r7, r0
 800411a:	4293      	cmp	r3, r2
 800411c:	bfb8      	it	lt
 800411e:	4613      	movlt	r3, r2
 8004120:	6033      	str	r3, [r6, #0]
 8004122:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004126:	460c      	mov	r4, r1
 8004128:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800412c:	b10a      	cbz	r2, 8004132 <_printf_common+0x26>
 800412e:	3301      	adds	r3, #1
 8004130:	6033      	str	r3, [r6, #0]
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	0699      	lsls	r1, r3, #26
 8004136:	bf42      	ittt	mi
 8004138:	6833      	ldrmi	r3, [r6, #0]
 800413a:	3302      	addmi	r3, #2
 800413c:	6033      	strmi	r3, [r6, #0]
 800413e:	6825      	ldr	r5, [r4, #0]
 8004140:	f015 0506 	ands.w	r5, r5, #6
 8004144:	d106      	bne.n	8004154 <_printf_common+0x48>
 8004146:	f104 0a19 	add.w	sl, r4, #25
 800414a:	68e3      	ldr	r3, [r4, #12]
 800414c:	6832      	ldr	r2, [r6, #0]
 800414e:	1a9b      	subs	r3, r3, r2
 8004150:	42ab      	cmp	r3, r5
 8004152:	dc2b      	bgt.n	80041ac <_printf_common+0xa0>
 8004154:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004158:	6822      	ldr	r2, [r4, #0]
 800415a:	3b00      	subs	r3, #0
 800415c:	bf18      	it	ne
 800415e:	2301      	movne	r3, #1
 8004160:	0692      	lsls	r2, r2, #26
 8004162:	d430      	bmi.n	80041c6 <_printf_common+0xba>
 8004164:	4641      	mov	r1, r8
 8004166:	4638      	mov	r0, r7
 8004168:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800416c:	47c8      	blx	r9
 800416e:	3001      	adds	r0, #1
 8004170:	d023      	beq.n	80041ba <_printf_common+0xae>
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	6922      	ldr	r2, [r4, #16]
 8004176:	f003 0306 	and.w	r3, r3, #6
 800417a:	2b04      	cmp	r3, #4
 800417c:	bf14      	ite	ne
 800417e:	2500      	movne	r5, #0
 8004180:	6833      	ldreq	r3, [r6, #0]
 8004182:	f04f 0600 	mov.w	r6, #0
 8004186:	bf08      	it	eq
 8004188:	68e5      	ldreq	r5, [r4, #12]
 800418a:	f104 041a 	add.w	r4, r4, #26
 800418e:	bf08      	it	eq
 8004190:	1aed      	subeq	r5, r5, r3
 8004192:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004196:	bf08      	it	eq
 8004198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800419c:	4293      	cmp	r3, r2
 800419e:	bfc4      	itt	gt
 80041a0:	1a9b      	subgt	r3, r3, r2
 80041a2:	18ed      	addgt	r5, r5, r3
 80041a4:	42b5      	cmp	r5, r6
 80041a6:	d11a      	bne.n	80041de <_printf_common+0xd2>
 80041a8:	2000      	movs	r0, #0
 80041aa:	e008      	b.n	80041be <_printf_common+0xb2>
 80041ac:	2301      	movs	r3, #1
 80041ae:	4652      	mov	r2, sl
 80041b0:	4641      	mov	r1, r8
 80041b2:	4638      	mov	r0, r7
 80041b4:	47c8      	blx	r9
 80041b6:	3001      	adds	r0, #1
 80041b8:	d103      	bne.n	80041c2 <_printf_common+0xb6>
 80041ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041c2:	3501      	adds	r5, #1
 80041c4:	e7c1      	b.n	800414a <_printf_common+0x3e>
 80041c6:	2030      	movs	r0, #48	@ 0x30
 80041c8:	18e1      	adds	r1, r4, r3
 80041ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041ce:	1c5a      	adds	r2, r3, #1
 80041d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041d4:	4422      	add	r2, r4
 80041d6:	3302      	adds	r3, #2
 80041d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041dc:	e7c2      	b.n	8004164 <_printf_common+0x58>
 80041de:	2301      	movs	r3, #1
 80041e0:	4622      	mov	r2, r4
 80041e2:	4641      	mov	r1, r8
 80041e4:	4638      	mov	r0, r7
 80041e6:	47c8      	blx	r9
 80041e8:	3001      	adds	r0, #1
 80041ea:	d0e6      	beq.n	80041ba <_printf_common+0xae>
 80041ec:	3601      	adds	r6, #1
 80041ee:	e7d9      	b.n	80041a4 <_printf_common+0x98>

080041f0 <_printf_i>:
 80041f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041f4:	7e0f      	ldrb	r7, [r1, #24]
 80041f6:	4691      	mov	r9, r2
 80041f8:	2f78      	cmp	r7, #120	@ 0x78
 80041fa:	4680      	mov	r8, r0
 80041fc:	460c      	mov	r4, r1
 80041fe:	469a      	mov	sl, r3
 8004200:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004202:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004206:	d807      	bhi.n	8004218 <_printf_i+0x28>
 8004208:	2f62      	cmp	r7, #98	@ 0x62
 800420a:	d80a      	bhi.n	8004222 <_printf_i+0x32>
 800420c:	2f00      	cmp	r7, #0
 800420e:	f000 80d3 	beq.w	80043b8 <_printf_i+0x1c8>
 8004212:	2f58      	cmp	r7, #88	@ 0x58
 8004214:	f000 80ba 	beq.w	800438c <_printf_i+0x19c>
 8004218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800421c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004220:	e03a      	b.n	8004298 <_printf_i+0xa8>
 8004222:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004226:	2b15      	cmp	r3, #21
 8004228:	d8f6      	bhi.n	8004218 <_printf_i+0x28>
 800422a:	a101      	add	r1, pc, #4	@ (adr r1, 8004230 <_printf_i+0x40>)
 800422c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004230:	08004289 	.word	0x08004289
 8004234:	0800429d 	.word	0x0800429d
 8004238:	08004219 	.word	0x08004219
 800423c:	08004219 	.word	0x08004219
 8004240:	08004219 	.word	0x08004219
 8004244:	08004219 	.word	0x08004219
 8004248:	0800429d 	.word	0x0800429d
 800424c:	08004219 	.word	0x08004219
 8004250:	08004219 	.word	0x08004219
 8004254:	08004219 	.word	0x08004219
 8004258:	08004219 	.word	0x08004219
 800425c:	0800439f 	.word	0x0800439f
 8004260:	080042c7 	.word	0x080042c7
 8004264:	08004359 	.word	0x08004359
 8004268:	08004219 	.word	0x08004219
 800426c:	08004219 	.word	0x08004219
 8004270:	080043c1 	.word	0x080043c1
 8004274:	08004219 	.word	0x08004219
 8004278:	080042c7 	.word	0x080042c7
 800427c:	08004219 	.word	0x08004219
 8004280:	08004219 	.word	0x08004219
 8004284:	08004361 	.word	0x08004361
 8004288:	6833      	ldr	r3, [r6, #0]
 800428a:	1d1a      	adds	r2, r3, #4
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	6032      	str	r2, [r6, #0]
 8004290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004294:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004298:	2301      	movs	r3, #1
 800429a:	e09e      	b.n	80043da <_printf_i+0x1ea>
 800429c:	6833      	ldr	r3, [r6, #0]
 800429e:	6820      	ldr	r0, [r4, #0]
 80042a0:	1d19      	adds	r1, r3, #4
 80042a2:	6031      	str	r1, [r6, #0]
 80042a4:	0606      	lsls	r6, r0, #24
 80042a6:	d501      	bpl.n	80042ac <_printf_i+0xbc>
 80042a8:	681d      	ldr	r5, [r3, #0]
 80042aa:	e003      	b.n	80042b4 <_printf_i+0xc4>
 80042ac:	0645      	lsls	r5, r0, #25
 80042ae:	d5fb      	bpl.n	80042a8 <_printf_i+0xb8>
 80042b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042b4:	2d00      	cmp	r5, #0
 80042b6:	da03      	bge.n	80042c0 <_printf_i+0xd0>
 80042b8:	232d      	movs	r3, #45	@ 0x2d
 80042ba:	426d      	negs	r5, r5
 80042bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042c0:	230a      	movs	r3, #10
 80042c2:	4859      	ldr	r0, [pc, #356]	@ (8004428 <_printf_i+0x238>)
 80042c4:	e011      	b.n	80042ea <_printf_i+0xfa>
 80042c6:	6821      	ldr	r1, [r4, #0]
 80042c8:	6833      	ldr	r3, [r6, #0]
 80042ca:	0608      	lsls	r0, r1, #24
 80042cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80042d0:	d402      	bmi.n	80042d8 <_printf_i+0xe8>
 80042d2:	0649      	lsls	r1, r1, #25
 80042d4:	bf48      	it	mi
 80042d6:	b2ad      	uxthmi	r5, r5
 80042d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80042da:	6033      	str	r3, [r6, #0]
 80042dc:	bf14      	ite	ne
 80042de:	230a      	movne	r3, #10
 80042e0:	2308      	moveq	r3, #8
 80042e2:	4851      	ldr	r0, [pc, #324]	@ (8004428 <_printf_i+0x238>)
 80042e4:	2100      	movs	r1, #0
 80042e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042ea:	6866      	ldr	r6, [r4, #4]
 80042ec:	2e00      	cmp	r6, #0
 80042ee:	bfa8      	it	ge
 80042f0:	6821      	ldrge	r1, [r4, #0]
 80042f2:	60a6      	str	r6, [r4, #8]
 80042f4:	bfa4      	itt	ge
 80042f6:	f021 0104 	bicge.w	r1, r1, #4
 80042fa:	6021      	strge	r1, [r4, #0]
 80042fc:	b90d      	cbnz	r5, 8004302 <_printf_i+0x112>
 80042fe:	2e00      	cmp	r6, #0
 8004300:	d04b      	beq.n	800439a <_printf_i+0x1aa>
 8004302:	4616      	mov	r6, r2
 8004304:	fbb5 f1f3 	udiv	r1, r5, r3
 8004308:	fb03 5711 	mls	r7, r3, r1, r5
 800430c:	5dc7      	ldrb	r7, [r0, r7]
 800430e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004312:	462f      	mov	r7, r5
 8004314:	42bb      	cmp	r3, r7
 8004316:	460d      	mov	r5, r1
 8004318:	d9f4      	bls.n	8004304 <_printf_i+0x114>
 800431a:	2b08      	cmp	r3, #8
 800431c:	d10b      	bne.n	8004336 <_printf_i+0x146>
 800431e:	6823      	ldr	r3, [r4, #0]
 8004320:	07df      	lsls	r7, r3, #31
 8004322:	d508      	bpl.n	8004336 <_printf_i+0x146>
 8004324:	6923      	ldr	r3, [r4, #16]
 8004326:	6861      	ldr	r1, [r4, #4]
 8004328:	4299      	cmp	r1, r3
 800432a:	bfde      	ittt	le
 800432c:	2330      	movle	r3, #48	@ 0x30
 800432e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004332:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004336:	1b92      	subs	r2, r2, r6
 8004338:	6122      	str	r2, [r4, #16]
 800433a:	464b      	mov	r3, r9
 800433c:	4621      	mov	r1, r4
 800433e:	4640      	mov	r0, r8
 8004340:	f8cd a000 	str.w	sl, [sp]
 8004344:	aa03      	add	r2, sp, #12
 8004346:	f7ff fee1 	bl	800410c <_printf_common>
 800434a:	3001      	adds	r0, #1
 800434c:	d14a      	bne.n	80043e4 <_printf_i+0x1f4>
 800434e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004352:	b004      	add	sp, #16
 8004354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	f043 0320 	orr.w	r3, r3, #32
 800435e:	6023      	str	r3, [r4, #0]
 8004360:	2778      	movs	r7, #120	@ 0x78
 8004362:	4832      	ldr	r0, [pc, #200]	@ (800442c <_printf_i+0x23c>)
 8004364:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004368:	6823      	ldr	r3, [r4, #0]
 800436a:	6831      	ldr	r1, [r6, #0]
 800436c:	061f      	lsls	r7, r3, #24
 800436e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004372:	d402      	bmi.n	800437a <_printf_i+0x18a>
 8004374:	065f      	lsls	r7, r3, #25
 8004376:	bf48      	it	mi
 8004378:	b2ad      	uxthmi	r5, r5
 800437a:	6031      	str	r1, [r6, #0]
 800437c:	07d9      	lsls	r1, r3, #31
 800437e:	bf44      	itt	mi
 8004380:	f043 0320 	orrmi.w	r3, r3, #32
 8004384:	6023      	strmi	r3, [r4, #0]
 8004386:	b11d      	cbz	r5, 8004390 <_printf_i+0x1a0>
 8004388:	2310      	movs	r3, #16
 800438a:	e7ab      	b.n	80042e4 <_printf_i+0xf4>
 800438c:	4826      	ldr	r0, [pc, #152]	@ (8004428 <_printf_i+0x238>)
 800438e:	e7e9      	b.n	8004364 <_printf_i+0x174>
 8004390:	6823      	ldr	r3, [r4, #0]
 8004392:	f023 0320 	bic.w	r3, r3, #32
 8004396:	6023      	str	r3, [r4, #0]
 8004398:	e7f6      	b.n	8004388 <_printf_i+0x198>
 800439a:	4616      	mov	r6, r2
 800439c:	e7bd      	b.n	800431a <_printf_i+0x12a>
 800439e:	6833      	ldr	r3, [r6, #0]
 80043a0:	6825      	ldr	r5, [r4, #0]
 80043a2:	1d18      	adds	r0, r3, #4
 80043a4:	6961      	ldr	r1, [r4, #20]
 80043a6:	6030      	str	r0, [r6, #0]
 80043a8:	062e      	lsls	r6, r5, #24
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	d501      	bpl.n	80043b2 <_printf_i+0x1c2>
 80043ae:	6019      	str	r1, [r3, #0]
 80043b0:	e002      	b.n	80043b8 <_printf_i+0x1c8>
 80043b2:	0668      	lsls	r0, r5, #25
 80043b4:	d5fb      	bpl.n	80043ae <_printf_i+0x1be>
 80043b6:	8019      	strh	r1, [r3, #0]
 80043b8:	2300      	movs	r3, #0
 80043ba:	4616      	mov	r6, r2
 80043bc:	6123      	str	r3, [r4, #16]
 80043be:	e7bc      	b.n	800433a <_printf_i+0x14a>
 80043c0:	6833      	ldr	r3, [r6, #0]
 80043c2:	2100      	movs	r1, #0
 80043c4:	1d1a      	adds	r2, r3, #4
 80043c6:	6032      	str	r2, [r6, #0]
 80043c8:	681e      	ldr	r6, [r3, #0]
 80043ca:	6862      	ldr	r2, [r4, #4]
 80043cc:	4630      	mov	r0, r6
 80043ce:	f000 fbe4 	bl	8004b9a <memchr>
 80043d2:	b108      	cbz	r0, 80043d8 <_printf_i+0x1e8>
 80043d4:	1b80      	subs	r0, r0, r6
 80043d6:	6060      	str	r0, [r4, #4]
 80043d8:	6863      	ldr	r3, [r4, #4]
 80043da:	6123      	str	r3, [r4, #16]
 80043dc:	2300      	movs	r3, #0
 80043de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043e2:	e7aa      	b.n	800433a <_printf_i+0x14a>
 80043e4:	4632      	mov	r2, r6
 80043e6:	4649      	mov	r1, r9
 80043e8:	4640      	mov	r0, r8
 80043ea:	6923      	ldr	r3, [r4, #16]
 80043ec:	47d0      	blx	sl
 80043ee:	3001      	adds	r0, #1
 80043f0:	d0ad      	beq.n	800434e <_printf_i+0x15e>
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	079b      	lsls	r3, r3, #30
 80043f6:	d413      	bmi.n	8004420 <_printf_i+0x230>
 80043f8:	68e0      	ldr	r0, [r4, #12]
 80043fa:	9b03      	ldr	r3, [sp, #12]
 80043fc:	4298      	cmp	r0, r3
 80043fe:	bfb8      	it	lt
 8004400:	4618      	movlt	r0, r3
 8004402:	e7a6      	b.n	8004352 <_printf_i+0x162>
 8004404:	2301      	movs	r3, #1
 8004406:	4632      	mov	r2, r6
 8004408:	4649      	mov	r1, r9
 800440a:	4640      	mov	r0, r8
 800440c:	47d0      	blx	sl
 800440e:	3001      	adds	r0, #1
 8004410:	d09d      	beq.n	800434e <_printf_i+0x15e>
 8004412:	3501      	adds	r5, #1
 8004414:	68e3      	ldr	r3, [r4, #12]
 8004416:	9903      	ldr	r1, [sp, #12]
 8004418:	1a5b      	subs	r3, r3, r1
 800441a:	42ab      	cmp	r3, r5
 800441c:	dcf2      	bgt.n	8004404 <_printf_i+0x214>
 800441e:	e7eb      	b.n	80043f8 <_printf_i+0x208>
 8004420:	2500      	movs	r5, #0
 8004422:	f104 0619 	add.w	r6, r4, #25
 8004426:	e7f5      	b.n	8004414 <_printf_i+0x224>
 8004428:	080084fa 	.word	0x080084fa
 800442c:	0800850b 	.word	0x0800850b

08004430 <_scanf_float>:
 8004430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004434:	b087      	sub	sp, #28
 8004436:	9303      	str	r3, [sp, #12]
 8004438:	688b      	ldr	r3, [r1, #8]
 800443a:	4617      	mov	r7, r2
 800443c:	1e5a      	subs	r2, r3, #1
 800443e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004442:	bf82      	ittt	hi
 8004444:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004448:	eb03 0b05 	addhi.w	fp, r3, r5
 800444c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004450:	460a      	mov	r2, r1
 8004452:	f04f 0500 	mov.w	r5, #0
 8004456:	bf88      	it	hi
 8004458:	608b      	strhi	r3, [r1, #8]
 800445a:	680b      	ldr	r3, [r1, #0]
 800445c:	4680      	mov	r8, r0
 800445e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004462:	f842 3b1c 	str.w	r3, [r2], #28
 8004466:	460c      	mov	r4, r1
 8004468:	bf98      	it	ls
 800446a:	f04f 0b00 	movls.w	fp, #0
 800446e:	4616      	mov	r6, r2
 8004470:	46aa      	mov	sl, r5
 8004472:	46a9      	mov	r9, r5
 8004474:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004478:	9201      	str	r2, [sp, #4]
 800447a:	9502      	str	r5, [sp, #8]
 800447c:	68a2      	ldr	r2, [r4, #8]
 800447e:	b152      	cbz	r2, 8004496 <_scanf_float+0x66>
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b4e      	cmp	r3, #78	@ 0x4e
 8004486:	d865      	bhi.n	8004554 <_scanf_float+0x124>
 8004488:	2b40      	cmp	r3, #64	@ 0x40
 800448a:	d83d      	bhi.n	8004508 <_scanf_float+0xd8>
 800448c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004490:	b2c8      	uxtb	r0, r1
 8004492:	280e      	cmp	r0, #14
 8004494:	d93b      	bls.n	800450e <_scanf_float+0xde>
 8004496:	f1b9 0f00 	cmp.w	r9, #0
 800449a:	d003      	beq.n	80044a4 <_scanf_float+0x74>
 800449c:	6823      	ldr	r3, [r4, #0]
 800449e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044a2:	6023      	str	r3, [r4, #0]
 80044a4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80044a8:	f1ba 0f01 	cmp.w	sl, #1
 80044ac:	f200 8118 	bhi.w	80046e0 <_scanf_float+0x2b0>
 80044b0:	9b01      	ldr	r3, [sp, #4]
 80044b2:	429e      	cmp	r6, r3
 80044b4:	f200 8109 	bhi.w	80046ca <_scanf_float+0x29a>
 80044b8:	2001      	movs	r0, #1
 80044ba:	b007      	add	sp, #28
 80044bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80044c4:	2a0d      	cmp	r2, #13
 80044c6:	d8e6      	bhi.n	8004496 <_scanf_float+0x66>
 80044c8:	a101      	add	r1, pc, #4	@ (adr r1, 80044d0 <_scanf_float+0xa0>)
 80044ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80044ce:	bf00      	nop
 80044d0:	08004617 	.word	0x08004617
 80044d4:	08004497 	.word	0x08004497
 80044d8:	08004497 	.word	0x08004497
 80044dc:	08004497 	.word	0x08004497
 80044e0:	08004677 	.word	0x08004677
 80044e4:	0800464f 	.word	0x0800464f
 80044e8:	08004497 	.word	0x08004497
 80044ec:	08004497 	.word	0x08004497
 80044f0:	08004625 	.word	0x08004625
 80044f4:	08004497 	.word	0x08004497
 80044f8:	08004497 	.word	0x08004497
 80044fc:	08004497 	.word	0x08004497
 8004500:	08004497 	.word	0x08004497
 8004504:	080045dd 	.word	0x080045dd
 8004508:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800450c:	e7da      	b.n	80044c4 <_scanf_float+0x94>
 800450e:	290e      	cmp	r1, #14
 8004510:	d8c1      	bhi.n	8004496 <_scanf_float+0x66>
 8004512:	a001      	add	r0, pc, #4	@ (adr r0, 8004518 <_scanf_float+0xe8>)
 8004514:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004518:	080045cd 	.word	0x080045cd
 800451c:	08004497 	.word	0x08004497
 8004520:	080045cd 	.word	0x080045cd
 8004524:	08004663 	.word	0x08004663
 8004528:	08004497 	.word	0x08004497
 800452c:	08004575 	.word	0x08004575
 8004530:	080045b3 	.word	0x080045b3
 8004534:	080045b3 	.word	0x080045b3
 8004538:	080045b3 	.word	0x080045b3
 800453c:	080045b3 	.word	0x080045b3
 8004540:	080045b3 	.word	0x080045b3
 8004544:	080045b3 	.word	0x080045b3
 8004548:	080045b3 	.word	0x080045b3
 800454c:	080045b3 	.word	0x080045b3
 8004550:	080045b3 	.word	0x080045b3
 8004554:	2b6e      	cmp	r3, #110	@ 0x6e
 8004556:	d809      	bhi.n	800456c <_scanf_float+0x13c>
 8004558:	2b60      	cmp	r3, #96	@ 0x60
 800455a:	d8b1      	bhi.n	80044c0 <_scanf_float+0x90>
 800455c:	2b54      	cmp	r3, #84	@ 0x54
 800455e:	d07b      	beq.n	8004658 <_scanf_float+0x228>
 8004560:	2b59      	cmp	r3, #89	@ 0x59
 8004562:	d198      	bne.n	8004496 <_scanf_float+0x66>
 8004564:	2d07      	cmp	r5, #7
 8004566:	d196      	bne.n	8004496 <_scanf_float+0x66>
 8004568:	2508      	movs	r5, #8
 800456a:	e02c      	b.n	80045c6 <_scanf_float+0x196>
 800456c:	2b74      	cmp	r3, #116	@ 0x74
 800456e:	d073      	beq.n	8004658 <_scanf_float+0x228>
 8004570:	2b79      	cmp	r3, #121	@ 0x79
 8004572:	e7f6      	b.n	8004562 <_scanf_float+0x132>
 8004574:	6821      	ldr	r1, [r4, #0]
 8004576:	05c8      	lsls	r0, r1, #23
 8004578:	d51b      	bpl.n	80045b2 <_scanf_float+0x182>
 800457a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800457e:	6021      	str	r1, [r4, #0]
 8004580:	f109 0901 	add.w	r9, r9, #1
 8004584:	f1bb 0f00 	cmp.w	fp, #0
 8004588:	d003      	beq.n	8004592 <_scanf_float+0x162>
 800458a:	3201      	adds	r2, #1
 800458c:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8004590:	60a2      	str	r2, [r4, #8]
 8004592:	68a3      	ldr	r3, [r4, #8]
 8004594:	3b01      	subs	r3, #1
 8004596:	60a3      	str	r3, [r4, #8]
 8004598:	6923      	ldr	r3, [r4, #16]
 800459a:	3301      	adds	r3, #1
 800459c:	6123      	str	r3, [r4, #16]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	3b01      	subs	r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	607b      	str	r3, [r7, #4]
 80045a6:	f340 8087 	ble.w	80046b8 <_scanf_float+0x288>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	3301      	adds	r3, #1
 80045ae:	603b      	str	r3, [r7, #0]
 80045b0:	e764      	b.n	800447c <_scanf_float+0x4c>
 80045b2:	eb1a 0105 	adds.w	r1, sl, r5
 80045b6:	f47f af6e 	bne.w	8004496 <_scanf_float+0x66>
 80045ba:	460d      	mov	r5, r1
 80045bc:	468a      	mov	sl, r1
 80045be:	6822      	ldr	r2, [r4, #0]
 80045c0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80045c4:	6022      	str	r2, [r4, #0]
 80045c6:	f806 3b01 	strb.w	r3, [r6], #1
 80045ca:	e7e2      	b.n	8004592 <_scanf_float+0x162>
 80045cc:	6822      	ldr	r2, [r4, #0]
 80045ce:	0610      	lsls	r0, r2, #24
 80045d0:	f57f af61 	bpl.w	8004496 <_scanf_float+0x66>
 80045d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045d8:	6022      	str	r2, [r4, #0]
 80045da:	e7f4      	b.n	80045c6 <_scanf_float+0x196>
 80045dc:	f1ba 0f00 	cmp.w	sl, #0
 80045e0:	d10e      	bne.n	8004600 <_scanf_float+0x1d0>
 80045e2:	f1b9 0f00 	cmp.w	r9, #0
 80045e6:	d10e      	bne.n	8004606 <_scanf_float+0x1d6>
 80045e8:	6822      	ldr	r2, [r4, #0]
 80045ea:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80045ee:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80045f2:	d108      	bne.n	8004606 <_scanf_float+0x1d6>
 80045f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80045f8:	f04f 0a01 	mov.w	sl, #1
 80045fc:	6022      	str	r2, [r4, #0]
 80045fe:	e7e2      	b.n	80045c6 <_scanf_float+0x196>
 8004600:	f1ba 0f02 	cmp.w	sl, #2
 8004604:	d055      	beq.n	80046b2 <_scanf_float+0x282>
 8004606:	2d01      	cmp	r5, #1
 8004608:	d002      	beq.n	8004610 <_scanf_float+0x1e0>
 800460a:	2d04      	cmp	r5, #4
 800460c:	f47f af43 	bne.w	8004496 <_scanf_float+0x66>
 8004610:	3501      	adds	r5, #1
 8004612:	b2ed      	uxtb	r5, r5
 8004614:	e7d7      	b.n	80045c6 <_scanf_float+0x196>
 8004616:	f1ba 0f01 	cmp.w	sl, #1
 800461a:	f47f af3c 	bne.w	8004496 <_scanf_float+0x66>
 800461e:	f04f 0a02 	mov.w	sl, #2
 8004622:	e7d0      	b.n	80045c6 <_scanf_float+0x196>
 8004624:	b97d      	cbnz	r5, 8004646 <_scanf_float+0x216>
 8004626:	f1b9 0f00 	cmp.w	r9, #0
 800462a:	f47f af37 	bne.w	800449c <_scanf_float+0x6c>
 800462e:	6822      	ldr	r2, [r4, #0]
 8004630:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004634:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004638:	f040 8103 	bne.w	8004842 <_scanf_float+0x412>
 800463c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004640:	2501      	movs	r5, #1
 8004642:	6022      	str	r2, [r4, #0]
 8004644:	e7bf      	b.n	80045c6 <_scanf_float+0x196>
 8004646:	2d03      	cmp	r5, #3
 8004648:	d0e2      	beq.n	8004610 <_scanf_float+0x1e0>
 800464a:	2d05      	cmp	r5, #5
 800464c:	e7de      	b.n	800460c <_scanf_float+0x1dc>
 800464e:	2d02      	cmp	r5, #2
 8004650:	f47f af21 	bne.w	8004496 <_scanf_float+0x66>
 8004654:	2503      	movs	r5, #3
 8004656:	e7b6      	b.n	80045c6 <_scanf_float+0x196>
 8004658:	2d06      	cmp	r5, #6
 800465a:	f47f af1c 	bne.w	8004496 <_scanf_float+0x66>
 800465e:	2507      	movs	r5, #7
 8004660:	e7b1      	b.n	80045c6 <_scanf_float+0x196>
 8004662:	6822      	ldr	r2, [r4, #0]
 8004664:	0591      	lsls	r1, r2, #22
 8004666:	f57f af16 	bpl.w	8004496 <_scanf_float+0x66>
 800466a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800466e:	6022      	str	r2, [r4, #0]
 8004670:	f8cd 9008 	str.w	r9, [sp, #8]
 8004674:	e7a7      	b.n	80045c6 <_scanf_float+0x196>
 8004676:	6822      	ldr	r2, [r4, #0]
 8004678:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800467c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004680:	d006      	beq.n	8004690 <_scanf_float+0x260>
 8004682:	0550      	lsls	r0, r2, #21
 8004684:	f57f af07 	bpl.w	8004496 <_scanf_float+0x66>
 8004688:	f1b9 0f00 	cmp.w	r9, #0
 800468c:	f000 80d9 	beq.w	8004842 <_scanf_float+0x412>
 8004690:	0591      	lsls	r1, r2, #22
 8004692:	bf58      	it	pl
 8004694:	9902      	ldrpl	r1, [sp, #8]
 8004696:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800469a:	bf58      	it	pl
 800469c:	eba9 0101 	subpl.w	r1, r9, r1
 80046a0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80046a4:	f04f 0900 	mov.w	r9, #0
 80046a8:	bf58      	it	pl
 80046aa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80046ae:	6022      	str	r2, [r4, #0]
 80046b0:	e789      	b.n	80045c6 <_scanf_float+0x196>
 80046b2:	f04f 0a03 	mov.w	sl, #3
 80046b6:	e786      	b.n	80045c6 <_scanf_float+0x196>
 80046b8:	4639      	mov	r1, r7
 80046ba:	4640      	mov	r0, r8
 80046bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80046c0:	4798      	blx	r3
 80046c2:	2800      	cmp	r0, #0
 80046c4:	f43f aeda 	beq.w	800447c <_scanf_float+0x4c>
 80046c8:	e6e5      	b.n	8004496 <_scanf_float+0x66>
 80046ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80046ce:	463a      	mov	r2, r7
 80046d0:	4640      	mov	r0, r8
 80046d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80046d6:	4798      	blx	r3
 80046d8:	6923      	ldr	r3, [r4, #16]
 80046da:	3b01      	subs	r3, #1
 80046dc:	6123      	str	r3, [r4, #16]
 80046de:	e6e7      	b.n	80044b0 <_scanf_float+0x80>
 80046e0:	1e6b      	subs	r3, r5, #1
 80046e2:	2b06      	cmp	r3, #6
 80046e4:	d824      	bhi.n	8004730 <_scanf_float+0x300>
 80046e6:	2d02      	cmp	r5, #2
 80046e8:	d836      	bhi.n	8004758 <_scanf_float+0x328>
 80046ea:	9b01      	ldr	r3, [sp, #4]
 80046ec:	429e      	cmp	r6, r3
 80046ee:	f67f aee3 	bls.w	80044b8 <_scanf_float+0x88>
 80046f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80046f6:	463a      	mov	r2, r7
 80046f8:	4640      	mov	r0, r8
 80046fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80046fe:	4798      	blx	r3
 8004700:	6923      	ldr	r3, [r4, #16]
 8004702:	3b01      	subs	r3, #1
 8004704:	6123      	str	r3, [r4, #16]
 8004706:	e7f0      	b.n	80046ea <_scanf_float+0x2ba>
 8004708:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800470c:	463a      	mov	r2, r7
 800470e:	4640      	mov	r0, r8
 8004710:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004714:	4798      	blx	r3
 8004716:	6923      	ldr	r3, [r4, #16]
 8004718:	3b01      	subs	r3, #1
 800471a:	6123      	str	r3, [r4, #16]
 800471c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004720:	fa5f fa8a 	uxtb.w	sl, sl
 8004724:	f1ba 0f02 	cmp.w	sl, #2
 8004728:	d1ee      	bne.n	8004708 <_scanf_float+0x2d8>
 800472a:	3d03      	subs	r5, #3
 800472c:	b2ed      	uxtb	r5, r5
 800472e:	1b76      	subs	r6, r6, r5
 8004730:	6823      	ldr	r3, [r4, #0]
 8004732:	05da      	lsls	r2, r3, #23
 8004734:	d530      	bpl.n	8004798 <_scanf_float+0x368>
 8004736:	055b      	lsls	r3, r3, #21
 8004738:	d511      	bpl.n	800475e <_scanf_float+0x32e>
 800473a:	9b01      	ldr	r3, [sp, #4]
 800473c:	429e      	cmp	r6, r3
 800473e:	f67f aebb 	bls.w	80044b8 <_scanf_float+0x88>
 8004742:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004746:	463a      	mov	r2, r7
 8004748:	4640      	mov	r0, r8
 800474a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800474e:	4798      	blx	r3
 8004750:	6923      	ldr	r3, [r4, #16]
 8004752:	3b01      	subs	r3, #1
 8004754:	6123      	str	r3, [r4, #16]
 8004756:	e7f0      	b.n	800473a <_scanf_float+0x30a>
 8004758:	46aa      	mov	sl, r5
 800475a:	46b3      	mov	fp, r6
 800475c:	e7de      	b.n	800471c <_scanf_float+0x2ec>
 800475e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004762:	6923      	ldr	r3, [r4, #16]
 8004764:	2965      	cmp	r1, #101	@ 0x65
 8004766:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800476a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800476e:	6123      	str	r3, [r4, #16]
 8004770:	d00c      	beq.n	800478c <_scanf_float+0x35c>
 8004772:	2945      	cmp	r1, #69	@ 0x45
 8004774:	d00a      	beq.n	800478c <_scanf_float+0x35c>
 8004776:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800477a:	463a      	mov	r2, r7
 800477c:	4640      	mov	r0, r8
 800477e:	4798      	blx	r3
 8004780:	6923      	ldr	r3, [r4, #16]
 8004782:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004786:	3b01      	subs	r3, #1
 8004788:	1eb5      	subs	r5, r6, #2
 800478a:	6123      	str	r3, [r4, #16]
 800478c:	463a      	mov	r2, r7
 800478e:	4640      	mov	r0, r8
 8004790:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004794:	4798      	blx	r3
 8004796:	462e      	mov	r6, r5
 8004798:	6822      	ldr	r2, [r4, #0]
 800479a:	f012 0210 	ands.w	r2, r2, #16
 800479e:	d001      	beq.n	80047a4 <_scanf_float+0x374>
 80047a0:	2000      	movs	r0, #0
 80047a2:	e68a      	b.n	80044ba <_scanf_float+0x8a>
 80047a4:	7032      	strb	r2, [r6, #0]
 80047a6:	6823      	ldr	r3, [r4, #0]
 80047a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047b0:	d11c      	bne.n	80047ec <_scanf_float+0x3bc>
 80047b2:	9b02      	ldr	r3, [sp, #8]
 80047b4:	454b      	cmp	r3, r9
 80047b6:	eba3 0209 	sub.w	r2, r3, r9
 80047ba:	d123      	bne.n	8004804 <_scanf_float+0x3d4>
 80047bc:	2200      	movs	r2, #0
 80047be:	4640      	mov	r0, r8
 80047c0:	9901      	ldr	r1, [sp, #4]
 80047c2:	f002 fbed 	bl	8006fa0 <_strtod_r>
 80047c6:	9b03      	ldr	r3, [sp, #12]
 80047c8:	6825      	ldr	r5, [r4, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f015 0f02 	tst.w	r5, #2
 80047d0:	4606      	mov	r6, r0
 80047d2:	460f      	mov	r7, r1
 80047d4:	f103 0204 	add.w	r2, r3, #4
 80047d8:	d01f      	beq.n	800481a <_scanf_float+0x3ea>
 80047da:	9903      	ldr	r1, [sp, #12]
 80047dc:	600a      	str	r2, [r1, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	e9c3 6700 	strd	r6, r7, [r3]
 80047e4:	68e3      	ldr	r3, [r4, #12]
 80047e6:	3301      	adds	r3, #1
 80047e8:	60e3      	str	r3, [r4, #12]
 80047ea:	e7d9      	b.n	80047a0 <_scanf_float+0x370>
 80047ec:	9b04      	ldr	r3, [sp, #16]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d0e4      	beq.n	80047bc <_scanf_float+0x38c>
 80047f2:	9905      	ldr	r1, [sp, #20]
 80047f4:	230a      	movs	r3, #10
 80047f6:	4640      	mov	r0, r8
 80047f8:	3101      	adds	r1, #1
 80047fa:	f002 fc51 	bl	80070a0 <_strtol_r>
 80047fe:	9b04      	ldr	r3, [sp, #16]
 8004800:	9e05      	ldr	r6, [sp, #20]
 8004802:	1ac2      	subs	r2, r0, r3
 8004804:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004808:	429e      	cmp	r6, r3
 800480a:	bf28      	it	cs
 800480c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004810:	4630      	mov	r0, r6
 8004812:	490d      	ldr	r1, [pc, #52]	@ (8004848 <_scanf_float+0x418>)
 8004814:	f000 f8de 	bl	80049d4 <siprintf>
 8004818:	e7d0      	b.n	80047bc <_scanf_float+0x38c>
 800481a:	076d      	lsls	r5, r5, #29
 800481c:	d4dd      	bmi.n	80047da <_scanf_float+0x3aa>
 800481e:	9d03      	ldr	r5, [sp, #12]
 8004820:	602a      	str	r2, [r5, #0]
 8004822:	681d      	ldr	r5, [r3, #0]
 8004824:	4602      	mov	r2, r0
 8004826:	460b      	mov	r3, r1
 8004828:	f7fc f8f0 	bl	8000a0c <__aeabi_dcmpun>
 800482c:	b120      	cbz	r0, 8004838 <_scanf_float+0x408>
 800482e:	4807      	ldr	r0, [pc, #28]	@ (800484c <_scanf_float+0x41c>)
 8004830:	f000 f9c2 	bl	8004bb8 <nanf>
 8004834:	6028      	str	r0, [r5, #0]
 8004836:	e7d5      	b.n	80047e4 <_scanf_float+0x3b4>
 8004838:	4630      	mov	r0, r6
 800483a:	4639      	mov	r1, r7
 800483c:	f7fc f944 	bl	8000ac8 <__aeabi_d2f>
 8004840:	e7f8      	b.n	8004834 <_scanf_float+0x404>
 8004842:	f04f 0900 	mov.w	r9, #0
 8004846:	e62d      	b.n	80044a4 <_scanf_float+0x74>
 8004848:	0800851c 	.word	0x0800851c
 800484c:	080088b5 	.word	0x080088b5

08004850 <std>:
 8004850:	2300      	movs	r3, #0
 8004852:	b510      	push	{r4, lr}
 8004854:	4604      	mov	r4, r0
 8004856:	e9c0 3300 	strd	r3, r3, [r0]
 800485a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800485e:	6083      	str	r3, [r0, #8]
 8004860:	8181      	strh	r1, [r0, #12]
 8004862:	6643      	str	r3, [r0, #100]	@ 0x64
 8004864:	81c2      	strh	r2, [r0, #14]
 8004866:	6183      	str	r3, [r0, #24]
 8004868:	4619      	mov	r1, r3
 800486a:	2208      	movs	r2, #8
 800486c:	305c      	adds	r0, #92	@ 0x5c
 800486e:	f000 f914 	bl	8004a9a <memset>
 8004872:	4b0d      	ldr	r3, [pc, #52]	@ (80048a8 <std+0x58>)
 8004874:	6224      	str	r4, [r4, #32]
 8004876:	6263      	str	r3, [r4, #36]	@ 0x24
 8004878:	4b0c      	ldr	r3, [pc, #48]	@ (80048ac <std+0x5c>)
 800487a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800487c:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <std+0x60>)
 800487e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004880:	4b0c      	ldr	r3, [pc, #48]	@ (80048b4 <std+0x64>)
 8004882:	6323      	str	r3, [r4, #48]	@ 0x30
 8004884:	4b0c      	ldr	r3, [pc, #48]	@ (80048b8 <std+0x68>)
 8004886:	429c      	cmp	r4, r3
 8004888:	d006      	beq.n	8004898 <std+0x48>
 800488a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800488e:	4294      	cmp	r4, r2
 8004890:	d002      	beq.n	8004898 <std+0x48>
 8004892:	33d0      	adds	r3, #208	@ 0xd0
 8004894:	429c      	cmp	r4, r3
 8004896:	d105      	bne.n	80048a4 <std+0x54>
 8004898:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800489c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048a0:	f000 b978 	b.w	8004b94 <__retarget_lock_init_recursive>
 80048a4:	bd10      	pop	{r4, pc}
 80048a6:	bf00      	nop
 80048a8:	08004a15 	.word	0x08004a15
 80048ac:	08004a37 	.word	0x08004a37
 80048b0:	08004a6f 	.word	0x08004a6f
 80048b4:	08004a93 	.word	0x08004a93
 80048b8:	2000020c 	.word	0x2000020c

080048bc <stdio_exit_handler>:
 80048bc:	4a02      	ldr	r2, [pc, #8]	@ (80048c8 <stdio_exit_handler+0xc>)
 80048be:	4903      	ldr	r1, [pc, #12]	@ (80048cc <stdio_exit_handler+0x10>)
 80048c0:	4803      	ldr	r0, [pc, #12]	@ (80048d0 <stdio_exit_handler+0x14>)
 80048c2:	f000 b869 	b.w	8004998 <_fwalk_sglue>
 80048c6:	bf00      	nop
 80048c8:	20000020 	.word	0x20000020
 80048cc:	08007455 	.word	0x08007455
 80048d0:	20000030 	.word	0x20000030

080048d4 <cleanup_stdio>:
 80048d4:	6841      	ldr	r1, [r0, #4]
 80048d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004908 <cleanup_stdio+0x34>)
 80048d8:	b510      	push	{r4, lr}
 80048da:	4299      	cmp	r1, r3
 80048dc:	4604      	mov	r4, r0
 80048de:	d001      	beq.n	80048e4 <cleanup_stdio+0x10>
 80048e0:	f002 fdb8 	bl	8007454 <_fflush_r>
 80048e4:	68a1      	ldr	r1, [r4, #8]
 80048e6:	4b09      	ldr	r3, [pc, #36]	@ (800490c <cleanup_stdio+0x38>)
 80048e8:	4299      	cmp	r1, r3
 80048ea:	d002      	beq.n	80048f2 <cleanup_stdio+0x1e>
 80048ec:	4620      	mov	r0, r4
 80048ee:	f002 fdb1 	bl	8007454 <_fflush_r>
 80048f2:	68e1      	ldr	r1, [r4, #12]
 80048f4:	4b06      	ldr	r3, [pc, #24]	@ (8004910 <cleanup_stdio+0x3c>)
 80048f6:	4299      	cmp	r1, r3
 80048f8:	d004      	beq.n	8004904 <cleanup_stdio+0x30>
 80048fa:	4620      	mov	r0, r4
 80048fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004900:	f002 bda8 	b.w	8007454 <_fflush_r>
 8004904:	bd10      	pop	{r4, pc}
 8004906:	bf00      	nop
 8004908:	2000020c 	.word	0x2000020c
 800490c:	20000274 	.word	0x20000274
 8004910:	200002dc 	.word	0x200002dc

08004914 <global_stdio_init.part.0>:
 8004914:	b510      	push	{r4, lr}
 8004916:	4b0b      	ldr	r3, [pc, #44]	@ (8004944 <global_stdio_init.part.0+0x30>)
 8004918:	4c0b      	ldr	r4, [pc, #44]	@ (8004948 <global_stdio_init.part.0+0x34>)
 800491a:	4a0c      	ldr	r2, [pc, #48]	@ (800494c <global_stdio_init.part.0+0x38>)
 800491c:	4620      	mov	r0, r4
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	2104      	movs	r1, #4
 8004922:	2200      	movs	r2, #0
 8004924:	f7ff ff94 	bl	8004850 <std>
 8004928:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800492c:	2201      	movs	r2, #1
 800492e:	2109      	movs	r1, #9
 8004930:	f7ff ff8e 	bl	8004850 <std>
 8004934:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004938:	2202      	movs	r2, #2
 800493a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800493e:	2112      	movs	r1, #18
 8004940:	f7ff bf86 	b.w	8004850 <std>
 8004944:	20000344 	.word	0x20000344
 8004948:	2000020c 	.word	0x2000020c
 800494c:	080048bd 	.word	0x080048bd

08004950 <__sfp_lock_acquire>:
 8004950:	4801      	ldr	r0, [pc, #4]	@ (8004958 <__sfp_lock_acquire+0x8>)
 8004952:	f000 b920 	b.w	8004b96 <__retarget_lock_acquire_recursive>
 8004956:	bf00      	nop
 8004958:	2000034d 	.word	0x2000034d

0800495c <__sfp_lock_release>:
 800495c:	4801      	ldr	r0, [pc, #4]	@ (8004964 <__sfp_lock_release+0x8>)
 800495e:	f000 b91b 	b.w	8004b98 <__retarget_lock_release_recursive>
 8004962:	bf00      	nop
 8004964:	2000034d 	.word	0x2000034d

08004968 <__sinit>:
 8004968:	b510      	push	{r4, lr}
 800496a:	4604      	mov	r4, r0
 800496c:	f7ff fff0 	bl	8004950 <__sfp_lock_acquire>
 8004970:	6a23      	ldr	r3, [r4, #32]
 8004972:	b11b      	cbz	r3, 800497c <__sinit+0x14>
 8004974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004978:	f7ff bff0 	b.w	800495c <__sfp_lock_release>
 800497c:	4b04      	ldr	r3, [pc, #16]	@ (8004990 <__sinit+0x28>)
 800497e:	6223      	str	r3, [r4, #32]
 8004980:	4b04      	ldr	r3, [pc, #16]	@ (8004994 <__sinit+0x2c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1f5      	bne.n	8004974 <__sinit+0xc>
 8004988:	f7ff ffc4 	bl	8004914 <global_stdio_init.part.0>
 800498c:	e7f2      	b.n	8004974 <__sinit+0xc>
 800498e:	bf00      	nop
 8004990:	080048d5 	.word	0x080048d5
 8004994:	20000344 	.word	0x20000344

08004998 <_fwalk_sglue>:
 8004998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800499c:	4607      	mov	r7, r0
 800499e:	4688      	mov	r8, r1
 80049a0:	4614      	mov	r4, r2
 80049a2:	2600      	movs	r6, #0
 80049a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80049a8:	f1b9 0901 	subs.w	r9, r9, #1
 80049ac:	d505      	bpl.n	80049ba <_fwalk_sglue+0x22>
 80049ae:	6824      	ldr	r4, [r4, #0]
 80049b0:	2c00      	cmp	r4, #0
 80049b2:	d1f7      	bne.n	80049a4 <_fwalk_sglue+0xc>
 80049b4:	4630      	mov	r0, r6
 80049b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049ba:	89ab      	ldrh	r3, [r5, #12]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d907      	bls.n	80049d0 <_fwalk_sglue+0x38>
 80049c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049c4:	3301      	adds	r3, #1
 80049c6:	d003      	beq.n	80049d0 <_fwalk_sglue+0x38>
 80049c8:	4629      	mov	r1, r5
 80049ca:	4638      	mov	r0, r7
 80049cc:	47c0      	blx	r8
 80049ce:	4306      	orrs	r6, r0
 80049d0:	3568      	adds	r5, #104	@ 0x68
 80049d2:	e7e9      	b.n	80049a8 <_fwalk_sglue+0x10>

080049d4 <siprintf>:
 80049d4:	b40e      	push	{r1, r2, r3}
 80049d6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80049da:	b500      	push	{lr}
 80049dc:	b09c      	sub	sp, #112	@ 0x70
 80049de:	ab1d      	add	r3, sp, #116	@ 0x74
 80049e0:	9002      	str	r0, [sp, #8]
 80049e2:	9006      	str	r0, [sp, #24]
 80049e4:	9107      	str	r1, [sp, #28]
 80049e6:	9104      	str	r1, [sp, #16]
 80049e8:	4808      	ldr	r0, [pc, #32]	@ (8004a0c <siprintf+0x38>)
 80049ea:	4909      	ldr	r1, [pc, #36]	@ (8004a10 <siprintf+0x3c>)
 80049ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80049f0:	9105      	str	r1, [sp, #20]
 80049f2:	6800      	ldr	r0, [r0, #0]
 80049f4:	a902      	add	r1, sp, #8
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	f002 fbb0 	bl	800715c <_svfiprintf_r>
 80049fc:	2200      	movs	r2, #0
 80049fe:	9b02      	ldr	r3, [sp, #8]
 8004a00:	701a      	strb	r2, [r3, #0]
 8004a02:	b01c      	add	sp, #112	@ 0x70
 8004a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a08:	b003      	add	sp, #12
 8004a0a:	4770      	bx	lr
 8004a0c:	2000002c 	.word	0x2000002c
 8004a10:	ffff0208 	.word	0xffff0208

08004a14 <__sread>:
 8004a14:	b510      	push	{r4, lr}
 8004a16:	460c      	mov	r4, r1
 8004a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a1c:	f000 f86c 	bl	8004af8 <_read_r>
 8004a20:	2800      	cmp	r0, #0
 8004a22:	bfab      	itete	ge
 8004a24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a26:	89a3      	ldrhlt	r3, [r4, #12]
 8004a28:	181b      	addge	r3, r3, r0
 8004a2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a2e:	bfac      	ite	ge
 8004a30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004a32:	81a3      	strhlt	r3, [r4, #12]
 8004a34:	bd10      	pop	{r4, pc}

08004a36 <__swrite>:
 8004a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a3a:	461f      	mov	r7, r3
 8004a3c:	898b      	ldrh	r3, [r1, #12]
 8004a3e:	4605      	mov	r5, r0
 8004a40:	05db      	lsls	r3, r3, #23
 8004a42:	460c      	mov	r4, r1
 8004a44:	4616      	mov	r6, r2
 8004a46:	d505      	bpl.n	8004a54 <__swrite+0x1e>
 8004a48:	2302      	movs	r3, #2
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a50:	f000 f840 	bl	8004ad4 <_lseek_r>
 8004a54:	89a3      	ldrh	r3, [r4, #12]
 8004a56:	4632      	mov	r2, r6
 8004a58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a5c:	81a3      	strh	r3, [r4, #12]
 8004a5e:	4628      	mov	r0, r5
 8004a60:	463b      	mov	r3, r7
 8004a62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a6a:	f000 b857 	b.w	8004b1c <_write_r>

08004a6e <__sseek>:
 8004a6e:	b510      	push	{r4, lr}
 8004a70:	460c      	mov	r4, r1
 8004a72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a76:	f000 f82d 	bl	8004ad4 <_lseek_r>
 8004a7a:	1c43      	adds	r3, r0, #1
 8004a7c:	89a3      	ldrh	r3, [r4, #12]
 8004a7e:	bf15      	itete	ne
 8004a80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a8a:	81a3      	strheq	r3, [r4, #12]
 8004a8c:	bf18      	it	ne
 8004a8e:	81a3      	strhne	r3, [r4, #12]
 8004a90:	bd10      	pop	{r4, pc}

08004a92 <__sclose>:
 8004a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a96:	f000 b80d 	b.w	8004ab4 <_close_r>

08004a9a <memset>:
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	4402      	add	r2, r0
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d100      	bne.n	8004aa4 <memset+0xa>
 8004aa2:	4770      	bx	lr
 8004aa4:	f803 1b01 	strb.w	r1, [r3], #1
 8004aa8:	e7f9      	b.n	8004a9e <memset+0x4>
	...

08004aac <_localeconv_r>:
 8004aac:	4800      	ldr	r0, [pc, #0]	@ (8004ab0 <_localeconv_r+0x4>)
 8004aae:	4770      	bx	lr
 8004ab0:	2000016c 	.word	0x2000016c

08004ab4 <_close_r>:
 8004ab4:	b538      	push	{r3, r4, r5, lr}
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	4d05      	ldr	r5, [pc, #20]	@ (8004ad0 <_close_r+0x1c>)
 8004aba:	4604      	mov	r4, r0
 8004abc:	4608      	mov	r0, r1
 8004abe:	602b      	str	r3, [r5, #0]
 8004ac0:	f7fc ffb5 	bl	8001a2e <_close>
 8004ac4:	1c43      	adds	r3, r0, #1
 8004ac6:	d102      	bne.n	8004ace <_close_r+0x1a>
 8004ac8:	682b      	ldr	r3, [r5, #0]
 8004aca:	b103      	cbz	r3, 8004ace <_close_r+0x1a>
 8004acc:	6023      	str	r3, [r4, #0]
 8004ace:	bd38      	pop	{r3, r4, r5, pc}
 8004ad0:	20000348 	.word	0x20000348

08004ad4 <_lseek_r>:
 8004ad4:	b538      	push	{r3, r4, r5, lr}
 8004ad6:	4604      	mov	r4, r0
 8004ad8:	4608      	mov	r0, r1
 8004ada:	4611      	mov	r1, r2
 8004adc:	2200      	movs	r2, #0
 8004ade:	4d05      	ldr	r5, [pc, #20]	@ (8004af4 <_lseek_r+0x20>)
 8004ae0:	602a      	str	r2, [r5, #0]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	f7fc ffc7 	bl	8001a76 <_lseek>
 8004ae8:	1c43      	adds	r3, r0, #1
 8004aea:	d102      	bne.n	8004af2 <_lseek_r+0x1e>
 8004aec:	682b      	ldr	r3, [r5, #0]
 8004aee:	b103      	cbz	r3, 8004af2 <_lseek_r+0x1e>
 8004af0:	6023      	str	r3, [r4, #0]
 8004af2:	bd38      	pop	{r3, r4, r5, pc}
 8004af4:	20000348 	.word	0x20000348

08004af8 <_read_r>:
 8004af8:	b538      	push	{r3, r4, r5, lr}
 8004afa:	4604      	mov	r4, r0
 8004afc:	4608      	mov	r0, r1
 8004afe:	4611      	mov	r1, r2
 8004b00:	2200      	movs	r2, #0
 8004b02:	4d05      	ldr	r5, [pc, #20]	@ (8004b18 <_read_r+0x20>)
 8004b04:	602a      	str	r2, [r5, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	f7fc ff58 	bl	80019bc <_read>
 8004b0c:	1c43      	adds	r3, r0, #1
 8004b0e:	d102      	bne.n	8004b16 <_read_r+0x1e>
 8004b10:	682b      	ldr	r3, [r5, #0]
 8004b12:	b103      	cbz	r3, 8004b16 <_read_r+0x1e>
 8004b14:	6023      	str	r3, [r4, #0]
 8004b16:	bd38      	pop	{r3, r4, r5, pc}
 8004b18:	20000348 	.word	0x20000348

08004b1c <_write_r>:
 8004b1c:	b538      	push	{r3, r4, r5, lr}
 8004b1e:	4604      	mov	r4, r0
 8004b20:	4608      	mov	r0, r1
 8004b22:	4611      	mov	r1, r2
 8004b24:	2200      	movs	r2, #0
 8004b26:	4d05      	ldr	r5, [pc, #20]	@ (8004b3c <_write_r+0x20>)
 8004b28:	602a      	str	r2, [r5, #0]
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	f7fc ff63 	bl	80019f6 <_write>
 8004b30:	1c43      	adds	r3, r0, #1
 8004b32:	d102      	bne.n	8004b3a <_write_r+0x1e>
 8004b34:	682b      	ldr	r3, [r5, #0]
 8004b36:	b103      	cbz	r3, 8004b3a <_write_r+0x1e>
 8004b38:	6023      	str	r3, [r4, #0]
 8004b3a:	bd38      	pop	{r3, r4, r5, pc}
 8004b3c:	20000348 	.word	0x20000348

08004b40 <__errno>:
 8004b40:	4b01      	ldr	r3, [pc, #4]	@ (8004b48 <__errno+0x8>)
 8004b42:	6818      	ldr	r0, [r3, #0]
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	2000002c 	.word	0x2000002c

08004b4c <__libc_init_array>:
 8004b4c:	b570      	push	{r4, r5, r6, lr}
 8004b4e:	2600      	movs	r6, #0
 8004b50:	4d0c      	ldr	r5, [pc, #48]	@ (8004b84 <__libc_init_array+0x38>)
 8004b52:	4c0d      	ldr	r4, [pc, #52]	@ (8004b88 <__libc_init_array+0x3c>)
 8004b54:	1b64      	subs	r4, r4, r5
 8004b56:	10a4      	asrs	r4, r4, #2
 8004b58:	42a6      	cmp	r6, r4
 8004b5a:	d109      	bne.n	8004b70 <__libc_init_array+0x24>
 8004b5c:	f003 fb66 	bl	800822c <_init>
 8004b60:	2600      	movs	r6, #0
 8004b62:	4d0a      	ldr	r5, [pc, #40]	@ (8004b8c <__libc_init_array+0x40>)
 8004b64:	4c0a      	ldr	r4, [pc, #40]	@ (8004b90 <__libc_init_array+0x44>)
 8004b66:	1b64      	subs	r4, r4, r5
 8004b68:	10a4      	asrs	r4, r4, #2
 8004b6a:	42a6      	cmp	r6, r4
 8004b6c:	d105      	bne.n	8004b7a <__libc_init_array+0x2e>
 8004b6e:	bd70      	pop	{r4, r5, r6, pc}
 8004b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b74:	4798      	blx	r3
 8004b76:	3601      	adds	r6, #1
 8004b78:	e7ee      	b.n	8004b58 <__libc_init_array+0xc>
 8004b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b7e:	4798      	blx	r3
 8004b80:	3601      	adds	r6, #1
 8004b82:	e7f2      	b.n	8004b6a <__libc_init_array+0x1e>
 8004b84:	08008920 	.word	0x08008920
 8004b88:	08008920 	.word	0x08008920
 8004b8c:	08008920 	.word	0x08008920
 8004b90:	08008924 	.word	0x08008924

08004b94 <__retarget_lock_init_recursive>:
 8004b94:	4770      	bx	lr

08004b96 <__retarget_lock_acquire_recursive>:
 8004b96:	4770      	bx	lr

08004b98 <__retarget_lock_release_recursive>:
 8004b98:	4770      	bx	lr

08004b9a <memchr>:
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	b510      	push	{r4, lr}
 8004b9e:	b2c9      	uxtb	r1, r1
 8004ba0:	4402      	add	r2, r0
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	d101      	bne.n	8004bac <memchr+0x12>
 8004ba8:	2000      	movs	r0, #0
 8004baa:	e003      	b.n	8004bb4 <memchr+0x1a>
 8004bac:	7804      	ldrb	r4, [r0, #0]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	428c      	cmp	r4, r1
 8004bb2:	d1f6      	bne.n	8004ba2 <memchr+0x8>
 8004bb4:	bd10      	pop	{r4, pc}
	...

08004bb8 <nanf>:
 8004bb8:	4800      	ldr	r0, [pc, #0]	@ (8004bbc <nanf+0x4>)
 8004bba:	4770      	bx	lr
 8004bbc:	7fc00000 	.word	0x7fc00000

08004bc0 <quorem>:
 8004bc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc4:	6903      	ldr	r3, [r0, #16]
 8004bc6:	690c      	ldr	r4, [r1, #16]
 8004bc8:	4607      	mov	r7, r0
 8004bca:	42a3      	cmp	r3, r4
 8004bcc:	db7e      	blt.n	8004ccc <quorem+0x10c>
 8004bce:	3c01      	subs	r4, #1
 8004bd0:	00a3      	lsls	r3, r4, #2
 8004bd2:	f100 0514 	add.w	r5, r0, #20
 8004bd6:	f101 0814 	add.w	r8, r1, #20
 8004bda:	9300      	str	r3, [sp, #0]
 8004bdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004be0:	9301      	str	r3, [sp, #4]
 8004be2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004be6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004bea:	3301      	adds	r3, #1
 8004bec:	429a      	cmp	r2, r3
 8004bee:	fbb2 f6f3 	udiv	r6, r2, r3
 8004bf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004bf6:	d32e      	bcc.n	8004c56 <quorem+0x96>
 8004bf8:	f04f 0a00 	mov.w	sl, #0
 8004bfc:	46c4      	mov	ip, r8
 8004bfe:	46ae      	mov	lr, r5
 8004c00:	46d3      	mov	fp, sl
 8004c02:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c06:	b298      	uxth	r0, r3
 8004c08:	fb06 a000 	mla	r0, r6, r0, sl
 8004c0c:	0c1b      	lsrs	r3, r3, #16
 8004c0e:	0c02      	lsrs	r2, r0, #16
 8004c10:	fb06 2303 	mla	r3, r6, r3, r2
 8004c14:	f8de 2000 	ldr.w	r2, [lr]
 8004c18:	b280      	uxth	r0, r0
 8004c1a:	b292      	uxth	r2, r2
 8004c1c:	1a12      	subs	r2, r2, r0
 8004c1e:	445a      	add	r2, fp
 8004c20:	f8de 0000 	ldr.w	r0, [lr]
 8004c24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004c2e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004c32:	b292      	uxth	r2, r2
 8004c34:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004c38:	45e1      	cmp	r9, ip
 8004c3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004c3e:	f84e 2b04 	str.w	r2, [lr], #4
 8004c42:	d2de      	bcs.n	8004c02 <quorem+0x42>
 8004c44:	9b00      	ldr	r3, [sp, #0]
 8004c46:	58eb      	ldr	r3, [r5, r3]
 8004c48:	b92b      	cbnz	r3, 8004c56 <quorem+0x96>
 8004c4a:	9b01      	ldr	r3, [sp, #4]
 8004c4c:	3b04      	subs	r3, #4
 8004c4e:	429d      	cmp	r5, r3
 8004c50:	461a      	mov	r2, r3
 8004c52:	d32f      	bcc.n	8004cb4 <quorem+0xf4>
 8004c54:	613c      	str	r4, [r7, #16]
 8004c56:	4638      	mov	r0, r7
 8004c58:	f001 f9c2 	bl	8005fe0 <__mcmp>
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	db25      	blt.n	8004cac <quorem+0xec>
 8004c60:	4629      	mov	r1, r5
 8004c62:	2000      	movs	r0, #0
 8004c64:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c68:	f8d1 c000 	ldr.w	ip, [r1]
 8004c6c:	fa1f fe82 	uxth.w	lr, r2
 8004c70:	fa1f f38c 	uxth.w	r3, ip
 8004c74:	eba3 030e 	sub.w	r3, r3, lr
 8004c78:	4403      	add	r3, r0
 8004c7a:	0c12      	lsrs	r2, r2, #16
 8004c7c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004c80:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c8a:	45c1      	cmp	r9, r8
 8004c8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004c90:	f841 3b04 	str.w	r3, [r1], #4
 8004c94:	d2e6      	bcs.n	8004c64 <quorem+0xa4>
 8004c96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c9e:	b922      	cbnz	r2, 8004caa <quorem+0xea>
 8004ca0:	3b04      	subs	r3, #4
 8004ca2:	429d      	cmp	r5, r3
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	d30b      	bcc.n	8004cc0 <quorem+0x100>
 8004ca8:	613c      	str	r4, [r7, #16]
 8004caa:	3601      	adds	r6, #1
 8004cac:	4630      	mov	r0, r6
 8004cae:	b003      	add	sp, #12
 8004cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cb4:	6812      	ldr	r2, [r2, #0]
 8004cb6:	3b04      	subs	r3, #4
 8004cb8:	2a00      	cmp	r2, #0
 8004cba:	d1cb      	bne.n	8004c54 <quorem+0x94>
 8004cbc:	3c01      	subs	r4, #1
 8004cbe:	e7c6      	b.n	8004c4e <quorem+0x8e>
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	3b04      	subs	r3, #4
 8004cc4:	2a00      	cmp	r2, #0
 8004cc6:	d1ef      	bne.n	8004ca8 <quorem+0xe8>
 8004cc8:	3c01      	subs	r4, #1
 8004cca:	e7ea      	b.n	8004ca2 <quorem+0xe2>
 8004ccc:	2000      	movs	r0, #0
 8004cce:	e7ee      	b.n	8004cae <quorem+0xee>

08004cd0 <_dtoa_r>:
 8004cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd4:	4614      	mov	r4, r2
 8004cd6:	461d      	mov	r5, r3
 8004cd8:	69c7      	ldr	r7, [r0, #28]
 8004cda:	b097      	sub	sp, #92	@ 0x5c
 8004cdc:	4683      	mov	fp, r0
 8004cde:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004ce2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004ce4:	b97f      	cbnz	r7, 8004d06 <_dtoa_r+0x36>
 8004ce6:	2010      	movs	r0, #16
 8004ce8:	f000 fe02 	bl	80058f0 <malloc>
 8004cec:	4602      	mov	r2, r0
 8004cee:	f8cb 001c 	str.w	r0, [fp, #28]
 8004cf2:	b920      	cbnz	r0, 8004cfe <_dtoa_r+0x2e>
 8004cf4:	21ef      	movs	r1, #239	@ 0xef
 8004cf6:	4ba8      	ldr	r3, [pc, #672]	@ (8004f98 <_dtoa_r+0x2c8>)
 8004cf8:	48a8      	ldr	r0, [pc, #672]	@ (8004f9c <_dtoa_r+0x2cc>)
 8004cfa:	f002 fc23 	bl	8007544 <__assert_func>
 8004cfe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004d02:	6007      	str	r7, [r0, #0]
 8004d04:	60c7      	str	r7, [r0, #12]
 8004d06:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004d0a:	6819      	ldr	r1, [r3, #0]
 8004d0c:	b159      	cbz	r1, 8004d26 <_dtoa_r+0x56>
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	2301      	movs	r3, #1
 8004d12:	4093      	lsls	r3, r2
 8004d14:	604a      	str	r2, [r1, #4]
 8004d16:	608b      	str	r3, [r1, #8]
 8004d18:	4658      	mov	r0, fp
 8004d1a:	f000 fedf 	bl	8005adc <_Bfree>
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	1e2b      	subs	r3, r5, #0
 8004d28:	bfaf      	iteee	ge
 8004d2a:	2300      	movge	r3, #0
 8004d2c:	2201      	movlt	r2, #1
 8004d2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004d32:	9303      	strlt	r3, [sp, #12]
 8004d34:	bfa8      	it	ge
 8004d36:	6033      	strge	r3, [r6, #0]
 8004d38:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004d3c:	4b98      	ldr	r3, [pc, #608]	@ (8004fa0 <_dtoa_r+0x2d0>)
 8004d3e:	bfb8      	it	lt
 8004d40:	6032      	strlt	r2, [r6, #0]
 8004d42:	ea33 0308 	bics.w	r3, r3, r8
 8004d46:	d112      	bne.n	8004d6e <_dtoa_r+0x9e>
 8004d48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004d4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004d54:	4323      	orrs	r3, r4
 8004d56:	f000 8550 	beq.w	80057fa <_dtoa_r+0xb2a>
 8004d5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004d5c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004fa4 <_dtoa_r+0x2d4>
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 8552 	beq.w	800580a <_dtoa_r+0xb3a>
 8004d66:	f10a 0303 	add.w	r3, sl, #3
 8004d6a:	f000 bd4c 	b.w	8005806 <_dtoa_r+0xb36>
 8004d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004d76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	f7fb fe13 	bl	80009a8 <__aeabi_dcmpeq>
 8004d82:	4607      	mov	r7, r0
 8004d84:	b158      	cbz	r0, 8004d9e <_dtoa_r+0xce>
 8004d86:	2301      	movs	r3, #1
 8004d88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004d8e:	b113      	cbz	r3, 8004d96 <_dtoa_r+0xc6>
 8004d90:	4b85      	ldr	r3, [pc, #532]	@ (8004fa8 <_dtoa_r+0x2d8>)
 8004d92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004d94:	6013      	str	r3, [r2, #0]
 8004d96:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004fac <_dtoa_r+0x2dc>
 8004d9a:	f000 bd36 	b.w	800580a <_dtoa_r+0xb3a>
 8004d9e:	ab14      	add	r3, sp, #80	@ 0x50
 8004da0:	9301      	str	r3, [sp, #4]
 8004da2:	ab15      	add	r3, sp, #84	@ 0x54
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	4658      	mov	r0, fp
 8004da8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004dac:	f001 fa30 	bl	8006210 <__d2b>
 8004db0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004db4:	4681      	mov	r9, r0
 8004db6:	2e00      	cmp	r6, #0
 8004db8:	d077      	beq.n	8004eaa <_dtoa_r+0x1da>
 8004dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004dbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004dc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004dc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004dcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004dd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	4b76      	ldr	r3, [pc, #472]	@ (8004fb0 <_dtoa_r+0x2e0>)
 8004dd8:	f7fb f9c6 	bl	8000168 <__aeabi_dsub>
 8004ddc:	a368      	add	r3, pc, #416	@ (adr r3, 8004f80 <_dtoa_r+0x2b0>)
 8004dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de2:	f7fb fb79 	bl	80004d8 <__aeabi_dmul>
 8004de6:	a368      	add	r3, pc, #416	@ (adr r3, 8004f88 <_dtoa_r+0x2b8>)
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	f7fb f9be 	bl	800016c <__adddf3>
 8004df0:	4604      	mov	r4, r0
 8004df2:	4630      	mov	r0, r6
 8004df4:	460d      	mov	r5, r1
 8004df6:	f7fb fb05 	bl	8000404 <__aeabi_i2d>
 8004dfa:	a365      	add	r3, pc, #404	@ (adr r3, 8004f90 <_dtoa_r+0x2c0>)
 8004dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e00:	f7fb fb6a 	bl	80004d8 <__aeabi_dmul>
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	4620      	mov	r0, r4
 8004e0a:	4629      	mov	r1, r5
 8004e0c:	f7fb f9ae 	bl	800016c <__adddf3>
 8004e10:	4604      	mov	r4, r0
 8004e12:	460d      	mov	r5, r1
 8004e14:	f7fb fe10 	bl	8000a38 <__aeabi_d2iz>
 8004e18:	2200      	movs	r2, #0
 8004e1a:	4607      	mov	r7, r0
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	4620      	mov	r0, r4
 8004e20:	4629      	mov	r1, r5
 8004e22:	f7fb fdcb 	bl	80009bc <__aeabi_dcmplt>
 8004e26:	b140      	cbz	r0, 8004e3a <_dtoa_r+0x16a>
 8004e28:	4638      	mov	r0, r7
 8004e2a:	f7fb faeb 	bl	8000404 <__aeabi_i2d>
 8004e2e:	4622      	mov	r2, r4
 8004e30:	462b      	mov	r3, r5
 8004e32:	f7fb fdb9 	bl	80009a8 <__aeabi_dcmpeq>
 8004e36:	b900      	cbnz	r0, 8004e3a <_dtoa_r+0x16a>
 8004e38:	3f01      	subs	r7, #1
 8004e3a:	2f16      	cmp	r7, #22
 8004e3c:	d853      	bhi.n	8004ee6 <_dtoa_r+0x216>
 8004e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e42:	4b5c      	ldr	r3, [pc, #368]	@ (8004fb4 <_dtoa_r+0x2e4>)
 8004e44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4c:	f7fb fdb6 	bl	80009bc <__aeabi_dcmplt>
 8004e50:	2800      	cmp	r0, #0
 8004e52:	d04a      	beq.n	8004eea <_dtoa_r+0x21a>
 8004e54:	2300      	movs	r3, #0
 8004e56:	3f01      	subs	r7, #1
 8004e58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004e5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e5c:	1b9b      	subs	r3, r3, r6
 8004e5e:	1e5a      	subs	r2, r3, #1
 8004e60:	bf46      	itte	mi
 8004e62:	f1c3 0801 	rsbmi	r8, r3, #1
 8004e66:	2300      	movmi	r3, #0
 8004e68:	f04f 0800 	movpl.w	r8, #0
 8004e6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e6e:	bf48      	it	mi
 8004e70:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004e72:	2f00      	cmp	r7, #0
 8004e74:	db3b      	blt.n	8004eee <_dtoa_r+0x21e>
 8004e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e78:	970e      	str	r7, [sp, #56]	@ 0x38
 8004e7a:	443b      	add	r3, r7
 8004e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e7e:	2300      	movs	r3, #0
 8004e80:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e82:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e84:	2b09      	cmp	r3, #9
 8004e86:	d866      	bhi.n	8004f56 <_dtoa_r+0x286>
 8004e88:	2b05      	cmp	r3, #5
 8004e8a:	bfc4      	itt	gt
 8004e8c:	3b04      	subgt	r3, #4
 8004e8e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004e90:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e92:	bfc8      	it	gt
 8004e94:	2400      	movgt	r4, #0
 8004e96:	f1a3 0302 	sub.w	r3, r3, #2
 8004e9a:	bfd8      	it	le
 8004e9c:	2401      	movle	r4, #1
 8004e9e:	2b03      	cmp	r3, #3
 8004ea0:	d864      	bhi.n	8004f6c <_dtoa_r+0x29c>
 8004ea2:	e8df f003 	tbb	[pc, r3]
 8004ea6:	382b      	.short	0x382b
 8004ea8:	5636      	.short	0x5636
 8004eaa:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004eae:	441e      	add	r6, r3
 8004eb0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004eb4:	2b20      	cmp	r3, #32
 8004eb6:	bfc1      	itttt	gt
 8004eb8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004ebc:	fa08 f803 	lslgt.w	r8, r8, r3
 8004ec0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004ec4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004ec8:	bfd6      	itet	le
 8004eca:	f1c3 0320 	rsble	r3, r3, #32
 8004ece:	ea48 0003 	orrgt.w	r0, r8, r3
 8004ed2:	fa04 f003 	lslle.w	r0, r4, r3
 8004ed6:	f7fb fa85 	bl	80003e4 <__aeabi_ui2d>
 8004eda:	2201      	movs	r2, #1
 8004edc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004ee0:	3e01      	subs	r6, #1
 8004ee2:	9212      	str	r2, [sp, #72]	@ 0x48
 8004ee4:	e775      	b.n	8004dd2 <_dtoa_r+0x102>
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e7b6      	b.n	8004e58 <_dtoa_r+0x188>
 8004eea:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004eec:	e7b5      	b.n	8004e5a <_dtoa_r+0x18a>
 8004eee:	427b      	negs	r3, r7
 8004ef0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	eba8 0807 	sub.w	r8, r8, r7
 8004ef8:	930e      	str	r3, [sp, #56]	@ 0x38
 8004efa:	e7c2      	b.n	8004e82 <_dtoa_r+0x1b2>
 8004efc:	2300      	movs	r3, #0
 8004efe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	dc35      	bgt.n	8004f72 <_dtoa_r+0x2a2>
 8004f06:	2301      	movs	r3, #1
 8004f08:	461a      	mov	r2, r3
 8004f0a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004f0e:	9221      	str	r2, [sp, #132]	@ 0x84
 8004f10:	e00b      	b.n	8004f2a <_dtoa_r+0x25a>
 8004f12:	2301      	movs	r3, #1
 8004f14:	e7f3      	b.n	8004efe <_dtoa_r+0x22e>
 8004f16:	2300      	movs	r3, #0
 8004f18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004f1c:	18fb      	adds	r3, r7, r3
 8004f1e:	9308      	str	r3, [sp, #32]
 8004f20:	3301      	adds	r3, #1
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	9307      	str	r3, [sp, #28]
 8004f26:	bfb8      	it	lt
 8004f28:	2301      	movlt	r3, #1
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004f32:	f102 0514 	add.w	r5, r2, #20
 8004f36:	429d      	cmp	r5, r3
 8004f38:	d91f      	bls.n	8004f7a <_dtoa_r+0x2aa>
 8004f3a:	6041      	str	r1, [r0, #4]
 8004f3c:	4658      	mov	r0, fp
 8004f3e:	f000 fd8d 	bl	8005a5c <_Balloc>
 8004f42:	4682      	mov	sl, r0
 8004f44:	2800      	cmp	r0, #0
 8004f46:	d139      	bne.n	8004fbc <_dtoa_r+0x2ec>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	f240 11af 	movw	r1, #431	@ 0x1af
 8004f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fb8 <_dtoa_r+0x2e8>)
 8004f50:	e6d2      	b.n	8004cf8 <_dtoa_r+0x28>
 8004f52:	2301      	movs	r3, #1
 8004f54:	e7e0      	b.n	8004f18 <_dtoa_r+0x248>
 8004f56:	2401      	movs	r4, #1
 8004f58:	2300      	movs	r3, #0
 8004f5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004f5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8004f5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004f62:	2200      	movs	r2, #0
 8004f64:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004f68:	2312      	movs	r3, #18
 8004f6a:	e7d0      	b.n	8004f0e <_dtoa_r+0x23e>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f70:	e7f5      	b.n	8004f5e <_dtoa_r+0x28e>
 8004f72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004f74:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004f78:	e7d7      	b.n	8004f2a <_dtoa_r+0x25a>
 8004f7a:	3101      	adds	r1, #1
 8004f7c:	0052      	lsls	r2, r2, #1
 8004f7e:	e7d8      	b.n	8004f32 <_dtoa_r+0x262>
 8004f80:	636f4361 	.word	0x636f4361
 8004f84:	3fd287a7 	.word	0x3fd287a7
 8004f88:	8b60c8b3 	.word	0x8b60c8b3
 8004f8c:	3fc68a28 	.word	0x3fc68a28
 8004f90:	509f79fb 	.word	0x509f79fb
 8004f94:	3fd34413 	.word	0x3fd34413
 8004f98:	0800852e 	.word	0x0800852e
 8004f9c:	08008545 	.word	0x08008545
 8004fa0:	7ff00000 	.word	0x7ff00000
 8004fa4:	0800852a 	.word	0x0800852a
 8004fa8:	080084f9 	.word	0x080084f9
 8004fac:	080084f8 	.word	0x080084f8
 8004fb0:	3ff80000 	.word	0x3ff80000
 8004fb4:	08008640 	.word	0x08008640
 8004fb8:	0800859d 	.word	0x0800859d
 8004fbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004fc0:	6018      	str	r0, [r3, #0]
 8004fc2:	9b07      	ldr	r3, [sp, #28]
 8004fc4:	2b0e      	cmp	r3, #14
 8004fc6:	f200 80a4 	bhi.w	8005112 <_dtoa_r+0x442>
 8004fca:	2c00      	cmp	r4, #0
 8004fcc:	f000 80a1 	beq.w	8005112 <_dtoa_r+0x442>
 8004fd0:	2f00      	cmp	r7, #0
 8004fd2:	dd33      	ble.n	800503c <_dtoa_r+0x36c>
 8004fd4:	4b86      	ldr	r3, [pc, #536]	@ (80051f0 <_dtoa_r+0x520>)
 8004fd6:	f007 020f 	and.w	r2, r7, #15
 8004fda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fde:	05f8      	lsls	r0, r7, #23
 8004fe0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004fe4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004fe8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004fec:	d516      	bpl.n	800501c <_dtoa_r+0x34c>
 8004fee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ff2:	4b80      	ldr	r3, [pc, #512]	@ (80051f4 <_dtoa_r+0x524>)
 8004ff4:	2603      	movs	r6, #3
 8004ff6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004ffa:	f7fb fb97 	bl	800072c <__aeabi_ddiv>
 8004ffe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005002:	f004 040f 	and.w	r4, r4, #15
 8005006:	4d7b      	ldr	r5, [pc, #492]	@ (80051f4 <_dtoa_r+0x524>)
 8005008:	b954      	cbnz	r4, 8005020 <_dtoa_r+0x350>
 800500a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800500e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005012:	f7fb fb8b 	bl	800072c <__aeabi_ddiv>
 8005016:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800501a:	e028      	b.n	800506e <_dtoa_r+0x39e>
 800501c:	2602      	movs	r6, #2
 800501e:	e7f2      	b.n	8005006 <_dtoa_r+0x336>
 8005020:	07e1      	lsls	r1, r4, #31
 8005022:	d508      	bpl.n	8005036 <_dtoa_r+0x366>
 8005024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005028:	e9d5 2300 	ldrd	r2, r3, [r5]
 800502c:	f7fb fa54 	bl	80004d8 <__aeabi_dmul>
 8005030:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005034:	3601      	adds	r6, #1
 8005036:	1064      	asrs	r4, r4, #1
 8005038:	3508      	adds	r5, #8
 800503a:	e7e5      	b.n	8005008 <_dtoa_r+0x338>
 800503c:	f000 80d2 	beq.w	80051e4 <_dtoa_r+0x514>
 8005040:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005044:	427c      	negs	r4, r7
 8005046:	4b6a      	ldr	r3, [pc, #424]	@ (80051f0 <_dtoa_r+0x520>)
 8005048:	f004 020f 	and.w	r2, r4, #15
 800504c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005054:	f7fb fa40 	bl	80004d8 <__aeabi_dmul>
 8005058:	2602      	movs	r6, #2
 800505a:	2300      	movs	r3, #0
 800505c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005060:	4d64      	ldr	r5, [pc, #400]	@ (80051f4 <_dtoa_r+0x524>)
 8005062:	1124      	asrs	r4, r4, #4
 8005064:	2c00      	cmp	r4, #0
 8005066:	f040 80b2 	bne.w	80051ce <_dtoa_r+0x4fe>
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1d3      	bne.n	8005016 <_dtoa_r+0x346>
 800506e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005072:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005074:	2b00      	cmp	r3, #0
 8005076:	f000 80b7 	beq.w	80051e8 <_dtoa_r+0x518>
 800507a:	2200      	movs	r2, #0
 800507c:	4620      	mov	r0, r4
 800507e:	4629      	mov	r1, r5
 8005080:	4b5d      	ldr	r3, [pc, #372]	@ (80051f8 <_dtoa_r+0x528>)
 8005082:	f7fb fc9b 	bl	80009bc <__aeabi_dcmplt>
 8005086:	2800      	cmp	r0, #0
 8005088:	f000 80ae 	beq.w	80051e8 <_dtoa_r+0x518>
 800508c:	9b07      	ldr	r3, [sp, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 80aa 	beq.w	80051e8 <_dtoa_r+0x518>
 8005094:	9b08      	ldr	r3, [sp, #32]
 8005096:	2b00      	cmp	r3, #0
 8005098:	dd37      	ble.n	800510a <_dtoa_r+0x43a>
 800509a:	1e7b      	subs	r3, r7, #1
 800509c:	4620      	mov	r0, r4
 800509e:	9304      	str	r3, [sp, #16]
 80050a0:	2200      	movs	r2, #0
 80050a2:	4629      	mov	r1, r5
 80050a4:	4b55      	ldr	r3, [pc, #340]	@ (80051fc <_dtoa_r+0x52c>)
 80050a6:	f7fb fa17 	bl	80004d8 <__aeabi_dmul>
 80050aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050ae:	9c08      	ldr	r4, [sp, #32]
 80050b0:	3601      	adds	r6, #1
 80050b2:	4630      	mov	r0, r6
 80050b4:	f7fb f9a6 	bl	8000404 <__aeabi_i2d>
 80050b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050bc:	f7fb fa0c 	bl	80004d8 <__aeabi_dmul>
 80050c0:	2200      	movs	r2, #0
 80050c2:	4b4f      	ldr	r3, [pc, #316]	@ (8005200 <_dtoa_r+0x530>)
 80050c4:	f7fb f852 	bl	800016c <__adddf3>
 80050c8:	4605      	mov	r5, r0
 80050ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80050ce:	2c00      	cmp	r4, #0
 80050d0:	f040 809a 	bne.w	8005208 <_dtoa_r+0x538>
 80050d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050d8:	2200      	movs	r2, #0
 80050da:	4b4a      	ldr	r3, [pc, #296]	@ (8005204 <_dtoa_r+0x534>)
 80050dc:	f7fb f844 	bl	8000168 <__aeabi_dsub>
 80050e0:	4602      	mov	r2, r0
 80050e2:	460b      	mov	r3, r1
 80050e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050e8:	462a      	mov	r2, r5
 80050ea:	4633      	mov	r3, r6
 80050ec:	f7fb fc84 	bl	80009f8 <__aeabi_dcmpgt>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f040 828e 	bne.w	8005612 <_dtoa_r+0x942>
 80050f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050fa:	462a      	mov	r2, r5
 80050fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005100:	f7fb fc5c 	bl	80009bc <__aeabi_dcmplt>
 8005104:	2800      	cmp	r0, #0
 8005106:	f040 8127 	bne.w	8005358 <_dtoa_r+0x688>
 800510a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800510e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005112:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005114:	2b00      	cmp	r3, #0
 8005116:	f2c0 8163 	blt.w	80053e0 <_dtoa_r+0x710>
 800511a:	2f0e      	cmp	r7, #14
 800511c:	f300 8160 	bgt.w	80053e0 <_dtoa_r+0x710>
 8005120:	4b33      	ldr	r3, [pc, #204]	@ (80051f0 <_dtoa_r+0x520>)
 8005122:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005126:	e9d3 3400 	ldrd	r3, r4, [r3]
 800512a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800512e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005130:	2b00      	cmp	r3, #0
 8005132:	da03      	bge.n	800513c <_dtoa_r+0x46c>
 8005134:	9b07      	ldr	r3, [sp, #28]
 8005136:	2b00      	cmp	r3, #0
 8005138:	f340 8100 	ble.w	800533c <_dtoa_r+0x66c>
 800513c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005140:	4656      	mov	r6, sl
 8005142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005146:	4620      	mov	r0, r4
 8005148:	4629      	mov	r1, r5
 800514a:	f7fb faef 	bl	800072c <__aeabi_ddiv>
 800514e:	f7fb fc73 	bl	8000a38 <__aeabi_d2iz>
 8005152:	4680      	mov	r8, r0
 8005154:	f7fb f956 	bl	8000404 <__aeabi_i2d>
 8005158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800515c:	f7fb f9bc 	bl	80004d8 <__aeabi_dmul>
 8005160:	4602      	mov	r2, r0
 8005162:	460b      	mov	r3, r1
 8005164:	4620      	mov	r0, r4
 8005166:	4629      	mov	r1, r5
 8005168:	f7fa fffe 	bl	8000168 <__aeabi_dsub>
 800516c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005170:	9d07      	ldr	r5, [sp, #28]
 8005172:	f806 4b01 	strb.w	r4, [r6], #1
 8005176:	eba6 040a 	sub.w	r4, r6, sl
 800517a:	42a5      	cmp	r5, r4
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	f040 8116 	bne.w	80053b0 <_dtoa_r+0x6e0>
 8005184:	f7fa fff2 	bl	800016c <__adddf3>
 8005188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800518c:	4604      	mov	r4, r0
 800518e:	460d      	mov	r5, r1
 8005190:	f7fb fc32 	bl	80009f8 <__aeabi_dcmpgt>
 8005194:	2800      	cmp	r0, #0
 8005196:	f040 80f8 	bne.w	800538a <_dtoa_r+0x6ba>
 800519a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800519e:	4620      	mov	r0, r4
 80051a0:	4629      	mov	r1, r5
 80051a2:	f7fb fc01 	bl	80009a8 <__aeabi_dcmpeq>
 80051a6:	b118      	cbz	r0, 80051b0 <_dtoa_r+0x4e0>
 80051a8:	f018 0f01 	tst.w	r8, #1
 80051ac:	f040 80ed 	bne.w	800538a <_dtoa_r+0x6ba>
 80051b0:	4649      	mov	r1, r9
 80051b2:	4658      	mov	r0, fp
 80051b4:	f000 fc92 	bl	8005adc <_Bfree>
 80051b8:	2300      	movs	r3, #0
 80051ba:	7033      	strb	r3, [r6, #0]
 80051bc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80051be:	3701      	adds	r7, #1
 80051c0:	601f      	str	r7, [r3, #0]
 80051c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 8320 	beq.w	800580a <_dtoa_r+0xb3a>
 80051ca:	601e      	str	r6, [r3, #0]
 80051cc:	e31d      	b.n	800580a <_dtoa_r+0xb3a>
 80051ce:	07e2      	lsls	r2, r4, #31
 80051d0:	d505      	bpl.n	80051de <_dtoa_r+0x50e>
 80051d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80051d6:	f7fb f97f 	bl	80004d8 <__aeabi_dmul>
 80051da:	2301      	movs	r3, #1
 80051dc:	3601      	adds	r6, #1
 80051de:	1064      	asrs	r4, r4, #1
 80051e0:	3508      	adds	r5, #8
 80051e2:	e73f      	b.n	8005064 <_dtoa_r+0x394>
 80051e4:	2602      	movs	r6, #2
 80051e6:	e742      	b.n	800506e <_dtoa_r+0x39e>
 80051e8:	9c07      	ldr	r4, [sp, #28]
 80051ea:	9704      	str	r7, [sp, #16]
 80051ec:	e761      	b.n	80050b2 <_dtoa_r+0x3e2>
 80051ee:	bf00      	nop
 80051f0:	08008640 	.word	0x08008640
 80051f4:	08008618 	.word	0x08008618
 80051f8:	3ff00000 	.word	0x3ff00000
 80051fc:	40240000 	.word	0x40240000
 8005200:	401c0000 	.word	0x401c0000
 8005204:	40140000 	.word	0x40140000
 8005208:	4b70      	ldr	r3, [pc, #448]	@ (80053cc <_dtoa_r+0x6fc>)
 800520a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800520c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005210:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005214:	4454      	add	r4, sl
 8005216:	2900      	cmp	r1, #0
 8005218:	d045      	beq.n	80052a6 <_dtoa_r+0x5d6>
 800521a:	2000      	movs	r0, #0
 800521c:	496c      	ldr	r1, [pc, #432]	@ (80053d0 <_dtoa_r+0x700>)
 800521e:	f7fb fa85 	bl	800072c <__aeabi_ddiv>
 8005222:	4633      	mov	r3, r6
 8005224:	462a      	mov	r2, r5
 8005226:	f7fa ff9f 	bl	8000168 <__aeabi_dsub>
 800522a:	4656      	mov	r6, sl
 800522c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005234:	f7fb fc00 	bl	8000a38 <__aeabi_d2iz>
 8005238:	4605      	mov	r5, r0
 800523a:	f7fb f8e3 	bl	8000404 <__aeabi_i2d>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005246:	f7fa ff8f 	bl	8000168 <__aeabi_dsub>
 800524a:	4602      	mov	r2, r0
 800524c:	460b      	mov	r3, r1
 800524e:	3530      	adds	r5, #48	@ 0x30
 8005250:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005254:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005258:	f806 5b01 	strb.w	r5, [r6], #1
 800525c:	f7fb fbae 	bl	80009bc <__aeabi_dcmplt>
 8005260:	2800      	cmp	r0, #0
 8005262:	d163      	bne.n	800532c <_dtoa_r+0x65c>
 8005264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005268:	2000      	movs	r0, #0
 800526a:	495a      	ldr	r1, [pc, #360]	@ (80053d4 <_dtoa_r+0x704>)
 800526c:	f7fa ff7c 	bl	8000168 <__aeabi_dsub>
 8005270:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005274:	f7fb fba2 	bl	80009bc <__aeabi_dcmplt>
 8005278:	2800      	cmp	r0, #0
 800527a:	f040 8087 	bne.w	800538c <_dtoa_r+0x6bc>
 800527e:	42a6      	cmp	r6, r4
 8005280:	f43f af43 	beq.w	800510a <_dtoa_r+0x43a>
 8005284:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005288:	2200      	movs	r2, #0
 800528a:	4b53      	ldr	r3, [pc, #332]	@ (80053d8 <_dtoa_r+0x708>)
 800528c:	f7fb f924 	bl	80004d8 <__aeabi_dmul>
 8005290:	2200      	movs	r2, #0
 8005292:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800529a:	4b4f      	ldr	r3, [pc, #316]	@ (80053d8 <_dtoa_r+0x708>)
 800529c:	f7fb f91c 	bl	80004d8 <__aeabi_dmul>
 80052a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052a4:	e7c4      	b.n	8005230 <_dtoa_r+0x560>
 80052a6:	4631      	mov	r1, r6
 80052a8:	4628      	mov	r0, r5
 80052aa:	f7fb f915 	bl	80004d8 <__aeabi_dmul>
 80052ae:	4656      	mov	r6, sl
 80052b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80052b4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80052b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052ba:	f7fb fbbd 	bl	8000a38 <__aeabi_d2iz>
 80052be:	4605      	mov	r5, r0
 80052c0:	f7fb f8a0 	bl	8000404 <__aeabi_i2d>
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052cc:	f7fa ff4c 	bl	8000168 <__aeabi_dsub>
 80052d0:	4602      	mov	r2, r0
 80052d2:	460b      	mov	r3, r1
 80052d4:	3530      	adds	r5, #48	@ 0x30
 80052d6:	f806 5b01 	strb.w	r5, [r6], #1
 80052da:	42a6      	cmp	r6, r4
 80052dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052e0:	f04f 0200 	mov.w	r2, #0
 80052e4:	d124      	bne.n	8005330 <_dtoa_r+0x660>
 80052e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80052ea:	4b39      	ldr	r3, [pc, #228]	@ (80053d0 <_dtoa_r+0x700>)
 80052ec:	f7fa ff3e 	bl	800016c <__adddf3>
 80052f0:	4602      	mov	r2, r0
 80052f2:	460b      	mov	r3, r1
 80052f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052f8:	f7fb fb7e 	bl	80009f8 <__aeabi_dcmpgt>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d145      	bne.n	800538c <_dtoa_r+0x6bc>
 8005300:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005304:	2000      	movs	r0, #0
 8005306:	4932      	ldr	r1, [pc, #200]	@ (80053d0 <_dtoa_r+0x700>)
 8005308:	f7fa ff2e 	bl	8000168 <__aeabi_dsub>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005314:	f7fb fb52 	bl	80009bc <__aeabi_dcmplt>
 8005318:	2800      	cmp	r0, #0
 800531a:	f43f aef6 	beq.w	800510a <_dtoa_r+0x43a>
 800531e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005320:	1e73      	subs	r3, r6, #1
 8005322:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005324:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005328:	2b30      	cmp	r3, #48	@ 0x30
 800532a:	d0f8      	beq.n	800531e <_dtoa_r+0x64e>
 800532c:	9f04      	ldr	r7, [sp, #16]
 800532e:	e73f      	b.n	80051b0 <_dtoa_r+0x4e0>
 8005330:	4b29      	ldr	r3, [pc, #164]	@ (80053d8 <_dtoa_r+0x708>)
 8005332:	f7fb f8d1 	bl	80004d8 <__aeabi_dmul>
 8005336:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800533a:	e7bc      	b.n	80052b6 <_dtoa_r+0x5e6>
 800533c:	d10c      	bne.n	8005358 <_dtoa_r+0x688>
 800533e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005342:	2200      	movs	r2, #0
 8005344:	4b25      	ldr	r3, [pc, #148]	@ (80053dc <_dtoa_r+0x70c>)
 8005346:	f7fb f8c7 	bl	80004d8 <__aeabi_dmul>
 800534a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800534e:	f7fb fb49 	bl	80009e4 <__aeabi_dcmpge>
 8005352:	2800      	cmp	r0, #0
 8005354:	f000 815b 	beq.w	800560e <_dtoa_r+0x93e>
 8005358:	2400      	movs	r4, #0
 800535a:	4625      	mov	r5, r4
 800535c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800535e:	4656      	mov	r6, sl
 8005360:	43db      	mvns	r3, r3
 8005362:	9304      	str	r3, [sp, #16]
 8005364:	2700      	movs	r7, #0
 8005366:	4621      	mov	r1, r4
 8005368:	4658      	mov	r0, fp
 800536a:	f000 fbb7 	bl	8005adc <_Bfree>
 800536e:	2d00      	cmp	r5, #0
 8005370:	d0dc      	beq.n	800532c <_dtoa_r+0x65c>
 8005372:	b12f      	cbz	r7, 8005380 <_dtoa_r+0x6b0>
 8005374:	42af      	cmp	r7, r5
 8005376:	d003      	beq.n	8005380 <_dtoa_r+0x6b0>
 8005378:	4639      	mov	r1, r7
 800537a:	4658      	mov	r0, fp
 800537c:	f000 fbae 	bl	8005adc <_Bfree>
 8005380:	4629      	mov	r1, r5
 8005382:	4658      	mov	r0, fp
 8005384:	f000 fbaa 	bl	8005adc <_Bfree>
 8005388:	e7d0      	b.n	800532c <_dtoa_r+0x65c>
 800538a:	9704      	str	r7, [sp, #16]
 800538c:	4633      	mov	r3, r6
 800538e:	461e      	mov	r6, r3
 8005390:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005394:	2a39      	cmp	r2, #57	@ 0x39
 8005396:	d107      	bne.n	80053a8 <_dtoa_r+0x6d8>
 8005398:	459a      	cmp	sl, r3
 800539a:	d1f8      	bne.n	800538e <_dtoa_r+0x6be>
 800539c:	9a04      	ldr	r2, [sp, #16]
 800539e:	3201      	adds	r2, #1
 80053a0:	9204      	str	r2, [sp, #16]
 80053a2:	2230      	movs	r2, #48	@ 0x30
 80053a4:	f88a 2000 	strb.w	r2, [sl]
 80053a8:	781a      	ldrb	r2, [r3, #0]
 80053aa:	3201      	adds	r2, #1
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	e7bd      	b.n	800532c <_dtoa_r+0x65c>
 80053b0:	2200      	movs	r2, #0
 80053b2:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <_dtoa_r+0x708>)
 80053b4:	f7fb f890 	bl	80004d8 <__aeabi_dmul>
 80053b8:	2200      	movs	r2, #0
 80053ba:	2300      	movs	r3, #0
 80053bc:	4604      	mov	r4, r0
 80053be:	460d      	mov	r5, r1
 80053c0:	f7fb faf2 	bl	80009a8 <__aeabi_dcmpeq>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	f43f aebc 	beq.w	8005142 <_dtoa_r+0x472>
 80053ca:	e6f1      	b.n	80051b0 <_dtoa_r+0x4e0>
 80053cc:	08008640 	.word	0x08008640
 80053d0:	3fe00000 	.word	0x3fe00000
 80053d4:	3ff00000 	.word	0x3ff00000
 80053d8:	40240000 	.word	0x40240000
 80053dc:	40140000 	.word	0x40140000
 80053e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80053e2:	2a00      	cmp	r2, #0
 80053e4:	f000 80db 	beq.w	800559e <_dtoa_r+0x8ce>
 80053e8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80053ea:	2a01      	cmp	r2, #1
 80053ec:	f300 80bf 	bgt.w	800556e <_dtoa_r+0x89e>
 80053f0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80053f2:	2a00      	cmp	r2, #0
 80053f4:	f000 80b7 	beq.w	8005566 <_dtoa_r+0x896>
 80053f8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80053fc:	4646      	mov	r6, r8
 80053fe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005402:	2101      	movs	r1, #1
 8005404:	441a      	add	r2, r3
 8005406:	4658      	mov	r0, fp
 8005408:	4498      	add	r8, r3
 800540a:	9209      	str	r2, [sp, #36]	@ 0x24
 800540c:	f000 fc64 	bl	8005cd8 <__i2b>
 8005410:	4605      	mov	r5, r0
 8005412:	b15e      	cbz	r6, 800542c <_dtoa_r+0x75c>
 8005414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005416:	2b00      	cmp	r3, #0
 8005418:	dd08      	ble.n	800542c <_dtoa_r+0x75c>
 800541a:	42b3      	cmp	r3, r6
 800541c:	bfa8      	it	ge
 800541e:	4633      	movge	r3, r6
 8005420:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005422:	eba8 0803 	sub.w	r8, r8, r3
 8005426:	1af6      	subs	r6, r6, r3
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	9309      	str	r3, [sp, #36]	@ 0x24
 800542c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800542e:	b1f3      	cbz	r3, 800546e <_dtoa_r+0x79e>
 8005430:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 80b7 	beq.w	80055a6 <_dtoa_r+0x8d6>
 8005438:	b18c      	cbz	r4, 800545e <_dtoa_r+0x78e>
 800543a:	4629      	mov	r1, r5
 800543c:	4622      	mov	r2, r4
 800543e:	4658      	mov	r0, fp
 8005440:	f000 fd08 	bl	8005e54 <__pow5mult>
 8005444:	464a      	mov	r2, r9
 8005446:	4601      	mov	r1, r0
 8005448:	4605      	mov	r5, r0
 800544a:	4658      	mov	r0, fp
 800544c:	f000 fc5a 	bl	8005d04 <__multiply>
 8005450:	4649      	mov	r1, r9
 8005452:	9004      	str	r0, [sp, #16]
 8005454:	4658      	mov	r0, fp
 8005456:	f000 fb41 	bl	8005adc <_Bfree>
 800545a:	9b04      	ldr	r3, [sp, #16]
 800545c:	4699      	mov	r9, r3
 800545e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005460:	1b1a      	subs	r2, r3, r4
 8005462:	d004      	beq.n	800546e <_dtoa_r+0x79e>
 8005464:	4649      	mov	r1, r9
 8005466:	4658      	mov	r0, fp
 8005468:	f000 fcf4 	bl	8005e54 <__pow5mult>
 800546c:	4681      	mov	r9, r0
 800546e:	2101      	movs	r1, #1
 8005470:	4658      	mov	r0, fp
 8005472:	f000 fc31 	bl	8005cd8 <__i2b>
 8005476:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005478:	4604      	mov	r4, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 81c9 	beq.w	8005812 <_dtoa_r+0xb42>
 8005480:	461a      	mov	r2, r3
 8005482:	4601      	mov	r1, r0
 8005484:	4658      	mov	r0, fp
 8005486:	f000 fce5 	bl	8005e54 <__pow5mult>
 800548a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800548c:	4604      	mov	r4, r0
 800548e:	2b01      	cmp	r3, #1
 8005490:	f300 808f 	bgt.w	80055b2 <_dtoa_r+0x8e2>
 8005494:	9b02      	ldr	r3, [sp, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	f040 8087 	bne.w	80055aa <_dtoa_r+0x8da>
 800549c:	9b03      	ldr	r3, [sp, #12]
 800549e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f040 8083 	bne.w	80055ae <_dtoa_r+0x8de>
 80054a8:	9b03      	ldr	r3, [sp, #12]
 80054aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054ae:	0d1b      	lsrs	r3, r3, #20
 80054b0:	051b      	lsls	r3, r3, #20
 80054b2:	b12b      	cbz	r3, 80054c0 <_dtoa_r+0x7f0>
 80054b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054b6:	f108 0801 	add.w	r8, r8, #1
 80054ba:	3301      	adds	r3, #1
 80054bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80054be:	2301      	movs	r3, #1
 80054c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80054c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f000 81aa 	beq.w	800581e <_dtoa_r+0xb4e>
 80054ca:	6923      	ldr	r3, [r4, #16]
 80054cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80054d0:	6918      	ldr	r0, [r3, #16]
 80054d2:	f000 fbb5 	bl	8005c40 <__hi0bits>
 80054d6:	f1c0 0020 	rsb	r0, r0, #32
 80054da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054dc:	4418      	add	r0, r3
 80054de:	f010 001f 	ands.w	r0, r0, #31
 80054e2:	d071      	beq.n	80055c8 <_dtoa_r+0x8f8>
 80054e4:	f1c0 0320 	rsb	r3, r0, #32
 80054e8:	2b04      	cmp	r3, #4
 80054ea:	dd65      	ble.n	80055b8 <_dtoa_r+0x8e8>
 80054ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ee:	f1c0 001c 	rsb	r0, r0, #28
 80054f2:	4403      	add	r3, r0
 80054f4:	4480      	add	r8, r0
 80054f6:	4406      	add	r6, r0
 80054f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80054fa:	f1b8 0f00 	cmp.w	r8, #0
 80054fe:	dd05      	ble.n	800550c <_dtoa_r+0x83c>
 8005500:	4649      	mov	r1, r9
 8005502:	4642      	mov	r2, r8
 8005504:	4658      	mov	r0, fp
 8005506:	f000 fcff 	bl	8005f08 <__lshift>
 800550a:	4681      	mov	r9, r0
 800550c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800550e:	2b00      	cmp	r3, #0
 8005510:	dd05      	ble.n	800551e <_dtoa_r+0x84e>
 8005512:	4621      	mov	r1, r4
 8005514:	461a      	mov	r2, r3
 8005516:	4658      	mov	r0, fp
 8005518:	f000 fcf6 	bl	8005f08 <__lshift>
 800551c:	4604      	mov	r4, r0
 800551e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005520:	2b00      	cmp	r3, #0
 8005522:	d053      	beq.n	80055cc <_dtoa_r+0x8fc>
 8005524:	4621      	mov	r1, r4
 8005526:	4648      	mov	r0, r9
 8005528:	f000 fd5a 	bl	8005fe0 <__mcmp>
 800552c:	2800      	cmp	r0, #0
 800552e:	da4d      	bge.n	80055cc <_dtoa_r+0x8fc>
 8005530:	1e7b      	subs	r3, r7, #1
 8005532:	4649      	mov	r1, r9
 8005534:	9304      	str	r3, [sp, #16]
 8005536:	220a      	movs	r2, #10
 8005538:	2300      	movs	r3, #0
 800553a:	4658      	mov	r0, fp
 800553c:	f000 faf0 	bl	8005b20 <__multadd>
 8005540:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005542:	4681      	mov	r9, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 816c 	beq.w	8005822 <_dtoa_r+0xb52>
 800554a:	2300      	movs	r3, #0
 800554c:	4629      	mov	r1, r5
 800554e:	220a      	movs	r2, #10
 8005550:	4658      	mov	r0, fp
 8005552:	f000 fae5 	bl	8005b20 <__multadd>
 8005556:	9b08      	ldr	r3, [sp, #32]
 8005558:	4605      	mov	r5, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	dc61      	bgt.n	8005622 <_dtoa_r+0x952>
 800555e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005560:	2b02      	cmp	r3, #2
 8005562:	dc3b      	bgt.n	80055dc <_dtoa_r+0x90c>
 8005564:	e05d      	b.n	8005622 <_dtoa_r+0x952>
 8005566:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005568:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800556c:	e746      	b.n	80053fc <_dtoa_r+0x72c>
 800556e:	9b07      	ldr	r3, [sp, #28]
 8005570:	1e5c      	subs	r4, r3, #1
 8005572:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005574:	42a3      	cmp	r3, r4
 8005576:	bfbf      	itttt	lt
 8005578:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800557a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800557c:	1ae3      	sublt	r3, r4, r3
 800557e:	18d2      	addlt	r2, r2, r3
 8005580:	bfa8      	it	ge
 8005582:	1b1c      	subge	r4, r3, r4
 8005584:	9b07      	ldr	r3, [sp, #28]
 8005586:	bfbe      	ittt	lt
 8005588:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800558a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800558c:	2400      	movlt	r4, #0
 800558e:	2b00      	cmp	r3, #0
 8005590:	bfb5      	itete	lt
 8005592:	eba8 0603 	sublt.w	r6, r8, r3
 8005596:	4646      	movge	r6, r8
 8005598:	2300      	movlt	r3, #0
 800559a:	9b07      	ldrge	r3, [sp, #28]
 800559c:	e730      	b.n	8005400 <_dtoa_r+0x730>
 800559e:	4646      	mov	r6, r8
 80055a0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80055a2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80055a4:	e735      	b.n	8005412 <_dtoa_r+0x742>
 80055a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055a8:	e75c      	b.n	8005464 <_dtoa_r+0x794>
 80055aa:	2300      	movs	r3, #0
 80055ac:	e788      	b.n	80054c0 <_dtoa_r+0x7f0>
 80055ae:	9b02      	ldr	r3, [sp, #8]
 80055b0:	e786      	b.n	80054c0 <_dtoa_r+0x7f0>
 80055b2:	2300      	movs	r3, #0
 80055b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80055b6:	e788      	b.n	80054ca <_dtoa_r+0x7fa>
 80055b8:	d09f      	beq.n	80054fa <_dtoa_r+0x82a>
 80055ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055bc:	331c      	adds	r3, #28
 80055be:	441a      	add	r2, r3
 80055c0:	4498      	add	r8, r3
 80055c2:	441e      	add	r6, r3
 80055c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80055c6:	e798      	b.n	80054fa <_dtoa_r+0x82a>
 80055c8:	4603      	mov	r3, r0
 80055ca:	e7f6      	b.n	80055ba <_dtoa_r+0x8ea>
 80055cc:	9b07      	ldr	r3, [sp, #28]
 80055ce:	9704      	str	r7, [sp, #16]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	dc20      	bgt.n	8005616 <_dtoa_r+0x946>
 80055d4:	9308      	str	r3, [sp, #32]
 80055d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80055d8:	2b02      	cmp	r3, #2
 80055da:	dd1e      	ble.n	800561a <_dtoa_r+0x94a>
 80055dc:	9b08      	ldr	r3, [sp, #32]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f47f aebc 	bne.w	800535c <_dtoa_r+0x68c>
 80055e4:	4621      	mov	r1, r4
 80055e6:	2205      	movs	r2, #5
 80055e8:	4658      	mov	r0, fp
 80055ea:	f000 fa99 	bl	8005b20 <__multadd>
 80055ee:	4601      	mov	r1, r0
 80055f0:	4604      	mov	r4, r0
 80055f2:	4648      	mov	r0, r9
 80055f4:	f000 fcf4 	bl	8005fe0 <__mcmp>
 80055f8:	2800      	cmp	r0, #0
 80055fa:	f77f aeaf 	ble.w	800535c <_dtoa_r+0x68c>
 80055fe:	2331      	movs	r3, #49	@ 0x31
 8005600:	4656      	mov	r6, sl
 8005602:	f806 3b01 	strb.w	r3, [r6], #1
 8005606:	9b04      	ldr	r3, [sp, #16]
 8005608:	3301      	adds	r3, #1
 800560a:	9304      	str	r3, [sp, #16]
 800560c:	e6aa      	b.n	8005364 <_dtoa_r+0x694>
 800560e:	9c07      	ldr	r4, [sp, #28]
 8005610:	9704      	str	r7, [sp, #16]
 8005612:	4625      	mov	r5, r4
 8005614:	e7f3      	b.n	80055fe <_dtoa_r+0x92e>
 8005616:	9b07      	ldr	r3, [sp, #28]
 8005618:	9308      	str	r3, [sp, #32]
 800561a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 8104 	beq.w	800582a <_dtoa_r+0xb5a>
 8005622:	2e00      	cmp	r6, #0
 8005624:	dd05      	ble.n	8005632 <_dtoa_r+0x962>
 8005626:	4629      	mov	r1, r5
 8005628:	4632      	mov	r2, r6
 800562a:	4658      	mov	r0, fp
 800562c:	f000 fc6c 	bl	8005f08 <__lshift>
 8005630:	4605      	mov	r5, r0
 8005632:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005634:	2b00      	cmp	r3, #0
 8005636:	d05a      	beq.n	80056ee <_dtoa_r+0xa1e>
 8005638:	4658      	mov	r0, fp
 800563a:	6869      	ldr	r1, [r5, #4]
 800563c:	f000 fa0e 	bl	8005a5c <_Balloc>
 8005640:	4606      	mov	r6, r0
 8005642:	b928      	cbnz	r0, 8005650 <_dtoa_r+0x980>
 8005644:	4602      	mov	r2, r0
 8005646:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800564a:	4b83      	ldr	r3, [pc, #524]	@ (8005858 <_dtoa_r+0xb88>)
 800564c:	f7ff bb54 	b.w	8004cf8 <_dtoa_r+0x28>
 8005650:	692a      	ldr	r2, [r5, #16]
 8005652:	f105 010c 	add.w	r1, r5, #12
 8005656:	3202      	adds	r2, #2
 8005658:	0092      	lsls	r2, r2, #2
 800565a:	300c      	adds	r0, #12
 800565c:	f001 ff5e 	bl	800751c <memcpy>
 8005660:	2201      	movs	r2, #1
 8005662:	4631      	mov	r1, r6
 8005664:	4658      	mov	r0, fp
 8005666:	f000 fc4f 	bl	8005f08 <__lshift>
 800566a:	462f      	mov	r7, r5
 800566c:	4605      	mov	r5, r0
 800566e:	f10a 0301 	add.w	r3, sl, #1
 8005672:	9307      	str	r3, [sp, #28]
 8005674:	9b08      	ldr	r3, [sp, #32]
 8005676:	4453      	add	r3, sl
 8005678:	930b      	str	r3, [sp, #44]	@ 0x2c
 800567a:	9b02      	ldr	r3, [sp, #8]
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	930a      	str	r3, [sp, #40]	@ 0x28
 8005682:	9b07      	ldr	r3, [sp, #28]
 8005684:	4621      	mov	r1, r4
 8005686:	3b01      	subs	r3, #1
 8005688:	4648      	mov	r0, r9
 800568a:	9302      	str	r3, [sp, #8]
 800568c:	f7ff fa98 	bl	8004bc0 <quorem>
 8005690:	4639      	mov	r1, r7
 8005692:	9008      	str	r0, [sp, #32]
 8005694:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005698:	4648      	mov	r0, r9
 800569a:	f000 fca1 	bl	8005fe0 <__mcmp>
 800569e:	462a      	mov	r2, r5
 80056a0:	9009      	str	r0, [sp, #36]	@ 0x24
 80056a2:	4621      	mov	r1, r4
 80056a4:	4658      	mov	r0, fp
 80056a6:	f000 fcb7 	bl	8006018 <__mdiff>
 80056aa:	68c2      	ldr	r2, [r0, #12]
 80056ac:	4606      	mov	r6, r0
 80056ae:	bb02      	cbnz	r2, 80056f2 <_dtoa_r+0xa22>
 80056b0:	4601      	mov	r1, r0
 80056b2:	4648      	mov	r0, r9
 80056b4:	f000 fc94 	bl	8005fe0 <__mcmp>
 80056b8:	4602      	mov	r2, r0
 80056ba:	4631      	mov	r1, r6
 80056bc:	4658      	mov	r0, fp
 80056be:	920c      	str	r2, [sp, #48]	@ 0x30
 80056c0:	f000 fa0c 	bl	8005adc <_Bfree>
 80056c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80056c6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80056c8:	9e07      	ldr	r6, [sp, #28]
 80056ca:	ea43 0102 	orr.w	r1, r3, r2
 80056ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056d0:	4319      	orrs	r1, r3
 80056d2:	d110      	bne.n	80056f6 <_dtoa_r+0xa26>
 80056d4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80056d8:	d029      	beq.n	800572e <_dtoa_r+0xa5e>
 80056da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056dc:	2b00      	cmp	r3, #0
 80056de:	dd02      	ble.n	80056e6 <_dtoa_r+0xa16>
 80056e0:	9b08      	ldr	r3, [sp, #32]
 80056e2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80056e6:	9b02      	ldr	r3, [sp, #8]
 80056e8:	f883 8000 	strb.w	r8, [r3]
 80056ec:	e63b      	b.n	8005366 <_dtoa_r+0x696>
 80056ee:	4628      	mov	r0, r5
 80056f0:	e7bb      	b.n	800566a <_dtoa_r+0x99a>
 80056f2:	2201      	movs	r2, #1
 80056f4:	e7e1      	b.n	80056ba <_dtoa_r+0x9ea>
 80056f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	db04      	blt.n	8005706 <_dtoa_r+0xa36>
 80056fc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80056fe:	430b      	orrs	r3, r1
 8005700:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005702:	430b      	orrs	r3, r1
 8005704:	d120      	bne.n	8005748 <_dtoa_r+0xa78>
 8005706:	2a00      	cmp	r2, #0
 8005708:	dded      	ble.n	80056e6 <_dtoa_r+0xa16>
 800570a:	4649      	mov	r1, r9
 800570c:	2201      	movs	r2, #1
 800570e:	4658      	mov	r0, fp
 8005710:	f000 fbfa 	bl	8005f08 <__lshift>
 8005714:	4621      	mov	r1, r4
 8005716:	4681      	mov	r9, r0
 8005718:	f000 fc62 	bl	8005fe0 <__mcmp>
 800571c:	2800      	cmp	r0, #0
 800571e:	dc03      	bgt.n	8005728 <_dtoa_r+0xa58>
 8005720:	d1e1      	bne.n	80056e6 <_dtoa_r+0xa16>
 8005722:	f018 0f01 	tst.w	r8, #1
 8005726:	d0de      	beq.n	80056e6 <_dtoa_r+0xa16>
 8005728:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800572c:	d1d8      	bne.n	80056e0 <_dtoa_r+0xa10>
 800572e:	2339      	movs	r3, #57	@ 0x39
 8005730:	9a02      	ldr	r2, [sp, #8]
 8005732:	7013      	strb	r3, [r2, #0]
 8005734:	4633      	mov	r3, r6
 8005736:	461e      	mov	r6, r3
 8005738:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800573c:	3b01      	subs	r3, #1
 800573e:	2a39      	cmp	r2, #57	@ 0x39
 8005740:	d052      	beq.n	80057e8 <_dtoa_r+0xb18>
 8005742:	3201      	adds	r2, #1
 8005744:	701a      	strb	r2, [r3, #0]
 8005746:	e60e      	b.n	8005366 <_dtoa_r+0x696>
 8005748:	2a00      	cmp	r2, #0
 800574a:	dd07      	ble.n	800575c <_dtoa_r+0xa8c>
 800574c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005750:	d0ed      	beq.n	800572e <_dtoa_r+0xa5e>
 8005752:	9a02      	ldr	r2, [sp, #8]
 8005754:	f108 0301 	add.w	r3, r8, #1
 8005758:	7013      	strb	r3, [r2, #0]
 800575a:	e604      	b.n	8005366 <_dtoa_r+0x696>
 800575c:	9b07      	ldr	r3, [sp, #28]
 800575e:	9a07      	ldr	r2, [sp, #28]
 8005760:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005764:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005766:	4293      	cmp	r3, r2
 8005768:	d028      	beq.n	80057bc <_dtoa_r+0xaec>
 800576a:	4649      	mov	r1, r9
 800576c:	2300      	movs	r3, #0
 800576e:	220a      	movs	r2, #10
 8005770:	4658      	mov	r0, fp
 8005772:	f000 f9d5 	bl	8005b20 <__multadd>
 8005776:	42af      	cmp	r7, r5
 8005778:	4681      	mov	r9, r0
 800577a:	f04f 0300 	mov.w	r3, #0
 800577e:	f04f 020a 	mov.w	r2, #10
 8005782:	4639      	mov	r1, r7
 8005784:	4658      	mov	r0, fp
 8005786:	d107      	bne.n	8005798 <_dtoa_r+0xac8>
 8005788:	f000 f9ca 	bl	8005b20 <__multadd>
 800578c:	4607      	mov	r7, r0
 800578e:	4605      	mov	r5, r0
 8005790:	9b07      	ldr	r3, [sp, #28]
 8005792:	3301      	adds	r3, #1
 8005794:	9307      	str	r3, [sp, #28]
 8005796:	e774      	b.n	8005682 <_dtoa_r+0x9b2>
 8005798:	f000 f9c2 	bl	8005b20 <__multadd>
 800579c:	4629      	mov	r1, r5
 800579e:	4607      	mov	r7, r0
 80057a0:	2300      	movs	r3, #0
 80057a2:	220a      	movs	r2, #10
 80057a4:	4658      	mov	r0, fp
 80057a6:	f000 f9bb 	bl	8005b20 <__multadd>
 80057aa:	4605      	mov	r5, r0
 80057ac:	e7f0      	b.n	8005790 <_dtoa_r+0xac0>
 80057ae:	9b08      	ldr	r3, [sp, #32]
 80057b0:	2700      	movs	r7, #0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	bfcc      	ite	gt
 80057b6:	461e      	movgt	r6, r3
 80057b8:	2601      	movle	r6, #1
 80057ba:	4456      	add	r6, sl
 80057bc:	4649      	mov	r1, r9
 80057be:	2201      	movs	r2, #1
 80057c0:	4658      	mov	r0, fp
 80057c2:	f000 fba1 	bl	8005f08 <__lshift>
 80057c6:	4621      	mov	r1, r4
 80057c8:	4681      	mov	r9, r0
 80057ca:	f000 fc09 	bl	8005fe0 <__mcmp>
 80057ce:	2800      	cmp	r0, #0
 80057d0:	dcb0      	bgt.n	8005734 <_dtoa_r+0xa64>
 80057d2:	d102      	bne.n	80057da <_dtoa_r+0xb0a>
 80057d4:	f018 0f01 	tst.w	r8, #1
 80057d8:	d1ac      	bne.n	8005734 <_dtoa_r+0xa64>
 80057da:	4633      	mov	r3, r6
 80057dc:	461e      	mov	r6, r3
 80057de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057e2:	2a30      	cmp	r2, #48	@ 0x30
 80057e4:	d0fa      	beq.n	80057dc <_dtoa_r+0xb0c>
 80057e6:	e5be      	b.n	8005366 <_dtoa_r+0x696>
 80057e8:	459a      	cmp	sl, r3
 80057ea:	d1a4      	bne.n	8005736 <_dtoa_r+0xa66>
 80057ec:	9b04      	ldr	r3, [sp, #16]
 80057ee:	3301      	adds	r3, #1
 80057f0:	9304      	str	r3, [sp, #16]
 80057f2:	2331      	movs	r3, #49	@ 0x31
 80057f4:	f88a 3000 	strb.w	r3, [sl]
 80057f8:	e5b5      	b.n	8005366 <_dtoa_r+0x696>
 80057fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057fc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800585c <_dtoa_r+0xb8c>
 8005800:	b11b      	cbz	r3, 800580a <_dtoa_r+0xb3a>
 8005802:	f10a 0308 	add.w	r3, sl, #8
 8005806:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005808:	6013      	str	r3, [r2, #0]
 800580a:	4650      	mov	r0, sl
 800580c:	b017      	add	sp, #92	@ 0x5c
 800580e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005812:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005814:	2b01      	cmp	r3, #1
 8005816:	f77f ae3d 	ble.w	8005494 <_dtoa_r+0x7c4>
 800581a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800581c:	930a      	str	r3, [sp, #40]	@ 0x28
 800581e:	2001      	movs	r0, #1
 8005820:	e65b      	b.n	80054da <_dtoa_r+0x80a>
 8005822:	9b08      	ldr	r3, [sp, #32]
 8005824:	2b00      	cmp	r3, #0
 8005826:	f77f aed6 	ble.w	80055d6 <_dtoa_r+0x906>
 800582a:	4656      	mov	r6, sl
 800582c:	4621      	mov	r1, r4
 800582e:	4648      	mov	r0, r9
 8005830:	f7ff f9c6 	bl	8004bc0 <quorem>
 8005834:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005838:	9b08      	ldr	r3, [sp, #32]
 800583a:	f806 8b01 	strb.w	r8, [r6], #1
 800583e:	eba6 020a 	sub.w	r2, r6, sl
 8005842:	4293      	cmp	r3, r2
 8005844:	ddb3      	ble.n	80057ae <_dtoa_r+0xade>
 8005846:	4649      	mov	r1, r9
 8005848:	2300      	movs	r3, #0
 800584a:	220a      	movs	r2, #10
 800584c:	4658      	mov	r0, fp
 800584e:	f000 f967 	bl	8005b20 <__multadd>
 8005852:	4681      	mov	r9, r0
 8005854:	e7ea      	b.n	800582c <_dtoa_r+0xb5c>
 8005856:	bf00      	nop
 8005858:	0800859d 	.word	0x0800859d
 800585c:	08008521 	.word	0x08008521

08005860 <_free_r>:
 8005860:	b538      	push	{r3, r4, r5, lr}
 8005862:	4605      	mov	r5, r0
 8005864:	2900      	cmp	r1, #0
 8005866:	d040      	beq.n	80058ea <_free_r+0x8a>
 8005868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800586c:	1f0c      	subs	r4, r1, #4
 800586e:	2b00      	cmp	r3, #0
 8005870:	bfb8      	it	lt
 8005872:	18e4      	addlt	r4, r4, r3
 8005874:	f000 f8e6 	bl	8005a44 <__malloc_lock>
 8005878:	4a1c      	ldr	r2, [pc, #112]	@ (80058ec <_free_r+0x8c>)
 800587a:	6813      	ldr	r3, [r2, #0]
 800587c:	b933      	cbnz	r3, 800588c <_free_r+0x2c>
 800587e:	6063      	str	r3, [r4, #4]
 8005880:	6014      	str	r4, [r2, #0]
 8005882:	4628      	mov	r0, r5
 8005884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005888:	f000 b8e2 	b.w	8005a50 <__malloc_unlock>
 800588c:	42a3      	cmp	r3, r4
 800588e:	d908      	bls.n	80058a2 <_free_r+0x42>
 8005890:	6820      	ldr	r0, [r4, #0]
 8005892:	1821      	adds	r1, r4, r0
 8005894:	428b      	cmp	r3, r1
 8005896:	bf01      	itttt	eq
 8005898:	6819      	ldreq	r1, [r3, #0]
 800589a:	685b      	ldreq	r3, [r3, #4]
 800589c:	1809      	addeq	r1, r1, r0
 800589e:	6021      	streq	r1, [r4, #0]
 80058a0:	e7ed      	b.n	800587e <_free_r+0x1e>
 80058a2:	461a      	mov	r2, r3
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	b10b      	cbz	r3, 80058ac <_free_r+0x4c>
 80058a8:	42a3      	cmp	r3, r4
 80058aa:	d9fa      	bls.n	80058a2 <_free_r+0x42>
 80058ac:	6811      	ldr	r1, [r2, #0]
 80058ae:	1850      	adds	r0, r2, r1
 80058b0:	42a0      	cmp	r0, r4
 80058b2:	d10b      	bne.n	80058cc <_free_r+0x6c>
 80058b4:	6820      	ldr	r0, [r4, #0]
 80058b6:	4401      	add	r1, r0
 80058b8:	1850      	adds	r0, r2, r1
 80058ba:	4283      	cmp	r3, r0
 80058bc:	6011      	str	r1, [r2, #0]
 80058be:	d1e0      	bne.n	8005882 <_free_r+0x22>
 80058c0:	6818      	ldr	r0, [r3, #0]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	4408      	add	r0, r1
 80058c6:	6010      	str	r0, [r2, #0]
 80058c8:	6053      	str	r3, [r2, #4]
 80058ca:	e7da      	b.n	8005882 <_free_r+0x22>
 80058cc:	d902      	bls.n	80058d4 <_free_r+0x74>
 80058ce:	230c      	movs	r3, #12
 80058d0:	602b      	str	r3, [r5, #0]
 80058d2:	e7d6      	b.n	8005882 <_free_r+0x22>
 80058d4:	6820      	ldr	r0, [r4, #0]
 80058d6:	1821      	adds	r1, r4, r0
 80058d8:	428b      	cmp	r3, r1
 80058da:	bf01      	itttt	eq
 80058dc:	6819      	ldreq	r1, [r3, #0]
 80058de:	685b      	ldreq	r3, [r3, #4]
 80058e0:	1809      	addeq	r1, r1, r0
 80058e2:	6021      	streq	r1, [r4, #0]
 80058e4:	6063      	str	r3, [r4, #4]
 80058e6:	6054      	str	r4, [r2, #4]
 80058e8:	e7cb      	b.n	8005882 <_free_r+0x22>
 80058ea:	bd38      	pop	{r3, r4, r5, pc}
 80058ec:	20000354 	.word	0x20000354

080058f0 <malloc>:
 80058f0:	4b02      	ldr	r3, [pc, #8]	@ (80058fc <malloc+0xc>)
 80058f2:	4601      	mov	r1, r0
 80058f4:	6818      	ldr	r0, [r3, #0]
 80058f6:	f000 b825 	b.w	8005944 <_malloc_r>
 80058fa:	bf00      	nop
 80058fc:	2000002c 	.word	0x2000002c

08005900 <sbrk_aligned>:
 8005900:	b570      	push	{r4, r5, r6, lr}
 8005902:	4e0f      	ldr	r6, [pc, #60]	@ (8005940 <sbrk_aligned+0x40>)
 8005904:	460c      	mov	r4, r1
 8005906:	6831      	ldr	r1, [r6, #0]
 8005908:	4605      	mov	r5, r0
 800590a:	b911      	cbnz	r1, 8005912 <sbrk_aligned+0x12>
 800590c:	f001 fdf6 	bl	80074fc <_sbrk_r>
 8005910:	6030      	str	r0, [r6, #0]
 8005912:	4621      	mov	r1, r4
 8005914:	4628      	mov	r0, r5
 8005916:	f001 fdf1 	bl	80074fc <_sbrk_r>
 800591a:	1c43      	adds	r3, r0, #1
 800591c:	d103      	bne.n	8005926 <sbrk_aligned+0x26>
 800591e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005922:	4620      	mov	r0, r4
 8005924:	bd70      	pop	{r4, r5, r6, pc}
 8005926:	1cc4      	adds	r4, r0, #3
 8005928:	f024 0403 	bic.w	r4, r4, #3
 800592c:	42a0      	cmp	r0, r4
 800592e:	d0f8      	beq.n	8005922 <sbrk_aligned+0x22>
 8005930:	1a21      	subs	r1, r4, r0
 8005932:	4628      	mov	r0, r5
 8005934:	f001 fde2 	bl	80074fc <_sbrk_r>
 8005938:	3001      	adds	r0, #1
 800593a:	d1f2      	bne.n	8005922 <sbrk_aligned+0x22>
 800593c:	e7ef      	b.n	800591e <sbrk_aligned+0x1e>
 800593e:	bf00      	nop
 8005940:	20000350 	.word	0x20000350

08005944 <_malloc_r>:
 8005944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005948:	1ccd      	adds	r5, r1, #3
 800594a:	f025 0503 	bic.w	r5, r5, #3
 800594e:	3508      	adds	r5, #8
 8005950:	2d0c      	cmp	r5, #12
 8005952:	bf38      	it	cc
 8005954:	250c      	movcc	r5, #12
 8005956:	2d00      	cmp	r5, #0
 8005958:	4606      	mov	r6, r0
 800595a:	db01      	blt.n	8005960 <_malloc_r+0x1c>
 800595c:	42a9      	cmp	r1, r5
 800595e:	d904      	bls.n	800596a <_malloc_r+0x26>
 8005960:	230c      	movs	r3, #12
 8005962:	6033      	str	r3, [r6, #0]
 8005964:	2000      	movs	r0, #0
 8005966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800596a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a40 <_malloc_r+0xfc>
 800596e:	f000 f869 	bl	8005a44 <__malloc_lock>
 8005972:	f8d8 3000 	ldr.w	r3, [r8]
 8005976:	461c      	mov	r4, r3
 8005978:	bb44      	cbnz	r4, 80059cc <_malloc_r+0x88>
 800597a:	4629      	mov	r1, r5
 800597c:	4630      	mov	r0, r6
 800597e:	f7ff ffbf 	bl	8005900 <sbrk_aligned>
 8005982:	1c43      	adds	r3, r0, #1
 8005984:	4604      	mov	r4, r0
 8005986:	d158      	bne.n	8005a3a <_malloc_r+0xf6>
 8005988:	f8d8 4000 	ldr.w	r4, [r8]
 800598c:	4627      	mov	r7, r4
 800598e:	2f00      	cmp	r7, #0
 8005990:	d143      	bne.n	8005a1a <_malloc_r+0xd6>
 8005992:	2c00      	cmp	r4, #0
 8005994:	d04b      	beq.n	8005a2e <_malloc_r+0xea>
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	4639      	mov	r1, r7
 800599a:	4630      	mov	r0, r6
 800599c:	eb04 0903 	add.w	r9, r4, r3
 80059a0:	f001 fdac 	bl	80074fc <_sbrk_r>
 80059a4:	4581      	cmp	r9, r0
 80059a6:	d142      	bne.n	8005a2e <_malloc_r+0xea>
 80059a8:	6821      	ldr	r1, [r4, #0]
 80059aa:	4630      	mov	r0, r6
 80059ac:	1a6d      	subs	r5, r5, r1
 80059ae:	4629      	mov	r1, r5
 80059b0:	f7ff ffa6 	bl	8005900 <sbrk_aligned>
 80059b4:	3001      	adds	r0, #1
 80059b6:	d03a      	beq.n	8005a2e <_malloc_r+0xea>
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	442b      	add	r3, r5
 80059bc:	6023      	str	r3, [r4, #0]
 80059be:	f8d8 3000 	ldr.w	r3, [r8]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	bb62      	cbnz	r2, 8005a20 <_malloc_r+0xdc>
 80059c6:	f8c8 7000 	str.w	r7, [r8]
 80059ca:	e00f      	b.n	80059ec <_malloc_r+0xa8>
 80059cc:	6822      	ldr	r2, [r4, #0]
 80059ce:	1b52      	subs	r2, r2, r5
 80059d0:	d420      	bmi.n	8005a14 <_malloc_r+0xd0>
 80059d2:	2a0b      	cmp	r2, #11
 80059d4:	d917      	bls.n	8005a06 <_malloc_r+0xc2>
 80059d6:	1961      	adds	r1, r4, r5
 80059d8:	42a3      	cmp	r3, r4
 80059da:	6025      	str	r5, [r4, #0]
 80059dc:	bf18      	it	ne
 80059de:	6059      	strne	r1, [r3, #4]
 80059e0:	6863      	ldr	r3, [r4, #4]
 80059e2:	bf08      	it	eq
 80059e4:	f8c8 1000 	streq.w	r1, [r8]
 80059e8:	5162      	str	r2, [r4, r5]
 80059ea:	604b      	str	r3, [r1, #4]
 80059ec:	4630      	mov	r0, r6
 80059ee:	f000 f82f 	bl	8005a50 <__malloc_unlock>
 80059f2:	f104 000b 	add.w	r0, r4, #11
 80059f6:	1d23      	adds	r3, r4, #4
 80059f8:	f020 0007 	bic.w	r0, r0, #7
 80059fc:	1ac2      	subs	r2, r0, r3
 80059fe:	bf1c      	itt	ne
 8005a00:	1a1b      	subne	r3, r3, r0
 8005a02:	50a3      	strne	r3, [r4, r2]
 8005a04:	e7af      	b.n	8005966 <_malloc_r+0x22>
 8005a06:	6862      	ldr	r2, [r4, #4]
 8005a08:	42a3      	cmp	r3, r4
 8005a0a:	bf0c      	ite	eq
 8005a0c:	f8c8 2000 	streq.w	r2, [r8]
 8005a10:	605a      	strne	r2, [r3, #4]
 8005a12:	e7eb      	b.n	80059ec <_malloc_r+0xa8>
 8005a14:	4623      	mov	r3, r4
 8005a16:	6864      	ldr	r4, [r4, #4]
 8005a18:	e7ae      	b.n	8005978 <_malloc_r+0x34>
 8005a1a:	463c      	mov	r4, r7
 8005a1c:	687f      	ldr	r7, [r7, #4]
 8005a1e:	e7b6      	b.n	800598e <_malloc_r+0x4a>
 8005a20:	461a      	mov	r2, r3
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	42a3      	cmp	r3, r4
 8005a26:	d1fb      	bne.n	8005a20 <_malloc_r+0xdc>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	6053      	str	r3, [r2, #4]
 8005a2c:	e7de      	b.n	80059ec <_malloc_r+0xa8>
 8005a2e:	230c      	movs	r3, #12
 8005a30:	4630      	mov	r0, r6
 8005a32:	6033      	str	r3, [r6, #0]
 8005a34:	f000 f80c 	bl	8005a50 <__malloc_unlock>
 8005a38:	e794      	b.n	8005964 <_malloc_r+0x20>
 8005a3a:	6005      	str	r5, [r0, #0]
 8005a3c:	e7d6      	b.n	80059ec <_malloc_r+0xa8>
 8005a3e:	bf00      	nop
 8005a40:	20000354 	.word	0x20000354

08005a44 <__malloc_lock>:
 8005a44:	4801      	ldr	r0, [pc, #4]	@ (8005a4c <__malloc_lock+0x8>)
 8005a46:	f7ff b8a6 	b.w	8004b96 <__retarget_lock_acquire_recursive>
 8005a4a:	bf00      	nop
 8005a4c:	2000034c 	.word	0x2000034c

08005a50 <__malloc_unlock>:
 8005a50:	4801      	ldr	r0, [pc, #4]	@ (8005a58 <__malloc_unlock+0x8>)
 8005a52:	f7ff b8a1 	b.w	8004b98 <__retarget_lock_release_recursive>
 8005a56:	bf00      	nop
 8005a58:	2000034c 	.word	0x2000034c

08005a5c <_Balloc>:
 8005a5c:	b570      	push	{r4, r5, r6, lr}
 8005a5e:	69c6      	ldr	r6, [r0, #28]
 8005a60:	4604      	mov	r4, r0
 8005a62:	460d      	mov	r5, r1
 8005a64:	b976      	cbnz	r6, 8005a84 <_Balloc+0x28>
 8005a66:	2010      	movs	r0, #16
 8005a68:	f7ff ff42 	bl	80058f0 <malloc>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	61e0      	str	r0, [r4, #28]
 8005a70:	b920      	cbnz	r0, 8005a7c <_Balloc+0x20>
 8005a72:	216b      	movs	r1, #107	@ 0x6b
 8005a74:	4b17      	ldr	r3, [pc, #92]	@ (8005ad4 <_Balloc+0x78>)
 8005a76:	4818      	ldr	r0, [pc, #96]	@ (8005ad8 <_Balloc+0x7c>)
 8005a78:	f001 fd64 	bl	8007544 <__assert_func>
 8005a7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a80:	6006      	str	r6, [r0, #0]
 8005a82:	60c6      	str	r6, [r0, #12]
 8005a84:	69e6      	ldr	r6, [r4, #28]
 8005a86:	68f3      	ldr	r3, [r6, #12]
 8005a88:	b183      	cbz	r3, 8005aac <_Balloc+0x50>
 8005a8a:	69e3      	ldr	r3, [r4, #28]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005a92:	b9b8      	cbnz	r0, 8005ac4 <_Balloc+0x68>
 8005a94:	2101      	movs	r1, #1
 8005a96:	fa01 f605 	lsl.w	r6, r1, r5
 8005a9a:	1d72      	adds	r2, r6, #5
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	0092      	lsls	r2, r2, #2
 8005aa0:	f001 fd6e 	bl	8007580 <_calloc_r>
 8005aa4:	b160      	cbz	r0, 8005ac0 <_Balloc+0x64>
 8005aa6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005aaa:	e00e      	b.n	8005aca <_Balloc+0x6e>
 8005aac:	2221      	movs	r2, #33	@ 0x21
 8005aae:	2104      	movs	r1, #4
 8005ab0:	4620      	mov	r0, r4
 8005ab2:	f001 fd65 	bl	8007580 <_calloc_r>
 8005ab6:	69e3      	ldr	r3, [r4, #28]
 8005ab8:	60f0      	str	r0, [r6, #12]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1e4      	bne.n	8005a8a <_Balloc+0x2e>
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	bd70      	pop	{r4, r5, r6, pc}
 8005ac4:	6802      	ldr	r2, [r0, #0]
 8005ac6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005aca:	2300      	movs	r3, #0
 8005acc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005ad0:	e7f7      	b.n	8005ac2 <_Balloc+0x66>
 8005ad2:	bf00      	nop
 8005ad4:	0800852e 	.word	0x0800852e
 8005ad8:	080085ae 	.word	0x080085ae

08005adc <_Bfree>:
 8005adc:	b570      	push	{r4, r5, r6, lr}
 8005ade:	69c6      	ldr	r6, [r0, #28]
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	b976      	cbnz	r6, 8005b04 <_Bfree+0x28>
 8005ae6:	2010      	movs	r0, #16
 8005ae8:	f7ff ff02 	bl	80058f0 <malloc>
 8005aec:	4602      	mov	r2, r0
 8005aee:	61e8      	str	r0, [r5, #28]
 8005af0:	b920      	cbnz	r0, 8005afc <_Bfree+0x20>
 8005af2:	218f      	movs	r1, #143	@ 0x8f
 8005af4:	4b08      	ldr	r3, [pc, #32]	@ (8005b18 <_Bfree+0x3c>)
 8005af6:	4809      	ldr	r0, [pc, #36]	@ (8005b1c <_Bfree+0x40>)
 8005af8:	f001 fd24 	bl	8007544 <__assert_func>
 8005afc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b00:	6006      	str	r6, [r0, #0]
 8005b02:	60c6      	str	r6, [r0, #12]
 8005b04:	b13c      	cbz	r4, 8005b16 <_Bfree+0x3a>
 8005b06:	69eb      	ldr	r3, [r5, #28]
 8005b08:	6862      	ldr	r2, [r4, #4]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b10:	6021      	str	r1, [r4, #0]
 8005b12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005b16:	bd70      	pop	{r4, r5, r6, pc}
 8005b18:	0800852e 	.word	0x0800852e
 8005b1c:	080085ae 	.word	0x080085ae

08005b20 <__multadd>:
 8005b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b24:	4607      	mov	r7, r0
 8005b26:	460c      	mov	r4, r1
 8005b28:	461e      	mov	r6, r3
 8005b2a:	2000      	movs	r0, #0
 8005b2c:	690d      	ldr	r5, [r1, #16]
 8005b2e:	f101 0c14 	add.w	ip, r1, #20
 8005b32:	f8dc 3000 	ldr.w	r3, [ip]
 8005b36:	3001      	adds	r0, #1
 8005b38:	b299      	uxth	r1, r3
 8005b3a:	fb02 6101 	mla	r1, r2, r1, r6
 8005b3e:	0c1e      	lsrs	r6, r3, #16
 8005b40:	0c0b      	lsrs	r3, r1, #16
 8005b42:	fb02 3306 	mla	r3, r2, r6, r3
 8005b46:	b289      	uxth	r1, r1
 8005b48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005b4c:	4285      	cmp	r5, r0
 8005b4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005b52:	f84c 1b04 	str.w	r1, [ip], #4
 8005b56:	dcec      	bgt.n	8005b32 <__multadd+0x12>
 8005b58:	b30e      	cbz	r6, 8005b9e <__multadd+0x7e>
 8005b5a:	68a3      	ldr	r3, [r4, #8]
 8005b5c:	42ab      	cmp	r3, r5
 8005b5e:	dc19      	bgt.n	8005b94 <__multadd+0x74>
 8005b60:	6861      	ldr	r1, [r4, #4]
 8005b62:	4638      	mov	r0, r7
 8005b64:	3101      	adds	r1, #1
 8005b66:	f7ff ff79 	bl	8005a5c <_Balloc>
 8005b6a:	4680      	mov	r8, r0
 8005b6c:	b928      	cbnz	r0, 8005b7a <__multadd+0x5a>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	21ba      	movs	r1, #186	@ 0xba
 8005b72:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba4 <__multadd+0x84>)
 8005b74:	480c      	ldr	r0, [pc, #48]	@ (8005ba8 <__multadd+0x88>)
 8005b76:	f001 fce5 	bl	8007544 <__assert_func>
 8005b7a:	6922      	ldr	r2, [r4, #16]
 8005b7c:	f104 010c 	add.w	r1, r4, #12
 8005b80:	3202      	adds	r2, #2
 8005b82:	0092      	lsls	r2, r2, #2
 8005b84:	300c      	adds	r0, #12
 8005b86:	f001 fcc9 	bl	800751c <memcpy>
 8005b8a:	4621      	mov	r1, r4
 8005b8c:	4638      	mov	r0, r7
 8005b8e:	f7ff ffa5 	bl	8005adc <_Bfree>
 8005b92:	4644      	mov	r4, r8
 8005b94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005b98:	3501      	adds	r5, #1
 8005b9a:	615e      	str	r6, [r3, #20]
 8005b9c:	6125      	str	r5, [r4, #16]
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ba4:	0800859d 	.word	0x0800859d
 8005ba8:	080085ae 	.word	0x080085ae

08005bac <__s2b>:
 8005bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bb0:	4615      	mov	r5, r2
 8005bb2:	2209      	movs	r2, #9
 8005bb4:	461f      	mov	r7, r3
 8005bb6:	3308      	adds	r3, #8
 8005bb8:	460c      	mov	r4, r1
 8005bba:	fb93 f3f2 	sdiv	r3, r3, r2
 8005bbe:	4606      	mov	r6, r0
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	2100      	movs	r1, #0
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	db09      	blt.n	8005bdc <__s2b+0x30>
 8005bc8:	4630      	mov	r0, r6
 8005bca:	f7ff ff47 	bl	8005a5c <_Balloc>
 8005bce:	b940      	cbnz	r0, 8005be2 <__s2b+0x36>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	21d3      	movs	r1, #211	@ 0xd3
 8005bd4:	4b18      	ldr	r3, [pc, #96]	@ (8005c38 <__s2b+0x8c>)
 8005bd6:	4819      	ldr	r0, [pc, #100]	@ (8005c3c <__s2b+0x90>)
 8005bd8:	f001 fcb4 	bl	8007544 <__assert_func>
 8005bdc:	0052      	lsls	r2, r2, #1
 8005bde:	3101      	adds	r1, #1
 8005be0:	e7f0      	b.n	8005bc4 <__s2b+0x18>
 8005be2:	9b08      	ldr	r3, [sp, #32]
 8005be4:	2d09      	cmp	r5, #9
 8005be6:	6143      	str	r3, [r0, #20]
 8005be8:	f04f 0301 	mov.w	r3, #1
 8005bec:	6103      	str	r3, [r0, #16]
 8005bee:	dd16      	ble.n	8005c1e <__s2b+0x72>
 8005bf0:	f104 0909 	add.w	r9, r4, #9
 8005bf4:	46c8      	mov	r8, r9
 8005bf6:	442c      	add	r4, r5
 8005bf8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005bfc:	4601      	mov	r1, r0
 8005bfe:	220a      	movs	r2, #10
 8005c00:	4630      	mov	r0, r6
 8005c02:	3b30      	subs	r3, #48	@ 0x30
 8005c04:	f7ff ff8c 	bl	8005b20 <__multadd>
 8005c08:	45a0      	cmp	r8, r4
 8005c0a:	d1f5      	bne.n	8005bf8 <__s2b+0x4c>
 8005c0c:	f1a5 0408 	sub.w	r4, r5, #8
 8005c10:	444c      	add	r4, r9
 8005c12:	1b2d      	subs	r5, r5, r4
 8005c14:	1963      	adds	r3, r4, r5
 8005c16:	42bb      	cmp	r3, r7
 8005c18:	db04      	blt.n	8005c24 <__s2b+0x78>
 8005c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c1e:	2509      	movs	r5, #9
 8005c20:	340a      	adds	r4, #10
 8005c22:	e7f6      	b.n	8005c12 <__s2b+0x66>
 8005c24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005c28:	4601      	mov	r1, r0
 8005c2a:	220a      	movs	r2, #10
 8005c2c:	4630      	mov	r0, r6
 8005c2e:	3b30      	subs	r3, #48	@ 0x30
 8005c30:	f7ff ff76 	bl	8005b20 <__multadd>
 8005c34:	e7ee      	b.n	8005c14 <__s2b+0x68>
 8005c36:	bf00      	nop
 8005c38:	0800859d 	.word	0x0800859d
 8005c3c:	080085ae 	.word	0x080085ae

08005c40 <__hi0bits>:
 8005c40:	4603      	mov	r3, r0
 8005c42:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005c46:	bf3a      	itte	cc
 8005c48:	0403      	lslcc	r3, r0, #16
 8005c4a:	2010      	movcc	r0, #16
 8005c4c:	2000      	movcs	r0, #0
 8005c4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c52:	bf3c      	itt	cc
 8005c54:	021b      	lslcc	r3, r3, #8
 8005c56:	3008      	addcc	r0, #8
 8005c58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c5c:	bf3c      	itt	cc
 8005c5e:	011b      	lslcc	r3, r3, #4
 8005c60:	3004      	addcc	r0, #4
 8005c62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c66:	bf3c      	itt	cc
 8005c68:	009b      	lslcc	r3, r3, #2
 8005c6a:	3002      	addcc	r0, #2
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	db05      	blt.n	8005c7c <__hi0bits+0x3c>
 8005c70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005c74:	f100 0001 	add.w	r0, r0, #1
 8005c78:	bf08      	it	eq
 8005c7a:	2020      	moveq	r0, #32
 8005c7c:	4770      	bx	lr

08005c7e <__lo0bits>:
 8005c7e:	6803      	ldr	r3, [r0, #0]
 8005c80:	4602      	mov	r2, r0
 8005c82:	f013 0007 	ands.w	r0, r3, #7
 8005c86:	d00b      	beq.n	8005ca0 <__lo0bits+0x22>
 8005c88:	07d9      	lsls	r1, r3, #31
 8005c8a:	d421      	bmi.n	8005cd0 <__lo0bits+0x52>
 8005c8c:	0798      	lsls	r0, r3, #30
 8005c8e:	bf49      	itett	mi
 8005c90:	085b      	lsrmi	r3, r3, #1
 8005c92:	089b      	lsrpl	r3, r3, #2
 8005c94:	2001      	movmi	r0, #1
 8005c96:	6013      	strmi	r3, [r2, #0]
 8005c98:	bf5c      	itt	pl
 8005c9a:	2002      	movpl	r0, #2
 8005c9c:	6013      	strpl	r3, [r2, #0]
 8005c9e:	4770      	bx	lr
 8005ca0:	b299      	uxth	r1, r3
 8005ca2:	b909      	cbnz	r1, 8005ca8 <__lo0bits+0x2a>
 8005ca4:	2010      	movs	r0, #16
 8005ca6:	0c1b      	lsrs	r3, r3, #16
 8005ca8:	b2d9      	uxtb	r1, r3
 8005caa:	b909      	cbnz	r1, 8005cb0 <__lo0bits+0x32>
 8005cac:	3008      	adds	r0, #8
 8005cae:	0a1b      	lsrs	r3, r3, #8
 8005cb0:	0719      	lsls	r1, r3, #28
 8005cb2:	bf04      	itt	eq
 8005cb4:	091b      	lsreq	r3, r3, #4
 8005cb6:	3004      	addeq	r0, #4
 8005cb8:	0799      	lsls	r1, r3, #30
 8005cba:	bf04      	itt	eq
 8005cbc:	089b      	lsreq	r3, r3, #2
 8005cbe:	3002      	addeq	r0, #2
 8005cc0:	07d9      	lsls	r1, r3, #31
 8005cc2:	d403      	bmi.n	8005ccc <__lo0bits+0x4e>
 8005cc4:	085b      	lsrs	r3, r3, #1
 8005cc6:	f100 0001 	add.w	r0, r0, #1
 8005cca:	d003      	beq.n	8005cd4 <__lo0bits+0x56>
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	4770      	bx	lr
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	4770      	bx	lr
 8005cd4:	2020      	movs	r0, #32
 8005cd6:	4770      	bx	lr

08005cd8 <__i2b>:
 8005cd8:	b510      	push	{r4, lr}
 8005cda:	460c      	mov	r4, r1
 8005cdc:	2101      	movs	r1, #1
 8005cde:	f7ff febd 	bl	8005a5c <_Balloc>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	b928      	cbnz	r0, 8005cf2 <__i2b+0x1a>
 8005ce6:	f240 1145 	movw	r1, #325	@ 0x145
 8005cea:	4b04      	ldr	r3, [pc, #16]	@ (8005cfc <__i2b+0x24>)
 8005cec:	4804      	ldr	r0, [pc, #16]	@ (8005d00 <__i2b+0x28>)
 8005cee:	f001 fc29 	bl	8007544 <__assert_func>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	6144      	str	r4, [r0, #20]
 8005cf6:	6103      	str	r3, [r0, #16]
 8005cf8:	bd10      	pop	{r4, pc}
 8005cfa:	bf00      	nop
 8005cfc:	0800859d 	.word	0x0800859d
 8005d00:	080085ae 	.word	0x080085ae

08005d04 <__multiply>:
 8005d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d08:	4614      	mov	r4, r2
 8005d0a:	690a      	ldr	r2, [r1, #16]
 8005d0c:	6923      	ldr	r3, [r4, #16]
 8005d0e:	460f      	mov	r7, r1
 8005d10:	429a      	cmp	r2, r3
 8005d12:	bfa2      	ittt	ge
 8005d14:	4623      	movge	r3, r4
 8005d16:	460c      	movge	r4, r1
 8005d18:	461f      	movge	r7, r3
 8005d1a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005d1e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005d22:	68a3      	ldr	r3, [r4, #8]
 8005d24:	6861      	ldr	r1, [r4, #4]
 8005d26:	eb0a 0609 	add.w	r6, sl, r9
 8005d2a:	42b3      	cmp	r3, r6
 8005d2c:	b085      	sub	sp, #20
 8005d2e:	bfb8      	it	lt
 8005d30:	3101      	addlt	r1, #1
 8005d32:	f7ff fe93 	bl	8005a5c <_Balloc>
 8005d36:	b930      	cbnz	r0, 8005d46 <__multiply+0x42>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005d3e:	4b43      	ldr	r3, [pc, #268]	@ (8005e4c <__multiply+0x148>)
 8005d40:	4843      	ldr	r0, [pc, #268]	@ (8005e50 <__multiply+0x14c>)
 8005d42:	f001 fbff 	bl	8007544 <__assert_func>
 8005d46:	f100 0514 	add.w	r5, r0, #20
 8005d4a:	462b      	mov	r3, r5
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005d52:	4543      	cmp	r3, r8
 8005d54:	d321      	bcc.n	8005d9a <__multiply+0x96>
 8005d56:	f107 0114 	add.w	r1, r7, #20
 8005d5a:	f104 0214 	add.w	r2, r4, #20
 8005d5e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005d62:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005d66:	9302      	str	r3, [sp, #8]
 8005d68:	1b13      	subs	r3, r2, r4
 8005d6a:	3b15      	subs	r3, #21
 8005d6c:	f023 0303 	bic.w	r3, r3, #3
 8005d70:	3304      	adds	r3, #4
 8005d72:	f104 0715 	add.w	r7, r4, #21
 8005d76:	42ba      	cmp	r2, r7
 8005d78:	bf38      	it	cc
 8005d7a:	2304      	movcc	r3, #4
 8005d7c:	9301      	str	r3, [sp, #4]
 8005d7e:	9b02      	ldr	r3, [sp, #8]
 8005d80:	9103      	str	r1, [sp, #12]
 8005d82:	428b      	cmp	r3, r1
 8005d84:	d80c      	bhi.n	8005da0 <__multiply+0x9c>
 8005d86:	2e00      	cmp	r6, #0
 8005d88:	dd03      	ble.n	8005d92 <__multiply+0x8e>
 8005d8a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d05a      	beq.n	8005e48 <__multiply+0x144>
 8005d92:	6106      	str	r6, [r0, #16]
 8005d94:	b005      	add	sp, #20
 8005d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d9a:	f843 2b04 	str.w	r2, [r3], #4
 8005d9e:	e7d8      	b.n	8005d52 <__multiply+0x4e>
 8005da0:	f8b1 a000 	ldrh.w	sl, [r1]
 8005da4:	f1ba 0f00 	cmp.w	sl, #0
 8005da8:	d023      	beq.n	8005df2 <__multiply+0xee>
 8005daa:	46a9      	mov	r9, r5
 8005dac:	f04f 0c00 	mov.w	ip, #0
 8005db0:	f104 0e14 	add.w	lr, r4, #20
 8005db4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005db8:	f8d9 3000 	ldr.w	r3, [r9]
 8005dbc:	fa1f fb87 	uxth.w	fp, r7
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	fb0a 330b 	mla	r3, sl, fp, r3
 8005dc6:	4463      	add	r3, ip
 8005dc8:	f8d9 c000 	ldr.w	ip, [r9]
 8005dcc:	0c3f      	lsrs	r7, r7, #16
 8005dce:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005dd2:	fb0a c707 	mla	r7, sl, r7, ip
 8005dd6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005de0:	4572      	cmp	r2, lr
 8005de2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005de6:	f849 3b04 	str.w	r3, [r9], #4
 8005dea:	d8e3      	bhi.n	8005db4 <__multiply+0xb0>
 8005dec:	9b01      	ldr	r3, [sp, #4]
 8005dee:	f845 c003 	str.w	ip, [r5, r3]
 8005df2:	9b03      	ldr	r3, [sp, #12]
 8005df4:	3104      	adds	r1, #4
 8005df6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005dfa:	f1b9 0f00 	cmp.w	r9, #0
 8005dfe:	d021      	beq.n	8005e44 <__multiply+0x140>
 8005e00:	46ae      	mov	lr, r5
 8005e02:	f04f 0a00 	mov.w	sl, #0
 8005e06:	682b      	ldr	r3, [r5, #0]
 8005e08:	f104 0c14 	add.w	ip, r4, #20
 8005e0c:	f8bc b000 	ldrh.w	fp, [ip]
 8005e10:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	fb09 770b 	mla	r7, r9, fp, r7
 8005e1a:	4457      	add	r7, sl
 8005e1c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005e20:	f84e 3b04 	str.w	r3, [lr], #4
 8005e24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e2c:	f8be 3000 	ldrh.w	r3, [lr]
 8005e30:	4562      	cmp	r2, ip
 8005e32:	fb09 330a 	mla	r3, r9, sl, r3
 8005e36:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005e3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e3e:	d8e5      	bhi.n	8005e0c <__multiply+0x108>
 8005e40:	9f01      	ldr	r7, [sp, #4]
 8005e42:	51eb      	str	r3, [r5, r7]
 8005e44:	3504      	adds	r5, #4
 8005e46:	e79a      	b.n	8005d7e <__multiply+0x7a>
 8005e48:	3e01      	subs	r6, #1
 8005e4a:	e79c      	b.n	8005d86 <__multiply+0x82>
 8005e4c:	0800859d 	.word	0x0800859d
 8005e50:	080085ae 	.word	0x080085ae

08005e54 <__pow5mult>:
 8005e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e58:	4615      	mov	r5, r2
 8005e5a:	f012 0203 	ands.w	r2, r2, #3
 8005e5e:	4607      	mov	r7, r0
 8005e60:	460e      	mov	r6, r1
 8005e62:	d007      	beq.n	8005e74 <__pow5mult+0x20>
 8005e64:	4c25      	ldr	r4, [pc, #148]	@ (8005efc <__pow5mult+0xa8>)
 8005e66:	3a01      	subs	r2, #1
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e6e:	f7ff fe57 	bl	8005b20 <__multadd>
 8005e72:	4606      	mov	r6, r0
 8005e74:	10ad      	asrs	r5, r5, #2
 8005e76:	d03d      	beq.n	8005ef4 <__pow5mult+0xa0>
 8005e78:	69fc      	ldr	r4, [r7, #28]
 8005e7a:	b97c      	cbnz	r4, 8005e9c <__pow5mult+0x48>
 8005e7c:	2010      	movs	r0, #16
 8005e7e:	f7ff fd37 	bl	80058f0 <malloc>
 8005e82:	4602      	mov	r2, r0
 8005e84:	61f8      	str	r0, [r7, #28]
 8005e86:	b928      	cbnz	r0, 8005e94 <__pow5mult+0x40>
 8005e88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8005f00 <__pow5mult+0xac>)
 8005e8e:	481d      	ldr	r0, [pc, #116]	@ (8005f04 <__pow5mult+0xb0>)
 8005e90:	f001 fb58 	bl	8007544 <__assert_func>
 8005e94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e98:	6004      	str	r4, [r0, #0]
 8005e9a:	60c4      	str	r4, [r0, #12]
 8005e9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005ea0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ea4:	b94c      	cbnz	r4, 8005eba <__pow5mult+0x66>
 8005ea6:	f240 2171 	movw	r1, #625	@ 0x271
 8005eaa:	4638      	mov	r0, r7
 8005eac:	f7ff ff14 	bl	8005cd8 <__i2b>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	f8c8 0008 	str.w	r0, [r8, #8]
 8005eb8:	6003      	str	r3, [r0, #0]
 8005eba:	f04f 0900 	mov.w	r9, #0
 8005ebe:	07eb      	lsls	r3, r5, #31
 8005ec0:	d50a      	bpl.n	8005ed8 <__pow5mult+0x84>
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4622      	mov	r2, r4
 8005ec6:	4638      	mov	r0, r7
 8005ec8:	f7ff ff1c 	bl	8005d04 <__multiply>
 8005ecc:	4680      	mov	r8, r0
 8005ece:	4631      	mov	r1, r6
 8005ed0:	4638      	mov	r0, r7
 8005ed2:	f7ff fe03 	bl	8005adc <_Bfree>
 8005ed6:	4646      	mov	r6, r8
 8005ed8:	106d      	asrs	r5, r5, #1
 8005eda:	d00b      	beq.n	8005ef4 <__pow5mult+0xa0>
 8005edc:	6820      	ldr	r0, [r4, #0]
 8005ede:	b938      	cbnz	r0, 8005ef0 <__pow5mult+0x9c>
 8005ee0:	4622      	mov	r2, r4
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	4638      	mov	r0, r7
 8005ee6:	f7ff ff0d 	bl	8005d04 <__multiply>
 8005eea:	6020      	str	r0, [r4, #0]
 8005eec:	f8c0 9000 	str.w	r9, [r0]
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	e7e4      	b.n	8005ebe <__pow5mult+0x6a>
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005efa:	bf00      	nop
 8005efc:	08008608 	.word	0x08008608
 8005f00:	0800852e 	.word	0x0800852e
 8005f04:	080085ae 	.word	0x080085ae

08005f08 <__lshift>:
 8005f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f0c:	460c      	mov	r4, r1
 8005f0e:	4607      	mov	r7, r0
 8005f10:	4691      	mov	r9, r2
 8005f12:	6923      	ldr	r3, [r4, #16]
 8005f14:	6849      	ldr	r1, [r1, #4]
 8005f16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f1a:	68a3      	ldr	r3, [r4, #8]
 8005f1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f20:	f108 0601 	add.w	r6, r8, #1
 8005f24:	42b3      	cmp	r3, r6
 8005f26:	db0b      	blt.n	8005f40 <__lshift+0x38>
 8005f28:	4638      	mov	r0, r7
 8005f2a:	f7ff fd97 	bl	8005a5c <_Balloc>
 8005f2e:	4605      	mov	r5, r0
 8005f30:	b948      	cbnz	r0, 8005f46 <__lshift+0x3e>
 8005f32:	4602      	mov	r2, r0
 8005f34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005f38:	4b27      	ldr	r3, [pc, #156]	@ (8005fd8 <__lshift+0xd0>)
 8005f3a:	4828      	ldr	r0, [pc, #160]	@ (8005fdc <__lshift+0xd4>)
 8005f3c:	f001 fb02 	bl	8007544 <__assert_func>
 8005f40:	3101      	adds	r1, #1
 8005f42:	005b      	lsls	r3, r3, #1
 8005f44:	e7ee      	b.n	8005f24 <__lshift+0x1c>
 8005f46:	2300      	movs	r3, #0
 8005f48:	f100 0114 	add.w	r1, r0, #20
 8005f4c:	f100 0210 	add.w	r2, r0, #16
 8005f50:	4618      	mov	r0, r3
 8005f52:	4553      	cmp	r3, sl
 8005f54:	db33      	blt.n	8005fbe <__lshift+0xb6>
 8005f56:	6920      	ldr	r0, [r4, #16]
 8005f58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f5c:	f104 0314 	add.w	r3, r4, #20
 8005f60:	f019 091f 	ands.w	r9, r9, #31
 8005f64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f6c:	d02b      	beq.n	8005fc6 <__lshift+0xbe>
 8005f6e:	468a      	mov	sl, r1
 8005f70:	2200      	movs	r2, #0
 8005f72:	f1c9 0e20 	rsb	lr, r9, #32
 8005f76:	6818      	ldr	r0, [r3, #0]
 8005f78:	fa00 f009 	lsl.w	r0, r0, r9
 8005f7c:	4310      	orrs	r0, r2
 8005f7e:	f84a 0b04 	str.w	r0, [sl], #4
 8005f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f86:	459c      	cmp	ip, r3
 8005f88:	fa22 f20e 	lsr.w	r2, r2, lr
 8005f8c:	d8f3      	bhi.n	8005f76 <__lshift+0x6e>
 8005f8e:	ebac 0304 	sub.w	r3, ip, r4
 8005f92:	3b15      	subs	r3, #21
 8005f94:	f023 0303 	bic.w	r3, r3, #3
 8005f98:	3304      	adds	r3, #4
 8005f9a:	f104 0015 	add.w	r0, r4, #21
 8005f9e:	4584      	cmp	ip, r0
 8005fa0:	bf38      	it	cc
 8005fa2:	2304      	movcc	r3, #4
 8005fa4:	50ca      	str	r2, [r1, r3]
 8005fa6:	b10a      	cbz	r2, 8005fac <__lshift+0xa4>
 8005fa8:	f108 0602 	add.w	r6, r8, #2
 8005fac:	3e01      	subs	r6, #1
 8005fae:	4638      	mov	r0, r7
 8005fb0:	4621      	mov	r1, r4
 8005fb2:	612e      	str	r6, [r5, #16]
 8005fb4:	f7ff fd92 	bl	8005adc <_Bfree>
 8005fb8:	4628      	mov	r0, r5
 8005fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	e7c5      	b.n	8005f52 <__lshift+0x4a>
 8005fc6:	3904      	subs	r1, #4
 8005fc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fcc:	459c      	cmp	ip, r3
 8005fce:	f841 2f04 	str.w	r2, [r1, #4]!
 8005fd2:	d8f9      	bhi.n	8005fc8 <__lshift+0xc0>
 8005fd4:	e7ea      	b.n	8005fac <__lshift+0xa4>
 8005fd6:	bf00      	nop
 8005fd8:	0800859d 	.word	0x0800859d
 8005fdc:	080085ae 	.word	0x080085ae

08005fe0 <__mcmp>:
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	690a      	ldr	r2, [r1, #16]
 8005fe4:	6900      	ldr	r0, [r0, #16]
 8005fe6:	b530      	push	{r4, r5, lr}
 8005fe8:	1a80      	subs	r0, r0, r2
 8005fea:	d10e      	bne.n	800600a <__mcmp+0x2a>
 8005fec:	3314      	adds	r3, #20
 8005fee:	3114      	adds	r1, #20
 8005ff0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005ff4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005ff8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005ffc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006000:	4295      	cmp	r5, r2
 8006002:	d003      	beq.n	800600c <__mcmp+0x2c>
 8006004:	d205      	bcs.n	8006012 <__mcmp+0x32>
 8006006:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800600a:	bd30      	pop	{r4, r5, pc}
 800600c:	42a3      	cmp	r3, r4
 800600e:	d3f3      	bcc.n	8005ff8 <__mcmp+0x18>
 8006010:	e7fb      	b.n	800600a <__mcmp+0x2a>
 8006012:	2001      	movs	r0, #1
 8006014:	e7f9      	b.n	800600a <__mcmp+0x2a>
	...

08006018 <__mdiff>:
 8006018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	4689      	mov	r9, r1
 800601e:	4606      	mov	r6, r0
 8006020:	4611      	mov	r1, r2
 8006022:	4648      	mov	r0, r9
 8006024:	4614      	mov	r4, r2
 8006026:	f7ff ffdb 	bl	8005fe0 <__mcmp>
 800602a:	1e05      	subs	r5, r0, #0
 800602c:	d112      	bne.n	8006054 <__mdiff+0x3c>
 800602e:	4629      	mov	r1, r5
 8006030:	4630      	mov	r0, r6
 8006032:	f7ff fd13 	bl	8005a5c <_Balloc>
 8006036:	4602      	mov	r2, r0
 8006038:	b928      	cbnz	r0, 8006046 <__mdiff+0x2e>
 800603a:	f240 2137 	movw	r1, #567	@ 0x237
 800603e:	4b3e      	ldr	r3, [pc, #248]	@ (8006138 <__mdiff+0x120>)
 8006040:	483e      	ldr	r0, [pc, #248]	@ (800613c <__mdiff+0x124>)
 8006042:	f001 fa7f 	bl	8007544 <__assert_func>
 8006046:	2301      	movs	r3, #1
 8006048:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800604c:	4610      	mov	r0, r2
 800604e:	b003      	add	sp, #12
 8006050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006054:	bfbc      	itt	lt
 8006056:	464b      	movlt	r3, r9
 8006058:	46a1      	movlt	r9, r4
 800605a:	4630      	mov	r0, r6
 800605c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006060:	bfba      	itte	lt
 8006062:	461c      	movlt	r4, r3
 8006064:	2501      	movlt	r5, #1
 8006066:	2500      	movge	r5, #0
 8006068:	f7ff fcf8 	bl	8005a5c <_Balloc>
 800606c:	4602      	mov	r2, r0
 800606e:	b918      	cbnz	r0, 8006078 <__mdiff+0x60>
 8006070:	f240 2145 	movw	r1, #581	@ 0x245
 8006074:	4b30      	ldr	r3, [pc, #192]	@ (8006138 <__mdiff+0x120>)
 8006076:	e7e3      	b.n	8006040 <__mdiff+0x28>
 8006078:	f100 0b14 	add.w	fp, r0, #20
 800607c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006080:	f109 0310 	add.w	r3, r9, #16
 8006084:	60c5      	str	r5, [r0, #12]
 8006086:	f04f 0c00 	mov.w	ip, #0
 800608a:	f109 0514 	add.w	r5, r9, #20
 800608e:	46d9      	mov	r9, fp
 8006090:	6926      	ldr	r6, [r4, #16]
 8006092:	f104 0e14 	add.w	lr, r4, #20
 8006096:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800609a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800609e:	9301      	str	r3, [sp, #4]
 80060a0:	9b01      	ldr	r3, [sp, #4]
 80060a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80060a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80060aa:	b281      	uxth	r1, r0
 80060ac:	9301      	str	r3, [sp, #4]
 80060ae:	fa1f f38a 	uxth.w	r3, sl
 80060b2:	1a5b      	subs	r3, r3, r1
 80060b4:	0c00      	lsrs	r0, r0, #16
 80060b6:	4463      	add	r3, ip
 80060b8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80060bc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80060c6:	4576      	cmp	r6, lr
 80060c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80060cc:	f849 3b04 	str.w	r3, [r9], #4
 80060d0:	d8e6      	bhi.n	80060a0 <__mdiff+0x88>
 80060d2:	1b33      	subs	r3, r6, r4
 80060d4:	3b15      	subs	r3, #21
 80060d6:	f023 0303 	bic.w	r3, r3, #3
 80060da:	3415      	adds	r4, #21
 80060dc:	3304      	adds	r3, #4
 80060de:	42a6      	cmp	r6, r4
 80060e0:	bf38      	it	cc
 80060e2:	2304      	movcc	r3, #4
 80060e4:	441d      	add	r5, r3
 80060e6:	445b      	add	r3, fp
 80060e8:	461e      	mov	r6, r3
 80060ea:	462c      	mov	r4, r5
 80060ec:	4544      	cmp	r4, r8
 80060ee:	d30e      	bcc.n	800610e <__mdiff+0xf6>
 80060f0:	f108 0103 	add.w	r1, r8, #3
 80060f4:	1b49      	subs	r1, r1, r5
 80060f6:	f021 0103 	bic.w	r1, r1, #3
 80060fa:	3d03      	subs	r5, #3
 80060fc:	45a8      	cmp	r8, r5
 80060fe:	bf38      	it	cc
 8006100:	2100      	movcc	r1, #0
 8006102:	440b      	add	r3, r1
 8006104:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006108:	b199      	cbz	r1, 8006132 <__mdiff+0x11a>
 800610a:	6117      	str	r7, [r2, #16]
 800610c:	e79e      	b.n	800604c <__mdiff+0x34>
 800610e:	46e6      	mov	lr, ip
 8006110:	f854 1b04 	ldr.w	r1, [r4], #4
 8006114:	fa1f fc81 	uxth.w	ip, r1
 8006118:	44f4      	add	ip, lr
 800611a:	0c08      	lsrs	r0, r1, #16
 800611c:	4471      	add	r1, lr
 800611e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006122:	b289      	uxth	r1, r1
 8006124:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006128:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800612c:	f846 1b04 	str.w	r1, [r6], #4
 8006130:	e7dc      	b.n	80060ec <__mdiff+0xd4>
 8006132:	3f01      	subs	r7, #1
 8006134:	e7e6      	b.n	8006104 <__mdiff+0xec>
 8006136:	bf00      	nop
 8006138:	0800859d 	.word	0x0800859d
 800613c:	080085ae 	.word	0x080085ae

08006140 <__ulp>:
 8006140:	4b0e      	ldr	r3, [pc, #56]	@ (800617c <__ulp+0x3c>)
 8006142:	400b      	ands	r3, r1
 8006144:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006148:	2b00      	cmp	r3, #0
 800614a:	dc08      	bgt.n	800615e <__ulp+0x1e>
 800614c:	425b      	negs	r3, r3
 800614e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006152:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006156:	da04      	bge.n	8006162 <__ulp+0x22>
 8006158:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800615c:	4113      	asrs	r3, r2
 800615e:	2200      	movs	r2, #0
 8006160:	e008      	b.n	8006174 <__ulp+0x34>
 8006162:	f1a2 0314 	sub.w	r3, r2, #20
 8006166:	2b1e      	cmp	r3, #30
 8006168:	bfd6      	itet	le
 800616a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800616e:	2201      	movgt	r2, #1
 8006170:	40da      	lsrle	r2, r3
 8006172:	2300      	movs	r3, #0
 8006174:	4619      	mov	r1, r3
 8006176:	4610      	mov	r0, r2
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	7ff00000 	.word	0x7ff00000

08006180 <__b2d>:
 8006180:	6902      	ldr	r2, [r0, #16]
 8006182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006184:	f100 0614 	add.w	r6, r0, #20
 8006188:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800618c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006190:	4f1e      	ldr	r7, [pc, #120]	@ (800620c <__b2d+0x8c>)
 8006192:	4620      	mov	r0, r4
 8006194:	f7ff fd54 	bl	8005c40 <__hi0bits>
 8006198:	4603      	mov	r3, r0
 800619a:	f1c0 0020 	rsb	r0, r0, #32
 800619e:	2b0a      	cmp	r3, #10
 80061a0:	f1a2 0504 	sub.w	r5, r2, #4
 80061a4:	6008      	str	r0, [r1, #0]
 80061a6:	dc12      	bgt.n	80061ce <__b2d+0x4e>
 80061a8:	42ae      	cmp	r6, r5
 80061aa:	bf2c      	ite	cs
 80061ac:	2200      	movcs	r2, #0
 80061ae:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80061b2:	f1c3 0c0b 	rsb	ip, r3, #11
 80061b6:	3315      	adds	r3, #21
 80061b8:	fa24 fe0c 	lsr.w	lr, r4, ip
 80061bc:	fa04 f303 	lsl.w	r3, r4, r3
 80061c0:	fa22 f20c 	lsr.w	r2, r2, ip
 80061c4:	ea4e 0107 	orr.w	r1, lr, r7
 80061c8:	431a      	orrs	r2, r3
 80061ca:	4610      	mov	r0, r2
 80061cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ce:	42ae      	cmp	r6, r5
 80061d0:	bf36      	itet	cc
 80061d2:	f1a2 0508 	subcc.w	r5, r2, #8
 80061d6:	2200      	movcs	r2, #0
 80061d8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80061dc:	3b0b      	subs	r3, #11
 80061de:	d012      	beq.n	8006206 <__b2d+0x86>
 80061e0:	f1c3 0720 	rsb	r7, r3, #32
 80061e4:	fa22 f107 	lsr.w	r1, r2, r7
 80061e8:	409c      	lsls	r4, r3
 80061ea:	430c      	orrs	r4, r1
 80061ec:	42b5      	cmp	r5, r6
 80061ee:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80061f2:	bf94      	ite	ls
 80061f4:	2400      	movls	r4, #0
 80061f6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80061fa:	409a      	lsls	r2, r3
 80061fc:	40fc      	lsrs	r4, r7
 80061fe:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006202:	4322      	orrs	r2, r4
 8006204:	e7e1      	b.n	80061ca <__b2d+0x4a>
 8006206:	ea44 0107 	orr.w	r1, r4, r7
 800620a:	e7de      	b.n	80061ca <__b2d+0x4a>
 800620c:	3ff00000 	.word	0x3ff00000

08006210 <__d2b>:
 8006210:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006214:	2101      	movs	r1, #1
 8006216:	4690      	mov	r8, r2
 8006218:	4699      	mov	r9, r3
 800621a:	9e08      	ldr	r6, [sp, #32]
 800621c:	f7ff fc1e 	bl	8005a5c <_Balloc>
 8006220:	4604      	mov	r4, r0
 8006222:	b930      	cbnz	r0, 8006232 <__d2b+0x22>
 8006224:	4602      	mov	r2, r0
 8006226:	f240 310f 	movw	r1, #783	@ 0x30f
 800622a:	4b23      	ldr	r3, [pc, #140]	@ (80062b8 <__d2b+0xa8>)
 800622c:	4823      	ldr	r0, [pc, #140]	@ (80062bc <__d2b+0xac>)
 800622e:	f001 f989 	bl	8007544 <__assert_func>
 8006232:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006236:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800623a:	b10d      	cbz	r5, 8006240 <__d2b+0x30>
 800623c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006240:	9301      	str	r3, [sp, #4]
 8006242:	f1b8 0300 	subs.w	r3, r8, #0
 8006246:	d024      	beq.n	8006292 <__d2b+0x82>
 8006248:	4668      	mov	r0, sp
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	f7ff fd17 	bl	8005c7e <__lo0bits>
 8006250:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006254:	b1d8      	cbz	r0, 800628e <__d2b+0x7e>
 8006256:	f1c0 0320 	rsb	r3, r0, #32
 800625a:	fa02 f303 	lsl.w	r3, r2, r3
 800625e:	430b      	orrs	r3, r1
 8006260:	40c2      	lsrs	r2, r0
 8006262:	6163      	str	r3, [r4, #20]
 8006264:	9201      	str	r2, [sp, #4]
 8006266:	9b01      	ldr	r3, [sp, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	bf0c      	ite	eq
 800626c:	2201      	moveq	r2, #1
 800626e:	2202      	movne	r2, #2
 8006270:	61a3      	str	r3, [r4, #24]
 8006272:	6122      	str	r2, [r4, #16]
 8006274:	b1ad      	cbz	r5, 80062a2 <__d2b+0x92>
 8006276:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800627a:	4405      	add	r5, r0
 800627c:	6035      	str	r5, [r6, #0]
 800627e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006284:	6018      	str	r0, [r3, #0]
 8006286:	4620      	mov	r0, r4
 8006288:	b002      	add	sp, #8
 800628a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800628e:	6161      	str	r1, [r4, #20]
 8006290:	e7e9      	b.n	8006266 <__d2b+0x56>
 8006292:	a801      	add	r0, sp, #4
 8006294:	f7ff fcf3 	bl	8005c7e <__lo0bits>
 8006298:	9b01      	ldr	r3, [sp, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	6163      	str	r3, [r4, #20]
 800629e:	3020      	adds	r0, #32
 80062a0:	e7e7      	b.n	8006272 <__d2b+0x62>
 80062a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80062a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80062aa:	6030      	str	r0, [r6, #0]
 80062ac:	6918      	ldr	r0, [r3, #16]
 80062ae:	f7ff fcc7 	bl	8005c40 <__hi0bits>
 80062b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80062b6:	e7e4      	b.n	8006282 <__d2b+0x72>
 80062b8:	0800859d 	.word	0x0800859d
 80062bc:	080085ae 	.word	0x080085ae

080062c0 <__ratio>:
 80062c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c4:	b085      	sub	sp, #20
 80062c6:	e9cd 1000 	strd	r1, r0, [sp]
 80062ca:	a902      	add	r1, sp, #8
 80062cc:	f7ff ff58 	bl	8006180 <__b2d>
 80062d0:	468b      	mov	fp, r1
 80062d2:	4606      	mov	r6, r0
 80062d4:	460f      	mov	r7, r1
 80062d6:	9800      	ldr	r0, [sp, #0]
 80062d8:	a903      	add	r1, sp, #12
 80062da:	f7ff ff51 	bl	8006180 <__b2d>
 80062de:	460d      	mov	r5, r1
 80062e0:	9b01      	ldr	r3, [sp, #4]
 80062e2:	4689      	mov	r9, r1
 80062e4:	6919      	ldr	r1, [r3, #16]
 80062e6:	9b00      	ldr	r3, [sp, #0]
 80062e8:	4604      	mov	r4, r0
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	4630      	mov	r0, r6
 80062ee:	1ac9      	subs	r1, r1, r3
 80062f0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80062f4:	1a9b      	subs	r3, r3, r2
 80062f6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	bfcd      	iteet	gt
 80062fe:	463a      	movgt	r2, r7
 8006300:	462a      	movle	r2, r5
 8006302:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006306:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800630a:	bfd8      	it	le
 800630c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006310:	464b      	mov	r3, r9
 8006312:	4622      	mov	r2, r4
 8006314:	4659      	mov	r1, fp
 8006316:	f7fa fa09 	bl	800072c <__aeabi_ddiv>
 800631a:	b005      	add	sp, #20
 800631c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006320 <__copybits>:
 8006320:	3901      	subs	r1, #1
 8006322:	b570      	push	{r4, r5, r6, lr}
 8006324:	1149      	asrs	r1, r1, #5
 8006326:	6914      	ldr	r4, [r2, #16]
 8006328:	3101      	adds	r1, #1
 800632a:	f102 0314 	add.w	r3, r2, #20
 800632e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006332:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006336:	1f05      	subs	r5, r0, #4
 8006338:	42a3      	cmp	r3, r4
 800633a:	d30c      	bcc.n	8006356 <__copybits+0x36>
 800633c:	1aa3      	subs	r3, r4, r2
 800633e:	3b11      	subs	r3, #17
 8006340:	f023 0303 	bic.w	r3, r3, #3
 8006344:	3211      	adds	r2, #17
 8006346:	42a2      	cmp	r2, r4
 8006348:	bf88      	it	hi
 800634a:	2300      	movhi	r3, #0
 800634c:	4418      	add	r0, r3
 800634e:	2300      	movs	r3, #0
 8006350:	4288      	cmp	r0, r1
 8006352:	d305      	bcc.n	8006360 <__copybits+0x40>
 8006354:	bd70      	pop	{r4, r5, r6, pc}
 8006356:	f853 6b04 	ldr.w	r6, [r3], #4
 800635a:	f845 6f04 	str.w	r6, [r5, #4]!
 800635e:	e7eb      	b.n	8006338 <__copybits+0x18>
 8006360:	f840 3b04 	str.w	r3, [r0], #4
 8006364:	e7f4      	b.n	8006350 <__copybits+0x30>

08006366 <__any_on>:
 8006366:	f100 0214 	add.w	r2, r0, #20
 800636a:	6900      	ldr	r0, [r0, #16]
 800636c:	114b      	asrs	r3, r1, #5
 800636e:	4298      	cmp	r0, r3
 8006370:	b510      	push	{r4, lr}
 8006372:	db11      	blt.n	8006398 <__any_on+0x32>
 8006374:	dd0a      	ble.n	800638c <__any_on+0x26>
 8006376:	f011 011f 	ands.w	r1, r1, #31
 800637a:	d007      	beq.n	800638c <__any_on+0x26>
 800637c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006380:	fa24 f001 	lsr.w	r0, r4, r1
 8006384:	fa00 f101 	lsl.w	r1, r0, r1
 8006388:	428c      	cmp	r4, r1
 800638a:	d10b      	bne.n	80063a4 <__any_on+0x3e>
 800638c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006390:	4293      	cmp	r3, r2
 8006392:	d803      	bhi.n	800639c <__any_on+0x36>
 8006394:	2000      	movs	r0, #0
 8006396:	bd10      	pop	{r4, pc}
 8006398:	4603      	mov	r3, r0
 800639a:	e7f7      	b.n	800638c <__any_on+0x26>
 800639c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80063a0:	2900      	cmp	r1, #0
 80063a2:	d0f5      	beq.n	8006390 <__any_on+0x2a>
 80063a4:	2001      	movs	r0, #1
 80063a6:	e7f6      	b.n	8006396 <__any_on+0x30>

080063a8 <sulp>:
 80063a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063ac:	460f      	mov	r7, r1
 80063ae:	4690      	mov	r8, r2
 80063b0:	f7ff fec6 	bl	8006140 <__ulp>
 80063b4:	4604      	mov	r4, r0
 80063b6:	460d      	mov	r5, r1
 80063b8:	f1b8 0f00 	cmp.w	r8, #0
 80063bc:	d011      	beq.n	80063e2 <sulp+0x3a>
 80063be:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80063c2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	dd0b      	ble.n	80063e2 <sulp+0x3a>
 80063ca:	2400      	movs	r4, #0
 80063cc:	051b      	lsls	r3, r3, #20
 80063ce:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80063d2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80063d6:	4622      	mov	r2, r4
 80063d8:	462b      	mov	r3, r5
 80063da:	f7fa f87d 	bl	80004d8 <__aeabi_dmul>
 80063de:	4604      	mov	r4, r0
 80063e0:	460d      	mov	r5, r1
 80063e2:	4620      	mov	r0, r4
 80063e4:	4629      	mov	r1, r5
 80063e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063ea:	0000      	movs	r0, r0
 80063ec:	0000      	movs	r0, r0
	...

080063f0 <_strtod_l>:
 80063f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f4:	b09f      	sub	sp, #124	@ 0x7c
 80063f6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80063f8:	2200      	movs	r2, #0
 80063fa:	460c      	mov	r4, r1
 80063fc:	921a      	str	r2, [sp, #104]	@ 0x68
 80063fe:	f04f 0a00 	mov.w	sl, #0
 8006402:	f04f 0b00 	mov.w	fp, #0
 8006406:	460a      	mov	r2, r1
 8006408:	9005      	str	r0, [sp, #20]
 800640a:	9219      	str	r2, [sp, #100]	@ 0x64
 800640c:	7811      	ldrb	r1, [r2, #0]
 800640e:	292b      	cmp	r1, #43	@ 0x2b
 8006410:	d048      	beq.n	80064a4 <_strtod_l+0xb4>
 8006412:	d836      	bhi.n	8006482 <_strtod_l+0x92>
 8006414:	290d      	cmp	r1, #13
 8006416:	d830      	bhi.n	800647a <_strtod_l+0x8a>
 8006418:	2908      	cmp	r1, #8
 800641a:	d830      	bhi.n	800647e <_strtod_l+0x8e>
 800641c:	2900      	cmp	r1, #0
 800641e:	d039      	beq.n	8006494 <_strtod_l+0xa4>
 8006420:	2200      	movs	r2, #0
 8006422:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006424:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006426:	782a      	ldrb	r2, [r5, #0]
 8006428:	2a30      	cmp	r2, #48	@ 0x30
 800642a:	f040 80b1 	bne.w	8006590 <_strtod_l+0x1a0>
 800642e:	786a      	ldrb	r2, [r5, #1]
 8006430:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006434:	2a58      	cmp	r2, #88	@ 0x58
 8006436:	d16c      	bne.n	8006512 <_strtod_l+0x122>
 8006438:	9302      	str	r3, [sp, #8]
 800643a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800643c:	4a8e      	ldr	r2, [pc, #568]	@ (8006678 <_strtod_l+0x288>)
 800643e:	9301      	str	r3, [sp, #4]
 8006440:	ab1a      	add	r3, sp, #104	@ 0x68
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	9805      	ldr	r0, [sp, #20]
 8006446:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006448:	a919      	add	r1, sp, #100	@ 0x64
 800644a:	f001 f915 	bl	8007678 <__gethex>
 800644e:	f010 060f 	ands.w	r6, r0, #15
 8006452:	4604      	mov	r4, r0
 8006454:	d005      	beq.n	8006462 <_strtod_l+0x72>
 8006456:	2e06      	cmp	r6, #6
 8006458:	d126      	bne.n	80064a8 <_strtod_l+0xb8>
 800645a:	2300      	movs	r3, #0
 800645c:	3501      	adds	r5, #1
 800645e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006460:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006462:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006464:	2b00      	cmp	r3, #0
 8006466:	f040 8584 	bne.w	8006f72 <_strtod_l+0xb82>
 800646a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800646c:	b1bb      	cbz	r3, 800649e <_strtod_l+0xae>
 800646e:	4650      	mov	r0, sl
 8006470:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006474:	b01f      	add	sp, #124	@ 0x7c
 8006476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800647a:	2920      	cmp	r1, #32
 800647c:	d1d0      	bne.n	8006420 <_strtod_l+0x30>
 800647e:	3201      	adds	r2, #1
 8006480:	e7c3      	b.n	800640a <_strtod_l+0x1a>
 8006482:	292d      	cmp	r1, #45	@ 0x2d
 8006484:	d1cc      	bne.n	8006420 <_strtod_l+0x30>
 8006486:	2101      	movs	r1, #1
 8006488:	910b      	str	r1, [sp, #44]	@ 0x2c
 800648a:	1c51      	adds	r1, r2, #1
 800648c:	9119      	str	r1, [sp, #100]	@ 0x64
 800648e:	7852      	ldrb	r2, [r2, #1]
 8006490:	2a00      	cmp	r2, #0
 8006492:	d1c7      	bne.n	8006424 <_strtod_l+0x34>
 8006494:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006496:	9419      	str	r4, [sp, #100]	@ 0x64
 8006498:	2b00      	cmp	r3, #0
 800649a:	f040 8568 	bne.w	8006f6e <_strtod_l+0xb7e>
 800649e:	4650      	mov	r0, sl
 80064a0:	4659      	mov	r1, fp
 80064a2:	e7e7      	b.n	8006474 <_strtod_l+0x84>
 80064a4:	2100      	movs	r1, #0
 80064a6:	e7ef      	b.n	8006488 <_strtod_l+0x98>
 80064a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80064aa:	b13a      	cbz	r2, 80064bc <_strtod_l+0xcc>
 80064ac:	2135      	movs	r1, #53	@ 0x35
 80064ae:	a81c      	add	r0, sp, #112	@ 0x70
 80064b0:	f7ff ff36 	bl	8006320 <__copybits>
 80064b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80064b6:	9805      	ldr	r0, [sp, #20]
 80064b8:	f7ff fb10 	bl	8005adc <_Bfree>
 80064bc:	3e01      	subs	r6, #1
 80064be:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80064c0:	2e04      	cmp	r6, #4
 80064c2:	d806      	bhi.n	80064d2 <_strtod_l+0xe2>
 80064c4:	e8df f006 	tbb	[pc, r6]
 80064c8:	201d0314 	.word	0x201d0314
 80064cc:	14          	.byte	0x14
 80064cd:	00          	.byte	0x00
 80064ce:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80064d2:	05e1      	lsls	r1, r4, #23
 80064d4:	bf48      	it	mi
 80064d6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80064da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80064de:	0d1b      	lsrs	r3, r3, #20
 80064e0:	051b      	lsls	r3, r3, #20
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1bd      	bne.n	8006462 <_strtod_l+0x72>
 80064e6:	f7fe fb2b 	bl	8004b40 <__errno>
 80064ea:	2322      	movs	r3, #34	@ 0x22
 80064ec:	6003      	str	r3, [r0, #0]
 80064ee:	e7b8      	b.n	8006462 <_strtod_l+0x72>
 80064f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80064f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80064f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80064fc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006500:	e7e7      	b.n	80064d2 <_strtod_l+0xe2>
 8006502:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800667c <_strtod_l+0x28c>
 8006506:	e7e4      	b.n	80064d2 <_strtod_l+0xe2>
 8006508:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800650c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006510:	e7df      	b.n	80064d2 <_strtod_l+0xe2>
 8006512:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006514:	1c5a      	adds	r2, r3, #1
 8006516:	9219      	str	r2, [sp, #100]	@ 0x64
 8006518:	785b      	ldrb	r3, [r3, #1]
 800651a:	2b30      	cmp	r3, #48	@ 0x30
 800651c:	d0f9      	beq.n	8006512 <_strtod_l+0x122>
 800651e:	2b00      	cmp	r3, #0
 8006520:	d09f      	beq.n	8006462 <_strtod_l+0x72>
 8006522:	2301      	movs	r3, #1
 8006524:	9309      	str	r3, [sp, #36]	@ 0x24
 8006526:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006528:	220a      	movs	r2, #10
 800652a:	930c      	str	r3, [sp, #48]	@ 0x30
 800652c:	2300      	movs	r3, #0
 800652e:	461f      	mov	r7, r3
 8006530:	9308      	str	r3, [sp, #32]
 8006532:	930a      	str	r3, [sp, #40]	@ 0x28
 8006534:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006536:	7805      	ldrb	r5, [r0, #0]
 8006538:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800653c:	b2d9      	uxtb	r1, r3
 800653e:	2909      	cmp	r1, #9
 8006540:	d928      	bls.n	8006594 <_strtod_l+0x1a4>
 8006542:	2201      	movs	r2, #1
 8006544:	494e      	ldr	r1, [pc, #312]	@ (8006680 <_strtod_l+0x290>)
 8006546:	f000 ffc7 	bl	80074d8 <strncmp>
 800654a:	2800      	cmp	r0, #0
 800654c:	d032      	beq.n	80065b4 <_strtod_l+0x1c4>
 800654e:	2000      	movs	r0, #0
 8006550:	462a      	mov	r2, r5
 8006552:	4681      	mov	r9, r0
 8006554:	463d      	mov	r5, r7
 8006556:	4603      	mov	r3, r0
 8006558:	2a65      	cmp	r2, #101	@ 0x65
 800655a:	d001      	beq.n	8006560 <_strtod_l+0x170>
 800655c:	2a45      	cmp	r2, #69	@ 0x45
 800655e:	d114      	bne.n	800658a <_strtod_l+0x19a>
 8006560:	b91d      	cbnz	r5, 800656a <_strtod_l+0x17a>
 8006562:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006564:	4302      	orrs	r2, r0
 8006566:	d095      	beq.n	8006494 <_strtod_l+0xa4>
 8006568:	2500      	movs	r5, #0
 800656a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800656c:	1c62      	adds	r2, r4, #1
 800656e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006570:	7862      	ldrb	r2, [r4, #1]
 8006572:	2a2b      	cmp	r2, #43	@ 0x2b
 8006574:	d077      	beq.n	8006666 <_strtod_l+0x276>
 8006576:	2a2d      	cmp	r2, #45	@ 0x2d
 8006578:	d07b      	beq.n	8006672 <_strtod_l+0x282>
 800657a:	f04f 0c00 	mov.w	ip, #0
 800657e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006582:	2909      	cmp	r1, #9
 8006584:	f240 8082 	bls.w	800668c <_strtod_l+0x29c>
 8006588:	9419      	str	r4, [sp, #100]	@ 0x64
 800658a:	f04f 0800 	mov.w	r8, #0
 800658e:	e0a2      	b.n	80066d6 <_strtod_l+0x2e6>
 8006590:	2300      	movs	r3, #0
 8006592:	e7c7      	b.n	8006524 <_strtod_l+0x134>
 8006594:	2f08      	cmp	r7, #8
 8006596:	bfd5      	itete	le
 8006598:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800659a:	9908      	ldrgt	r1, [sp, #32]
 800659c:	fb02 3301 	mlale	r3, r2, r1, r3
 80065a0:	fb02 3301 	mlagt	r3, r2, r1, r3
 80065a4:	f100 0001 	add.w	r0, r0, #1
 80065a8:	bfd4      	ite	le
 80065aa:	930a      	strle	r3, [sp, #40]	@ 0x28
 80065ac:	9308      	strgt	r3, [sp, #32]
 80065ae:	3701      	adds	r7, #1
 80065b0:	9019      	str	r0, [sp, #100]	@ 0x64
 80065b2:	e7bf      	b.n	8006534 <_strtod_l+0x144>
 80065b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80065ba:	785a      	ldrb	r2, [r3, #1]
 80065bc:	b37f      	cbz	r7, 800661e <_strtod_l+0x22e>
 80065be:	4681      	mov	r9, r0
 80065c0:	463d      	mov	r5, r7
 80065c2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80065c6:	2b09      	cmp	r3, #9
 80065c8:	d912      	bls.n	80065f0 <_strtod_l+0x200>
 80065ca:	2301      	movs	r3, #1
 80065cc:	e7c4      	b.n	8006558 <_strtod_l+0x168>
 80065ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065d0:	3001      	adds	r0, #1
 80065d2:	1c5a      	adds	r2, r3, #1
 80065d4:	9219      	str	r2, [sp, #100]	@ 0x64
 80065d6:	785a      	ldrb	r2, [r3, #1]
 80065d8:	2a30      	cmp	r2, #48	@ 0x30
 80065da:	d0f8      	beq.n	80065ce <_strtod_l+0x1de>
 80065dc:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	f200 84cb 	bhi.w	8006f7c <_strtod_l+0xb8c>
 80065e6:	4681      	mov	r9, r0
 80065e8:	2000      	movs	r0, #0
 80065ea:	4605      	mov	r5, r0
 80065ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80065f0:	3a30      	subs	r2, #48	@ 0x30
 80065f2:	f100 0301 	add.w	r3, r0, #1
 80065f6:	d02a      	beq.n	800664e <_strtod_l+0x25e>
 80065f8:	4499      	add	r9, r3
 80065fa:	210a      	movs	r1, #10
 80065fc:	462b      	mov	r3, r5
 80065fe:	eb00 0c05 	add.w	ip, r0, r5
 8006602:	4563      	cmp	r3, ip
 8006604:	d10d      	bne.n	8006622 <_strtod_l+0x232>
 8006606:	1c69      	adds	r1, r5, #1
 8006608:	4401      	add	r1, r0
 800660a:	4428      	add	r0, r5
 800660c:	2808      	cmp	r0, #8
 800660e:	dc16      	bgt.n	800663e <_strtod_l+0x24e>
 8006610:	230a      	movs	r3, #10
 8006612:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006614:	fb03 2300 	mla	r3, r3, r0, r2
 8006618:	930a      	str	r3, [sp, #40]	@ 0x28
 800661a:	2300      	movs	r3, #0
 800661c:	e018      	b.n	8006650 <_strtod_l+0x260>
 800661e:	4638      	mov	r0, r7
 8006620:	e7da      	b.n	80065d8 <_strtod_l+0x1e8>
 8006622:	2b08      	cmp	r3, #8
 8006624:	f103 0301 	add.w	r3, r3, #1
 8006628:	dc03      	bgt.n	8006632 <_strtod_l+0x242>
 800662a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800662c:	434e      	muls	r6, r1
 800662e:	960a      	str	r6, [sp, #40]	@ 0x28
 8006630:	e7e7      	b.n	8006602 <_strtod_l+0x212>
 8006632:	2b10      	cmp	r3, #16
 8006634:	bfde      	ittt	le
 8006636:	9e08      	ldrle	r6, [sp, #32]
 8006638:	434e      	mulle	r6, r1
 800663a:	9608      	strle	r6, [sp, #32]
 800663c:	e7e1      	b.n	8006602 <_strtod_l+0x212>
 800663e:	280f      	cmp	r0, #15
 8006640:	dceb      	bgt.n	800661a <_strtod_l+0x22a>
 8006642:	230a      	movs	r3, #10
 8006644:	9808      	ldr	r0, [sp, #32]
 8006646:	fb03 2300 	mla	r3, r3, r0, r2
 800664a:	9308      	str	r3, [sp, #32]
 800664c:	e7e5      	b.n	800661a <_strtod_l+0x22a>
 800664e:	4629      	mov	r1, r5
 8006650:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006652:	460d      	mov	r5, r1
 8006654:	1c50      	adds	r0, r2, #1
 8006656:	9019      	str	r0, [sp, #100]	@ 0x64
 8006658:	7852      	ldrb	r2, [r2, #1]
 800665a:	4618      	mov	r0, r3
 800665c:	e7b1      	b.n	80065c2 <_strtod_l+0x1d2>
 800665e:	f04f 0900 	mov.w	r9, #0
 8006662:	2301      	movs	r3, #1
 8006664:	e77d      	b.n	8006562 <_strtod_l+0x172>
 8006666:	f04f 0c00 	mov.w	ip, #0
 800666a:	1ca2      	adds	r2, r4, #2
 800666c:	9219      	str	r2, [sp, #100]	@ 0x64
 800666e:	78a2      	ldrb	r2, [r4, #2]
 8006670:	e785      	b.n	800657e <_strtod_l+0x18e>
 8006672:	f04f 0c01 	mov.w	ip, #1
 8006676:	e7f8      	b.n	800666a <_strtod_l+0x27a>
 8006678:	08008720 	.word	0x08008720
 800667c:	7ff00000 	.word	0x7ff00000
 8006680:	08008708 	.word	0x08008708
 8006684:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006686:	1c51      	adds	r1, r2, #1
 8006688:	9119      	str	r1, [sp, #100]	@ 0x64
 800668a:	7852      	ldrb	r2, [r2, #1]
 800668c:	2a30      	cmp	r2, #48	@ 0x30
 800668e:	d0f9      	beq.n	8006684 <_strtod_l+0x294>
 8006690:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006694:	2908      	cmp	r1, #8
 8006696:	f63f af78 	bhi.w	800658a <_strtod_l+0x19a>
 800669a:	f04f 080a 	mov.w	r8, #10
 800669e:	3a30      	subs	r2, #48	@ 0x30
 80066a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80066a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80066a4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80066a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80066a8:	1c56      	adds	r6, r2, #1
 80066aa:	9619      	str	r6, [sp, #100]	@ 0x64
 80066ac:	7852      	ldrb	r2, [r2, #1]
 80066ae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80066b2:	f1be 0f09 	cmp.w	lr, #9
 80066b6:	d939      	bls.n	800672c <_strtod_l+0x33c>
 80066b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80066ba:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80066be:	1a76      	subs	r6, r6, r1
 80066c0:	2e08      	cmp	r6, #8
 80066c2:	dc03      	bgt.n	80066cc <_strtod_l+0x2dc>
 80066c4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80066c6:	4588      	cmp	r8, r1
 80066c8:	bfa8      	it	ge
 80066ca:	4688      	movge	r8, r1
 80066cc:	f1bc 0f00 	cmp.w	ip, #0
 80066d0:	d001      	beq.n	80066d6 <_strtod_l+0x2e6>
 80066d2:	f1c8 0800 	rsb	r8, r8, #0
 80066d6:	2d00      	cmp	r5, #0
 80066d8:	d14e      	bne.n	8006778 <_strtod_l+0x388>
 80066da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066dc:	4308      	orrs	r0, r1
 80066de:	f47f aec0 	bne.w	8006462 <_strtod_l+0x72>
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f47f aed6 	bne.w	8006494 <_strtod_l+0xa4>
 80066e8:	2a69      	cmp	r2, #105	@ 0x69
 80066ea:	d028      	beq.n	800673e <_strtod_l+0x34e>
 80066ec:	dc25      	bgt.n	800673a <_strtod_l+0x34a>
 80066ee:	2a49      	cmp	r2, #73	@ 0x49
 80066f0:	d025      	beq.n	800673e <_strtod_l+0x34e>
 80066f2:	2a4e      	cmp	r2, #78	@ 0x4e
 80066f4:	f47f aece 	bne.w	8006494 <_strtod_l+0xa4>
 80066f8:	499a      	ldr	r1, [pc, #616]	@ (8006964 <_strtod_l+0x574>)
 80066fa:	a819      	add	r0, sp, #100	@ 0x64
 80066fc:	f001 f9de 	bl	8007abc <__match>
 8006700:	2800      	cmp	r0, #0
 8006702:	f43f aec7 	beq.w	8006494 <_strtod_l+0xa4>
 8006706:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006708:	781b      	ldrb	r3, [r3, #0]
 800670a:	2b28      	cmp	r3, #40	@ 0x28
 800670c:	d12e      	bne.n	800676c <_strtod_l+0x37c>
 800670e:	4996      	ldr	r1, [pc, #600]	@ (8006968 <_strtod_l+0x578>)
 8006710:	aa1c      	add	r2, sp, #112	@ 0x70
 8006712:	a819      	add	r0, sp, #100	@ 0x64
 8006714:	f001 f9e6 	bl	8007ae4 <__hexnan>
 8006718:	2805      	cmp	r0, #5
 800671a:	d127      	bne.n	800676c <_strtod_l+0x37c>
 800671c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800671e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006722:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006726:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800672a:	e69a      	b.n	8006462 <_strtod_l+0x72>
 800672c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800672e:	fb08 2101 	mla	r1, r8, r1, r2
 8006732:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006736:	920e      	str	r2, [sp, #56]	@ 0x38
 8006738:	e7b5      	b.n	80066a6 <_strtod_l+0x2b6>
 800673a:	2a6e      	cmp	r2, #110	@ 0x6e
 800673c:	e7da      	b.n	80066f4 <_strtod_l+0x304>
 800673e:	498b      	ldr	r1, [pc, #556]	@ (800696c <_strtod_l+0x57c>)
 8006740:	a819      	add	r0, sp, #100	@ 0x64
 8006742:	f001 f9bb 	bl	8007abc <__match>
 8006746:	2800      	cmp	r0, #0
 8006748:	f43f aea4 	beq.w	8006494 <_strtod_l+0xa4>
 800674c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800674e:	4988      	ldr	r1, [pc, #544]	@ (8006970 <_strtod_l+0x580>)
 8006750:	3b01      	subs	r3, #1
 8006752:	a819      	add	r0, sp, #100	@ 0x64
 8006754:	9319      	str	r3, [sp, #100]	@ 0x64
 8006756:	f001 f9b1 	bl	8007abc <__match>
 800675a:	b910      	cbnz	r0, 8006762 <_strtod_l+0x372>
 800675c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800675e:	3301      	adds	r3, #1
 8006760:	9319      	str	r3, [sp, #100]	@ 0x64
 8006762:	f04f 0a00 	mov.w	sl, #0
 8006766:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8006974 <_strtod_l+0x584>
 800676a:	e67a      	b.n	8006462 <_strtod_l+0x72>
 800676c:	4882      	ldr	r0, [pc, #520]	@ (8006978 <_strtod_l+0x588>)
 800676e:	f000 fee3 	bl	8007538 <nan>
 8006772:	4682      	mov	sl, r0
 8006774:	468b      	mov	fp, r1
 8006776:	e674      	b.n	8006462 <_strtod_l+0x72>
 8006778:	eba8 0309 	sub.w	r3, r8, r9
 800677c:	2f00      	cmp	r7, #0
 800677e:	bf08      	it	eq
 8006780:	462f      	moveq	r7, r5
 8006782:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006784:	2d10      	cmp	r5, #16
 8006786:	462c      	mov	r4, r5
 8006788:	9309      	str	r3, [sp, #36]	@ 0x24
 800678a:	bfa8      	it	ge
 800678c:	2410      	movge	r4, #16
 800678e:	f7f9 fe29 	bl	80003e4 <__aeabi_ui2d>
 8006792:	2d09      	cmp	r5, #9
 8006794:	4682      	mov	sl, r0
 8006796:	468b      	mov	fp, r1
 8006798:	dc11      	bgt.n	80067be <_strtod_l+0x3ce>
 800679a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800679c:	2b00      	cmp	r3, #0
 800679e:	f43f ae60 	beq.w	8006462 <_strtod_l+0x72>
 80067a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067a4:	dd76      	ble.n	8006894 <_strtod_l+0x4a4>
 80067a6:	2b16      	cmp	r3, #22
 80067a8:	dc5d      	bgt.n	8006866 <_strtod_l+0x476>
 80067aa:	4974      	ldr	r1, [pc, #464]	@ (800697c <_strtod_l+0x58c>)
 80067ac:	4652      	mov	r2, sl
 80067ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80067b2:	465b      	mov	r3, fp
 80067b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067b8:	f7f9 fe8e 	bl	80004d8 <__aeabi_dmul>
 80067bc:	e7d9      	b.n	8006772 <_strtod_l+0x382>
 80067be:	4b6f      	ldr	r3, [pc, #444]	@ (800697c <_strtod_l+0x58c>)
 80067c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80067c8:	f7f9 fe86 	bl	80004d8 <__aeabi_dmul>
 80067cc:	4682      	mov	sl, r0
 80067ce:	9808      	ldr	r0, [sp, #32]
 80067d0:	468b      	mov	fp, r1
 80067d2:	f7f9 fe07 	bl	80003e4 <__aeabi_ui2d>
 80067d6:	4602      	mov	r2, r0
 80067d8:	460b      	mov	r3, r1
 80067da:	4650      	mov	r0, sl
 80067dc:	4659      	mov	r1, fp
 80067de:	f7f9 fcc5 	bl	800016c <__adddf3>
 80067e2:	2d0f      	cmp	r5, #15
 80067e4:	4682      	mov	sl, r0
 80067e6:	468b      	mov	fp, r1
 80067e8:	ddd7      	ble.n	800679a <_strtod_l+0x3aa>
 80067ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ec:	1b2c      	subs	r4, r5, r4
 80067ee:	441c      	add	r4, r3
 80067f0:	2c00      	cmp	r4, #0
 80067f2:	f340 8096 	ble.w	8006922 <_strtod_l+0x532>
 80067f6:	f014 030f 	ands.w	r3, r4, #15
 80067fa:	d00a      	beq.n	8006812 <_strtod_l+0x422>
 80067fc:	495f      	ldr	r1, [pc, #380]	@ (800697c <_strtod_l+0x58c>)
 80067fe:	4652      	mov	r2, sl
 8006800:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006804:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006808:	465b      	mov	r3, fp
 800680a:	f7f9 fe65 	bl	80004d8 <__aeabi_dmul>
 800680e:	4682      	mov	sl, r0
 8006810:	468b      	mov	fp, r1
 8006812:	f034 040f 	bics.w	r4, r4, #15
 8006816:	d073      	beq.n	8006900 <_strtod_l+0x510>
 8006818:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800681c:	dd48      	ble.n	80068b0 <_strtod_l+0x4c0>
 800681e:	2400      	movs	r4, #0
 8006820:	46a0      	mov	r8, r4
 8006822:	46a1      	mov	r9, r4
 8006824:	940a      	str	r4, [sp, #40]	@ 0x28
 8006826:	2322      	movs	r3, #34	@ 0x22
 8006828:	f04f 0a00 	mov.w	sl, #0
 800682c:	9a05      	ldr	r2, [sp, #20]
 800682e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8006974 <_strtod_l+0x584>
 8006832:	6013      	str	r3, [r2, #0]
 8006834:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006836:	2b00      	cmp	r3, #0
 8006838:	f43f ae13 	beq.w	8006462 <_strtod_l+0x72>
 800683c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800683e:	9805      	ldr	r0, [sp, #20]
 8006840:	f7ff f94c 	bl	8005adc <_Bfree>
 8006844:	4649      	mov	r1, r9
 8006846:	9805      	ldr	r0, [sp, #20]
 8006848:	f7ff f948 	bl	8005adc <_Bfree>
 800684c:	4641      	mov	r1, r8
 800684e:	9805      	ldr	r0, [sp, #20]
 8006850:	f7ff f944 	bl	8005adc <_Bfree>
 8006854:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006856:	9805      	ldr	r0, [sp, #20]
 8006858:	f7ff f940 	bl	8005adc <_Bfree>
 800685c:	4621      	mov	r1, r4
 800685e:	9805      	ldr	r0, [sp, #20]
 8006860:	f7ff f93c 	bl	8005adc <_Bfree>
 8006864:	e5fd      	b.n	8006462 <_strtod_l+0x72>
 8006866:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006868:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800686c:	4293      	cmp	r3, r2
 800686e:	dbbc      	blt.n	80067ea <_strtod_l+0x3fa>
 8006870:	4c42      	ldr	r4, [pc, #264]	@ (800697c <_strtod_l+0x58c>)
 8006872:	f1c5 050f 	rsb	r5, r5, #15
 8006876:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800687a:	4652      	mov	r2, sl
 800687c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006880:	465b      	mov	r3, fp
 8006882:	f7f9 fe29 	bl	80004d8 <__aeabi_dmul>
 8006886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006888:	1b5d      	subs	r5, r3, r5
 800688a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800688e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006892:	e791      	b.n	80067b8 <_strtod_l+0x3c8>
 8006894:	3316      	adds	r3, #22
 8006896:	dba8      	blt.n	80067ea <_strtod_l+0x3fa>
 8006898:	4b38      	ldr	r3, [pc, #224]	@ (800697c <_strtod_l+0x58c>)
 800689a:	eba9 0808 	sub.w	r8, r9, r8
 800689e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80068a2:	4650      	mov	r0, sl
 80068a4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80068a8:	4659      	mov	r1, fp
 80068aa:	f7f9 ff3f 	bl	800072c <__aeabi_ddiv>
 80068ae:	e760      	b.n	8006772 <_strtod_l+0x382>
 80068b0:	4b33      	ldr	r3, [pc, #204]	@ (8006980 <_strtod_l+0x590>)
 80068b2:	4650      	mov	r0, sl
 80068b4:	9308      	str	r3, [sp, #32]
 80068b6:	2300      	movs	r3, #0
 80068b8:	4659      	mov	r1, fp
 80068ba:	461e      	mov	r6, r3
 80068bc:	1124      	asrs	r4, r4, #4
 80068be:	2c01      	cmp	r4, #1
 80068c0:	dc21      	bgt.n	8006906 <_strtod_l+0x516>
 80068c2:	b10b      	cbz	r3, 80068c8 <_strtod_l+0x4d8>
 80068c4:	4682      	mov	sl, r0
 80068c6:	468b      	mov	fp, r1
 80068c8:	492d      	ldr	r1, [pc, #180]	@ (8006980 <_strtod_l+0x590>)
 80068ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80068ce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80068d2:	4652      	mov	r2, sl
 80068d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068d8:	465b      	mov	r3, fp
 80068da:	f7f9 fdfd 	bl	80004d8 <__aeabi_dmul>
 80068de:	4b25      	ldr	r3, [pc, #148]	@ (8006974 <_strtod_l+0x584>)
 80068e0:	460a      	mov	r2, r1
 80068e2:	400b      	ands	r3, r1
 80068e4:	4927      	ldr	r1, [pc, #156]	@ (8006984 <_strtod_l+0x594>)
 80068e6:	4682      	mov	sl, r0
 80068e8:	428b      	cmp	r3, r1
 80068ea:	d898      	bhi.n	800681e <_strtod_l+0x42e>
 80068ec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80068f0:	428b      	cmp	r3, r1
 80068f2:	bf86      	itte	hi
 80068f4:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80068f8:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006988 <_strtod_l+0x598>
 80068fc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006900:	2300      	movs	r3, #0
 8006902:	9308      	str	r3, [sp, #32]
 8006904:	e07a      	b.n	80069fc <_strtod_l+0x60c>
 8006906:	07e2      	lsls	r2, r4, #31
 8006908:	d505      	bpl.n	8006916 <_strtod_l+0x526>
 800690a:	9b08      	ldr	r3, [sp, #32]
 800690c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006910:	f7f9 fde2 	bl	80004d8 <__aeabi_dmul>
 8006914:	2301      	movs	r3, #1
 8006916:	9a08      	ldr	r2, [sp, #32]
 8006918:	3601      	adds	r6, #1
 800691a:	3208      	adds	r2, #8
 800691c:	1064      	asrs	r4, r4, #1
 800691e:	9208      	str	r2, [sp, #32]
 8006920:	e7cd      	b.n	80068be <_strtod_l+0x4ce>
 8006922:	d0ed      	beq.n	8006900 <_strtod_l+0x510>
 8006924:	4264      	negs	r4, r4
 8006926:	f014 020f 	ands.w	r2, r4, #15
 800692a:	d00a      	beq.n	8006942 <_strtod_l+0x552>
 800692c:	4b13      	ldr	r3, [pc, #76]	@ (800697c <_strtod_l+0x58c>)
 800692e:	4650      	mov	r0, sl
 8006930:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006934:	4659      	mov	r1, fp
 8006936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693a:	f7f9 fef7 	bl	800072c <__aeabi_ddiv>
 800693e:	4682      	mov	sl, r0
 8006940:	468b      	mov	fp, r1
 8006942:	1124      	asrs	r4, r4, #4
 8006944:	d0dc      	beq.n	8006900 <_strtod_l+0x510>
 8006946:	2c1f      	cmp	r4, #31
 8006948:	dd20      	ble.n	800698c <_strtod_l+0x59c>
 800694a:	2400      	movs	r4, #0
 800694c:	46a0      	mov	r8, r4
 800694e:	46a1      	mov	r9, r4
 8006950:	940a      	str	r4, [sp, #40]	@ 0x28
 8006952:	2322      	movs	r3, #34	@ 0x22
 8006954:	9a05      	ldr	r2, [sp, #20]
 8006956:	f04f 0a00 	mov.w	sl, #0
 800695a:	f04f 0b00 	mov.w	fp, #0
 800695e:	6013      	str	r3, [r2, #0]
 8006960:	e768      	b.n	8006834 <_strtod_l+0x444>
 8006962:	bf00      	nop
 8006964:	080084f5 	.word	0x080084f5
 8006968:	0800870c 	.word	0x0800870c
 800696c:	080084ed 	.word	0x080084ed
 8006970:	08008524 	.word	0x08008524
 8006974:	7ff00000 	.word	0x7ff00000
 8006978:	080088b5 	.word	0x080088b5
 800697c:	08008640 	.word	0x08008640
 8006980:	08008618 	.word	0x08008618
 8006984:	7ca00000 	.word	0x7ca00000
 8006988:	7fefffff 	.word	0x7fefffff
 800698c:	f014 0310 	ands.w	r3, r4, #16
 8006990:	bf18      	it	ne
 8006992:	236a      	movne	r3, #106	@ 0x6a
 8006994:	4650      	mov	r0, sl
 8006996:	9308      	str	r3, [sp, #32]
 8006998:	4659      	mov	r1, fp
 800699a:	2300      	movs	r3, #0
 800699c:	4ea9      	ldr	r6, [pc, #676]	@ (8006c44 <_strtod_l+0x854>)
 800699e:	07e2      	lsls	r2, r4, #31
 80069a0:	d504      	bpl.n	80069ac <_strtod_l+0x5bc>
 80069a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80069a6:	f7f9 fd97 	bl	80004d8 <__aeabi_dmul>
 80069aa:	2301      	movs	r3, #1
 80069ac:	1064      	asrs	r4, r4, #1
 80069ae:	f106 0608 	add.w	r6, r6, #8
 80069b2:	d1f4      	bne.n	800699e <_strtod_l+0x5ae>
 80069b4:	b10b      	cbz	r3, 80069ba <_strtod_l+0x5ca>
 80069b6:	4682      	mov	sl, r0
 80069b8:	468b      	mov	fp, r1
 80069ba:	9b08      	ldr	r3, [sp, #32]
 80069bc:	b1b3      	cbz	r3, 80069ec <_strtod_l+0x5fc>
 80069be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80069c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	4659      	mov	r1, fp
 80069ca:	dd0f      	ble.n	80069ec <_strtod_l+0x5fc>
 80069cc:	2b1f      	cmp	r3, #31
 80069ce:	dd57      	ble.n	8006a80 <_strtod_l+0x690>
 80069d0:	2b34      	cmp	r3, #52	@ 0x34
 80069d2:	bfd8      	it	le
 80069d4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80069d8:	f04f 0a00 	mov.w	sl, #0
 80069dc:	bfcf      	iteee	gt
 80069de:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80069e2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80069e6:	4093      	lslle	r3, r2
 80069e8:	ea03 0b01 	andle.w	fp, r3, r1
 80069ec:	2200      	movs	r2, #0
 80069ee:	2300      	movs	r3, #0
 80069f0:	4650      	mov	r0, sl
 80069f2:	4659      	mov	r1, fp
 80069f4:	f7f9 ffd8 	bl	80009a8 <__aeabi_dcmpeq>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	d1a6      	bne.n	800694a <_strtod_l+0x55a>
 80069fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069fe:	463a      	mov	r2, r7
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006a04:	462b      	mov	r3, r5
 8006a06:	9805      	ldr	r0, [sp, #20]
 8006a08:	f7ff f8d0 	bl	8005bac <__s2b>
 8006a0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	f43f af05 	beq.w	800681e <_strtod_l+0x42e>
 8006a14:	2400      	movs	r4, #0
 8006a16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a18:	eba9 0308 	sub.w	r3, r9, r8
 8006a1c:	2a00      	cmp	r2, #0
 8006a1e:	bfa8      	it	ge
 8006a20:	2300      	movge	r3, #0
 8006a22:	46a0      	mov	r8, r4
 8006a24:	9312      	str	r3, [sp, #72]	@ 0x48
 8006a26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006a2a:	9316      	str	r3, [sp, #88]	@ 0x58
 8006a2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a2e:	9805      	ldr	r0, [sp, #20]
 8006a30:	6859      	ldr	r1, [r3, #4]
 8006a32:	f7ff f813 	bl	8005a5c <_Balloc>
 8006a36:	4681      	mov	r9, r0
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	f43f aef4 	beq.w	8006826 <_strtod_l+0x436>
 8006a3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a40:	300c      	adds	r0, #12
 8006a42:	691a      	ldr	r2, [r3, #16]
 8006a44:	f103 010c 	add.w	r1, r3, #12
 8006a48:	3202      	adds	r2, #2
 8006a4a:	0092      	lsls	r2, r2, #2
 8006a4c:	f000 fd66 	bl	800751c <memcpy>
 8006a50:	ab1c      	add	r3, sp, #112	@ 0x70
 8006a52:	9301      	str	r3, [sp, #4]
 8006a54:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	4652      	mov	r2, sl
 8006a5a:	465b      	mov	r3, fp
 8006a5c:	9805      	ldr	r0, [sp, #20]
 8006a5e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006a62:	f7ff fbd5 	bl	8006210 <__d2b>
 8006a66:	901a      	str	r0, [sp, #104]	@ 0x68
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	f43f aedc 	beq.w	8006826 <_strtod_l+0x436>
 8006a6e:	2101      	movs	r1, #1
 8006a70:	9805      	ldr	r0, [sp, #20]
 8006a72:	f7ff f931 	bl	8005cd8 <__i2b>
 8006a76:	4680      	mov	r8, r0
 8006a78:	b948      	cbnz	r0, 8006a8e <_strtod_l+0x69e>
 8006a7a:	f04f 0800 	mov.w	r8, #0
 8006a7e:	e6d2      	b.n	8006826 <_strtod_l+0x436>
 8006a80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a84:	fa02 f303 	lsl.w	r3, r2, r3
 8006a88:	ea03 0a0a 	and.w	sl, r3, sl
 8006a8c:	e7ae      	b.n	80069ec <_strtod_l+0x5fc>
 8006a8e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006a90:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006a92:	2d00      	cmp	r5, #0
 8006a94:	bfab      	itete	ge
 8006a96:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006a98:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006a9a:	18ef      	addge	r7, r5, r3
 8006a9c:	1b5e      	sublt	r6, r3, r5
 8006a9e:	9b08      	ldr	r3, [sp, #32]
 8006aa0:	bfa8      	it	ge
 8006aa2:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006aa4:	eba5 0503 	sub.w	r5, r5, r3
 8006aa8:	4415      	add	r5, r2
 8006aaa:	4b67      	ldr	r3, [pc, #412]	@ (8006c48 <_strtod_l+0x858>)
 8006aac:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8006ab0:	bfb8      	it	lt
 8006ab2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006ab4:	429d      	cmp	r5, r3
 8006ab6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006aba:	da50      	bge.n	8006b5e <_strtod_l+0x76e>
 8006abc:	1b5b      	subs	r3, r3, r5
 8006abe:	2b1f      	cmp	r3, #31
 8006ac0:	f04f 0101 	mov.w	r1, #1
 8006ac4:	eba2 0203 	sub.w	r2, r2, r3
 8006ac8:	dc3d      	bgt.n	8006b46 <_strtod_l+0x756>
 8006aca:	fa01 f303 	lsl.w	r3, r1, r3
 8006ace:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	9310      	str	r3, [sp, #64]	@ 0x40
 8006ad4:	18bd      	adds	r5, r7, r2
 8006ad6:	9b08      	ldr	r3, [sp, #32]
 8006ad8:	42af      	cmp	r7, r5
 8006ada:	4416      	add	r6, r2
 8006adc:	441e      	add	r6, r3
 8006ade:	463b      	mov	r3, r7
 8006ae0:	bfa8      	it	ge
 8006ae2:	462b      	movge	r3, r5
 8006ae4:	42b3      	cmp	r3, r6
 8006ae6:	bfa8      	it	ge
 8006ae8:	4633      	movge	r3, r6
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	bfc2      	ittt	gt
 8006aee:	1aed      	subgt	r5, r5, r3
 8006af0:	1af6      	subgt	r6, r6, r3
 8006af2:	1aff      	subgt	r7, r7, r3
 8006af4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	dd16      	ble.n	8006b28 <_strtod_l+0x738>
 8006afa:	4641      	mov	r1, r8
 8006afc:	461a      	mov	r2, r3
 8006afe:	9805      	ldr	r0, [sp, #20]
 8006b00:	f7ff f9a8 	bl	8005e54 <__pow5mult>
 8006b04:	4680      	mov	r8, r0
 8006b06:	2800      	cmp	r0, #0
 8006b08:	d0b7      	beq.n	8006a7a <_strtod_l+0x68a>
 8006b0a:	4601      	mov	r1, r0
 8006b0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006b0e:	9805      	ldr	r0, [sp, #20]
 8006b10:	f7ff f8f8 	bl	8005d04 <__multiply>
 8006b14:	900e      	str	r0, [sp, #56]	@ 0x38
 8006b16:	2800      	cmp	r0, #0
 8006b18:	f43f ae85 	beq.w	8006826 <_strtod_l+0x436>
 8006b1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006b1e:	9805      	ldr	r0, [sp, #20]
 8006b20:	f7fe ffdc 	bl	8005adc <_Bfree>
 8006b24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b26:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b28:	2d00      	cmp	r5, #0
 8006b2a:	dc1d      	bgt.n	8006b68 <_strtod_l+0x778>
 8006b2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	dd23      	ble.n	8006b7a <_strtod_l+0x78a>
 8006b32:	4649      	mov	r1, r9
 8006b34:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006b36:	9805      	ldr	r0, [sp, #20]
 8006b38:	f7ff f98c 	bl	8005e54 <__pow5mult>
 8006b3c:	4681      	mov	r9, r0
 8006b3e:	b9e0      	cbnz	r0, 8006b7a <_strtod_l+0x78a>
 8006b40:	f04f 0900 	mov.w	r9, #0
 8006b44:	e66f      	b.n	8006826 <_strtod_l+0x436>
 8006b46:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006b4a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006b4e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006b52:	35e2      	adds	r5, #226	@ 0xe2
 8006b54:	fa01 f305 	lsl.w	r3, r1, r5
 8006b58:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b5a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006b5c:	e7ba      	b.n	8006ad4 <_strtod_l+0x6e4>
 8006b5e:	2300      	movs	r3, #0
 8006b60:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b62:	2301      	movs	r3, #1
 8006b64:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b66:	e7b5      	b.n	8006ad4 <_strtod_l+0x6e4>
 8006b68:	462a      	mov	r2, r5
 8006b6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006b6c:	9805      	ldr	r0, [sp, #20]
 8006b6e:	f7ff f9cb 	bl	8005f08 <__lshift>
 8006b72:	901a      	str	r0, [sp, #104]	@ 0x68
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d1d9      	bne.n	8006b2c <_strtod_l+0x73c>
 8006b78:	e655      	b.n	8006826 <_strtod_l+0x436>
 8006b7a:	2e00      	cmp	r6, #0
 8006b7c:	dd07      	ble.n	8006b8e <_strtod_l+0x79e>
 8006b7e:	4649      	mov	r1, r9
 8006b80:	4632      	mov	r2, r6
 8006b82:	9805      	ldr	r0, [sp, #20]
 8006b84:	f7ff f9c0 	bl	8005f08 <__lshift>
 8006b88:	4681      	mov	r9, r0
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	d0d8      	beq.n	8006b40 <_strtod_l+0x750>
 8006b8e:	2f00      	cmp	r7, #0
 8006b90:	dd08      	ble.n	8006ba4 <_strtod_l+0x7b4>
 8006b92:	4641      	mov	r1, r8
 8006b94:	463a      	mov	r2, r7
 8006b96:	9805      	ldr	r0, [sp, #20]
 8006b98:	f7ff f9b6 	bl	8005f08 <__lshift>
 8006b9c:	4680      	mov	r8, r0
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	f43f ae41 	beq.w	8006826 <_strtod_l+0x436>
 8006ba4:	464a      	mov	r2, r9
 8006ba6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ba8:	9805      	ldr	r0, [sp, #20]
 8006baa:	f7ff fa35 	bl	8006018 <__mdiff>
 8006bae:	4604      	mov	r4, r0
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	f43f ae38 	beq.w	8006826 <_strtod_l+0x436>
 8006bb6:	68c3      	ldr	r3, [r0, #12]
 8006bb8:	4641      	mov	r1, r8
 8006bba:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60c3      	str	r3, [r0, #12]
 8006bc0:	f7ff fa0e 	bl	8005fe0 <__mcmp>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	da45      	bge.n	8006c54 <_strtod_l+0x864>
 8006bc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bca:	ea53 030a 	orrs.w	r3, r3, sl
 8006bce:	d16b      	bne.n	8006ca8 <_strtod_l+0x8b8>
 8006bd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d167      	bne.n	8006ca8 <_strtod_l+0x8b8>
 8006bd8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006bdc:	0d1b      	lsrs	r3, r3, #20
 8006bde:	051b      	lsls	r3, r3, #20
 8006be0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006be4:	d960      	bls.n	8006ca8 <_strtod_l+0x8b8>
 8006be6:	6963      	ldr	r3, [r4, #20]
 8006be8:	b913      	cbnz	r3, 8006bf0 <_strtod_l+0x800>
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	dd5b      	ble.n	8006ca8 <_strtod_l+0x8b8>
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	9805      	ldr	r0, [sp, #20]
 8006bf6:	f7ff f987 	bl	8005f08 <__lshift>
 8006bfa:	4641      	mov	r1, r8
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	f7ff f9ef 	bl	8005fe0 <__mcmp>
 8006c02:	2800      	cmp	r0, #0
 8006c04:	dd50      	ble.n	8006ca8 <_strtod_l+0x8b8>
 8006c06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c0a:	9a08      	ldr	r2, [sp, #32]
 8006c0c:	0d1b      	lsrs	r3, r3, #20
 8006c0e:	051b      	lsls	r3, r3, #20
 8006c10:	2a00      	cmp	r2, #0
 8006c12:	d06a      	beq.n	8006cea <_strtod_l+0x8fa>
 8006c14:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006c18:	d867      	bhi.n	8006cea <_strtod_l+0x8fa>
 8006c1a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006c1e:	f67f ae98 	bls.w	8006952 <_strtod_l+0x562>
 8006c22:	4650      	mov	r0, sl
 8006c24:	4659      	mov	r1, fp
 8006c26:	4b09      	ldr	r3, [pc, #36]	@ (8006c4c <_strtod_l+0x85c>)
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f7f9 fc55 	bl	80004d8 <__aeabi_dmul>
 8006c2e:	4b08      	ldr	r3, [pc, #32]	@ (8006c50 <_strtod_l+0x860>)
 8006c30:	4682      	mov	sl, r0
 8006c32:	400b      	ands	r3, r1
 8006c34:	468b      	mov	fp, r1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f47f ae00 	bne.w	800683c <_strtod_l+0x44c>
 8006c3c:	2322      	movs	r3, #34	@ 0x22
 8006c3e:	9a05      	ldr	r2, [sp, #20]
 8006c40:	6013      	str	r3, [r2, #0]
 8006c42:	e5fb      	b.n	800683c <_strtod_l+0x44c>
 8006c44:	08008738 	.word	0x08008738
 8006c48:	fffffc02 	.word	0xfffffc02
 8006c4c:	39500000 	.word	0x39500000
 8006c50:	7ff00000 	.word	0x7ff00000
 8006c54:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006c58:	d165      	bne.n	8006d26 <_strtod_l+0x936>
 8006c5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006c5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c60:	b35a      	cbz	r2, 8006cba <_strtod_l+0x8ca>
 8006c62:	4a99      	ldr	r2, [pc, #612]	@ (8006ec8 <_strtod_l+0xad8>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d12b      	bne.n	8006cc0 <_strtod_l+0x8d0>
 8006c68:	9b08      	ldr	r3, [sp, #32]
 8006c6a:	4651      	mov	r1, sl
 8006c6c:	b303      	cbz	r3, 8006cb0 <_strtod_l+0x8c0>
 8006c6e:	465a      	mov	r2, fp
 8006c70:	4b96      	ldr	r3, [pc, #600]	@ (8006ecc <_strtod_l+0xadc>)
 8006c72:	4013      	ands	r3, r2
 8006c74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006c78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c7c:	d81b      	bhi.n	8006cb6 <_strtod_l+0x8c6>
 8006c7e:	0d1b      	lsrs	r3, r3, #20
 8006c80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006c84:	fa02 f303 	lsl.w	r3, r2, r3
 8006c88:	4299      	cmp	r1, r3
 8006c8a:	d119      	bne.n	8006cc0 <_strtod_l+0x8d0>
 8006c8c:	4b90      	ldr	r3, [pc, #576]	@ (8006ed0 <_strtod_l+0xae0>)
 8006c8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d102      	bne.n	8006c9a <_strtod_l+0x8aa>
 8006c94:	3101      	adds	r1, #1
 8006c96:	f43f adc6 	beq.w	8006826 <_strtod_l+0x436>
 8006c9a:	f04f 0a00 	mov.w	sl, #0
 8006c9e:	4b8b      	ldr	r3, [pc, #556]	@ (8006ecc <_strtod_l+0xadc>)
 8006ca0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ca2:	401a      	ands	r2, r3
 8006ca4:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006ca8:	9b08      	ldr	r3, [sp, #32]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1b9      	bne.n	8006c22 <_strtod_l+0x832>
 8006cae:	e5c5      	b.n	800683c <_strtod_l+0x44c>
 8006cb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006cb4:	e7e8      	b.n	8006c88 <_strtod_l+0x898>
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	e7e6      	b.n	8006c88 <_strtod_l+0x898>
 8006cba:	ea53 030a 	orrs.w	r3, r3, sl
 8006cbe:	d0a2      	beq.n	8006c06 <_strtod_l+0x816>
 8006cc0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006cc2:	b1db      	cbz	r3, 8006cfc <_strtod_l+0x90c>
 8006cc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006cc6:	4213      	tst	r3, r2
 8006cc8:	d0ee      	beq.n	8006ca8 <_strtod_l+0x8b8>
 8006cca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ccc:	4650      	mov	r0, sl
 8006cce:	4659      	mov	r1, fp
 8006cd0:	9a08      	ldr	r2, [sp, #32]
 8006cd2:	b1bb      	cbz	r3, 8006d04 <_strtod_l+0x914>
 8006cd4:	f7ff fb68 	bl	80063a8 <sulp>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	460b      	mov	r3, r1
 8006cdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ce0:	f7f9 fa44 	bl	800016c <__adddf3>
 8006ce4:	4682      	mov	sl, r0
 8006ce6:	468b      	mov	fp, r1
 8006ce8:	e7de      	b.n	8006ca8 <_strtod_l+0x8b8>
 8006cea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006cee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006cf2:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006cf6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006cfa:	e7d5      	b.n	8006ca8 <_strtod_l+0x8b8>
 8006cfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006cfe:	ea13 0f0a 	tst.w	r3, sl
 8006d02:	e7e1      	b.n	8006cc8 <_strtod_l+0x8d8>
 8006d04:	f7ff fb50 	bl	80063a8 <sulp>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d10:	f7f9 fa2a 	bl	8000168 <__aeabi_dsub>
 8006d14:	2200      	movs	r2, #0
 8006d16:	2300      	movs	r3, #0
 8006d18:	4682      	mov	sl, r0
 8006d1a:	468b      	mov	fp, r1
 8006d1c:	f7f9 fe44 	bl	80009a8 <__aeabi_dcmpeq>
 8006d20:	2800      	cmp	r0, #0
 8006d22:	d0c1      	beq.n	8006ca8 <_strtod_l+0x8b8>
 8006d24:	e615      	b.n	8006952 <_strtod_l+0x562>
 8006d26:	4641      	mov	r1, r8
 8006d28:	4620      	mov	r0, r4
 8006d2a:	f7ff fac9 	bl	80062c0 <__ratio>
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006d34:	4606      	mov	r6, r0
 8006d36:	460f      	mov	r7, r1
 8006d38:	f7f9 fe4a 	bl	80009d0 <__aeabi_dcmple>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d06d      	beq.n	8006e1c <_strtod_l+0xa2c>
 8006d40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d178      	bne.n	8006e38 <_strtod_l+0xa48>
 8006d46:	f1ba 0f00 	cmp.w	sl, #0
 8006d4a:	d156      	bne.n	8006dfa <_strtod_l+0xa0a>
 8006d4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d158      	bne.n	8006e08 <_strtod_l+0xa18>
 8006d56:	2200      	movs	r2, #0
 8006d58:	4630      	mov	r0, r6
 8006d5a:	4639      	mov	r1, r7
 8006d5c:	4b5d      	ldr	r3, [pc, #372]	@ (8006ed4 <_strtod_l+0xae4>)
 8006d5e:	f7f9 fe2d 	bl	80009bc <__aeabi_dcmplt>
 8006d62:	2800      	cmp	r0, #0
 8006d64:	d157      	bne.n	8006e16 <_strtod_l+0xa26>
 8006d66:	4630      	mov	r0, r6
 8006d68:	4639      	mov	r1, r7
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	4b5a      	ldr	r3, [pc, #360]	@ (8006ed8 <_strtod_l+0xae8>)
 8006d6e:	f7f9 fbb3 	bl	80004d8 <__aeabi_dmul>
 8006d72:	4606      	mov	r6, r0
 8006d74:	460f      	mov	r7, r1
 8006d76:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006d7a:	9606      	str	r6, [sp, #24]
 8006d7c:	9307      	str	r3, [sp, #28]
 8006d7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d82:	4d52      	ldr	r5, [pc, #328]	@ (8006ecc <_strtod_l+0xadc>)
 8006d84:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006d88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d8a:	401d      	ands	r5, r3
 8006d8c:	4b53      	ldr	r3, [pc, #332]	@ (8006edc <_strtod_l+0xaec>)
 8006d8e:	429d      	cmp	r5, r3
 8006d90:	f040 80aa 	bne.w	8006ee8 <_strtod_l+0xaf8>
 8006d94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d96:	4650      	mov	r0, sl
 8006d98:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006d9c:	4659      	mov	r1, fp
 8006d9e:	f7ff f9cf 	bl	8006140 <__ulp>
 8006da2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006da6:	f7f9 fb97 	bl	80004d8 <__aeabi_dmul>
 8006daa:	4652      	mov	r2, sl
 8006dac:	465b      	mov	r3, fp
 8006dae:	f7f9 f9dd 	bl	800016c <__adddf3>
 8006db2:	460b      	mov	r3, r1
 8006db4:	4945      	ldr	r1, [pc, #276]	@ (8006ecc <_strtod_l+0xadc>)
 8006db6:	4a4a      	ldr	r2, [pc, #296]	@ (8006ee0 <_strtod_l+0xaf0>)
 8006db8:	4019      	ands	r1, r3
 8006dba:	4291      	cmp	r1, r2
 8006dbc:	4682      	mov	sl, r0
 8006dbe:	d942      	bls.n	8006e46 <_strtod_l+0xa56>
 8006dc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006dc2:	4b43      	ldr	r3, [pc, #268]	@ (8006ed0 <_strtod_l+0xae0>)
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d103      	bne.n	8006dd0 <_strtod_l+0x9e0>
 8006dc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006dca:	3301      	adds	r3, #1
 8006dcc:	f43f ad2b 	beq.w	8006826 <_strtod_l+0x436>
 8006dd0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006dd4:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8006ed0 <_strtod_l+0xae0>
 8006dd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006dda:	9805      	ldr	r0, [sp, #20]
 8006ddc:	f7fe fe7e 	bl	8005adc <_Bfree>
 8006de0:	4649      	mov	r1, r9
 8006de2:	9805      	ldr	r0, [sp, #20]
 8006de4:	f7fe fe7a 	bl	8005adc <_Bfree>
 8006de8:	4641      	mov	r1, r8
 8006dea:	9805      	ldr	r0, [sp, #20]
 8006dec:	f7fe fe76 	bl	8005adc <_Bfree>
 8006df0:	4621      	mov	r1, r4
 8006df2:	9805      	ldr	r0, [sp, #20]
 8006df4:	f7fe fe72 	bl	8005adc <_Bfree>
 8006df8:	e618      	b.n	8006a2c <_strtod_l+0x63c>
 8006dfa:	f1ba 0f01 	cmp.w	sl, #1
 8006dfe:	d103      	bne.n	8006e08 <_strtod_l+0xa18>
 8006e00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	f43f ada5 	beq.w	8006952 <_strtod_l+0x562>
 8006e08:	2200      	movs	r2, #0
 8006e0a:	4b36      	ldr	r3, [pc, #216]	@ (8006ee4 <_strtod_l+0xaf4>)
 8006e0c:	2600      	movs	r6, #0
 8006e0e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e12:	4f30      	ldr	r7, [pc, #192]	@ (8006ed4 <_strtod_l+0xae4>)
 8006e14:	e7b3      	b.n	8006d7e <_strtod_l+0x98e>
 8006e16:	2600      	movs	r6, #0
 8006e18:	4f2f      	ldr	r7, [pc, #188]	@ (8006ed8 <_strtod_l+0xae8>)
 8006e1a:	e7ac      	b.n	8006d76 <_strtod_l+0x986>
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	4639      	mov	r1, r7
 8006e20:	4b2d      	ldr	r3, [pc, #180]	@ (8006ed8 <_strtod_l+0xae8>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	f7f9 fb58 	bl	80004d8 <__aeabi_dmul>
 8006e28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	460f      	mov	r7, r1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d0a1      	beq.n	8006d76 <_strtod_l+0x986>
 8006e32:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006e36:	e7a2      	b.n	8006d7e <_strtod_l+0x98e>
 8006e38:	2200      	movs	r2, #0
 8006e3a:	4b26      	ldr	r3, [pc, #152]	@ (8006ed4 <_strtod_l+0xae4>)
 8006e3c:	4616      	mov	r6, r2
 8006e3e:	461f      	mov	r7, r3
 8006e40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e44:	e79b      	b.n	8006d7e <_strtod_l+0x98e>
 8006e46:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006e4a:	9b08      	ldr	r3, [sp, #32]
 8006e4c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1c1      	bne.n	8006dd8 <_strtod_l+0x9e8>
 8006e54:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006e58:	0d1b      	lsrs	r3, r3, #20
 8006e5a:	051b      	lsls	r3, r3, #20
 8006e5c:	429d      	cmp	r5, r3
 8006e5e:	d1bb      	bne.n	8006dd8 <_strtod_l+0x9e8>
 8006e60:	4630      	mov	r0, r6
 8006e62:	4639      	mov	r1, r7
 8006e64:	f7f9 fe80 	bl	8000b68 <__aeabi_d2lz>
 8006e68:	f7f9 fb08 	bl	800047c <__aeabi_l2d>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	460b      	mov	r3, r1
 8006e70:	4630      	mov	r0, r6
 8006e72:	4639      	mov	r1, r7
 8006e74:	f7f9 f978 	bl	8000168 <__aeabi_dsub>
 8006e78:	460b      	mov	r3, r1
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006e80:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006e84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e86:	ea46 060a 	orr.w	r6, r6, sl
 8006e8a:	431e      	orrs	r6, r3
 8006e8c:	d069      	beq.n	8006f62 <_strtod_l+0xb72>
 8006e8e:	a30a      	add	r3, pc, #40	@ (adr r3, 8006eb8 <_strtod_l+0xac8>)
 8006e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e94:	f7f9 fd92 	bl	80009bc <__aeabi_dcmplt>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	f47f accf 	bne.w	800683c <_strtod_l+0x44c>
 8006e9e:	a308      	add	r3, pc, #32	@ (adr r3, 8006ec0 <_strtod_l+0xad0>)
 8006ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ea8:	f7f9 fda6 	bl	80009f8 <__aeabi_dcmpgt>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d093      	beq.n	8006dd8 <_strtod_l+0x9e8>
 8006eb0:	e4c4      	b.n	800683c <_strtod_l+0x44c>
 8006eb2:	bf00      	nop
 8006eb4:	f3af 8000 	nop.w
 8006eb8:	94a03595 	.word	0x94a03595
 8006ebc:	3fdfffff 	.word	0x3fdfffff
 8006ec0:	35afe535 	.word	0x35afe535
 8006ec4:	3fe00000 	.word	0x3fe00000
 8006ec8:	000fffff 	.word	0x000fffff
 8006ecc:	7ff00000 	.word	0x7ff00000
 8006ed0:	7fefffff 	.word	0x7fefffff
 8006ed4:	3ff00000 	.word	0x3ff00000
 8006ed8:	3fe00000 	.word	0x3fe00000
 8006edc:	7fe00000 	.word	0x7fe00000
 8006ee0:	7c9fffff 	.word	0x7c9fffff
 8006ee4:	bff00000 	.word	0xbff00000
 8006ee8:	9b08      	ldr	r3, [sp, #32]
 8006eea:	b323      	cbz	r3, 8006f36 <_strtod_l+0xb46>
 8006eec:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006ef0:	d821      	bhi.n	8006f36 <_strtod_l+0xb46>
 8006ef2:	a327      	add	r3, pc, #156	@ (adr r3, 8006f90 <_strtod_l+0xba0>)
 8006ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef8:	4630      	mov	r0, r6
 8006efa:	4639      	mov	r1, r7
 8006efc:	f7f9 fd68 	bl	80009d0 <__aeabi_dcmple>
 8006f00:	b1a0      	cbz	r0, 8006f2c <_strtod_l+0xb3c>
 8006f02:	4639      	mov	r1, r7
 8006f04:	4630      	mov	r0, r6
 8006f06:	f7f9 fdbf 	bl	8000a88 <__aeabi_d2uiz>
 8006f0a:	2801      	cmp	r0, #1
 8006f0c:	bf38      	it	cc
 8006f0e:	2001      	movcc	r0, #1
 8006f10:	f7f9 fa68 	bl	80003e4 <__aeabi_ui2d>
 8006f14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f16:	4606      	mov	r6, r0
 8006f18:	460f      	mov	r7, r1
 8006f1a:	b9fb      	cbnz	r3, 8006f5c <_strtod_l+0xb6c>
 8006f1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006f20:	9014      	str	r0, [sp, #80]	@ 0x50
 8006f22:	9315      	str	r3, [sp, #84]	@ 0x54
 8006f24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006f28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006f2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006f2e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006f32:	1b5b      	subs	r3, r3, r5
 8006f34:	9311      	str	r3, [sp, #68]	@ 0x44
 8006f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f3a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006f3e:	f7ff f8ff 	bl	8006140 <__ulp>
 8006f42:	4602      	mov	r2, r0
 8006f44:	460b      	mov	r3, r1
 8006f46:	4650      	mov	r0, sl
 8006f48:	4659      	mov	r1, fp
 8006f4a:	f7f9 fac5 	bl	80004d8 <__aeabi_dmul>
 8006f4e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006f52:	f7f9 f90b 	bl	800016c <__adddf3>
 8006f56:	4682      	mov	sl, r0
 8006f58:	468b      	mov	fp, r1
 8006f5a:	e776      	b.n	8006e4a <_strtod_l+0xa5a>
 8006f5c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006f60:	e7e0      	b.n	8006f24 <_strtod_l+0xb34>
 8006f62:	a30d      	add	r3, pc, #52	@ (adr r3, 8006f98 <_strtod_l+0xba8>)
 8006f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f68:	f7f9 fd28 	bl	80009bc <__aeabi_dcmplt>
 8006f6c:	e79e      	b.n	8006eac <_strtod_l+0xabc>
 8006f6e:	2300      	movs	r3, #0
 8006f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f74:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006f76:	6013      	str	r3, [r2, #0]
 8006f78:	f7ff ba77 	b.w	800646a <_strtod_l+0x7a>
 8006f7c:	2a65      	cmp	r2, #101	@ 0x65
 8006f7e:	f43f ab6e 	beq.w	800665e <_strtod_l+0x26e>
 8006f82:	2a45      	cmp	r2, #69	@ 0x45
 8006f84:	f43f ab6b 	beq.w	800665e <_strtod_l+0x26e>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	f7ff bba6 	b.w	80066da <_strtod_l+0x2ea>
 8006f8e:	bf00      	nop
 8006f90:	ffc00000 	.word	0xffc00000
 8006f94:	41dfffff 	.word	0x41dfffff
 8006f98:	94a03595 	.word	0x94a03595
 8006f9c:	3fcfffff 	.word	0x3fcfffff

08006fa0 <_strtod_r>:
 8006fa0:	4b01      	ldr	r3, [pc, #4]	@ (8006fa8 <_strtod_r+0x8>)
 8006fa2:	f7ff ba25 	b.w	80063f0 <_strtod_l>
 8006fa6:	bf00      	nop
 8006fa8:	2000007c 	.word	0x2000007c

08006fac <_strtol_l.constprop.0>:
 8006fac:	2b24      	cmp	r3, #36	@ 0x24
 8006fae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fb2:	4686      	mov	lr, r0
 8006fb4:	4690      	mov	r8, r2
 8006fb6:	d801      	bhi.n	8006fbc <_strtol_l.constprop.0+0x10>
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d106      	bne.n	8006fca <_strtol_l.constprop.0+0x1e>
 8006fbc:	f7fd fdc0 	bl	8004b40 <__errno>
 8006fc0:	2316      	movs	r3, #22
 8006fc2:	6003      	str	r3, [r0, #0]
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fca:	460d      	mov	r5, r1
 8006fcc:	4833      	ldr	r0, [pc, #204]	@ (800709c <_strtol_l.constprop.0+0xf0>)
 8006fce:	462a      	mov	r2, r5
 8006fd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006fd4:	5d06      	ldrb	r6, [r0, r4]
 8006fd6:	f016 0608 	ands.w	r6, r6, #8
 8006fda:	d1f8      	bne.n	8006fce <_strtol_l.constprop.0+0x22>
 8006fdc:	2c2d      	cmp	r4, #45	@ 0x2d
 8006fde:	d12d      	bne.n	800703c <_strtol_l.constprop.0+0x90>
 8006fe0:	2601      	movs	r6, #1
 8006fe2:	782c      	ldrb	r4, [r5, #0]
 8006fe4:	1c95      	adds	r5, r2, #2
 8006fe6:	f033 0210 	bics.w	r2, r3, #16
 8006fea:	d109      	bne.n	8007000 <_strtol_l.constprop.0+0x54>
 8006fec:	2c30      	cmp	r4, #48	@ 0x30
 8006fee:	d12a      	bne.n	8007046 <_strtol_l.constprop.0+0x9a>
 8006ff0:	782a      	ldrb	r2, [r5, #0]
 8006ff2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006ff6:	2a58      	cmp	r2, #88	@ 0x58
 8006ff8:	d125      	bne.n	8007046 <_strtol_l.constprop.0+0x9a>
 8006ffa:	2310      	movs	r3, #16
 8006ffc:	786c      	ldrb	r4, [r5, #1]
 8006ffe:	3502      	adds	r5, #2
 8007000:	2200      	movs	r2, #0
 8007002:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007006:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800700a:	fbbc f9f3 	udiv	r9, ip, r3
 800700e:	4610      	mov	r0, r2
 8007010:	fb03 ca19 	mls	sl, r3, r9, ip
 8007014:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007018:	2f09      	cmp	r7, #9
 800701a:	d81b      	bhi.n	8007054 <_strtol_l.constprop.0+0xa8>
 800701c:	463c      	mov	r4, r7
 800701e:	42a3      	cmp	r3, r4
 8007020:	dd27      	ble.n	8007072 <_strtol_l.constprop.0+0xc6>
 8007022:	1c57      	adds	r7, r2, #1
 8007024:	d007      	beq.n	8007036 <_strtol_l.constprop.0+0x8a>
 8007026:	4581      	cmp	r9, r0
 8007028:	d320      	bcc.n	800706c <_strtol_l.constprop.0+0xc0>
 800702a:	d101      	bne.n	8007030 <_strtol_l.constprop.0+0x84>
 800702c:	45a2      	cmp	sl, r4
 800702e:	db1d      	blt.n	800706c <_strtol_l.constprop.0+0xc0>
 8007030:	2201      	movs	r2, #1
 8007032:	fb00 4003 	mla	r0, r0, r3, r4
 8007036:	f815 4b01 	ldrb.w	r4, [r5], #1
 800703a:	e7eb      	b.n	8007014 <_strtol_l.constprop.0+0x68>
 800703c:	2c2b      	cmp	r4, #43	@ 0x2b
 800703e:	bf04      	itt	eq
 8007040:	782c      	ldrbeq	r4, [r5, #0]
 8007042:	1c95      	addeq	r5, r2, #2
 8007044:	e7cf      	b.n	8006fe6 <_strtol_l.constprop.0+0x3a>
 8007046:	2b00      	cmp	r3, #0
 8007048:	d1da      	bne.n	8007000 <_strtol_l.constprop.0+0x54>
 800704a:	2c30      	cmp	r4, #48	@ 0x30
 800704c:	bf0c      	ite	eq
 800704e:	2308      	moveq	r3, #8
 8007050:	230a      	movne	r3, #10
 8007052:	e7d5      	b.n	8007000 <_strtol_l.constprop.0+0x54>
 8007054:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007058:	2f19      	cmp	r7, #25
 800705a:	d801      	bhi.n	8007060 <_strtol_l.constprop.0+0xb4>
 800705c:	3c37      	subs	r4, #55	@ 0x37
 800705e:	e7de      	b.n	800701e <_strtol_l.constprop.0+0x72>
 8007060:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007064:	2f19      	cmp	r7, #25
 8007066:	d804      	bhi.n	8007072 <_strtol_l.constprop.0+0xc6>
 8007068:	3c57      	subs	r4, #87	@ 0x57
 800706a:	e7d8      	b.n	800701e <_strtol_l.constprop.0+0x72>
 800706c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007070:	e7e1      	b.n	8007036 <_strtol_l.constprop.0+0x8a>
 8007072:	1c53      	adds	r3, r2, #1
 8007074:	d108      	bne.n	8007088 <_strtol_l.constprop.0+0xdc>
 8007076:	2322      	movs	r3, #34	@ 0x22
 8007078:	4660      	mov	r0, ip
 800707a:	f8ce 3000 	str.w	r3, [lr]
 800707e:	f1b8 0f00 	cmp.w	r8, #0
 8007082:	d0a0      	beq.n	8006fc6 <_strtol_l.constprop.0+0x1a>
 8007084:	1e69      	subs	r1, r5, #1
 8007086:	e006      	b.n	8007096 <_strtol_l.constprop.0+0xea>
 8007088:	b106      	cbz	r6, 800708c <_strtol_l.constprop.0+0xe0>
 800708a:	4240      	negs	r0, r0
 800708c:	f1b8 0f00 	cmp.w	r8, #0
 8007090:	d099      	beq.n	8006fc6 <_strtol_l.constprop.0+0x1a>
 8007092:	2a00      	cmp	r2, #0
 8007094:	d1f6      	bne.n	8007084 <_strtol_l.constprop.0+0xd8>
 8007096:	f8c8 1000 	str.w	r1, [r8]
 800709a:	e794      	b.n	8006fc6 <_strtol_l.constprop.0+0x1a>
 800709c:	08008761 	.word	0x08008761

080070a0 <_strtol_r>:
 80070a0:	f7ff bf84 	b.w	8006fac <_strtol_l.constprop.0>

080070a4 <__ssputs_r>:
 80070a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a8:	461f      	mov	r7, r3
 80070aa:	688e      	ldr	r6, [r1, #8]
 80070ac:	4682      	mov	sl, r0
 80070ae:	42be      	cmp	r6, r7
 80070b0:	460c      	mov	r4, r1
 80070b2:	4690      	mov	r8, r2
 80070b4:	680b      	ldr	r3, [r1, #0]
 80070b6:	d82d      	bhi.n	8007114 <__ssputs_r+0x70>
 80070b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070c0:	d026      	beq.n	8007110 <__ssputs_r+0x6c>
 80070c2:	6965      	ldr	r5, [r4, #20]
 80070c4:	6909      	ldr	r1, [r1, #16]
 80070c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070ca:	eba3 0901 	sub.w	r9, r3, r1
 80070ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070d2:	1c7b      	adds	r3, r7, #1
 80070d4:	444b      	add	r3, r9
 80070d6:	106d      	asrs	r5, r5, #1
 80070d8:	429d      	cmp	r5, r3
 80070da:	bf38      	it	cc
 80070dc:	461d      	movcc	r5, r3
 80070de:	0553      	lsls	r3, r2, #21
 80070e0:	d527      	bpl.n	8007132 <__ssputs_r+0x8e>
 80070e2:	4629      	mov	r1, r5
 80070e4:	f7fe fc2e 	bl	8005944 <_malloc_r>
 80070e8:	4606      	mov	r6, r0
 80070ea:	b360      	cbz	r0, 8007146 <__ssputs_r+0xa2>
 80070ec:	464a      	mov	r2, r9
 80070ee:	6921      	ldr	r1, [r4, #16]
 80070f0:	f000 fa14 	bl	800751c <memcpy>
 80070f4:	89a3      	ldrh	r3, [r4, #12]
 80070f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070fe:	81a3      	strh	r3, [r4, #12]
 8007100:	6126      	str	r6, [r4, #16]
 8007102:	444e      	add	r6, r9
 8007104:	6026      	str	r6, [r4, #0]
 8007106:	463e      	mov	r6, r7
 8007108:	6165      	str	r5, [r4, #20]
 800710a:	eba5 0509 	sub.w	r5, r5, r9
 800710e:	60a5      	str	r5, [r4, #8]
 8007110:	42be      	cmp	r6, r7
 8007112:	d900      	bls.n	8007116 <__ssputs_r+0x72>
 8007114:	463e      	mov	r6, r7
 8007116:	4632      	mov	r2, r6
 8007118:	4641      	mov	r1, r8
 800711a:	6820      	ldr	r0, [r4, #0]
 800711c:	f000 f9c2 	bl	80074a4 <memmove>
 8007120:	2000      	movs	r0, #0
 8007122:	68a3      	ldr	r3, [r4, #8]
 8007124:	1b9b      	subs	r3, r3, r6
 8007126:	60a3      	str	r3, [r4, #8]
 8007128:	6823      	ldr	r3, [r4, #0]
 800712a:	4433      	add	r3, r6
 800712c:	6023      	str	r3, [r4, #0]
 800712e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007132:	462a      	mov	r2, r5
 8007134:	f000 fd83 	bl	8007c3e <_realloc_r>
 8007138:	4606      	mov	r6, r0
 800713a:	2800      	cmp	r0, #0
 800713c:	d1e0      	bne.n	8007100 <__ssputs_r+0x5c>
 800713e:	4650      	mov	r0, sl
 8007140:	6921      	ldr	r1, [r4, #16]
 8007142:	f7fe fb8d 	bl	8005860 <_free_r>
 8007146:	230c      	movs	r3, #12
 8007148:	f8ca 3000 	str.w	r3, [sl]
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007156:	81a3      	strh	r3, [r4, #12]
 8007158:	e7e9      	b.n	800712e <__ssputs_r+0x8a>
	...

0800715c <_svfiprintf_r>:
 800715c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007160:	4698      	mov	r8, r3
 8007162:	898b      	ldrh	r3, [r1, #12]
 8007164:	4607      	mov	r7, r0
 8007166:	061b      	lsls	r3, r3, #24
 8007168:	460d      	mov	r5, r1
 800716a:	4614      	mov	r4, r2
 800716c:	b09d      	sub	sp, #116	@ 0x74
 800716e:	d510      	bpl.n	8007192 <_svfiprintf_r+0x36>
 8007170:	690b      	ldr	r3, [r1, #16]
 8007172:	b973      	cbnz	r3, 8007192 <_svfiprintf_r+0x36>
 8007174:	2140      	movs	r1, #64	@ 0x40
 8007176:	f7fe fbe5 	bl	8005944 <_malloc_r>
 800717a:	6028      	str	r0, [r5, #0]
 800717c:	6128      	str	r0, [r5, #16]
 800717e:	b930      	cbnz	r0, 800718e <_svfiprintf_r+0x32>
 8007180:	230c      	movs	r3, #12
 8007182:	603b      	str	r3, [r7, #0]
 8007184:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007188:	b01d      	add	sp, #116	@ 0x74
 800718a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800718e:	2340      	movs	r3, #64	@ 0x40
 8007190:	616b      	str	r3, [r5, #20]
 8007192:	2300      	movs	r3, #0
 8007194:	9309      	str	r3, [sp, #36]	@ 0x24
 8007196:	2320      	movs	r3, #32
 8007198:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800719c:	2330      	movs	r3, #48	@ 0x30
 800719e:	f04f 0901 	mov.w	r9, #1
 80071a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80071a6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007340 <_svfiprintf_r+0x1e4>
 80071aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071ae:	4623      	mov	r3, r4
 80071b0:	469a      	mov	sl, r3
 80071b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071b6:	b10a      	cbz	r2, 80071bc <_svfiprintf_r+0x60>
 80071b8:	2a25      	cmp	r2, #37	@ 0x25
 80071ba:	d1f9      	bne.n	80071b0 <_svfiprintf_r+0x54>
 80071bc:	ebba 0b04 	subs.w	fp, sl, r4
 80071c0:	d00b      	beq.n	80071da <_svfiprintf_r+0x7e>
 80071c2:	465b      	mov	r3, fp
 80071c4:	4622      	mov	r2, r4
 80071c6:	4629      	mov	r1, r5
 80071c8:	4638      	mov	r0, r7
 80071ca:	f7ff ff6b 	bl	80070a4 <__ssputs_r>
 80071ce:	3001      	adds	r0, #1
 80071d0:	f000 80a7 	beq.w	8007322 <_svfiprintf_r+0x1c6>
 80071d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071d6:	445a      	add	r2, fp
 80071d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80071da:	f89a 3000 	ldrb.w	r3, [sl]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	f000 809f 	beq.w	8007322 <_svfiprintf_r+0x1c6>
 80071e4:	2300      	movs	r3, #0
 80071e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80071ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071ee:	f10a 0a01 	add.w	sl, sl, #1
 80071f2:	9304      	str	r3, [sp, #16]
 80071f4:	9307      	str	r3, [sp, #28]
 80071f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80071fc:	4654      	mov	r4, sl
 80071fe:	2205      	movs	r2, #5
 8007200:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007204:	484e      	ldr	r0, [pc, #312]	@ (8007340 <_svfiprintf_r+0x1e4>)
 8007206:	f7fd fcc8 	bl	8004b9a <memchr>
 800720a:	9a04      	ldr	r2, [sp, #16]
 800720c:	b9d8      	cbnz	r0, 8007246 <_svfiprintf_r+0xea>
 800720e:	06d0      	lsls	r0, r2, #27
 8007210:	bf44      	itt	mi
 8007212:	2320      	movmi	r3, #32
 8007214:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007218:	0711      	lsls	r1, r2, #28
 800721a:	bf44      	itt	mi
 800721c:	232b      	movmi	r3, #43	@ 0x2b
 800721e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007222:	f89a 3000 	ldrb.w	r3, [sl]
 8007226:	2b2a      	cmp	r3, #42	@ 0x2a
 8007228:	d015      	beq.n	8007256 <_svfiprintf_r+0xfa>
 800722a:	4654      	mov	r4, sl
 800722c:	2000      	movs	r0, #0
 800722e:	f04f 0c0a 	mov.w	ip, #10
 8007232:	9a07      	ldr	r2, [sp, #28]
 8007234:	4621      	mov	r1, r4
 8007236:	f811 3b01 	ldrb.w	r3, [r1], #1
 800723a:	3b30      	subs	r3, #48	@ 0x30
 800723c:	2b09      	cmp	r3, #9
 800723e:	d94b      	bls.n	80072d8 <_svfiprintf_r+0x17c>
 8007240:	b1b0      	cbz	r0, 8007270 <_svfiprintf_r+0x114>
 8007242:	9207      	str	r2, [sp, #28]
 8007244:	e014      	b.n	8007270 <_svfiprintf_r+0x114>
 8007246:	eba0 0308 	sub.w	r3, r0, r8
 800724a:	fa09 f303 	lsl.w	r3, r9, r3
 800724e:	4313      	orrs	r3, r2
 8007250:	46a2      	mov	sl, r4
 8007252:	9304      	str	r3, [sp, #16]
 8007254:	e7d2      	b.n	80071fc <_svfiprintf_r+0xa0>
 8007256:	9b03      	ldr	r3, [sp, #12]
 8007258:	1d19      	adds	r1, r3, #4
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	9103      	str	r1, [sp, #12]
 800725e:	2b00      	cmp	r3, #0
 8007260:	bfbb      	ittet	lt
 8007262:	425b      	neglt	r3, r3
 8007264:	f042 0202 	orrlt.w	r2, r2, #2
 8007268:	9307      	strge	r3, [sp, #28]
 800726a:	9307      	strlt	r3, [sp, #28]
 800726c:	bfb8      	it	lt
 800726e:	9204      	strlt	r2, [sp, #16]
 8007270:	7823      	ldrb	r3, [r4, #0]
 8007272:	2b2e      	cmp	r3, #46	@ 0x2e
 8007274:	d10a      	bne.n	800728c <_svfiprintf_r+0x130>
 8007276:	7863      	ldrb	r3, [r4, #1]
 8007278:	2b2a      	cmp	r3, #42	@ 0x2a
 800727a:	d132      	bne.n	80072e2 <_svfiprintf_r+0x186>
 800727c:	9b03      	ldr	r3, [sp, #12]
 800727e:	3402      	adds	r4, #2
 8007280:	1d1a      	adds	r2, r3, #4
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	9203      	str	r2, [sp, #12]
 8007286:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800728a:	9305      	str	r3, [sp, #20]
 800728c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007344 <_svfiprintf_r+0x1e8>
 8007290:	2203      	movs	r2, #3
 8007292:	4650      	mov	r0, sl
 8007294:	7821      	ldrb	r1, [r4, #0]
 8007296:	f7fd fc80 	bl	8004b9a <memchr>
 800729a:	b138      	cbz	r0, 80072ac <_svfiprintf_r+0x150>
 800729c:	2240      	movs	r2, #64	@ 0x40
 800729e:	9b04      	ldr	r3, [sp, #16]
 80072a0:	eba0 000a 	sub.w	r0, r0, sl
 80072a4:	4082      	lsls	r2, r0
 80072a6:	4313      	orrs	r3, r2
 80072a8:	3401      	adds	r4, #1
 80072aa:	9304      	str	r3, [sp, #16]
 80072ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072b0:	2206      	movs	r2, #6
 80072b2:	4825      	ldr	r0, [pc, #148]	@ (8007348 <_svfiprintf_r+0x1ec>)
 80072b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072b8:	f7fd fc6f 	bl	8004b9a <memchr>
 80072bc:	2800      	cmp	r0, #0
 80072be:	d036      	beq.n	800732e <_svfiprintf_r+0x1d2>
 80072c0:	4b22      	ldr	r3, [pc, #136]	@ (800734c <_svfiprintf_r+0x1f0>)
 80072c2:	bb1b      	cbnz	r3, 800730c <_svfiprintf_r+0x1b0>
 80072c4:	9b03      	ldr	r3, [sp, #12]
 80072c6:	3307      	adds	r3, #7
 80072c8:	f023 0307 	bic.w	r3, r3, #7
 80072cc:	3308      	adds	r3, #8
 80072ce:	9303      	str	r3, [sp, #12]
 80072d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d2:	4433      	add	r3, r6
 80072d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072d6:	e76a      	b.n	80071ae <_svfiprintf_r+0x52>
 80072d8:	460c      	mov	r4, r1
 80072da:	2001      	movs	r0, #1
 80072dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80072e0:	e7a8      	b.n	8007234 <_svfiprintf_r+0xd8>
 80072e2:	2300      	movs	r3, #0
 80072e4:	f04f 0c0a 	mov.w	ip, #10
 80072e8:	4619      	mov	r1, r3
 80072ea:	3401      	adds	r4, #1
 80072ec:	9305      	str	r3, [sp, #20]
 80072ee:	4620      	mov	r0, r4
 80072f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072f4:	3a30      	subs	r2, #48	@ 0x30
 80072f6:	2a09      	cmp	r2, #9
 80072f8:	d903      	bls.n	8007302 <_svfiprintf_r+0x1a6>
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d0c6      	beq.n	800728c <_svfiprintf_r+0x130>
 80072fe:	9105      	str	r1, [sp, #20]
 8007300:	e7c4      	b.n	800728c <_svfiprintf_r+0x130>
 8007302:	4604      	mov	r4, r0
 8007304:	2301      	movs	r3, #1
 8007306:	fb0c 2101 	mla	r1, ip, r1, r2
 800730a:	e7f0      	b.n	80072ee <_svfiprintf_r+0x192>
 800730c:	ab03      	add	r3, sp, #12
 800730e:	9300      	str	r3, [sp, #0]
 8007310:	462a      	mov	r2, r5
 8007312:	4638      	mov	r0, r7
 8007314:	4b0e      	ldr	r3, [pc, #56]	@ (8007350 <_svfiprintf_r+0x1f4>)
 8007316:	a904      	add	r1, sp, #16
 8007318:	f7fc fccc 	bl	8003cb4 <_printf_float>
 800731c:	1c42      	adds	r2, r0, #1
 800731e:	4606      	mov	r6, r0
 8007320:	d1d6      	bne.n	80072d0 <_svfiprintf_r+0x174>
 8007322:	89ab      	ldrh	r3, [r5, #12]
 8007324:	065b      	lsls	r3, r3, #25
 8007326:	f53f af2d 	bmi.w	8007184 <_svfiprintf_r+0x28>
 800732a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800732c:	e72c      	b.n	8007188 <_svfiprintf_r+0x2c>
 800732e:	ab03      	add	r3, sp, #12
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	462a      	mov	r2, r5
 8007334:	4638      	mov	r0, r7
 8007336:	4b06      	ldr	r3, [pc, #24]	@ (8007350 <_svfiprintf_r+0x1f4>)
 8007338:	a904      	add	r1, sp, #16
 800733a:	f7fc ff59 	bl	80041f0 <_printf_i>
 800733e:	e7ed      	b.n	800731c <_svfiprintf_r+0x1c0>
 8007340:	08008861 	.word	0x08008861
 8007344:	08008867 	.word	0x08008867
 8007348:	0800886b 	.word	0x0800886b
 800734c:	08003cb5 	.word	0x08003cb5
 8007350:	080070a5 	.word	0x080070a5

08007354 <__sflush_r>:
 8007354:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800735a:	0716      	lsls	r6, r2, #28
 800735c:	4605      	mov	r5, r0
 800735e:	460c      	mov	r4, r1
 8007360:	d454      	bmi.n	800740c <__sflush_r+0xb8>
 8007362:	684b      	ldr	r3, [r1, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dc02      	bgt.n	800736e <__sflush_r+0x1a>
 8007368:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800736a:	2b00      	cmp	r3, #0
 800736c:	dd48      	ble.n	8007400 <__sflush_r+0xac>
 800736e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007370:	2e00      	cmp	r6, #0
 8007372:	d045      	beq.n	8007400 <__sflush_r+0xac>
 8007374:	2300      	movs	r3, #0
 8007376:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800737a:	682f      	ldr	r7, [r5, #0]
 800737c:	6a21      	ldr	r1, [r4, #32]
 800737e:	602b      	str	r3, [r5, #0]
 8007380:	d030      	beq.n	80073e4 <__sflush_r+0x90>
 8007382:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007384:	89a3      	ldrh	r3, [r4, #12]
 8007386:	0759      	lsls	r1, r3, #29
 8007388:	d505      	bpl.n	8007396 <__sflush_r+0x42>
 800738a:	6863      	ldr	r3, [r4, #4]
 800738c:	1ad2      	subs	r2, r2, r3
 800738e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007390:	b10b      	cbz	r3, 8007396 <__sflush_r+0x42>
 8007392:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007394:	1ad2      	subs	r2, r2, r3
 8007396:	2300      	movs	r3, #0
 8007398:	4628      	mov	r0, r5
 800739a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800739c:	6a21      	ldr	r1, [r4, #32]
 800739e:	47b0      	blx	r6
 80073a0:	1c43      	adds	r3, r0, #1
 80073a2:	89a3      	ldrh	r3, [r4, #12]
 80073a4:	d106      	bne.n	80073b4 <__sflush_r+0x60>
 80073a6:	6829      	ldr	r1, [r5, #0]
 80073a8:	291d      	cmp	r1, #29
 80073aa:	d82b      	bhi.n	8007404 <__sflush_r+0xb0>
 80073ac:	4a28      	ldr	r2, [pc, #160]	@ (8007450 <__sflush_r+0xfc>)
 80073ae:	410a      	asrs	r2, r1
 80073b0:	07d6      	lsls	r6, r2, #31
 80073b2:	d427      	bmi.n	8007404 <__sflush_r+0xb0>
 80073b4:	2200      	movs	r2, #0
 80073b6:	6062      	str	r2, [r4, #4]
 80073b8:	6922      	ldr	r2, [r4, #16]
 80073ba:	04d9      	lsls	r1, r3, #19
 80073bc:	6022      	str	r2, [r4, #0]
 80073be:	d504      	bpl.n	80073ca <__sflush_r+0x76>
 80073c0:	1c42      	adds	r2, r0, #1
 80073c2:	d101      	bne.n	80073c8 <__sflush_r+0x74>
 80073c4:	682b      	ldr	r3, [r5, #0]
 80073c6:	b903      	cbnz	r3, 80073ca <__sflush_r+0x76>
 80073c8:	6560      	str	r0, [r4, #84]	@ 0x54
 80073ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073cc:	602f      	str	r7, [r5, #0]
 80073ce:	b1b9      	cbz	r1, 8007400 <__sflush_r+0xac>
 80073d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073d4:	4299      	cmp	r1, r3
 80073d6:	d002      	beq.n	80073de <__sflush_r+0x8a>
 80073d8:	4628      	mov	r0, r5
 80073da:	f7fe fa41 	bl	8005860 <_free_r>
 80073de:	2300      	movs	r3, #0
 80073e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80073e2:	e00d      	b.n	8007400 <__sflush_r+0xac>
 80073e4:	2301      	movs	r3, #1
 80073e6:	4628      	mov	r0, r5
 80073e8:	47b0      	blx	r6
 80073ea:	4602      	mov	r2, r0
 80073ec:	1c50      	adds	r0, r2, #1
 80073ee:	d1c9      	bne.n	8007384 <__sflush_r+0x30>
 80073f0:	682b      	ldr	r3, [r5, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d0c6      	beq.n	8007384 <__sflush_r+0x30>
 80073f6:	2b1d      	cmp	r3, #29
 80073f8:	d001      	beq.n	80073fe <__sflush_r+0xaa>
 80073fa:	2b16      	cmp	r3, #22
 80073fc:	d11d      	bne.n	800743a <__sflush_r+0xe6>
 80073fe:	602f      	str	r7, [r5, #0]
 8007400:	2000      	movs	r0, #0
 8007402:	e021      	b.n	8007448 <__sflush_r+0xf4>
 8007404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007408:	b21b      	sxth	r3, r3
 800740a:	e01a      	b.n	8007442 <__sflush_r+0xee>
 800740c:	690f      	ldr	r7, [r1, #16]
 800740e:	2f00      	cmp	r7, #0
 8007410:	d0f6      	beq.n	8007400 <__sflush_r+0xac>
 8007412:	0793      	lsls	r3, r2, #30
 8007414:	bf18      	it	ne
 8007416:	2300      	movne	r3, #0
 8007418:	680e      	ldr	r6, [r1, #0]
 800741a:	bf08      	it	eq
 800741c:	694b      	ldreq	r3, [r1, #20]
 800741e:	1bf6      	subs	r6, r6, r7
 8007420:	600f      	str	r7, [r1, #0]
 8007422:	608b      	str	r3, [r1, #8]
 8007424:	2e00      	cmp	r6, #0
 8007426:	ddeb      	ble.n	8007400 <__sflush_r+0xac>
 8007428:	4633      	mov	r3, r6
 800742a:	463a      	mov	r2, r7
 800742c:	4628      	mov	r0, r5
 800742e:	6a21      	ldr	r1, [r4, #32]
 8007430:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007434:	47e0      	blx	ip
 8007436:	2800      	cmp	r0, #0
 8007438:	dc07      	bgt.n	800744a <__sflush_r+0xf6>
 800743a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800743e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007442:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007446:	81a3      	strh	r3, [r4, #12]
 8007448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800744a:	4407      	add	r7, r0
 800744c:	1a36      	subs	r6, r6, r0
 800744e:	e7e9      	b.n	8007424 <__sflush_r+0xd0>
 8007450:	dfbffffe 	.word	0xdfbffffe

08007454 <_fflush_r>:
 8007454:	b538      	push	{r3, r4, r5, lr}
 8007456:	690b      	ldr	r3, [r1, #16]
 8007458:	4605      	mov	r5, r0
 800745a:	460c      	mov	r4, r1
 800745c:	b913      	cbnz	r3, 8007464 <_fflush_r+0x10>
 800745e:	2500      	movs	r5, #0
 8007460:	4628      	mov	r0, r5
 8007462:	bd38      	pop	{r3, r4, r5, pc}
 8007464:	b118      	cbz	r0, 800746e <_fflush_r+0x1a>
 8007466:	6a03      	ldr	r3, [r0, #32]
 8007468:	b90b      	cbnz	r3, 800746e <_fflush_r+0x1a>
 800746a:	f7fd fa7d 	bl	8004968 <__sinit>
 800746e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d0f3      	beq.n	800745e <_fflush_r+0xa>
 8007476:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007478:	07d0      	lsls	r0, r2, #31
 800747a:	d404      	bmi.n	8007486 <_fflush_r+0x32>
 800747c:	0599      	lsls	r1, r3, #22
 800747e:	d402      	bmi.n	8007486 <_fflush_r+0x32>
 8007480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007482:	f7fd fb88 	bl	8004b96 <__retarget_lock_acquire_recursive>
 8007486:	4628      	mov	r0, r5
 8007488:	4621      	mov	r1, r4
 800748a:	f7ff ff63 	bl	8007354 <__sflush_r>
 800748e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007490:	4605      	mov	r5, r0
 8007492:	07da      	lsls	r2, r3, #31
 8007494:	d4e4      	bmi.n	8007460 <_fflush_r+0xc>
 8007496:	89a3      	ldrh	r3, [r4, #12]
 8007498:	059b      	lsls	r3, r3, #22
 800749a:	d4e1      	bmi.n	8007460 <_fflush_r+0xc>
 800749c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800749e:	f7fd fb7b 	bl	8004b98 <__retarget_lock_release_recursive>
 80074a2:	e7dd      	b.n	8007460 <_fflush_r+0xc>

080074a4 <memmove>:
 80074a4:	4288      	cmp	r0, r1
 80074a6:	b510      	push	{r4, lr}
 80074a8:	eb01 0402 	add.w	r4, r1, r2
 80074ac:	d902      	bls.n	80074b4 <memmove+0x10>
 80074ae:	4284      	cmp	r4, r0
 80074b0:	4623      	mov	r3, r4
 80074b2:	d807      	bhi.n	80074c4 <memmove+0x20>
 80074b4:	1e43      	subs	r3, r0, #1
 80074b6:	42a1      	cmp	r1, r4
 80074b8:	d008      	beq.n	80074cc <memmove+0x28>
 80074ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80074c2:	e7f8      	b.n	80074b6 <memmove+0x12>
 80074c4:	4601      	mov	r1, r0
 80074c6:	4402      	add	r2, r0
 80074c8:	428a      	cmp	r2, r1
 80074ca:	d100      	bne.n	80074ce <memmove+0x2a>
 80074cc:	bd10      	pop	{r4, pc}
 80074ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80074d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80074d6:	e7f7      	b.n	80074c8 <memmove+0x24>

080074d8 <strncmp>:
 80074d8:	b510      	push	{r4, lr}
 80074da:	b16a      	cbz	r2, 80074f8 <strncmp+0x20>
 80074dc:	3901      	subs	r1, #1
 80074de:	1884      	adds	r4, r0, r2
 80074e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d103      	bne.n	80074f4 <strncmp+0x1c>
 80074ec:	42a0      	cmp	r0, r4
 80074ee:	d001      	beq.n	80074f4 <strncmp+0x1c>
 80074f0:	2a00      	cmp	r2, #0
 80074f2:	d1f5      	bne.n	80074e0 <strncmp+0x8>
 80074f4:	1ad0      	subs	r0, r2, r3
 80074f6:	bd10      	pop	{r4, pc}
 80074f8:	4610      	mov	r0, r2
 80074fa:	e7fc      	b.n	80074f6 <strncmp+0x1e>

080074fc <_sbrk_r>:
 80074fc:	b538      	push	{r3, r4, r5, lr}
 80074fe:	2300      	movs	r3, #0
 8007500:	4d05      	ldr	r5, [pc, #20]	@ (8007518 <_sbrk_r+0x1c>)
 8007502:	4604      	mov	r4, r0
 8007504:	4608      	mov	r0, r1
 8007506:	602b      	str	r3, [r5, #0]
 8007508:	f7fa fac2 	bl	8001a90 <_sbrk>
 800750c:	1c43      	adds	r3, r0, #1
 800750e:	d102      	bne.n	8007516 <_sbrk_r+0x1a>
 8007510:	682b      	ldr	r3, [r5, #0]
 8007512:	b103      	cbz	r3, 8007516 <_sbrk_r+0x1a>
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	bd38      	pop	{r3, r4, r5, pc}
 8007518:	20000348 	.word	0x20000348

0800751c <memcpy>:
 800751c:	440a      	add	r2, r1
 800751e:	4291      	cmp	r1, r2
 8007520:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007524:	d100      	bne.n	8007528 <memcpy+0xc>
 8007526:	4770      	bx	lr
 8007528:	b510      	push	{r4, lr}
 800752a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800752e:	4291      	cmp	r1, r2
 8007530:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007534:	d1f9      	bne.n	800752a <memcpy+0xe>
 8007536:	bd10      	pop	{r4, pc}

08007538 <nan>:
 8007538:	2000      	movs	r0, #0
 800753a:	4901      	ldr	r1, [pc, #4]	@ (8007540 <nan+0x8>)
 800753c:	4770      	bx	lr
 800753e:	bf00      	nop
 8007540:	7ff80000 	.word	0x7ff80000

08007544 <__assert_func>:
 8007544:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007546:	4614      	mov	r4, r2
 8007548:	461a      	mov	r2, r3
 800754a:	4b09      	ldr	r3, [pc, #36]	@ (8007570 <__assert_func+0x2c>)
 800754c:	4605      	mov	r5, r0
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68d8      	ldr	r0, [r3, #12]
 8007552:	b954      	cbnz	r4, 800756a <__assert_func+0x26>
 8007554:	4b07      	ldr	r3, [pc, #28]	@ (8007574 <__assert_func+0x30>)
 8007556:	461c      	mov	r4, r3
 8007558:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800755c:	9100      	str	r1, [sp, #0]
 800755e:	462b      	mov	r3, r5
 8007560:	4905      	ldr	r1, [pc, #20]	@ (8007578 <__assert_func+0x34>)
 8007562:	f000 fba7 	bl	8007cb4 <fiprintf>
 8007566:	f000 fbb7 	bl	8007cd8 <abort>
 800756a:	4b04      	ldr	r3, [pc, #16]	@ (800757c <__assert_func+0x38>)
 800756c:	e7f4      	b.n	8007558 <__assert_func+0x14>
 800756e:	bf00      	nop
 8007570:	2000002c 	.word	0x2000002c
 8007574:	080088b5 	.word	0x080088b5
 8007578:	08008887 	.word	0x08008887
 800757c:	0800887a 	.word	0x0800887a

08007580 <_calloc_r>:
 8007580:	b570      	push	{r4, r5, r6, lr}
 8007582:	fba1 5402 	umull	r5, r4, r1, r2
 8007586:	b93c      	cbnz	r4, 8007598 <_calloc_r+0x18>
 8007588:	4629      	mov	r1, r5
 800758a:	f7fe f9db 	bl	8005944 <_malloc_r>
 800758e:	4606      	mov	r6, r0
 8007590:	b928      	cbnz	r0, 800759e <_calloc_r+0x1e>
 8007592:	2600      	movs	r6, #0
 8007594:	4630      	mov	r0, r6
 8007596:	bd70      	pop	{r4, r5, r6, pc}
 8007598:	220c      	movs	r2, #12
 800759a:	6002      	str	r2, [r0, #0]
 800759c:	e7f9      	b.n	8007592 <_calloc_r+0x12>
 800759e:	462a      	mov	r2, r5
 80075a0:	4621      	mov	r1, r4
 80075a2:	f7fd fa7a 	bl	8004a9a <memset>
 80075a6:	e7f5      	b.n	8007594 <_calloc_r+0x14>

080075a8 <rshift>:
 80075a8:	6903      	ldr	r3, [r0, #16]
 80075aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80075b2:	f100 0414 	add.w	r4, r0, #20
 80075b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80075ba:	dd46      	ble.n	800764a <rshift+0xa2>
 80075bc:	f011 011f 	ands.w	r1, r1, #31
 80075c0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80075c4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80075c8:	d10c      	bne.n	80075e4 <rshift+0x3c>
 80075ca:	4629      	mov	r1, r5
 80075cc:	f100 0710 	add.w	r7, r0, #16
 80075d0:	42b1      	cmp	r1, r6
 80075d2:	d335      	bcc.n	8007640 <rshift+0x98>
 80075d4:	1a9b      	subs	r3, r3, r2
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	1eea      	subs	r2, r5, #3
 80075da:	4296      	cmp	r6, r2
 80075dc:	bf38      	it	cc
 80075de:	2300      	movcc	r3, #0
 80075e0:	4423      	add	r3, r4
 80075e2:	e015      	b.n	8007610 <rshift+0x68>
 80075e4:	46a1      	mov	r9, r4
 80075e6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80075ea:	f1c1 0820 	rsb	r8, r1, #32
 80075ee:	40cf      	lsrs	r7, r1
 80075f0:	f105 0e04 	add.w	lr, r5, #4
 80075f4:	4576      	cmp	r6, lr
 80075f6:	46f4      	mov	ip, lr
 80075f8:	d816      	bhi.n	8007628 <rshift+0x80>
 80075fa:	1a9a      	subs	r2, r3, r2
 80075fc:	0092      	lsls	r2, r2, #2
 80075fe:	3a04      	subs	r2, #4
 8007600:	3501      	adds	r5, #1
 8007602:	42ae      	cmp	r6, r5
 8007604:	bf38      	it	cc
 8007606:	2200      	movcc	r2, #0
 8007608:	18a3      	adds	r3, r4, r2
 800760a:	50a7      	str	r7, [r4, r2]
 800760c:	b107      	cbz	r7, 8007610 <rshift+0x68>
 800760e:	3304      	adds	r3, #4
 8007610:	42a3      	cmp	r3, r4
 8007612:	eba3 0204 	sub.w	r2, r3, r4
 8007616:	bf08      	it	eq
 8007618:	2300      	moveq	r3, #0
 800761a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800761e:	6102      	str	r2, [r0, #16]
 8007620:	bf08      	it	eq
 8007622:	6143      	streq	r3, [r0, #20]
 8007624:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007628:	f8dc c000 	ldr.w	ip, [ip]
 800762c:	fa0c fc08 	lsl.w	ip, ip, r8
 8007630:	ea4c 0707 	orr.w	r7, ip, r7
 8007634:	f849 7b04 	str.w	r7, [r9], #4
 8007638:	f85e 7b04 	ldr.w	r7, [lr], #4
 800763c:	40cf      	lsrs	r7, r1
 800763e:	e7d9      	b.n	80075f4 <rshift+0x4c>
 8007640:	f851 cb04 	ldr.w	ip, [r1], #4
 8007644:	f847 cf04 	str.w	ip, [r7, #4]!
 8007648:	e7c2      	b.n	80075d0 <rshift+0x28>
 800764a:	4623      	mov	r3, r4
 800764c:	e7e0      	b.n	8007610 <rshift+0x68>

0800764e <__hexdig_fun>:
 800764e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007652:	2b09      	cmp	r3, #9
 8007654:	d802      	bhi.n	800765c <__hexdig_fun+0xe>
 8007656:	3820      	subs	r0, #32
 8007658:	b2c0      	uxtb	r0, r0
 800765a:	4770      	bx	lr
 800765c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007660:	2b05      	cmp	r3, #5
 8007662:	d801      	bhi.n	8007668 <__hexdig_fun+0x1a>
 8007664:	3847      	subs	r0, #71	@ 0x47
 8007666:	e7f7      	b.n	8007658 <__hexdig_fun+0xa>
 8007668:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800766c:	2b05      	cmp	r3, #5
 800766e:	d801      	bhi.n	8007674 <__hexdig_fun+0x26>
 8007670:	3827      	subs	r0, #39	@ 0x27
 8007672:	e7f1      	b.n	8007658 <__hexdig_fun+0xa>
 8007674:	2000      	movs	r0, #0
 8007676:	4770      	bx	lr

08007678 <__gethex>:
 8007678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767c:	468a      	mov	sl, r1
 800767e:	4690      	mov	r8, r2
 8007680:	b085      	sub	sp, #20
 8007682:	9302      	str	r3, [sp, #8]
 8007684:	680b      	ldr	r3, [r1, #0]
 8007686:	9001      	str	r0, [sp, #4]
 8007688:	1c9c      	adds	r4, r3, #2
 800768a:	46a1      	mov	r9, r4
 800768c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007690:	2830      	cmp	r0, #48	@ 0x30
 8007692:	d0fa      	beq.n	800768a <__gethex+0x12>
 8007694:	eba9 0303 	sub.w	r3, r9, r3
 8007698:	f1a3 0b02 	sub.w	fp, r3, #2
 800769c:	f7ff ffd7 	bl	800764e <__hexdig_fun>
 80076a0:	4605      	mov	r5, r0
 80076a2:	2800      	cmp	r0, #0
 80076a4:	d168      	bne.n	8007778 <__gethex+0x100>
 80076a6:	2201      	movs	r2, #1
 80076a8:	4648      	mov	r0, r9
 80076aa:	499f      	ldr	r1, [pc, #636]	@ (8007928 <__gethex+0x2b0>)
 80076ac:	f7ff ff14 	bl	80074d8 <strncmp>
 80076b0:	4607      	mov	r7, r0
 80076b2:	2800      	cmp	r0, #0
 80076b4:	d167      	bne.n	8007786 <__gethex+0x10e>
 80076b6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80076ba:	4626      	mov	r6, r4
 80076bc:	f7ff ffc7 	bl	800764e <__hexdig_fun>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d062      	beq.n	800778a <__gethex+0x112>
 80076c4:	4623      	mov	r3, r4
 80076c6:	7818      	ldrb	r0, [r3, #0]
 80076c8:	4699      	mov	r9, r3
 80076ca:	2830      	cmp	r0, #48	@ 0x30
 80076cc:	f103 0301 	add.w	r3, r3, #1
 80076d0:	d0f9      	beq.n	80076c6 <__gethex+0x4e>
 80076d2:	f7ff ffbc 	bl	800764e <__hexdig_fun>
 80076d6:	fab0 f580 	clz	r5, r0
 80076da:	f04f 0b01 	mov.w	fp, #1
 80076de:	096d      	lsrs	r5, r5, #5
 80076e0:	464a      	mov	r2, r9
 80076e2:	4616      	mov	r6, r2
 80076e4:	7830      	ldrb	r0, [r6, #0]
 80076e6:	3201      	adds	r2, #1
 80076e8:	f7ff ffb1 	bl	800764e <__hexdig_fun>
 80076ec:	2800      	cmp	r0, #0
 80076ee:	d1f8      	bne.n	80076e2 <__gethex+0x6a>
 80076f0:	2201      	movs	r2, #1
 80076f2:	4630      	mov	r0, r6
 80076f4:	498c      	ldr	r1, [pc, #560]	@ (8007928 <__gethex+0x2b0>)
 80076f6:	f7ff feef 	bl	80074d8 <strncmp>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	d13f      	bne.n	800777e <__gethex+0x106>
 80076fe:	b944      	cbnz	r4, 8007712 <__gethex+0x9a>
 8007700:	1c74      	adds	r4, r6, #1
 8007702:	4622      	mov	r2, r4
 8007704:	4616      	mov	r6, r2
 8007706:	7830      	ldrb	r0, [r6, #0]
 8007708:	3201      	adds	r2, #1
 800770a:	f7ff ffa0 	bl	800764e <__hexdig_fun>
 800770e:	2800      	cmp	r0, #0
 8007710:	d1f8      	bne.n	8007704 <__gethex+0x8c>
 8007712:	1ba4      	subs	r4, r4, r6
 8007714:	00a7      	lsls	r7, r4, #2
 8007716:	7833      	ldrb	r3, [r6, #0]
 8007718:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800771c:	2b50      	cmp	r3, #80	@ 0x50
 800771e:	d13e      	bne.n	800779e <__gethex+0x126>
 8007720:	7873      	ldrb	r3, [r6, #1]
 8007722:	2b2b      	cmp	r3, #43	@ 0x2b
 8007724:	d033      	beq.n	800778e <__gethex+0x116>
 8007726:	2b2d      	cmp	r3, #45	@ 0x2d
 8007728:	d034      	beq.n	8007794 <__gethex+0x11c>
 800772a:	2400      	movs	r4, #0
 800772c:	1c71      	adds	r1, r6, #1
 800772e:	7808      	ldrb	r0, [r1, #0]
 8007730:	f7ff ff8d 	bl	800764e <__hexdig_fun>
 8007734:	1e43      	subs	r3, r0, #1
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b18      	cmp	r3, #24
 800773a:	d830      	bhi.n	800779e <__gethex+0x126>
 800773c:	f1a0 0210 	sub.w	r2, r0, #16
 8007740:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007744:	f7ff ff83 	bl	800764e <__hexdig_fun>
 8007748:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800774c:	fa5f fc8c 	uxtb.w	ip, ip
 8007750:	f1bc 0f18 	cmp.w	ip, #24
 8007754:	f04f 030a 	mov.w	r3, #10
 8007758:	d91e      	bls.n	8007798 <__gethex+0x120>
 800775a:	b104      	cbz	r4, 800775e <__gethex+0xe6>
 800775c:	4252      	negs	r2, r2
 800775e:	4417      	add	r7, r2
 8007760:	f8ca 1000 	str.w	r1, [sl]
 8007764:	b1ed      	cbz	r5, 80077a2 <__gethex+0x12a>
 8007766:	f1bb 0f00 	cmp.w	fp, #0
 800776a:	bf0c      	ite	eq
 800776c:	2506      	moveq	r5, #6
 800776e:	2500      	movne	r5, #0
 8007770:	4628      	mov	r0, r5
 8007772:	b005      	add	sp, #20
 8007774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007778:	2500      	movs	r5, #0
 800777a:	462c      	mov	r4, r5
 800777c:	e7b0      	b.n	80076e0 <__gethex+0x68>
 800777e:	2c00      	cmp	r4, #0
 8007780:	d1c7      	bne.n	8007712 <__gethex+0x9a>
 8007782:	4627      	mov	r7, r4
 8007784:	e7c7      	b.n	8007716 <__gethex+0x9e>
 8007786:	464e      	mov	r6, r9
 8007788:	462f      	mov	r7, r5
 800778a:	2501      	movs	r5, #1
 800778c:	e7c3      	b.n	8007716 <__gethex+0x9e>
 800778e:	2400      	movs	r4, #0
 8007790:	1cb1      	adds	r1, r6, #2
 8007792:	e7cc      	b.n	800772e <__gethex+0xb6>
 8007794:	2401      	movs	r4, #1
 8007796:	e7fb      	b.n	8007790 <__gethex+0x118>
 8007798:	fb03 0002 	mla	r0, r3, r2, r0
 800779c:	e7ce      	b.n	800773c <__gethex+0xc4>
 800779e:	4631      	mov	r1, r6
 80077a0:	e7de      	b.n	8007760 <__gethex+0xe8>
 80077a2:	4629      	mov	r1, r5
 80077a4:	eba6 0309 	sub.w	r3, r6, r9
 80077a8:	3b01      	subs	r3, #1
 80077aa:	2b07      	cmp	r3, #7
 80077ac:	dc0a      	bgt.n	80077c4 <__gethex+0x14c>
 80077ae:	9801      	ldr	r0, [sp, #4]
 80077b0:	f7fe f954 	bl	8005a5c <_Balloc>
 80077b4:	4604      	mov	r4, r0
 80077b6:	b940      	cbnz	r0, 80077ca <__gethex+0x152>
 80077b8:	4602      	mov	r2, r0
 80077ba:	21e4      	movs	r1, #228	@ 0xe4
 80077bc:	4b5b      	ldr	r3, [pc, #364]	@ (800792c <__gethex+0x2b4>)
 80077be:	485c      	ldr	r0, [pc, #368]	@ (8007930 <__gethex+0x2b8>)
 80077c0:	f7ff fec0 	bl	8007544 <__assert_func>
 80077c4:	3101      	adds	r1, #1
 80077c6:	105b      	asrs	r3, r3, #1
 80077c8:	e7ef      	b.n	80077aa <__gethex+0x132>
 80077ca:	2300      	movs	r3, #0
 80077cc:	f100 0a14 	add.w	sl, r0, #20
 80077d0:	4655      	mov	r5, sl
 80077d2:	469b      	mov	fp, r3
 80077d4:	45b1      	cmp	r9, r6
 80077d6:	d337      	bcc.n	8007848 <__gethex+0x1d0>
 80077d8:	f845 bb04 	str.w	fp, [r5], #4
 80077dc:	eba5 050a 	sub.w	r5, r5, sl
 80077e0:	10ad      	asrs	r5, r5, #2
 80077e2:	6125      	str	r5, [r4, #16]
 80077e4:	4658      	mov	r0, fp
 80077e6:	f7fe fa2b 	bl	8005c40 <__hi0bits>
 80077ea:	016d      	lsls	r5, r5, #5
 80077ec:	f8d8 6000 	ldr.w	r6, [r8]
 80077f0:	1a2d      	subs	r5, r5, r0
 80077f2:	42b5      	cmp	r5, r6
 80077f4:	dd54      	ble.n	80078a0 <__gethex+0x228>
 80077f6:	1bad      	subs	r5, r5, r6
 80077f8:	4629      	mov	r1, r5
 80077fa:	4620      	mov	r0, r4
 80077fc:	f7fe fdb3 	bl	8006366 <__any_on>
 8007800:	4681      	mov	r9, r0
 8007802:	b178      	cbz	r0, 8007824 <__gethex+0x1ac>
 8007804:	f04f 0901 	mov.w	r9, #1
 8007808:	1e6b      	subs	r3, r5, #1
 800780a:	1159      	asrs	r1, r3, #5
 800780c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007810:	f003 021f 	and.w	r2, r3, #31
 8007814:	fa09 f202 	lsl.w	r2, r9, r2
 8007818:	420a      	tst	r2, r1
 800781a:	d003      	beq.n	8007824 <__gethex+0x1ac>
 800781c:	454b      	cmp	r3, r9
 800781e:	dc36      	bgt.n	800788e <__gethex+0x216>
 8007820:	f04f 0902 	mov.w	r9, #2
 8007824:	4629      	mov	r1, r5
 8007826:	4620      	mov	r0, r4
 8007828:	f7ff febe 	bl	80075a8 <rshift>
 800782c:	442f      	add	r7, r5
 800782e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007832:	42bb      	cmp	r3, r7
 8007834:	da42      	bge.n	80078bc <__gethex+0x244>
 8007836:	4621      	mov	r1, r4
 8007838:	9801      	ldr	r0, [sp, #4]
 800783a:	f7fe f94f 	bl	8005adc <_Bfree>
 800783e:	2300      	movs	r3, #0
 8007840:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007842:	25a3      	movs	r5, #163	@ 0xa3
 8007844:	6013      	str	r3, [r2, #0]
 8007846:	e793      	b.n	8007770 <__gethex+0xf8>
 8007848:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800784c:	2a2e      	cmp	r2, #46	@ 0x2e
 800784e:	d012      	beq.n	8007876 <__gethex+0x1fe>
 8007850:	2b20      	cmp	r3, #32
 8007852:	d104      	bne.n	800785e <__gethex+0x1e6>
 8007854:	f845 bb04 	str.w	fp, [r5], #4
 8007858:	f04f 0b00 	mov.w	fp, #0
 800785c:	465b      	mov	r3, fp
 800785e:	7830      	ldrb	r0, [r6, #0]
 8007860:	9303      	str	r3, [sp, #12]
 8007862:	f7ff fef4 	bl	800764e <__hexdig_fun>
 8007866:	9b03      	ldr	r3, [sp, #12]
 8007868:	f000 000f 	and.w	r0, r0, #15
 800786c:	4098      	lsls	r0, r3
 800786e:	ea4b 0b00 	orr.w	fp, fp, r0
 8007872:	3304      	adds	r3, #4
 8007874:	e7ae      	b.n	80077d4 <__gethex+0x15c>
 8007876:	45b1      	cmp	r9, r6
 8007878:	d8ea      	bhi.n	8007850 <__gethex+0x1d8>
 800787a:	2201      	movs	r2, #1
 800787c:	4630      	mov	r0, r6
 800787e:	492a      	ldr	r1, [pc, #168]	@ (8007928 <__gethex+0x2b0>)
 8007880:	9303      	str	r3, [sp, #12]
 8007882:	f7ff fe29 	bl	80074d8 <strncmp>
 8007886:	9b03      	ldr	r3, [sp, #12]
 8007888:	2800      	cmp	r0, #0
 800788a:	d1e1      	bne.n	8007850 <__gethex+0x1d8>
 800788c:	e7a2      	b.n	80077d4 <__gethex+0x15c>
 800788e:	4620      	mov	r0, r4
 8007890:	1ea9      	subs	r1, r5, #2
 8007892:	f7fe fd68 	bl	8006366 <__any_on>
 8007896:	2800      	cmp	r0, #0
 8007898:	d0c2      	beq.n	8007820 <__gethex+0x1a8>
 800789a:	f04f 0903 	mov.w	r9, #3
 800789e:	e7c1      	b.n	8007824 <__gethex+0x1ac>
 80078a0:	da09      	bge.n	80078b6 <__gethex+0x23e>
 80078a2:	1b75      	subs	r5, r6, r5
 80078a4:	4621      	mov	r1, r4
 80078a6:	462a      	mov	r2, r5
 80078a8:	9801      	ldr	r0, [sp, #4]
 80078aa:	f7fe fb2d 	bl	8005f08 <__lshift>
 80078ae:	4604      	mov	r4, r0
 80078b0:	1b7f      	subs	r7, r7, r5
 80078b2:	f100 0a14 	add.w	sl, r0, #20
 80078b6:	f04f 0900 	mov.w	r9, #0
 80078ba:	e7b8      	b.n	800782e <__gethex+0x1b6>
 80078bc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80078c0:	42bd      	cmp	r5, r7
 80078c2:	dd6f      	ble.n	80079a4 <__gethex+0x32c>
 80078c4:	1bed      	subs	r5, r5, r7
 80078c6:	42ae      	cmp	r6, r5
 80078c8:	dc34      	bgt.n	8007934 <__gethex+0x2bc>
 80078ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80078ce:	2b02      	cmp	r3, #2
 80078d0:	d022      	beq.n	8007918 <__gethex+0x2a0>
 80078d2:	2b03      	cmp	r3, #3
 80078d4:	d024      	beq.n	8007920 <__gethex+0x2a8>
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d115      	bne.n	8007906 <__gethex+0x28e>
 80078da:	42ae      	cmp	r6, r5
 80078dc:	d113      	bne.n	8007906 <__gethex+0x28e>
 80078de:	2e01      	cmp	r6, #1
 80078e0:	d10b      	bne.n	80078fa <__gethex+0x282>
 80078e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80078e6:	9a02      	ldr	r2, [sp, #8]
 80078e8:	2562      	movs	r5, #98	@ 0x62
 80078ea:	6013      	str	r3, [r2, #0]
 80078ec:	2301      	movs	r3, #1
 80078ee:	6123      	str	r3, [r4, #16]
 80078f0:	f8ca 3000 	str.w	r3, [sl]
 80078f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078f6:	601c      	str	r4, [r3, #0]
 80078f8:	e73a      	b.n	8007770 <__gethex+0xf8>
 80078fa:	4620      	mov	r0, r4
 80078fc:	1e71      	subs	r1, r6, #1
 80078fe:	f7fe fd32 	bl	8006366 <__any_on>
 8007902:	2800      	cmp	r0, #0
 8007904:	d1ed      	bne.n	80078e2 <__gethex+0x26a>
 8007906:	4621      	mov	r1, r4
 8007908:	9801      	ldr	r0, [sp, #4]
 800790a:	f7fe f8e7 	bl	8005adc <_Bfree>
 800790e:	2300      	movs	r3, #0
 8007910:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007912:	2550      	movs	r5, #80	@ 0x50
 8007914:	6013      	str	r3, [r2, #0]
 8007916:	e72b      	b.n	8007770 <__gethex+0xf8>
 8007918:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1f3      	bne.n	8007906 <__gethex+0x28e>
 800791e:	e7e0      	b.n	80078e2 <__gethex+0x26a>
 8007920:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1dd      	bne.n	80078e2 <__gethex+0x26a>
 8007926:	e7ee      	b.n	8007906 <__gethex+0x28e>
 8007928:	08008708 	.word	0x08008708
 800792c:	0800859d 	.word	0x0800859d
 8007930:	080088b6 	.word	0x080088b6
 8007934:	1e6f      	subs	r7, r5, #1
 8007936:	f1b9 0f00 	cmp.w	r9, #0
 800793a:	d130      	bne.n	800799e <__gethex+0x326>
 800793c:	b127      	cbz	r7, 8007948 <__gethex+0x2d0>
 800793e:	4639      	mov	r1, r7
 8007940:	4620      	mov	r0, r4
 8007942:	f7fe fd10 	bl	8006366 <__any_on>
 8007946:	4681      	mov	r9, r0
 8007948:	2301      	movs	r3, #1
 800794a:	4629      	mov	r1, r5
 800794c:	1b76      	subs	r6, r6, r5
 800794e:	2502      	movs	r5, #2
 8007950:	117a      	asrs	r2, r7, #5
 8007952:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007956:	f007 071f 	and.w	r7, r7, #31
 800795a:	40bb      	lsls	r3, r7
 800795c:	4213      	tst	r3, r2
 800795e:	4620      	mov	r0, r4
 8007960:	bf18      	it	ne
 8007962:	f049 0902 	orrne.w	r9, r9, #2
 8007966:	f7ff fe1f 	bl	80075a8 <rshift>
 800796a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800796e:	f1b9 0f00 	cmp.w	r9, #0
 8007972:	d047      	beq.n	8007a04 <__gethex+0x38c>
 8007974:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007978:	2b02      	cmp	r3, #2
 800797a:	d015      	beq.n	80079a8 <__gethex+0x330>
 800797c:	2b03      	cmp	r3, #3
 800797e:	d017      	beq.n	80079b0 <__gethex+0x338>
 8007980:	2b01      	cmp	r3, #1
 8007982:	d109      	bne.n	8007998 <__gethex+0x320>
 8007984:	f019 0f02 	tst.w	r9, #2
 8007988:	d006      	beq.n	8007998 <__gethex+0x320>
 800798a:	f8da 3000 	ldr.w	r3, [sl]
 800798e:	ea49 0903 	orr.w	r9, r9, r3
 8007992:	f019 0f01 	tst.w	r9, #1
 8007996:	d10e      	bne.n	80079b6 <__gethex+0x33e>
 8007998:	f045 0510 	orr.w	r5, r5, #16
 800799c:	e032      	b.n	8007a04 <__gethex+0x38c>
 800799e:	f04f 0901 	mov.w	r9, #1
 80079a2:	e7d1      	b.n	8007948 <__gethex+0x2d0>
 80079a4:	2501      	movs	r5, #1
 80079a6:	e7e2      	b.n	800796e <__gethex+0x2f6>
 80079a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079aa:	f1c3 0301 	rsb	r3, r3, #1
 80079ae:	930f      	str	r3, [sp, #60]	@ 0x3c
 80079b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d0f0      	beq.n	8007998 <__gethex+0x320>
 80079b6:	f04f 0c00 	mov.w	ip, #0
 80079ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80079be:	f104 0314 	add.w	r3, r4, #20
 80079c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80079c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80079ca:	4618      	mov	r0, r3
 80079cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80079d0:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80079d4:	d01b      	beq.n	8007a0e <__gethex+0x396>
 80079d6:	3201      	adds	r2, #1
 80079d8:	6002      	str	r2, [r0, #0]
 80079da:	2d02      	cmp	r5, #2
 80079dc:	f104 0314 	add.w	r3, r4, #20
 80079e0:	d13c      	bne.n	8007a5c <__gethex+0x3e4>
 80079e2:	f8d8 2000 	ldr.w	r2, [r8]
 80079e6:	3a01      	subs	r2, #1
 80079e8:	42b2      	cmp	r2, r6
 80079ea:	d109      	bne.n	8007a00 <__gethex+0x388>
 80079ec:	2201      	movs	r2, #1
 80079ee:	1171      	asrs	r1, r6, #5
 80079f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80079f4:	f006 061f 	and.w	r6, r6, #31
 80079f8:	fa02 f606 	lsl.w	r6, r2, r6
 80079fc:	421e      	tst	r6, r3
 80079fe:	d13a      	bne.n	8007a76 <__gethex+0x3fe>
 8007a00:	f045 0520 	orr.w	r5, r5, #32
 8007a04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a06:	601c      	str	r4, [r3, #0]
 8007a08:	9b02      	ldr	r3, [sp, #8]
 8007a0a:	601f      	str	r7, [r3, #0]
 8007a0c:	e6b0      	b.n	8007770 <__gethex+0xf8>
 8007a0e:	4299      	cmp	r1, r3
 8007a10:	f843 cc04 	str.w	ip, [r3, #-4]
 8007a14:	d8d9      	bhi.n	80079ca <__gethex+0x352>
 8007a16:	68a3      	ldr	r3, [r4, #8]
 8007a18:	459b      	cmp	fp, r3
 8007a1a:	db17      	blt.n	8007a4c <__gethex+0x3d4>
 8007a1c:	6861      	ldr	r1, [r4, #4]
 8007a1e:	9801      	ldr	r0, [sp, #4]
 8007a20:	3101      	adds	r1, #1
 8007a22:	f7fe f81b 	bl	8005a5c <_Balloc>
 8007a26:	4681      	mov	r9, r0
 8007a28:	b918      	cbnz	r0, 8007a32 <__gethex+0x3ba>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	2184      	movs	r1, #132	@ 0x84
 8007a2e:	4b19      	ldr	r3, [pc, #100]	@ (8007a94 <__gethex+0x41c>)
 8007a30:	e6c5      	b.n	80077be <__gethex+0x146>
 8007a32:	6922      	ldr	r2, [r4, #16]
 8007a34:	f104 010c 	add.w	r1, r4, #12
 8007a38:	3202      	adds	r2, #2
 8007a3a:	0092      	lsls	r2, r2, #2
 8007a3c:	300c      	adds	r0, #12
 8007a3e:	f7ff fd6d 	bl	800751c <memcpy>
 8007a42:	4621      	mov	r1, r4
 8007a44:	9801      	ldr	r0, [sp, #4]
 8007a46:	f7fe f849 	bl	8005adc <_Bfree>
 8007a4a:	464c      	mov	r4, r9
 8007a4c:	6923      	ldr	r3, [r4, #16]
 8007a4e:	1c5a      	adds	r2, r3, #1
 8007a50:	6122      	str	r2, [r4, #16]
 8007a52:	2201      	movs	r2, #1
 8007a54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007a58:	615a      	str	r2, [r3, #20]
 8007a5a:	e7be      	b.n	80079da <__gethex+0x362>
 8007a5c:	6922      	ldr	r2, [r4, #16]
 8007a5e:	455a      	cmp	r2, fp
 8007a60:	dd0b      	ble.n	8007a7a <__gethex+0x402>
 8007a62:	2101      	movs	r1, #1
 8007a64:	4620      	mov	r0, r4
 8007a66:	f7ff fd9f 	bl	80075a8 <rshift>
 8007a6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007a6e:	3701      	adds	r7, #1
 8007a70:	42bb      	cmp	r3, r7
 8007a72:	f6ff aee0 	blt.w	8007836 <__gethex+0x1be>
 8007a76:	2501      	movs	r5, #1
 8007a78:	e7c2      	b.n	8007a00 <__gethex+0x388>
 8007a7a:	f016 061f 	ands.w	r6, r6, #31
 8007a7e:	d0fa      	beq.n	8007a76 <__gethex+0x3fe>
 8007a80:	4453      	add	r3, sl
 8007a82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007a86:	f7fe f8db 	bl	8005c40 <__hi0bits>
 8007a8a:	f1c6 0620 	rsb	r6, r6, #32
 8007a8e:	42b0      	cmp	r0, r6
 8007a90:	dbe7      	blt.n	8007a62 <__gethex+0x3ea>
 8007a92:	e7f0      	b.n	8007a76 <__gethex+0x3fe>
 8007a94:	0800859d 	.word	0x0800859d

08007a98 <L_shift>:
 8007a98:	f1c2 0208 	rsb	r2, r2, #8
 8007a9c:	0092      	lsls	r2, r2, #2
 8007a9e:	b570      	push	{r4, r5, r6, lr}
 8007aa0:	f1c2 0620 	rsb	r6, r2, #32
 8007aa4:	6843      	ldr	r3, [r0, #4]
 8007aa6:	6804      	ldr	r4, [r0, #0]
 8007aa8:	fa03 f506 	lsl.w	r5, r3, r6
 8007aac:	432c      	orrs	r4, r5
 8007aae:	40d3      	lsrs	r3, r2
 8007ab0:	6004      	str	r4, [r0, #0]
 8007ab2:	f840 3f04 	str.w	r3, [r0, #4]!
 8007ab6:	4288      	cmp	r0, r1
 8007ab8:	d3f4      	bcc.n	8007aa4 <L_shift+0xc>
 8007aba:	bd70      	pop	{r4, r5, r6, pc}

08007abc <__match>:
 8007abc:	b530      	push	{r4, r5, lr}
 8007abe:	6803      	ldr	r3, [r0, #0]
 8007ac0:	3301      	adds	r3, #1
 8007ac2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ac6:	b914      	cbnz	r4, 8007ace <__match+0x12>
 8007ac8:	6003      	str	r3, [r0, #0]
 8007aca:	2001      	movs	r0, #1
 8007acc:	bd30      	pop	{r4, r5, pc}
 8007ace:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ad2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007ad6:	2d19      	cmp	r5, #25
 8007ad8:	bf98      	it	ls
 8007ada:	3220      	addls	r2, #32
 8007adc:	42a2      	cmp	r2, r4
 8007ade:	d0f0      	beq.n	8007ac2 <__match+0x6>
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	e7f3      	b.n	8007acc <__match+0x10>

08007ae4 <__hexnan>:
 8007ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae8:	2500      	movs	r5, #0
 8007aea:	680b      	ldr	r3, [r1, #0]
 8007aec:	4682      	mov	sl, r0
 8007aee:	115e      	asrs	r6, r3, #5
 8007af0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007af4:	f013 031f 	ands.w	r3, r3, #31
 8007af8:	bf18      	it	ne
 8007afa:	3604      	addne	r6, #4
 8007afc:	1f37      	subs	r7, r6, #4
 8007afe:	4690      	mov	r8, r2
 8007b00:	46b9      	mov	r9, r7
 8007b02:	463c      	mov	r4, r7
 8007b04:	46ab      	mov	fp, r5
 8007b06:	b087      	sub	sp, #28
 8007b08:	6801      	ldr	r1, [r0, #0]
 8007b0a:	9301      	str	r3, [sp, #4]
 8007b0c:	f846 5c04 	str.w	r5, [r6, #-4]
 8007b10:	9502      	str	r5, [sp, #8]
 8007b12:	784a      	ldrb	r2, [r1, #1]
 8007b14:	1c4b      	adds	r3, r1, #1
 8007b16:	9303      	str	r3, [sp, #12]
 8007b18:	b342      	cbz	r2, 8007b6c <__hexnan+0x88>
 8007b1a:	4610      	mov	r0, r2
 8007b1c:	9105      	str	r1, [sp, #20]
 8007b1e:	9204      	str	r2, [sp, #16]
 8007b20:	f7ff fd95 	bl	800764e <__hexdig_fun>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	d151      	bne.n	8007bcc <__hexnan+0xe8>
 8007b28:	9a04      	ldr	r2, [sp, #16]
 8007b2a:	9905      	ldr	r1, [sp, #20]
 8007b2c:	2a20      	cmp	r2, #32
 8007b2e:	d818      	bhi.n	8007b62 <__hexnan+0x7e>
 8007b30:	9b02      	ldr	r3, [sp, #8]
 8007b32:	459b      	cmp	fp, r3
 8007b34:	dd13      	ble.n	8007b5e <__hexnan+0x7a>
 8007b36:	454c      	cmp	r4, r9
 8007b38:	d206      	bcs.n	8007b48 <__hexnan+0x64>
 8007b3a:	2d07      	cmp	r5, #7
 8007b3c:	dc04      	bgt.n	8007b48 <__hexnan+0x64>
 8007b3e:	462a      	mov	r2, r5
 8007b40:	4649      	mov	r1, r9
 8007b42:	4620      	mov	r0, r4
 8007b44:	f7ff ffa8 	bl	8007a98 <L_shift>
 8007b48:	4544      	cmp	r4, r8
 8007b4a:	d952      	bls.n	8007bf2 <__hexnan+0x10e>
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	f1a4 0904 	sub.w	r9, r4, #4
 8007b52:	f844 3c04 	str.w	r3, [r4, #-4]
 8007b56:	461d      	mov	r5, r3
 8007b58:	464c      	mov	r4, r9
 8007b5a:	f8cd b008 	str.w	fp, [sp, #8]
 8007b5e:	9903      	ldr	r1, [sp, #12]
 8007b60:	e7d7      	b.n	8007b12 <__hexnan+0x2e>
 8007b62:	2a29      	cmp	r2, #41	@ 0x29
 8007b64:	d157      	bne.n	8007c16 <__hexnan+0x132>
 8007b66:	3102      	adds	r1, #2
 8007b68:	f8ca 1000 	str.w	r1, [sl]
 8007b6c:	f1bb 0f00 	cmp.w	fp, #0
 8007b70:	d051      	beq.n	8007c16 <__hexnan+0x132>
 8007b72:	454c      	cmp	r4, r9
 8007b74:	d206      	bcs.n	8007b84 <__hexnan+0xa0>
 8007b76:	2d07      	cmp	r5, #7
 8007b78:	dc04      	bgt.n	8007b84 <__hexnan+0xa0>
 8007b7a:	462a      	mov	r2, r5
 8007b7c:	4649      	mov	r1, r9
 8007b7e:	4620      	mov	r0, r4
 8007b80:	f7ff ff8a 	bl	8007a98 <L_shift>
 8007b84:	4544      	cmp	r4, r8
 8007b86:	d936      	bls.n	8007bf6 <__hexnan+0x112>
 8007b88:	4623      	mov	r3, r4
 8007b8a:	f1a8 0204 	sub.w	r2, r8, #4
 8007b8e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007b92:	429f      	cmp	r7, r3
 8007b94:	f842 1f04 	str.w	r1, [r2, #4]!
 8007b98:	d2f9      	bcs.n	8007b8e <__hexnan+0xaa>
 8007b9a:	1b3b      	subs	r3, r7, r4
 8007b9c:	f023 0303 	bic.w	r3, r3, #3
 8007ba0:	3304      	adds	r3, #4
 8007ba2:	3401      	adds	r4, #1
 8007ba4:	3e03      	subs	r6, #3
 8007ba6:	42b4      	cmp	r4, r6
 8007ba8:	bf88      	it	hi
 8007baa:	2304      	movhi	r3, #4
 8007bac:	2200      	movs	r2, #0
 8007bae:	4443      	add	r3, r8
 8007bb0:	f843 2b04 	str.w	r2, [r3], #4
 8007bb4:	429f      	cmp	r7, r3
 8007bb6:	d2fb      	bcs.n	8007bb0 <__hexnan+0xcc>
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	b91b      	cbnz	r3, 8007bc4 <__hexnan+0xe0>
 8007bbc:	4547      	cmp	r7, r8
 8007bbe:	d128      	bne.n	8007c12 <__hexnan+0x12e>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	603b      	str	r3, [r7, #0]
 8007bc4:	2005      	movs	r0, #5
 8007bc6:	b007      	add	sp, #28
 8007bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bcc:	3501      	adds	r5, #1
 8007bce:	2d08      	cmp	r5, #8
 8007bd0:	f10b 0b01 	add.w	fp, fp, #1
 8007bd4:	dd06      	ble.n	8007be4 <__hexnan+0x100>
 8007bd6:	4544      	cmp	r4, r8
 8007bd8:	d9c1      	bls.n	8007b5e <__hexnan+0x7a>
 8007bda:	2300      	movs	r3, #0
 8007bdc:	2501      	movs	r5, #1
 8007bde:	f844 3c04 	str.w	r3, [r4, #-4]
 8007be2:	3c04      	subs	r4, #4
 8007be4:	6822      	ldr	r2, [r4, #0]
 8007be6:	f000 000f 	and.w	r0, r0, #15
 8007bea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007bee:	6020      	str	r0, [r4, #0]
 8007bf0:	e7b5      	b.n	8007b5e <__hexnan+0x7a>
 8007bf2:	2508      	movs	r5, #8
 8007bf4:	e7b3      	b.n	8007b5e <__hexnan+0x7a>
 8007bf6:	9b01      	ldr	r3, [sp, #4]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d0dd      	beq.n	8007bb8 <__hexnan+0xd4>
 8007bfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007c00:	f1c3 0320 	rsb	r3, r3, #32
 8007c04:	40da      	lsrs	r2, r3
 8007c06:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	f846 3c04 	str.w	r3, [r6, #-4]
 8007c10:	e7d2      	b.n	8007bb8 <__hexnan+0xd4>
 8007c12:	3f04      	subs	r7, #4
 8007c14:	e7d0      	b.n	8007bb8 <__hexnan+0xd4>
 8007c16:	2004      	movs	r0, #4
 8007c18:	e7d5      	b.n	8007bc6 <__hexnan+0xe2>

08007c1a <__ascii_mbtowc>:
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	b901      	cbnz	r1, 8007c20 <__ascii_mbtowc+0x6>
 8007c1e:	a901      	add	r1, sp, #4
 8007c20:	b142      	cbz	r2, 8007c34 <__ascii_mbtowc+0x1a>
 8007c22:	b14b      	cbz	r3, 8007c38 <__ascii_mbtowc+0x1e>
 8007c24:	7813      	ldrb	r3, [r2, #0]
 8007c26:	600b      	str	r3, [r1, #0]
 8007c28:	7812      	ldrb	r2, [r2, #0]
 8007c2a:	1e10      	subs	r0, r2, #0
 8007c2c:	bf18      	it	ne
 8007c2e:	2001      	movne	r0, #1
 8007c30:	b002      	add	sp, #8
 8007c32:	4770      	bx	lr
 8007c34:	4610      	mov	r0, r2
 8007c36:	e7fb      	b.n	8007c30 <__ascii_mbtowc+0x16>
 8007c38:	f06f 0001 	mvn.w	r0, #1
 8007c3c:	e7f8      	b.n	8007c30 <__ascii_mbtowc+0x16>

08007c3e <_realloc_r>:
 8007c3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c42:	4680      	mov	r8, r0
 8007c44:	4615      	mov	r5, r2
 8007c46:	460c      	mov	r4, r1
 8007c48:	b921      	cbnz	r1, 8007c54 <_realloc_r+0x16>
 8007c4a:	4611      	mov	r1, r2
 8007c4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c50:	f7fd be78 	b.w	8005944 <_malloc_r>
 8007c54:	b92a      	cbnz	r2, 8007c62 <_realloc_r+0x24>
 8007c56:	f7fd fe03 	bl	8005860 <_free_r>
 8007c5a:	2400      	movs	r4, #0
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c62:	f000 f840 	bl	8007ce6 <_malloc_usable_size_r>
 8007c66:	4285      	cmp	r5, r0
 8007c68:	4606      	mov	r6, r0
 8007c6a:	d802      	bhi.n	8007c72 <_realloc_r+0x34>
 8007c6c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007c70:	d8f4      	bhi.n	8007c5c <_realloc_r+0x1e>
 8007c72:	4629      	mov	r1, r5
 8007c74:	4640      	mov	r0, r8
 8007c76:	f7fd fe65 	bl	8005944 <_malloc_r>
 8007c7a:	4607      	mov	r7, r0
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	d0ec      	beq.n	8007c5a <_realloc_r+0x1c>
 8007c80:	42b5      	cmp	r5, r6
 8007c82:	462a      	mov	r2, r5
 8007c84:	4621      	mov	r1, r4
 8007c86:	bf28      	it	cs
 8007c88:	4632      	movcs	r2, r6
 8007c8a:	f7ff fc47 	bl	800751c <memcpy>
 8007c8e:	4621      	mov	r1, r4
 8007c90:	4640      	mov	r0, r8
 8007c92:	f7fd fde5 	bl	8005860 <_free_r>
 8007c96:	463c      	mov	r4, r7
 8007c98:	e7e0      	b.n	8007c5c <_realloc_r+0x1e>

08007c9a <__ascii_wctomb>:
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	4608      	mov	r0, r1
 8007c9e:	b141      	cbz	r1, 8007cb2 <__ascii_wctomb+0x18>
 8007ca0:	2aff      	cmp	r2, #255	@ 0xff
 8007ca2:	d904      	bls.n	8007cae <__ascii_wctomb+0x14>
 8007ca4:	228a      	movs	r2, #138	@ 0x8a
 8007ca6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007caa:	601a      	str	r2, [r3, #0]
 8007cac:	4770      	bx	lr
 8007cae:	2001      	movs	r0, #1
 8007cb0:	700a      	strb	r2, [r1, #0]
 8007cb2:	4770      	bx	lr

08007cb4 <fiprintf>:
 8007cb4:	b40e      	push	{r1, r2, r3}
 8007cb6:	b503      	push	{r0, r1, lr}
 8007cb8:	4601      	mov	r1, r0
 8007cba:	ab03      	add	r3, sp, #12
 8007cbc:	4805      	ldr	r0, [pc, #20]	@ (8007cd4 <fiprintf+0x20>)
 8007cbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cc2:	6800      	ldr	r0, [r0, #0]
 8007cc4:	9301      	str	r3, [sp, #4]
 8007cc6:	f000 f83d 	bl	8007d44 <_vfiprintf_r>
 8007cca:	b002      	add	sp, #8
 8007ccc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cd0:	b003      	add	sp, #12
 8007cd2:	4770      	bx	lr
 8007cd4:	2000002c 	.word	0x2000002c

08007cd8 <abort>:
 8007cd8:	2006      	movs	r0, #6
 8007cda:	b508      	push	{r3, lr}
 8007cdc:	f000 fa06 	bl	80080ec <raise>
 8007ce0:	2001      	movs	r0, #1
 8007ce2:	f7f9 fe60 	bl	80019a6 <_exit>

08007ce6 <_malloc_usable_size_r>:
 8007ce6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cea:	1f18      	subs	r0, r3, #4
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	bfbc      	itt	lt
 8007cf0:	580b      	ldrlt	r3, [r1, r0]
 8007cf2:	18c0      	addlt	r0, r0, r3
 8007cf4:	4770      	bx	lr

08007cf6 <__sfputc_r>:
 8007cf6:	6893      	ldr	r3, [r2, #8]
 8007cf8:	b410      	push	{r4}
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	6093      	str	r3, [r2, #8]
 8007d00:	da07      	bge.n	8007d12 <__sfputc_r+0x1c>
 8007d02:	6994      	ldr	r4, [r2, #24]
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	db01      	blt.n	8007d0c <__sfputc_r+0x16>
 8007d08:	290a      	cmp	r1, #10
 8007d0a:	d102      	bne.n	8007d12 <__sfputc_r+0x1c>
 8007d0c:	bc10      	pop	{r4}
 8007d0e:	f000 b931 	b.w	8007f74 <__swbuf_r>
 8007d12:	6813      	ldr	r3, [r2, #0]
 8007d14:	1c58      	adds	r0, r3, #1
 8007d16:	6010      	str	r0, [r2, #0]
 8007d18:	7019      	strb	r1, [r3, #0]
 8007d1a:	4608      	mov	r0, r1
 8007d1c:	bc10      	pop	{r4}
 8007d1e:	4770      	bx	lr

08007d20 <__sfputs_r>:
 8007d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d22:	4606      	mov	r6, r0
 8007d24:	460f      	mov	r7, r1
 8007d26:	4614      	mov	r4, r2
 8007d28:	18d5      	adds	r5, r2, r3
 8007d2a:	42ac      	cmp	r4, r5
 8007d2c:	d101      	bne.n	8007d32 <__sfputs_r+0x12>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	e007      	b.n	8007d42 <__sfputs_r+0x22>
 8007d32:	463a      	mov	r2, r7
 8007d34:	4630      	mov	r0, r6
 8007d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d3a:	f7ff ffdc 	bl	8007cf6 <__sfputc_r>
 8007d3e:	1c43      	adds	r3, r0, #1
 8007d40:	d1f3      	bne.n	8007d2a <__sfputs_r+0xa>
 8007d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d44 <_vfiprintf_r>:
 8007d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d48:	460d      	mov	r5, r1
 8007d4a:	4614      	mov	r4, r2
 8007d4c:	4698      	mov	r8, r3
 8007d4e:	4606      	mov	r6, r0
 8007d50:	b09d      	sub	sp, #116	@ 0x74
 8007d52:	b118      	cbz	r0, 8007d5c <_vfiprintf_r+0x18>
 8007d54:	6a03      	ldr	r3, [r0, #32]
 8007d56:	b90b      	cbnz	r3, 8007d5c <_vfiprintf_r+0x18>
 8007d58:	f7fc fe06 	bl	8004968 <__sinit>
 8007d5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d5e:	07d9      	lsls	r1, r3, #31
 8007d60:	d405      	bmi.n	8007d6e <_vfiprintf_r+0x2a>
 8007d62:	89ab      	ldrh	r3, [r5, #12]
 8007d64:	059a      	lsls	r2, r3, #22
 8007d66:	d402      	bmi.n	8007d6e <_vfiprintf_r+0x2a>
 8007d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d6a:	f7fc ff14 	bl	8004b96 <__retarget_lock_acquire_recursive>
 8007d6e:	89ab      	ldrh	r3, [r5, #12]
 8007d70:	071b      	lsls	r3, r3, #28
 8007d72:	d501      	bpl.n	8007d78 <_vfiprintf_r+0x34>
 8007d74:	692b      	ldr	r3, [r5, #16]
 8007d76:	b99b      	cbnz	r3, 8007da0 <_vfiprintf_r+0x5c>
 8007d78:	4629      	mov	r1, r5
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	f000 f938 	bl	8007ff0 <__swsetup_r>
 8007d80:	b170      	cbz	r0, 8007da0 <_vfiprintf_r+0x5c>
 8007d82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d84:	07dc      	lsls	r4, r3, #31
 8007d86:	d504      	bpl.n	8007d92 <_vfiprintf_r+0x4e>
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d8c:	b01d      	add	sp, #116	@ 0x74
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	89ab      	ldrh	r3, [r5, #12]
 8007d94:	0598      	lsls	r0, r3, #22
 8007d96:	d4f7      	bmi.n	8007d88 <_vfiprintf_r+0x44>
 8007d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d9a:	f7fc fefd 	bl	8004b98 <__retarget_lock_release_recursive>
 8007d9e:	e7f3      	b.n	8007d88 <_vfiprintf_r+0x44>
 8007da0:	2300      	movs	r3, #0
 8007da2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007da4:	2320      	movs	r3, #32
 8007da6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007daa:	2330      	movs	r3, #48	@ 0x30
 8007dac:	f04f 0901 	mov.w	r9, #1
 8007db0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007db4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007f60 <_vfiprintf_r+0x21c>
 8007db8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dbc:	4623      	mov	r3, r4
 8007dbe:	469a      	mov	sl, r3
 8007dc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dc4:	b10a      	cbz	r2, 8007dca <_vfiprintf_r+0x86>
 8007dc6:	2a25      	cmp	r2, #37	@ 0x25
 8007dc8:	d1f9      	bne.n	8007dbe <_vfiprintf_r+0x7a>
 8007dca:	ebba 0b04 	subs.w	fp, sl, r4
 8007dce:	d00b      	beq.n	8007de8 <_vfiprintf_r+0xa4>
 8007dd0:	465b      	mov	r3, fp
 8007dd2:	4622      	mov	r2, r4
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f7ff ffa2 	bl	8007d20 <__sfputs_r>
 8007ddc:	3001      	adds	r0, #1
 8007dde:	f000 80a7 	beq.w	8007f30 <_vfiprintf_r+0x1ec>
 8007de2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007de4:	445a      	add	r2, fp
 8007de6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007de8:	f89a 3000 	ldrb.w	r3, [sl]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 809f 	beq.w	8007f30 <_vfiprintf_r+0x1ec>
 8007df2:	2300      	movs	r3, #0
 8007df4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007df8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007dfc:	f10a 0a01 	add.w	sl, sl, #1
 8007e00:	9304      	str	r3, [sp, #16]
 8007e02:	9307      	str	r3, [sp, #28]
 8007e04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e08:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e0a:	4654      	mov	r4, sl
 8007e0c:	2205      	movs	r2, #5
 8007e0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e12:	4853      	ldr	r0, [pc, #332]	@ (8007f60 <_vfiprintf_r+0x21c>)
 8007e14:	f7fc fec1 	bl	8004b9a <memchr>
 8007e18:	9a04      	ldr	r2, [sp, #16]
 8007e1a:	b9d8      	cbnz	r0, 8007e54 <_vfiprintf_r+0x110>
 8007e1c:	06d1      	lsls	r1, r2, #27
 8007e1e:	bf44      	itt	mi
 8007e20:	2320      	movmi	r3, #32
 8007e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e26:	0713      	lsls	r3, r2, #28
 8007e28:	bf44      	itt	mi
 8007e2a:	232b      	movmi	r3, #43	@ 0x2b
 8007e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e30:	f89a 3000 	ldrb.w	r3, [sl]
 8007e34:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e36:	d015      	beq.n	8007e64 <_vfiprintf_r+0x120>
 8007e38:	4654      	mov	r4, sl
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	f04f 0c0a 	mov.w	ip, #10
 8007e40:	9a07      	ldr	r2, [sp, #28]
 8007e42:	4621      	mov	r1, r4
 8007e44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e48:	3b30      	subs	r3, #48	@ 0x30
 8007e4a:	2b09      	cmp	r3, #9
 8007e4c:	d94b      	bls.n	8007ee6 <_vfiprintf_r+0x1a2>
 8007e4e:	b1b0      	cbz	r0, 8007e7e <_vfiprintf_r+0x13a>
 8007e50:	9207      	str	r2, [sp, #28]
 8007e52:	e014      	b.n	8007e7e <_vfiprintf_r+0x13a>
 8007e54:	eba0 0308 	sub.w	r3, r0, r8
 8007e58:	fa09 f303 	lsl.w	r3, r9, r3
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	46a2      	mov	sl, r4
 8007e60:	9304      	str	r3, [sp, #16]
 8007e62:	e7d2      	b.n	8007e0a <_vfiprintf_r+0xc6>
 8007e64:	9b03      	ldr	r3, [sp, #12]
 8007e66:	1d19      	adds	r1, r3, #4
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	9103      	str	r1, [sp, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	bfbb      	ittet	lt
 8007e70:	425b      	neglt	r3, r3
 8007e72:	f042 0202 	orrlt.w	r2, r2, #2
 8007e76:	9307      	strge	r3, [sp, #28]
 8007e78:	9307      	strlt	r3, [sp, #28]
 8007e7a:	bfb8      	it	lt
 8007e7c:	9204      	strlt	r2, [sp, #16]
 8007e7e:	7823      	ldrb	r3, [r4, #0]
 8007e80:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e82:	d10a      	bne.n	8007e9a <_vfiprintf_r+0x156>
 8007e84:	7863      	ldrb	r3, [r4, #1]
 8007e86:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e88:	d132      	bne.n	8007ef0 <_vfiprintf_r+0x1ac>
 8007e8a:	9b03      	ldr	r3, [sp, #12]
 8007e8c:	3402      	adds	r4, #2
 8007e8e:	1d1a      	adds	r2, r3, #4
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	9203      	str	r2, [sp, #12]
 8007e94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e98:	9305      	str	r3, [sp, #20]
 8007e9a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007f64 <_vfiprintf_r+0x220>
 8007e9e:	2203      	movs	r2, #3
 8007ea0:	4650      	mov	r0, sl
 8007ea2:	7821      	ldrb	r1, [r4, #0]
 8007ea4:	f7fc fe79 	bl	8004b9a <memchr>
 8007ea8:	b138      	cbz	r0, 8007eba <_vfiprintf_r+0x176>
 8007eaa:	2240      	movs	r2, #64	@ 0x40
 8007eac:	9b04      	ldr	r3, [sp, #16]
 8007eae:	eba0 000a 	sub.w	r0, r0, sl
 8007eb2:	4082      	lsls	r2, r0
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	3401      	adds	r4, #1
 8007eb8:	9304      	str	r3, [sp, #16]
 8007eba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ebe:	2206      	movs	r2, #6
 8007ec0:	4829      	ldr	r0, [pc, #164]	@ (8007f68 <_vfiprintf_r+0x224>)
 8007ec2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ec6:	f7fc fe68 	bl	8004b9a <memchr>
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	d03f      	beq.n	8007f4e <_vfiprintf_r+0x20a>
 8007ece:	4b27      	ldr	r3, [pc, #156]	@ (8007f6c <_vfiprintf_r+0x228>)
 8007ed0:	bb1b      	cbnz	r3, 8007f1a <_vfiprintf_r+0x1d6>
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	3307      	adds	r3, #7
 8007ed6:	f023 0307 	bic.w	r3, r3, #7
 8007eda:	3308      	adds	r3, #8
 8007edc:	9303      	str	r3, [sp, #12]
 8007ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ee0:	443b      	add	r3, r7
 8007ee2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ee4:	e76a      	b.n	8007dbc <_vfiprintf_r+0x78>
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	2001      	movs	r0, #1
 8007eea:	fb0c 3202 	mla	r2, ip, r2, r3
 8007eee:	e7a8      	b.n	8007e42 <_vfiprintf_r+0xfe>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	f04f 0c0a 	mov.w	ip, #10
 8007ef6:	4619      	mov	r1, r3
 8007ef8:	3401      	adds	r4, #1
 8007efa:	9305      	str	r3, [sp, #20]
 8007efc:	4620      	mov	r0, r4
 8007efe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f02:	3a30      	subs	r2, #48	@ 0x30
 8007f04:	2a09      	cmp	r2, #9
 8007f06:	d903      	bls.n	8007f10 <_vfiprintf_r+0x1cc>
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d0c6      	beq.n	8007e9a <_vfiprintf_r+0x156>
 8007f0c:	9105      	str	r1, [sp, #20]
 8007f0e:	e7c4      	b.n	8007e9a <_vfiprintf_r+0x156>
 8007f10:	4604      	mov	r4, r0
 8007f12:	2301      	movs	r3, #1
 8007f14:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f18:	e7f0      	b.n	8007efc <_vfiprintf_r+0x1b8>
 8007f1a:	ab03      	add	r3, sp, #12
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	462a      	mov	r2, r5
 8007f20:	4630      	mov	r0, r6
 8007f22:	4b13      	ldr	r3, [pc, #76]	@ (8007f70 <_vfiprintf_r+0x22c>)
 8007f24:	a904      	add	r1, sp, #16
 8007f26:	f7fb fec5 	bl	8003cb4 <_printf_float>
 8007f2a:	4607      	mov	r7, r0
 8007f2c:	1c78      	adds	r0, r7, #1
 8007f2e:	d1d6      	bne.n	8007ede <_vfiprintf_r+0x19a>
 8007f30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f32:	07d9      	lsls	r1, r3, #31
 8007f34:	d405      	bmi.n	8007f42 <_vfiprintf_r+0x1fe>
 8007f36:	89ab      	ldrh	r3, [r5, #12]
 8007f38:	059a      	lsls	r2, r3, #22
 8007f3a:	d402      	bmi.n	8007f42 <_vfiprintf_r+0x1fe>
 8007f3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f3e:	f7fc fe2b 	bl	8004b98 <__retarget_lock_release_recursive>
 8007f42:	89ab      	ldrh	r3, [r5, #12]
 8007f44:	065b      	lsls	r3, r3, #25
 8007f46:	f53f af1f 	bmi.w	8007d88 <_vfiprintf_r+0x44>
 8007f4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f4c:	e71e      	b.n	8007d8c <_vfiprintf_r+0x48>
 8007f4e:	ab03      	add	r3, sp, #12
 8007f50:	9300      	str	r3, [sp, #0]
 8007f52:	462a      	mov	r2, r5
 8007f54:	4630      	mov	r0, r6
 8007f56:	4b06      	ldr	r3, [pc, #24]	@ (8007f70 <_vfiprintf_r+0x22c>)
 8007f58:	a904      	add	r1, sp, #16
 8007f5a:	f7fc f949 	bl	80041f0 <_printf_i>
 8007f5e:	e7e4      	b.n	8007f2a <_vfiprintf_r+0x1e6>
 8007f60:	08008861 	.word	0x08008861
 8007f64:	08008867 	.word	0x08008867
 8007f68:	0800886b 	.word	0x0800886b
 8007f6c:	08003cb5 	.word	0x08003cb5
 8007f70:	08007d21 	.word	0x08007d21

08007f74 <__swbuf_r>:
 8007f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f76:	460e      	mov	r6, r1
 8007f78:	4614      	mov	r4, r2
 8007f7a:	4605      	mov	r5, r0
 8007f7c:	b118      	cbz	r0, 8007f86 <__swbuf_r+0x12>
 8007f7e:	6a03      	ldr	r3, [r0, #32]
 8007f80:	b90b      	cbnz	r3, 8007f86 <__swbuf_r+0x12>
 8007f82:	f7fc fcf1 	bl	8004968 <__sinit>
 8007f86:	69a3      	ldr	r3, [r4, #24]
 8007f88:	60a3      	str	r3, [r4, #8]
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	071a      	lsls	r2, r3, #28
 8007f8e:	d501      	bpl.n	8007f94 <__swbuf_r+0x20>
 8007f90:	6923      	ldr	r3, [r4, #16]
 8007f92:	b943      	cbnz	r3, 8007fa6 <__swbuf_r+0x32>
 8007f94:	4621      	mov	r1, r4
 8007f96:	4628      	mov	r0, r5
 8007f98:	f000 f82a 	bl	8007ff0 <__swsetup_r>
 8007f9c:	b118      	cbz	r0, 8007fa6 <__swbuf_r+0x32>
 8007f9e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	6922      	ldr	r2, [r4, #16]
 8007faa:	b2f6      	uxtb	r6, r6
 8007fac:	1a98      	subs	r0, r3, r2
 8007fae:	6963      	ldr	r3, [r4, #20]
 8007fb0:	4637      	mov	r7, r6
 8007fb2:	4283      	cmp	r3, r0
 8007fb4:	dc05      	bgt.n	8007fc2 <__swbuf_r+0x4e>
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	4628      	mov	r0, r5
 8007fba:	f7ff fa4b 	bl	8007454 <_fflush_r>
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	d1ed      	bne.n	8007f9e <__swbuf_r+0x2a>
 8007fc2:	68a3      	ldr	r3, [r4, #8]
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	60a3      	str	r3, [r4, #8]
 8007fc8:	6823      	ldr	r3, [r4, #0]
 8007fca:	1c5a      	adds	r2, r3, #1
 8007fcc:	6022      	str	r2, [r4, #0]
 8007fce:	701e      	strb	r6, [r3, #0]
 8007fd0:	6962      	ldr	r2, [r4, #20]
 8007fd2:	1c43      	adds	r3, r0, #1
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d004      	beq.n	8007fe2 <__swbuf_r+0x6e>
 8007fd8:	89a3      	ldrh	r3, [r4, #12]
 8007fda:	07db      	lsls	r3, r3, #31
 8007fdc:	d5e1      	bpl.n	8007fa2 <__swbuf_r+0x2e>
 8007fde:	2e0a      	cmp	r6, #10
 8007fe0:	d1df      	bne.n	8007fa2 <__swbuf_r+0x2e>
 8007fe2:	4621      	mov	r1, r4
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	f7ff fa35 	bl	8007454 <_fflush_r>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	d0d9      	beq.n	8007fa2 <__swbuf_r+0x2e>
 8007fee:	e7d6      	b.n	8007f9e <__swbuf_r+0x2a>

08007ff0 <__swsetup_r>:
 8007ff0:	b538      	push	{r3, r4, r5, lr}
 8007ff2:	4b29      	ldr	r3, [pc, #164]	@ (8008098 <__swsetup_r+0xa8>)
 8007ff4:	4605      	mov	r5, r0
 8007ff6:	6818      	ldr	r0, [r3, #0]
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	b118      	cbz	r0, 8008004 <__swsetup_r+0x14>
 8007ffc:	6a03      	ldr	r3, [r0, #32]
 8007ffe:	b90b      	cbnz	r3, 8008004 <__swsetup_r+0x14>
 8008000:	f7fc fcb2 	bl	8004968 <__sinit>
 8008004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008008:	0719      	lsls	r1, r3, #28
 800800a:	d422      	bmi.n	8008052 <__swsetup_r+0x62>
 800800c:	06da      	lsls	r2, r3, #27
 800800e:	d407      	bmi.n	8008020 <__swsetup_r+0x30>
 8008010:	2209      	movs	r2, #9
 8008012:	602a      	str	r2, [r5, #0]
 8008014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008018:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800801c:	81a3      	strh	r3, [r4, #12]
 800801e:	e033      	b.n	8008088 <__swsetup_r+0x98>
 8008020:	0758      	lsls	r0, r3, #29
 8008022:	d512      	bpl.n	800804a <__swsetup_r+0x5a>
 8008024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008026:	b141      	cbz	r1, 800803a <__swsetup_r+0x4a>
 8008028:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800802c:	4299      	cmp	r1, r3
 800802e:	d002      	beq.n	8008036 <__swsetup_r+0x46>
 8008030:	4628      	mov	r0, r5
 8008032:	f7fd fc15 	bl	8005860 <_free_r>
 8008036:	2300      	movs	r3, #0
 8008038:	6363      	str	r3, [r4, #52]	@ 0x34
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008040:	81a3      	strh	r3, [r4, #12]
 8008042:	2300      	movs	r3, #0
 8008044:	6063      	str	r3, [r4, #4]
 8008046:	6923      	ldr	r3, [r4, #16]
 8008048:	6023      	str	r3, [r4, #0]
 800804a:	89a3      	ldrh	r3, [r4, #12]
 800804c:	f043 0308 	orr.w	r3, r3, #8
 8008050:	81a3      	strh	r3, [r4, #12]
 8008052:	6923      	ldr	r3, [r4, #16]
 8008054:	b94b      	cbnz	r3, 800806a <__swsetup_r+0x7a>
 8008056:	89a3      	ldrh	r3, [r4, #12]
 8008058:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800805c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008060:	d003      	beq.n	800806a <__swsetup_r+0x7a>
 8008062:	4621      	mov	r1, r4
 8008064:	4628      	mov	r0, r5
 8008066:	f000 f882 	bl	800816e <__smakebuf_r>
 800806a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800806e:	f013 0201 	ands.w	r2, r3, #1
 8008072:	d00a      	beq.n	800808a <__swsetup_r+0x9a>
 8008074:	2200      	movs	r2, #0
 8008076:	60a2      	str	r2, [r4, #8]
 8008078:	6962      	ldr	r2, [r4, #20]
 800807a:	4252      	negs	r2, r2
 800807c:	61a2      	str	r2, [r4, #24]
 800807e:	6922      	ldr	r2, [r4, #16]
 8008080:	b942      	cbnz	r2, 8008094 <__swsetup_r+0xa4>
 8008082:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008086:	d1c5      	bne.n	8008014 <__swsetup_r+0x24>
 8008088:	bd38      	pop	{r3, r4, r5, pc}
 800808a:	0799      	lsls	r1, r3, #30
 800808c:	bf58      	it	pl
 800808e:	6962      	ldrpl	r2, [r4, #20]
 8008090:	60a2      	str	r2, [r4, #8]
 8008092:	e7f4      	b.n	800807e <__swsetup_r+0x8e>
 8008094:	2000      	movs	r0, #0
 8008096:	e7f7      	b.n	8008088 <__swsetup_r+0x98>
 8008098:	2000002c 	.word	0x2000002c

0800809c <_raise_r>:
 800809c:	291f      	cmp	r1, #31
 800809e:	b538      	push	{r3, r4, r5, lr}
 80080a0:	4605      	mov	r5, r0
 80080a2:	460c      	mov	r4, r1
 80080a4:	d904      	bls.n	80080b0 <_raise_r+0x14>
 80080a6:	2316      	movs	r3, #22
 80080a8:	6003      	str	r3, [r0, #0]
 80080aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080ae:	bd38      	pop	{r3, r4, r5, pc}
 80080b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80080b2:	b112      	cbz	r2, 80080ba <_raise_r+0x1e>
 80080b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80080b8:	b94b      	cbnz	r3, 80080ce <_raise_r+0x32>
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 f830 	bl	8008120 <_getpid_r>
 80080c0:	4622      	mov	r2, r4
 80080c2:	4601      	mov	r1, r0
 80080c4:	4628      	mov	r0, r5
 80080c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080ca:	f000 b817 	b.w	80080fc <_kill_r>
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d00a      	beq.n	80080e8 <_raise_r+0x4c>
 80080d2:	1c59      	adds	r1, r3, #1
 80080d4:	d103      	bne.n	80080de <_raise_r+0x42>
 80080d6:	2316      	movs	r3, #22
 80080d8:	6003      	str	r3, [r0, #0]
 80080da:	2001      	movs	r0, #1
 80080dc:	e7e7      	b.n	80080ae <_raise_r+0x12>
 80080de:	2100      	movs	r1, #0
 80080e0:	4620      	mov	r0, r4
 80080e2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80080e6:	4798      	blx	r3
 80080e8:	2000      	movs	r0, #0
 80080ea:	e7e0      	b.n	80080ae <_raise_r+0x12>

080080ec <raise>:
 80080ec:	4b02      	ldr	r3, [pc, #8]	@ (80080f8 <raise+0xc>)
 80080ee:	4601      	mov	r1, r0
 80080f0:	6818      	ldr	r0, [r3, #0]
 80080f2:	f7ff bfd3 	b.w	800809c <_raise_r>
 80080f6:	bf00      	nop
 80080f8:	2000002c 	.word	0x2000002c

080080fc <_kill_r>:
 80080fc:	b538      	push	{r3, r4, r5, lr}
 80080fe:	2300      	movs	r3, #0
 8008100:	4d06      	ldr	r5, [pc, #24]	@ (800811c <_kill_r+0x20>)
 8008102:	4604      	mov	r4, r0
 8008104:	4608      	mov	r0, r1
 8008106:	4611      	mov	r1, r2
 8008108:	602b      	str	r3, [r5, #0]
 800810a:	f7f9 fc3c 	bl	8001986 <_kill>
 800810e:	1c43      	adds	r3, r0, #1
 8008110:	d102      	bne.n	8008118 <_kill_r+0x1c>
 8008112:	682b      	ldr	r3, [r5, #0]
 8008114:	b103      	cbz	r3, 8008118 <_kill_r+0x1c>
 8008116:	6023      	str	r3, [r4, #0]
 8008118:	bd38      	pop	{r3, r4, r5, pc}
 800811a:	bf00      	nop
 800811c:	20000348 	.word	0x20000348

08008120 <_getpid_r>:
 8008120:	f7f9 bc2a 	b.w	8001978 <_getpid>

08008124 <__swhatbuf_r>:
 8008124:	b570      	push	{r4, r5, r6, lr}
 8008126:	460c      	mov	r4, r1
 8008128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800812c:	4615      	mov	r5, r2
 800812e:	2900      	cmp	r1, #0
 8008130:	461e      	mov	r6, r3
 8008132:	b096      	sub	sp, #88	@ 0x58
 8008134:	da0c      	bge.n	8008150 <__swhatbuf_r+0x2c>
 8008136:	89a3      	ldrh	r3, [r4, #12]
 8008138:	2100      	movs	r1, #0
 800813a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800813e:	bf14      	ite	ne
 8008140:	2340      	movne	r3, #64	@ 0x40
 8008142:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008146:	2000      	movs	r0, #0
 8008148:	6031      	str	r1, [r6, #0]
 800814a:	602b      	str	r3, [r5, #0]
 800814c:	b016      	add	sp, #88	@ 0x58
 800814e:	bd70      	pop	{r4, r5, r6, pc}
 8008150:	466a      	mov	r2, sp
 8008152:	f000 f849 	bl	80081e8 <_fstat_r>
 8008156:	2800      	cmp	r0, #0
 8008158:	dbed      	blt.n	8008136 <__swhatbuf_r+0x12>
 800815a:	9901      	ldr	r1, [sp, #4]
 800815c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008160:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008164:	4259      	negs	r1, r3
 8008166:	4159      	adcs	r1, r3
 8008168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800816c:	e7eb      	b.n	8008146 <__swhatbuf_r+0x22>

0800816e <__smakebuf_r>:
 800816e:	898b      	ldrh	r3, [r1, #12]
 8008170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008172:	079d      	lsls	r5, r3, #30
 8008174:	4606      	mov	r6, r0
 8008176:	460c      	mov	r4, r1
 8008178:	d507      	bpl.n	800818a <__smakebuf_r+0x1c>
 800817a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800817e:	6023      	str	r3, [r4, #0]
 8008180:	6123      	str	r3, [r4, #16]
 8008182:	2301      	movs	r3, #1
 8008184:	6163      	str	r3, [r4, #20]
 8008186:	b003      	add	sp, #12
 8008188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800818a:	466a      	mov	r2, sp
 800818c:	ab01      	add	r3, sp, #4
 800818e:	f7ff ffc9 	bl	8008124 <__swhatbuf_r>
 8008192:	9f00      	ldr	r7, [sp, #0]
 8008194:	4605      	mov	r5, r0
 8008196:	4639      	mov	r1, r7
 8008198:	4630      	mov	r0, r6
 800819a:	f7fd fbd3 	bl	8005944 <_malloc_r>
 800819e:	b948      	cbnz	r0, 80081b4 <__smakebuf_r+0x46>
 80081a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081a4:	059a      	lsls	r2, r3, #22
 80081a6:	d4ee      	bmi.n	8008186 <__smakebuf_r+0x18>
 80081a8:	f023 0303 	bic.w	r3, r3, #3
 80081ac:	f043 0302 	orr.w	r3, r3, #2
 80081b0:	81a3      	strh	r3, [r4, #12]
 80081b2:	e7e2      	b.n	800817a <__smakebuf_r+0xc>
 80081b4:	89a3      	ldrh	r3, [r4, #12]
 80081b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80081ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081be:	81a3      	strh	r3, [r4, #12]
 80081c0:	9b01      	ldr	r3, [sp, #4]
 80081c2:	6020      	str	r0, [r4, #0]
 80081c4:	b15b      	cbz	r3, 80081de <__smakebuf_r+0x70>
 80081c6:	4630      	mov	r0, r6
 80081c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081cc:	f000 f81e 	bl	800820c <_isatty_r>
 80081d0:	b128      	cbz	r0, 80081de <__smakebuf_r+0x70>
 80081d2:	89a3      	ldrh	r3, [r4, #12]
 80081d4:	f023 0303 	bic.w	r3, r3, #3
 80081d8:	f043 0301 	orr.w	r3, r3, #1
 80081dc:	81a3      	strh	r3, [r4, #12]
 80081de:	89a3      	ldrh	r3, [r4, #12]
 80081e0:	431d      	orrs	r5, r3
 80081e2:	81a5      	strh	r5, [r4, #12]
 80081e4:	e7cf      	b.n	8008186 <__smakebuf_r+0x18>
	...

080081e8 <_fstat_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	2300      	movs	r3, #0
 80081ec:	4d06      	ldr	r5, [pc, #24]	@ (8008208 <_fstat_r+0x20>)
 80081ee:	4604      	mov	r4, r0
 80081f0:	4608      	mov	r0, r1
 80081f2:	4611      	mov	r1, r2
 80081f4:	602b      	str	r3, [r5, #0]
 80081f6:	f7f9 fc25 	bl	8001a44 <_fstat>
 80081fa:	1c43      	adds	r3, r0, #1
 80081fc:	d102      	bne.n	8008204 <_fstat_r+0x1c>
 80081fe:	682b      	ldr	r3, [r5, #0]
 8008200:	b103      	cbz	r3, 8008204 <_fstat_r+0x1c>
 8008202:	6023      	str	r3, [r4, #0]
 8008204:	bd38      	pop	{r3, r4, r5, pc}
 8008206:	bf00      	nop
 8008208:	20000348 	.word	0x20000348

0800820c <_isatty_r>:
 800820c:	b538      	push	{r3, r4, r5, lr}
 800820e:	2300      	movs	r3, #0
 8008210:	4d05      	ldr	r5, [pc, #20]	@ (8008228 <_isatty_r+0x1c>)
 8008212:	4604      	mov	r4, r0
 8008214:	4608      	mov	r0, r1
 8008216:	602b      	str	r3, [r5, #0]
 8008218:	f7f9 fc23 	bl	8001a62 <_isatty>
 800821c:	1c43      	adds	r3, r0, #1
 800821e:	d102      	bne.n	8008226 <_isatty_r+0x1a>
 8008220:	682b      	ldr	r3, [r5, #0]
 8008222:	b103      	cbz	r3, 8008226 <_isatty_r+0x1a>
 8008224:	6023      	str	r3, [r4, #0]
 8008226:	bd38      	pop	{r3, r4, r5, pc}
 8008228:	20000348 	.word	0x20000348

0800822c <_init>:
 800822c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822e:	bf00      	nop
 8008230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008232:	bc08      	pop	{r3}
 8008234:	469e      	mov	lr, r3
 8008236:	4770      	bx	lr

08008238 <_fini>:
 8008238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823a:	bf00      	nop
 800823c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800823e:	bc08      	pop	{r3}
 8008240:	469e      	mov	lr, r3
 8008242:	4770      	bx	lr
