{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541217802149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541217802161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:03:22 2018 " "Processing started: Sat Nov 03 12:03:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541217802161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217802161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217802161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541217802782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541217802782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_60-beh " "Found design unit 1: counter_60-beh" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814372 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Found entity 1: counter_60" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24-beh " "Found design unit 1: counter_24-beh" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814377 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Found entity 1: counter_24" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-beh " "Found design unit 1: alarm-beh" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814380 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK-beh " "Found design unit 1: CLK-beh" {  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814384 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-led_behav " "Found design unit 1: led-led_behav" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814389 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input-beh " "Found design unit 1: input-beh" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814393 ""} { "Info" "ISGN_ENTITY_NAME" "1 input " "Found entity 1: input" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217814396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541217814467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:inst7 " "Elaborating entity \"alarm\" for hierarchy \"alarm:inst7\"" {  } { { "clock.bdf" "inst7" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { -40 464 544 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217814601 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm alarm.vhd(12) " "VHDL Process Statement warning at alarm.vhd(12): inferring latch(es) for signal or variable \"alarm\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541217814602 "|clock|alarm:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm alarm.vhd(12) " "Inferred latch for \"alarm\" at alarm.vhd(12)" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217814602 "|clock|alarm:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60 counter_60:inst1 " "Elaborating entity \"counter_60\" for hierarchy \"counter_60:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 232 432 640 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217814603 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "step counter_60.vhd(18) " "VHDL Variable Declaration warning at counter_60.vhd(18): used initial value expression for variable \"step\" because variable was never assigned a value" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 18 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541217814604 "|clock|counter_60:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P counter_60.vhd(20) " "VHDL Process Statement warning at counter_60.vhd(20): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814604 "|clock|counter_60:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CR counter_60.vhd(21) " "VHDL Process Statement warning at counter_60.vhd(21): signal \"CR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814604 "|clock|counter_60:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD counter_60.vhd(23) " "VHDL Process Statement warning at counter_60.vhd(23): signal \"LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814605 "|clock|counter_60:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input input:inst11 " "Elaborating entity \"input\" for hierarchy \"input:inst11\"" {  } { { "clock.bdf" "inst11" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 384 -240 -32 528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217814606 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_hour input.vhd(27) " "VHDL Process Statement warning at input.vhd(27): signal \"LD_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_minute input.vhd(29) " "VHDL Process Statement warning at input.vhd(29): signal \"LD_minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P input.vhd(31) " "VHDL Process Statement warning at input.vhd(31): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CR input.vhd(33) " "VHDL Process Statement warning at input.vhd(33): signal \"CR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK input.vhd(35) " "VHDL Process Statement warning at input.vhd(35): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour input.vhd(56) " "VHDL Process Statement warning at input.vhd(56): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute input.vhd(57) " "VHDL Process Statement warning at input.vhd(57): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause input.vhd(58) " "VHDL Process Statement warning at input.vhd(58): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clean input.vhd(59) " "VHDL Process Statement warning at input.vhd(59): signal \"clean\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814607 "|clock|input:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK CLK:inst13 " "Elaborating entity \"CLK\" for hierarchy \"CLK:inst13\"" {  } { { "clock.bdf" "inst13" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 232 -168 16 312 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217814609 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK CLK.vhd(22) " "VHDL Process Statement warning at CLK.vhd(22): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814611 "|clock|CLK:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst8 " "Elaborating entity \"led\" for hierarchy \"led:inst8\"" {  } { { "clock.bdf" "inst8" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { -72 96 296 40 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217814622 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_in led.vhd(25) " "VHDL Process Statement warning at led.vhd(25): signal \"hour_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_in led.vhd(26) " "VHDL Process Statement warning at led.vhd(26): signal \"hour_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute_in led.vhd(27) " "VHDL Process Statement warning at led.vhd(27): signal \"minute_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute_in led.vhd(28) " "VHDL Process Statement warning at led.vhd(28): signal \"minute_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_in led.vhd(29) " "VHDL Process Statement warning at led.vhd(29): signal \"second_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_in led.vhd(30) " "VHDL Process Statement warning at led.vhd(30): signal \"second_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hourl led.vhd(31) " "VHDL Process Statement warning at led.vhd(31): signal \"hourl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hourh led.vhd(50) " "VHDL Process Statement warning at led.vhd(50): signal \"hourh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minl led.vhd(69) " "VHDL Process Statement warning at led.vhd(69): signal \"minl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minh led.vhd(88) " "VHDL Process Statement warning at led.vhd(88): signal \"minh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secl led.vhd(107) " "VHDL Process Statement warning at led.vhd(107): signal \"secl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sech led.vhd(126) " "VHDL Process Statement warning at led.vhd(126): signal \"sech\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814624 "|clock|led:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24 counter_24:inst2 " "Elaborating entity \"counter_24\" for hierarchy \"counter_24:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 224 752 960 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217814625 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "step counter_24.vhd(18) " "VHDL Variable Declaration warning at counter_24.vhd(18): used initial value expression for variable \"step\" because variable was never assigned a value" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 18 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541217814626 "|clock|counter_24:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P counter_24.vhd(20) " "VHDL Process Statement warning at counter_24.vhd(20): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814626 "|clock|counter_24:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CR counter_24.vhd(21) " "VHDL Process Statement warning at counter_24.vhd(21): signal \"CR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814627 "|clock|counter_24:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD counter_24.vhd(23) " "VHDL Process Statement warning at counter_24.vhd(23): signal \"LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217814627 "|clock|counter_24:inst2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[5\] input:inst11\|i\[5\]~_emulated input:inst11\|i\[5\]~1 " "Register \"input:inst11\|i\[5\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[5\]~_emulated\" and latch \"input:inst11\|i\[5\]~1\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217815431 "|clock|input:inst11|i[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[4\] input:inst11\|i\[4\]~_emulated input:inst11\|i\[4\]~5 " "Register \"input:inst11\|i\[4\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[4\]~_emulated\" and latch \"input:inst11\|i\[4\]~5\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217815431 "|clock|input:inst11|i[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[3\] input:inst11\|i\[3\]~_emulated input:inst11\|i\[5\]~1 " "Register \"input:inst11\|i\[3\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[3\]~_emulated\" and latch \"input:inst11\|i\[5\]~1\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217815431 "|clock|input:inst11|i[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[2\] input:inst11\|i\[2\]~_emulated input:inst11\|i\[4\]~5 " "Register \"input:inst11\|i\[2\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[2\]~_emulated\" and latch \"input:inst11\|i\[4\]~5\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217815431 "|clock|input:inst11|i[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1541217815431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] VCC " "Pin \"SEG\[7\]\" is stuck at VCC" {  } { { "clock.bdf" "" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { -304 344 360 -128 "SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541217815515 "|clock|SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541217815515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541217815636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541217816630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217816630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541217816696 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541217816696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541217816696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541217816696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541217816715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:03:36 2018 " "Processing ended: Sat Nov 03 12:03:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541217816715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541217816715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541217816715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217816715 ""}
