{
  "name": "tdx_guest::tdcall::TdgVpInfo",
  "constructors": [],
  "access_self_as_arg": {
    "read": [],
    "write": [],
    "other": []
  },
  "access_self_as_locals": {
    "read": [],
    "write": [],
    "other": [
      "ostd::arch::init_cvm_guest",
      "ostd::arch::init_cvm_guest",
      "ostd::arch::init_cvm_guest"
    ]
  },
  "access_field": [
    {
      "read": [],
      "write": [],
      "other": []
    },
    {
      "read": [],
      "write": [],
      "other": []
    },
    {
      "read": [],
      "write": [],
      "other": []
    },
    {
      "read": [],
      "write": [],
      "other": []
    },
    {
      "read": [],
      "write": [],
      "other": []
    },
    {
      "read": [],
      "write": [],
      "other": []
    }
  ],
  "span": "/home/gh-zjp-CN/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/tdx-guest-0.2.2/src/tdcall.rs:253:1: 253:21",
  "src": "pub struct TdgVpInfo",
  "kind": "Struct",
  "doc_adt": "",
  "variant_fields": {
    "VariantIdx(None)-FieldIdx(Some(0))": {
      "name": "gpaw",
      "doc": " The effective GPA width (in bits) for this TD (do not confuse with MAXPA).\n SHARED bit is at GPA bit GPAW-1.\n\n Only GPAW values 48 and 52 are possible.\n"
    },
    "VariantIdx(None)-FieldIdx(Some(1))": {
      "name": "attributes",
      "doc": " The TD's ATTRIBUTES (provided as input to TDH.MNG.INIT)\n"
    },
    "VariantIdx(None)-FieldIdx(Some(2))": {
      "name": "num_vcpus",
      "doc": ""
    },
    "VariantIdx(None)-FieldIdx(Some(3))": {
      "name": "max_vcpus",
      "doc": ""
    },
    "VariantIdx(None)-FieldIdx(Some(4))": {
      "name": "vcpu_index",
      "doc": ""
    },
    "VariantIdx(None)-FieldIdx(Some(5))": {
      "name": "sys_rd",
      "doc": " Indicates that the TDG.SYS.RD/RDM/RDCALL function are avaliable.\n"
    }
  }
}