{"name":"ce","timePeriod":500,"clockEnabled":true,"projectId":"Z8U8AjH1SlZ2Y4yVMK7W","focussedCircuit":30746792310,"orderedTabs":["30746792310","71356237370","39130658042"],"scopes":[{"layout":{"width":100,"height":100,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[15]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[10]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[17]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[16]},{"x":30,"y":0,"type":1,"bitWidth":1,"label":"","connections":[8]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[15]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[14]},{"x":30,"y":0,"type":1,"bitWidth":1,"label":"","connections":[12]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[4]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[13]},{"x":30,"y":0,"type":1,"bitWidth":1,"label":"","connections":[1]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[17]},{"x":-270,"y":-90,"type":2,"bitWidth":1,"label":"","connections":[7,13]},{"x":-270,"y":-120,"type":2,"bitWidth":1,"label":"","connections":[12,9]},{"x":-380,"y":-80,"type":2,"bitWidth":1,"label":"","connections":[6,15]},{"x":-380,"y":-100,"type":2,"bitWidth":1,"label":"","connections":[5,14,0]},{"x":-380,"y":-130,"type":2,"bitWidth":1,"label":"","connections":[3,17]},{"x":-380,"y":-150,"type":2,"bitWidth":1,"label":"","connections":[2,16,11]}],"id":30746792310,"name":"NOR AND","Input":[{"x":-430,"y":-100,"objectType":"Input","label":"B","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":40,"id":"m3FP1Aw9CUxsmOJW5EgK"}]}},{"x":-430,"y":-150,"objectType":"Input","label":"A","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":11},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"IQiqdzj3sGZ2lMyeY0Fg"}]}}],"Output":[{"x":-170,"y":-130,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":1},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"VxTGkEZtMq0sx7BKovdf"}]}}],"NorGate":[{"x":-330,"y":-140,"objectType":"NorGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[2,3],"output1":4}}},{"x":-330,"y":-90,"objectType":"NorGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[5,6],"output1":7}}},{"x":-230,"y":-130,"objectType":"NorGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[8,9],"output1":10}}}],"restrictedCircuitElementsUsed":[],"nodes":[12,13,14,15,16,17]},{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[11]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[9]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[12]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[10]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[13]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[14]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[15]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[8]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[7]},{"x":440,"y":220,"type":2,"bitWidth":1,"label":"","connections":[1,10]},{"x":440,"y":210,"type":2,"bitWidth":1,"label":"","connections":[3,9]},{"x":440,"y":180,"type":2,"bitWidth":1,"label":"","connections":[0,12]},{"x":440,"y":190,"type":2,"bitWidth":1,"label":"","connections":[2,11]},{"x":520,"y":200,"type":2,"bitWidth":1,"label":"","connections":[4,14,15]},{"x":520,"y":190,"type":2,"bitWidth":1,"label":"","connections":[5,13]},{"x":520,"y":210,"type":2,"bitWidth":1,"label":"","connections":[6,13]}],"id":71356237370,"name":"NOR OR","Input":[{"x":400,"y":180,"objectType":"Input","label":"A","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":40,"id":"QQ8RTJkksvpkIAXksf4r"}]}},{"x":400,"y":220,"objectType":"Input","label":"B","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":1},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"M4Ig5CYyK35HCi08mbk5"}]}}],"Output":[{"x":600,"y":200,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":8},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"yCogbeqRZEeD7LuqFMP0"}]}}],"OrGate":[{"x":480,"y":200,"objectType":"OrGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[2,3],"output1":4}}},{"x":550,"y":200,"objectType":"OrGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[5,6],"output1":7}}}],"restrictedCircuitElementsUsed":[],"nodes":[9,10,11,12,13,14,15]},{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[5]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[4]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[6]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[7]},{"x":30,"y":0,"type":1,"bitWidth":1,"label":"","connections":[1]},{"x":390,"y":140,"type":2,"bitWidth":1,"label":"","connections":[0,6,7]},{"x":390,"y":130,"type":2,"bitWidth":1,"label":"","connections":[5,2]},{"x":390,"y":150,"type":2,"bitWidth":1,"label":"","connections":[5,3]}],"id":39130658042,"name":"NOR NOT","Input":[{"x":360,"y":140,"objectType":"Input","label":"A","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"unsGsnuuZqg88XY2NrQD"}]}}],"Output":[{"x":480,"y":140,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":1},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"dQYoB1m2fAdcABO8g3Ld"}]}}],"NorGate":[{"x":420,"y":140,"objectType":"NorGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[2,3],"output1":4}}}],"restrictedCircuitElementsUsed":[],"nodes":[5,6,7]}]}