Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: xtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xtop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xtop"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : xtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Code/rtl/xprog_rom.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Compiling verilog include file "../Code/rtl/xctrldefs.vh"
Compiling verilog include file "../Code/rtl/xprogdefs.vh"
Compiling verilog file "../Code/rtl/xprog_ram.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Compiling verilog include file "../Code/rtl/xprogdefs.vh"
Compiling verilog include file "../Code/rtl/xctrldefs.vh"
Module <xprog_rom> compiled
Compiling verilog file "../Code/rtl/xregf.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Compiling verilog include file "../Code/rtl/xregfdefs.vh"
Module <xprog_ram> compiled
Compiling verilog file "../Code/rtl/xpushs.v" in library work
Module <xregf> compiled
Compiling verilog file "../Code/rtl/xps2.v" in library work
Module <xpushs> compiled
Compiling verilog file "../Code/rtl/xprog.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Compiling verilog include file "../Code/rtl/xctrldefs.vh"
Compiling verilog include file "../Code/rtl/xprogdefs.vh"
Module <xps2> compiled
Compiling verilog file "../Code/rtl/xgpo.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Module <xprog> compiled
Compiling verilog file "../Code/rtl/xdisp.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Module <xgpo> compiled
Compiling verilog file "../Code/rtl/xctrl.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Compiling verilog include file "../Code/rtl/xctrldefs.vh"
Compiling verilog include file "../Code/rtl/xprogdefs.vh"
Module <xdisp> compiled
Compiling verilog file "../Code/rtl/xtop.v" in library work
Compiling verilog include file "../Code/rtl/xdefs.vh"
Compiling verilog include file "../Code/rtl/xctrldefs.vh"
Compiling verilog include file "../Code/rtl/xprogdefs.vh"
Compiling verilog include file "../Code/rtl/xregfdefs.vh"
Module <xctrl> compiled
Module <xtop> compiled
No errors in compilation
Analysis of file <"xtop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <xtop> in library <work>.

Analyzing hierarchy for module <xctrl> in library <work>.

Analyzing hierarchy for module <xprog> in library <work>.

Analyzing hierarchy for module <xregf> in library <work>.

Analyzing hierarchy for module <xpushs> in library <work>.

Analyzing hierarchy for module <xps2> in library <work>.

Analyzing hierarchy for module <xdisp> in library <work>.

Analyzing hierarchy for module <xgpo> in library <work>.

Analyzing hierarchy for module <xprog_rom> in library <work>.

Analyzing hierarchy for module <xprog_ram> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <xtop>.
Module <xtop> is correct for synthesis.
 
Analyzing module <xctrl> in library <work>.
Module <xctrl> is correct for synthesis.
 
Analyzing module <xprog> in library <work>.
Module <xprog> is correct for synthesis.
 
Analyzing module <xprog_rom> in library <work>.
INFO:Xst:2546 - "../Code/rtl/xprog_rom.v" line 18: reading initialization file "./bootrom.hex".
Module <xprog_rom> is correct for synthesis.
 
Analyzing module <xprog_ram> in library <work>.
INFO:Xst:2546 - "../Code/rtl/xprog_ram.v" line 73: reading initialization file "./program.hex".
Module <xprog_ram> is correct for synthesis.
 
Analyzing module <xregf> in library <work>.
Module <xregf> is correct for synthesis.
 
Analyzing module <xpushs> in library <work>.
Module <xpushs> is correct for synthesis.
 
Analyzing module <xps2> in library <work>.
Module <xps2> is correct for synthesis.
 
Analyzing module <xdisp> in library <work>.
Module <xdisp> is correct for synthesis.
 
Analyzing module <xgpo> in library <work>.
Module <xgpo> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <data_out> in unit <xps2> has a constant value of 000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_out> in unit <xdisp> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <xctrl>.
    Related source file is "../Code/rtl/xctrl.v".
    Found 9-bit register for signal <pc>.
    Found 1-bit register for signal <carry>.
    Found 10-bit adder for signal <data_addr$addsub0000>.
    Found 10-bit comparator greatequal for signal <data_sel$cmp_ge0000> created at line 223.
    Found 32-bit 4-to-1 multiplexer for signal <data_to_rd_int>.
    Found 1-bit register for signal <negative>.
    Found 9-bit adder for signal <old_pc_nxt_2$add0000> created at line 106.
    Found 1-bit register for signal <overflow>.
    Found 9-bit adder for signal <pc_nxt$share0000> created at line 108.
    Found 32-bit register for signal <regA>.
    Found 32-bit subtractor for signal <regA_nxt$addsub0000>.
    Found 32-bit xor2 for signal <regA_nxt$xor0000> created at line 166.
    Found 32-bit register for signal <regB>.
    Found 33-bit addsub for signal <temp_regA$addsub0000>.
    Found 32-bit adder carry out for signal <temp_regA$addsub0002> created at line 208.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <xctrl> synthesized.


Synthesizing Unit <xregf>.
    Related source file is "../Code/rtl/xregf.v".
    Found 16x32-bit dual-port RAM <Mram_reg_1> for signal <reg_1>.
    Found 16x32-bit dual-port RAM <Mram_reg_2> for signal <reg_2>.
    Summary:
	inferred   2 RAM(s).
Unit <xregf> synthesized.


Synthesizing Unit <xpushs>.
    Related source file is "../Code/rtl/xpushs.v".
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <data_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <xpushs> synthesized.


Synthesizing Unit <xps2>.
    Related source file is "../Code/rtl/xps2.v".
WARNING:Xst:647 - Input <ps2_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ps2_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xps2> synthesized.


Synthesizing Unit <xdisp>.
    Related source file is "../Code/rtl/xdisp.v".
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xdisp> synthesized.


Synthesizing Unit <xgpo>.
    Related source file is "../Code/rtl/xgpo.v".
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <xgpo> synthesized.


Synthesizing Unit <xprog_rom>.
    Related source file is "../Code/rtl/xprog_rom.v".
WARNING:Xst:1781 - Signal <mem> is used but never assigned. Tied to default value.
    Found 16x32-bit ROM for signal <$varindex0000> created at line 23.
    Found 32-bit register for signal <instruction>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <xprog_rom> synthesized.


Synthesizing Unit <xprog_ram>.
    Related source file is "../Code/rtl/xprog_ram.v".
    Found 256x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <data_out_int>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <xprog_ram> synthesized.


Synthesizing Unit <xprog>.
    Related source file is "../Code/rtl/xprog.v".
Unit <xprog> synthesized.


Synthesizing Unit <xtop>.
    Related source file is "../Code/rtl/xtop.v".
WARNING:Xst:646 - Signal <pushs_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ps2_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <disp_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xtop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x32-bit dual-port RAM                               : 2
 256x32-bit dual-port RAM                              : 1
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 32-bit adder carry out                                : 1
 32-bit subtractor                                     : 1
 33-bit addsub                                         : 1
 9-bit adder                                           : 2
# Registers                                            : 11
 1-bit register                                        : 3
 2-bit register                                        : 1
 32-bit register                                       : 5
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 1
 10-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <ps2> is unconnected in block <xtop>.
   It will be removed from the design.

Synthesizing (advanced) Unit <xprog_rom>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <xprog_rom> synthesized (advanced).

Synthesizing (advanced) Unit <xregf>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <GND>           |          |
    |     diA            | connected to signal <VCC>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <ext_addr>      |          |
    |     doB            | connected to signal <ext_data_out>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <GND>           |          |
    |     diA            | connected to signal <VCC>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <int_addr>      |          |
    |     doB            | connected to signal <int_data_out>  |          |
    -----------------------------------------------------------------------
Unit <xregf> synthesized (advanced).

Synthesizing (advanced) Unit <xtop>.
INFO:Xst:3226 - The RAM <prog/ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <prog/ram/data_out_int> <prog/ram/instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <prog_sel>      | high     |
    |     weA            | connected to signal <data_we>       | high     |
    |     addrA          | connected to signal <data_addr>     |          |
    |     diA            | connected to signal <data_to_wr>    |          |
    |     doA            | connected to signal <prog_data_to_rd> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <pc>            |          |
    |     doB            | connected to signal <prog/data_from_ram> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xtop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x32-bit dual-port distributed RAM                   : 2
 256x32-bit dual-port block RAM                        : 1
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 32-bit adder carry out                                : 1
 32-bit subtractor                                     : 1
 33-bit addsub                                         : 1
 9-bit adder                                           : 2
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 1
 10-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <instruction_1> in Unit <xprog_rom> is equivalent to the following 4 FFs/Latches, which will be removed : <instruction_3> <instruction_5> <instruction_6> <instruction_7> 
INFO:Xst:2261 - The FF/Latch <instruction_2> in Unit <xprog_rom> is equivalent to the following 20 FFs/Latches, which will be removed : <instruction_8> <instruction_9> <instruction_10> <instruction_11> <instruction_12> <instruction_13> <instruction_14> <instruction_15> <instruction_16> <instruction_17> <instruction_18> <instruction_19> <instruction_20> <instruction_21> <instruction_22> <instruction_23> <instruction_24> <instruction_25> <instruction_26> <instruction_27> 
INFO:Xst:2261 - The FF/Latch <instruction_4> in Unit <xprog_rom> is equivalent to the following FF/Latch, which will be removed : <instruction_31> 

Optimizing unit <xtop> ...

Optimizing unit <xgpo> ...

Optimizing unit <xprog_rom> ...
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_25> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_26> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_29> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_27> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_210> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_211> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_214> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_212> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_213> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_217> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_215> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_216> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_220> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_218> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_219> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_221> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_222> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_225> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_223> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_224> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_226> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_227> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_230> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_228> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_229> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_231> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <regf/Mram_reg_24>, <regf/Mram_reg_232> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xtop, actual ratio is 34.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : xtop.ngr
Top Level Output File Name         : xtop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 999
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 9
#      LUT2                        : 19
#      LUT3                        : 154
#      LUT3_D                      : 18
#      LUT4                        : 401
#      LUT4_D                      : 33
#      LUT4_L                      : 53
#      MUXCY                       : 128
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 93
#      FDE                         : 43
#      FDR                         : 7
#      FDRS                        : 43
# RAMS                             : 3
#      RAM16X1D                    : 2
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      378  out of    960    39%  
 Number of Slice Flip Flops:             93  out of   1920     4%  
 Number of 4 input LUTs:                724  out of   1920    37%  
    Number used as logic:               720
    Number used as RAMs:                  4
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.789ns (Maximum Frequency: 53.223MHz)
   Minimum input arrival time before clock: 5.010ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.789ns (frequency: 53.223MHz)
  Total number of paths / destination ports: 1269507 / 237
-------------------------------------------------------------------------
Delay:               18.789ns (Levels of Logic = 44)
  Source:            prog/ram/Mram_mem (RAM)
  Destination:       controller/regA_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: prog/ram/Mram_mem to controller/regA_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB0    3   2.800   0.535  prog/ram/Mram_mem (prog/data_from_ram<0>)
     LUT4:I3->O            1   0.704   0.000  controller/Madd_data_addr_addsub0000_lut<0> (controller/Madd_data_addr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  controller/Madd_data_addr_addsub0000_cy<0> (controller/Madd_data_addr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<1> (controller/Madd_data_addr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<2> (controller/Madd_data_addr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<3> (controller/Madd_data_addr_addsub0000_cy<3>)
     XORCY:CI->O          16   0.804   1.069  controller/Madd_data_addr_addsub0000_xor<4> (controller/data_addr_addsub0000<4>)
     LUT3:I2->O           17   0.704   1.055  controller/data_addr<4>1 (data_addr<4>)
     LUT4:I3->O            2   0.704   0.451  controller/regB_we11_SW1 (N290)
     LUT4_D:I3->O         12   0.704   0.965  controller/regB_we21_1 (controller/regB_we21)
     LUT4:I3->O            3   0.704   0.535  controller/Mmux_data_to_rd_int1316 (controller/Mmux_data_to_rd_int1316)
     LUT4:I3->O            1   0.704   0.000  controller/Madd_temp_regA_addsub0002_lut<1> (controller/Madd_temp_regA_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  controller/Madd_temp_regA_addsub0002_cy<1> (controller/Madd_temp_regA_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<2> (controller/Madd_temp_regA_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<3> (controller/Madd_temp_regA_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<4> (controller/Madd_temp_regA_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<5> (controller/Madd_temp_regA_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<6> (controller/Madd_temp_regA_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<7> (controller/Madd_temp_regA_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<8> (controller/Madd_temp_regA_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<9> (controller/Madd_temp_regA_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<10> (controller/Madd_temp_regA_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<11> (controller/Madd_temp_regA_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<12> (controller/Madd_temp_regA_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<13> (controller/Madd_temp_regA_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<14> (controller/Madd_temp_regA_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<15> (controller/Madd_temp_regA_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<16> (controller/Madd_temp_regA_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<17> (controller/Madd_temp_regA_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<18> (controller/Madd_temp_regA_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<19> (controller/Madd_temp_regA_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<20> (controller/Madd_temp_regA_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<21> (controller/Madd_temp_regA_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<22> (controller/Madd_temp_regA_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<23> (controller/Madd_temp_regA_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<24> (controller/Madd_temp_regA_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<25> (controller/Madd_temp_regA_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<26> (controller/Madd_temp_regA_addsub0002_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<27> (controller/Madd_temp_regA_addsub0002_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<28> (controller/Madd_temp_regA_addsub0002_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<29> (controller/Madd_temp_regA_addsub0002_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<30> (controller/Madd_temp_regA_addsub0002_cy<30>)
     XORCY:CI->O           4   0.804   0.591  controller/Madd_temp_regA_addsub0002_xor<31> (controller/temp_regA_addsub0002<31>)
     LUT4:I3->O            1   0.704   0.424  controller/temp_regA<31>1_SW2 (N132)
     LUT4:I3->O            1   0.704   0.000  controller/regA_nxt<31>1491 (controller/regA_nxt<31>149)
     FDRS:D                    0.308          controller/regA_31
    ----------------------------------------
    Total                     18.789ns (13.164ns logic, 5.625ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 85 / 82
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       controller/regB_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to controller/regB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.218   1.270  rst_IBUF (rst_IBUF)
     LUT4:I3->O           32   0.704   1.262  controller/regB_not00011 (controller/regB_not0001)
     FDE:CE                    0.555          controller/regB_0
    ----------------------------------------
    Total                      5.010ns (2.477ns logic, 2.533ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            gpo/data_out_7 (FF)
  Destination:       gpo_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: gpo/data_out_7 to gpo_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  gpo/data_out_7 (gpo/data_out_7)
     OBUF:I->O                 3.272          gpo_out_7_OBUF (gpo_out<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.75 secs
 
--> 

Total memory usage is 298388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   42 (   0 filtered)

