From af231654d0988fa6953d4ea0784ea7165d923b77 Mon Sep 17 00:00:00 2001
From: Sergey Suloev <ssuloev@orpaltech.com>
Date: Fri, 24 Apr 2020 15:07:28 +0300
Subject: [PATCH] sun8i-a33: Device tree updates for A33 SoC boards

---
 arch/arm/boot/dts/sun8i-a33.dtsi             | 50 +++++++++++++++++++-
 arch/arm/boot/dts/sun8i-r16-bananapi-m2m.dts | 18 +++++--
 2 files changed, 64 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/sun8i-a33.dtsi b/arch/arm/boot/dts/sun8i-a33.dtsi
index cfd3858..05b57b5 100644
--- a/arch/arm/boot/dts/sun8i-a33.dtsi
+++ b/arch/arm/boot/dts/sun8i-a33.dtsi
@@ -124,7 +124,10 @@
 	};
 
 	cpus {
-		cpu@0 {
+		cpu0: cpu@0 {
+			compatible = "arm,cortex-a7";
+			device_type = "cpu";
+			reg = <0>;
 			clocks = <&ccu CLK_CPUX>;
 			clock-names = "cpu";
 			operating-points-v2 = <&cpu0_opp_table>;
@@ -132,6 +135,9 @@
 		};
 
 		cpu1: cpu@1 {
+			compatible = "arm,cortex-a7";
+			device_type = "cpu";
+			reg = <1>;
 			clocks = <&ccu CLK_CPUX>;
 			clock-names = "cpu";
 			operating-points-v2 = <&cpu0_opp_table>;
@@ -224,6 +230,32 @@
 			reset-names = "ahb";
 		};
 
+		i2s0: i2s@1c22000 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sun6i-a31-i2s";
+			reg = <0x01c22000 0x400>;
+			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_I2S0>, <&ccu CLK_I2S0>;
+			clock-names = "apb", "mod";
+			resets = <&ccu RST_BUS_I2S0>;
+			dmas = <&dma 3>, <&dma 3>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
+		i2s1: i2s@1c22400 {
+			#sound-dai-cells = <0>;
+			compatible = "allwinner,sun6i-a31-i2s";
+			reg = <0x01c22400 0x400>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&ccu CLK_BUS_I2S1>, <&ccu CLK_I2S1>;
+			clock-names = "apb", "mod";
+			resets = <&ccu RST_BUS_I2S1>;
+			dmas = <&dma 4>, <&dma 4>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
 		dai: dai@1c22c00 {
 			#sound-dai-cells = <0>;
 			compatible = "allwinner,sun6i-a31-i2s";
@@ -404,6 +436,22 @@
 		function = "uart0";
 	};
 
+	i2s1_pins_bclk: i2s1_pins_bclk {
+		pins = "PG11";
+		function = "i2s1";
+	};
+	i2s1_pins_lrck: i2s1_pins_lrck {
+		pins = "PG10";
+		function = "i2s1";
+	};
+	i2s1_pins_do0: i2s1_pins_do0 {
+		pins = "PG12";
+		function = "i2s1";
+	};
+	i2s1_pins_di: i2s1_pins_di {
+		pins = "PG13";
+		function = "i2s1";
+	};
 };
 
 &tcon0 {
diff --git a/arch/arm/boot/dts/sun8i-r16-bananapi-m2m.dts b/arch/arm/boot/dts/sun8i-r16-bananapi-m2m.dts
index e1c75f7..48b9ba9 100644
--- a/arch/arm/boot/dts/sun8i-r16-bananapi-m2m.dts
+++ b/arch/arm/boot/dts/sun8i-r16-bananapi-m2m.dts
@@ -119,7 +119,11 @@
 };
 
 &dai {
-	status = "okay";
+	status = "disabled";
+};
+
+&dsi {
+	vcc-dsi-supply = <&reg_dcdc1>;
 };
 
 &ehci0 {
@@ -141,6 +145,14 @@
 	bus-width = <4>;
 	non-removable;
 	status = "okay";
+
+	brcmf: wifi@1 {
+		reg = <1>;
+		compatible = "brcm,bcm4329-fmac";
+		interrupt-parent = <&r_pio>;
+		interrupts = <0 7 IRQ_TYPE_LEVEL_LOW>;	/* PL07 / EINT7 */
+		interrupt-names = "host-wake";
+	};
 };
 
 &mmc2 {
@@ -266,7 +278,7 @@
 };
 
 &sound {
-	status = "okay";
+	status = "disabled";
 };
 
 &uart0 {
@@ -279,7 +291,7 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&uart1_pg_pins>, <&uart1_cts_rts_pg_pins>;
 	uart-has-rtscts;
-	status = "okay";
+	status = "disabled";
 
 	bluetooth {
 		compatible = "brcm,bcm43438-bt";
-- 
2.17.1

