$date
	Sun Jan 17 17:15:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module ipro $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#10
0!
1#
#20
1!
0#
1"
#30
0!
1#
#40
