{"config":{"lang":["en"],"separator":"[\\s\\-_]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"Documentation Portal Landing Page","text":"<p>Welcome! Select a documentation area to browse:</p> Software<p>Explore Software documentation and resources.</p> Hardware<p>Hardware design guides and documentation for supported devices.</p> IP<p>Documentation for available IP blocks and integration guides.</p> <p>Select a tile above to explore documentation by area. </p>"},{"location":"Hardware/","title":"Hardware","text":"<p>Welcome to the Hardware documentation section. </p> Application Notes<p>Latest application notes.</p> Silicon User Guides<p>Step-by-step guides for getting started and advanced usage of our hardware.</p> <p>Select a tile above to explore software documentation sections.</p>"},{"location":"Hardware/ApplicationNotes/","title":"Application Notes (Hardware)","text":"<p>List of application notes for hardware.  - AN4997: PolarFire FPGA Building a Mi-V Processor Subsystem  </p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/","title":"PolarFire FPGA Buiding Mi-V Processor Subsystem (Parent map)","text":"<ul> <li>Introduction<ul> <li>Design Requirements</li> <li>Prerequisites</li> </ul> </li> <li>Design Description<ul> <li>Fabric RAMs Initialization</li> </ul> </li> <li>Creating a Mi-V Processor Subsystem<ul> <li>Creating a Libero Project</li> <li>Creating a New SmartDesign Component</li> <li>Instantiating IP Cores in SmartDesign<ul> <li>Instantiating Mi-V Processor IP</li> <li>Instantiating AXI Interconnect Bus IP</li> <li>Instantiating DDR3 Memory Controller</li> <li>Instantiating PolarFire Clock Conditioning Circuitry (CCC)</li> <li>Instantiating PolarFire Initialization Monitor</li> <li>Instantiating CORERESET_PF</li> <li>Instantiating CoreJTAGDebug</li> <li>Instantiating MiV ESS Core</li> </ul> </li> <li>Connecting IP Instances in SmartDesign</li> <li>Generating SmartDesign Component</li> <li>Managing Timing Constraints<ul> <li>Deriving Constraints</li> <li>Importing Other Constraint Files</li> </ul> </li> <li>Running the Libero Design Flow<ul> <li>Synthesis</li> <li>Place and Route</li> <li>Verify Timing</li> <li>Generate FPGA Array Data</li> <li>Configure Design Initialization Data and Memories</li> <li>Generate Design Initialization Data</li> <li>Generate Bitstream</li> <li>Run PROGRAM Action<ul> <li>Board Setup</li> <li>Serial Terminal Emulation Program (PuTTY) Setup</li> <li>Programming the PolarFire Device</li> </ul> </li> <li>Generate SPI Flash Image</li> <li>Run PROGRAM_SPI_IMAGE Action</li> </ul> </li> </ul> </li> <li>Building the User Application Using SoftConsole<ul> <li>Creating a Mi-V SoftConsole Project</li> <li>Downloading the Firmware Drivers</li> <li>Importing the Firmware Drivers</li> <li>Creating the main.c File</li> <li>Mapping Firmware Drivers and the Linker Script</li> <li>Mapping Memory and Peripheral Addresses</li> <li>Setting the UART Baud Rate</li> <li>Building the Mi-V Project</li> <li>Debugging the User Application Using SoftConsole</li> <li>Debugging the User Application from DDR3 Memory</li> </ul> </li> <li>Appendix 1: Programming the Device using FlashPro Express</li> <li>Appendix 2 - DDR3 Configuration</li> <li>Appendix 3 - References</li> <li>Revision History</li> <li>Microchip FPGA Support</li> <li>Microchip Information<ul> <li>Trademarks</li> <li>Legal Notice</li> <li>Microchip Devices Code Protection Feature</li> </ul> </li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-093789E0-82C7-4A53-81F3-DE5FF84993F4/","title":"Importing the Firmware Drivers","text":"<p>After the driver files are downloaded, they must be imported into the empty project.</p> <p>To import the drivers, perform the following steps:</p> <ol> <li> <p>In SoftConsole, right-click the MiV_uart_blinky project, and select Import, as shown in the following figure.</p> <p></p> </li> <li> <p>In the Import dialog box, expand the General folder, and double-click File System, as shown in the following figure.</p> <p></p> </li> <li> <p>On the next page of the Import dialog box, do the following:</p> <ul> <li>Click Browse, and locate the folder where you downloaded the drivers.</li> <li>From the folder, select the drivers, filelist, hal, and miv_rv32_hal folders.</li> <li>Click Finish. </li> </ul> </li> </ol> <p>The miv_rv32_hal, hal, and driver files are imported into the MiV_uart_blinky project.</p> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-0A143AD0-368A-408D-858A-FDAC5EC2644C/","title":"Design Description","text":"<p>The application notes describes how to create a Mi-V subsystem for executing user applications. The user application can be stored in \u00b5PROM, sNVM, or an external SPI flash. At device power-up, the PolarFire System Controller initializes the designated TCM with the user application and releases the system reset. If the user application is stored in SPI Flash, the System Controller uses the SC_SPI interface for reading the user application from SPI Flash. The given user application prints the UART message \u201cHello World!\u201d and blinks user LEDs on the board.</p> <p>The following figure shows the top-level block diagram of the design.</p> <p></p> <ul> <li>Fabric RAMs Initialization </li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-0E61D50E-3777-4BD0-AB54-924659A209BE/","title":"Mapping Firmware Drivers and the Linker Script","text":"<p>At this stage, the drivers and the <code>MIV_RV32 HAL</code> files are not mapped. Therefore, the corresponding header files in the <code>main.c</code> file are unresolved, as shown in the following figure.</p> <p></p> <p>To map the drivers and HAL files, perform the following steps:</p> <ol> <li>Right-click MiV_uart_blinky project, and select Properties.</li> <li>Expand C/C++ Build, and select Settings.</li> <li> <p>Set the configuration to All Configurations, as shown in the following figure. This setting applies the upcoming tool settings to both release and debug modes.</p> <p></p> </li> <li> <p>In the Tool Settings tab, expand Target Processor, and ensure to select the following settings.</p> <ul> <li>Architecture: RV32I (-march=rv32i*)</li> <li>Integer ABI: ILP32(-mabi=ilp32*)</li> <li> <p>Multiply extension: Enabled</p> <p></p> </li> </ul> </li> <li> <p>Expand GNU RISC-V Cross C Compiler, and select Includes.</p> </li> <li> <p>Click the Add icon to add the driver and MIV_RV32 HAL directories, as shown in the following figure.</p> <p></p> <p>Important: This application does not require including system paths and other files.</p> </li> <li> <p>In the Add directory path dialog box, click Workspace, as shown in the following figure.</p> <p></p> </li> <li> <p>In the Folder selection dialog box, expand MiV_uart_blinky project &gt; drivers, select the CoreGPIO folder, and click OK, as shown in the following figure.</p> <p></p> </li> <li> <p>In the Add directory path dialog box, click OK.</p> <p>The CoreGPIO folder path is added, as shown in the following figure.</p> <p></p> </li> <li> <p>Repeat the preceding steps to add the CoreUARTapb, CoreSPI, hal, MIV_RV32_HAL, and MiV_uart_blinky (ProjName) folder paths.</p> <p>The drivers and MIV_RV32_HAL files are successfully mapped, as shown in the following figure.</p> <p></p> </li> <li> <p>Select the GNU RISC-V Cross C Linker &gt; General to map the linker script.</p> </li> <li>Click Add icon as shown in Figure \u2000 4, and in the Add file path dialog, click Workspace as shown in Figure \u2000 5.</li> <li> <p>In the File selection dialog box, expand MiV_uart_blinky and select the linker script, as shown in the following figure.</p> <p></p> </li> <li> <p>The linker script is mapped as shown in the following figure.</p> <p></p> </li> <li> <p>Select the Do not use standard start files (-nostartfiles) option as shown in preceding figure.</p> </li> <li> <p>Select the GNU RISC-V Cross Create Flash Image &gt; General and set Other Flags to <code>\u201c--change-section-lma *-0x80000000\u201d</code> as shown in the following figure. This excludes the extended linear record in the first line of the hex file.</p> <p></p> </li> <li> <p>Click Apply and when prompted to rebuild, choose Yes.</p> </li> <li>Then click Apply and Close.</li> </ol> <p>The firmware drivers and linker script are successfully mapped. Notice that the header files are now resolved in the <code>main.c</code> file.</p> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3/","title":"Appendix 2 - DDR3 Configuration","text":"<p>If you are using Rev F kit, the following are the configurations for DDR3 controller with the initialization and timing parameters for MT41K512M8DA-107: P part present on the Rev F PolarFire Evaluation kit.</p> <ol> <li> <p>On General tab, set CCC PLL Clock Multiplier to 8, DQ Width as 16, and Column Address Width as 10, as shown in following figure. The clock multiplier value of 8 sets the CCC PLL reference clock frequency to 83.333 MHz.\u2028A reference clock of this frequency is required for the PLL present inside the DDR3 subsystem. The PLL generates a 666.666 MHz DDR3 memory clock frequency and a 166.666 MHz DDR3 AXI clock frequency. The DQ Width is set to 16 to match the width of the DDR3 memory present on the board.</p> <p></p> </li> <li> <p>On the Memory Initialization tab, set the initialization configuration settings for the DDR3 memory as shown in the following figure.</p> <p></p> </li> <li> <p>On the Memory Timing tab, set the timing configuration settings for the DDR3 memory as shown in the following figure.</p> <p></p> </li> <li> <p>On the Controller tab, set the controller configuration settings for the DDR3 memory as shown in the following figure.</p> <p></p> </li> <li> <p>On the Misc. tab, set the miscellaneous configuration settings for the DDR3 memory as shown in the following figure.</p> <p></p> </li> </ol>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B/","title":"Microchip Information","text":"<ul> <li> <p>Trademarks </p> </li> <li> <p>Legal Notice </p> </li> <li> <p>Microchip Devices Code Protection Feature </p> </li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-125F1A93-76CC-4BD7-BACA-01844FBD5F4F/","title":"Legal Notice","text":"<p>This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.</p> <p>THIS INFORMATION IS PROVIDED BY MICROCHIP \u201cAS IS\u201d. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.</p> <p>IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP\u2019S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.</p> <p>Use of Microchip devices in life support and/or safety applications is entirely at the buyer\u2019s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.</p> <p>Parent topic:Microchip Information</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-14DE5CD9-78E6-4972-AF0D-5AF812D8F9FA/","title":"Instantiating PolarFire Initialization Monitor","text":"<p>The PolarFire Initialization Monitor is used to get the status of device initialization including the TCM initialization. To instantiate the PolarFire Initialization Monitor:</p> <ol> <li>From the Catalog, drag the PolarFire Initialization Monitor core to SmartDesign.</li> <li>In the Create Component dialog box, enter INIT_Monitor as the component name, and then click OK.</li> <li>In the INIT_MONITOR Configurator, navigate to the Bank Monitor tab. Clear all the check boxes under Calibration Monitor except for BANK_1_CALIB_STATUS, and clear all the check boxes under VDDI Monitor except for BANK_6_VDDI_STATUS. Once completed, click OK.</li> </ol> <p></p> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11/","title":"Mapping Memory and Peripheral Addresses","text":"<p>In the Libero design flow, the Mi-V processor execution memory address is mapped to 0x80000000, and its size is set to 64 KB. This information must be checked in the linker script before building the application.</p> <p>To map the memory address, perform the following steps:</p> <ol> <li>Open the linker script (<code>miv-rv32-ram.ld</code>) available in the MIV_RV32_HAL folder.</li> <li>Ensure that the ram ORIGIN address is mapped to 0x80000000.</li> <li>Ensure that the LENGTH of the ram is 64 KB.</li> <li>Ensure that the HEAP_SIZE is 1 KB.</li> <li>Save the file.</li> </ol> <p>Important: The MTVEC_OFFSET macro places trap vectors appropriately. This macro is already defined in the <code>miv-rv32-ram.ld</code> file.</p> <p>The following figure shows the linker script.</p> <p></p> <p>In the Libero design flow, the UART, GPIO, and SPI peripheral addresses are mapped to 0x61000000, 0x65000000, and 0x66000000 respectively. This information needs to be provided in the <code>hw_platform.h</code> file.</p> <p>To map the peripheral address, perform the following steps:</p> <ol> <li>Open the hardware platform header file (<code>hw_platform.h</code>).</li> <li>Ensure that the SYS_CLK_FREQ macro is defined as 83333000UL.</li> <li>Ensure that the COREUARTAPB0_BASE_ADDR macro is defined as 0x61000000.</li> <li>Ensure that the COREGPIO_OUT_BASE_ADDR macro is defined as 0x65000000.</li> <li>Ensure that the FLASH_CORE_SPI_BASE macro is defined as 0x66000000.</li> <li>Save the file.</li> </ol> <p>The following figure shows the<code>hw_platform.h</code> after these updates.</p> <p></p> <p>The memory and peripheral addresses are successfully mapped.</p> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-1BD8BCF9-1049-4D3E-8A1A-EA9C38080389/","title":"Serial Terminal Emulation Program (PuTTY) Setup","text":"<p>The user application (<code>MiV_uart_blinky.hex</code> file) prints the string \"Hello World!\" on the serial terminal through the UART interface.</p> <p>To set up the serial terminal, perform the following steps :</p> <ol> <li>Start the PuTTY program.</li> <li> <p>Start Device Manager, note the second-highest COM port number, and use that in the PuTTY configuration. For example, in the list of ports shown in the following figure, COM93 is the port with the second highest number assigned to it.</p> <p></p> </li> <li> <p>Select Serial as the Connection type, as shown in the following figure.</p> <p></p> </li> <li> <p>Set the serial line to connect to the COM port number as noted in Step 3.</p> </li> <li> <p>Set the Speed (baud) to 115200 and Flow Control to None, as shown in the following figure.</p> <p></p> </li> <li> <p>Click Open.</p> </li> </ol> <p>PuTTY opens successfully, and the serial terminal emulation program is set up.</p> <p>Parent topic:Run PROGRAM Action</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-21750586-F9F2-4E33-87FB-8F2994BF4744/","title":"Trademarks","text":"<p>The \u201cMicrochip\u201d name and logo, the \u201cM\u201d logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (\u201cMicrochip Trademarks\u201d). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.</p> <p>ISBN: </p> <p>Parent topic:Microchip Information</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-22A91B14-4BFD-413A-B911-7E56A8A30063/","title":"Debugging the User Application from DDR3 Memory","text":"<p>The SoftConsole debugger loads the application to the memory-mapped RAM based on the RAM start address specified in the <code>miv-rv32-ram.ld linker</code> file. The following figure shows the RAM Start Address parameters in the linker file.</p> <p></p> <p>The SoftConsole reference project specifies the TCM start address, which is 0x80000000 (as shown in the preceding figure). To perform application debugging from DDR3 memory, modify this value to the DDR3 memory starting address, 0x80010000. After modifying the value, clean and build the project.</p> <p>When the application is debugged from DDR3, the stack pointer and locations in the disassembly must point to DDR3 address, as shown in the following figure.</p> <p></p> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-25CAC333-37B6-4286-84BD-B1D609186830/","title":"Creating a Mi-V SoftConsole Project","text":"<p>To create a Mi-V SoftConsole project, perform the following steps:</p> <ol> <li>Create a SoftConsole workspace folder on the host PC for storing SoftConsole projects. For example, <code>D:\\Tutorial\\MiV_Workspace</code>.</li> <li>Start SoftConsole.</li> <li> <p>In the Workspace Launcher dialog box, paste <code>D:\\Tutorial\\MiV_Workspace</code> as the workspace location, and click Launch, as shown in the following figure.</p> <p></p> <p>When the workspace is successfully created, the SoftConsole main window opens.</p> </li> <li> <p>Select File &gt; New &gt; Project, as shown in the following figure.</p> <p></p> </li> <li> <p>Expand C/C++ and select C Project in the New Project dialog box.</p> </li> <li>Click Next.</li> <li> <p>In the C Project dialog box, perform the following steps:</p> <ul> <li>Enter a name for the project in the Project name field. For example, MiV_uart_blinky.</li> <li> <p>In the Project type pane, expand Executable, and select Empty Project and the Toolchains as RISC-V Cross GCC, as shown in the following figure. Then, click Next.</p> <p></p> </li> </ul> </li> <li> <p>Select the platforms and configurations you want to deploy in the Select Configurations dialog box and click Next, as shown in the following figure.</p> <p></p> </li> <li> <p>Ensure that the Toolchain name and Toolchain path in the GNU RISC-V Cross Toolchain dialog box are set as shown in the following figure.</p> <p></p> </li> <li> <p>Click Finish in the GNU RISC-V Cross Toolchain wizard.</p> <p>An empty Mi-V project (MiV_uart_blinky) is created, as shown in the following figure.</p> <p></p> </li> </ol> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C/","title":"Instantiating DDR3 Memory Controller","text":"<p>This application notes demonstrates how to build and debug an application from DDR3 memory. Executing an application from DDR3 memory in the release mode requires a bootloader. The bootloader use case isn't in the scope of this application notes.</p> <p>If you are using the Rev D Kit, configure the DDR IP as follows. (If you are using Rev F Kit, see Appendix 3 - References)</p> <ol> <li>From the Catalog, drag the PolarFire DDR3 IP core to SmartDesign.</li> <li>In the Create Component dialog box, enter PF_DDR3_C0 as the component name, and then click OK.</li> <li>In the left pane of the Configurator, expand Microchip PolarFire Evaluation Kits &gt; PolarFire Evaluation Kit &gt; MPF300T.</li> <li> <p>Left-click MT41K1G8SN-125, and then click Apply, as shown in the following figure.</p> <p></p> <p>This configures the DDR3 controller with the initialization and timing parameters of the DDR3 memory (MT41K1G8SN-125) present on the PolarFire Evaluation kit.</p> </li> <li> <p>In the right pane of the Configurator, click on the General tab, set the CCC PLL Clock Multiplier to 8, and the DQ Width to 16, as shown in the following figure.</p> <p>The clock multiplier value of 8 sets the CCC PLL reference clock frequency to 83.333 MHz. A reference clock of this frequency is required for the PLL present inside the DDR3 subsystem. The PLL generates a 666.666 MHz DDR3 memory clock frequency and a 166.666 MHz DDR3 AXI clock frequency.</p> <p>The DQ Width is set to 16 to match the width of the DDR3 memory present on the board.</p> <p></p> </li> <li> <p>On the Controller tab, ensure that the settings are as follows:</p> <ul> <li>Instance Number: 0</li> <li>Fabric Interface: AXI4</li> <li>AXI ID Width: 4</li> <li>Enable Rank0 - ODT0 check box: Selected </li> </ul> </li> <li> <p>Retain the default settings for other tabs, and then click OK.</p> </li> </ol> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-311601A3-9E22-42C0-B786-83D65E15413F/","title":"Instantiating AXI Interconnect Bus IP","text":"<p>The AXI interconnect bus must be configured to connect the Mi-V core with memory. Also, the AXI4Interconnect is needed for converting the Mi-V processor\u2019s AXI4 32-bit data to the DDR3 AXI4 64-bit data, and also for bridging the Mi-V processor\u2019s AXI4 clock rate of 83.3 MHz to the DDR3 AXI4 clock rate of 166.66 MHz.</p> <ol> <li>From the Catalog, drag the CoreAXI4Interconnect IP core to SmartDesign.</li> <li>In the Create Component dialog box, enter COREAXI4INTERCONNECT_C0 as the component name, and click OK. The Configurator window opens.</li> <li> <p>Under the Configuration tab, in the Bus Configuration section, configure the COREAXI4INTERCONNECT IP to have one slave with an ID width of 1, as shown in the following figure. Leave the rest as defaults.</p> <p></p> </li> <li> <p>In the Master Configuration tab, retain the following Master0 configuration default settings:</p> <ul> <li>M0 Type: AXI4</li> <li>M0 Data Width: 32 bits</li> <li>M0 DWC Data FIFO Depth: 16</li> <li>M0 Register Slice: Selected The following figure shows the Master0 configuration.</li> </ul> <p></p> </li> <li> <p>In the Slave Configuration tab, configure the Slave0 port as follows:</p> <ul> <li>S0 SLAVE Start Address (Lower 32 bits): 0x80010000</li> <li>S0 SLAVE End Address (Lower 32 bits): 0x8FFFFFFF</li> <li>S0 Clock Domain Crossing: Enabled</li> <li> <p>Leave the rest as defaults</p> <p></p> </li> </ul> </li> <li> <p>In the Crossbar Configuration tab, ensure that the following options are set:</p> <ul> <li>Under Enable Master Write Access, M0 access to S0 is enabled, and under Enable Master Read Access, M0 access to S0 is enabled.</li> <li> <p>Leave the rest as defaults.</p> <p></p> </li> </ul> </li> </ol> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-31695BB5-FC89-4ED8-9C21-4722A81255EE/","title":"Run PROGRAM_SPI_IMAGE Action","text":"<p>To program the SPI image:</p> <ol> <li>Double-click Run PROGRAM_SPI_IMAGE on the Design Flow tab. In the dialog box that appears, click Yes.</li> <li>When the SPI image is successfully programmed on to the device, a green tick mark appears next to Run PROGRAM_SPI_IMAGE.</li> </ol> <p>After SPI flash programming is completed, the device needs to be reset to execute the application. The following sequence of operations occurs after device reset or power-cycling the board:</p> <ol> <li>The PolarFire System Controller initializes the TCM with the user application code from the external SPI flash and releases the system reset.</li> <li> <p>The Mi-V processor exits reset after DDR3 controller is ready and executes the user application from the TCM. As a result, LEDs 4, 5, 6, and 7 blink, and the string Hello World! is printed on the serial terminal, as shown in the following figure.</p> <p></p> </li> <li> <p>When the board is power cycled, the device performs the same sequence of operations. As a result, LEDs 4, 5, 6, and 7 blink, and Hello World! is printed again on the serial terminal, as shown in the following figure.</p> <p></p> </li> </ol> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-38DD2B4B-7FA0-446E-BDFE-FADD280D29FC/","title":"Design Requirements","text":"<p>The following table lists the application notes requirements for building a Mi-V processor subsystem.</p> Requirement Version Hardware Host PC Windows\u00ae 10 and 11 POLARFIRE-EVAL-KIT (MPF300TS-1FCG1152I)\u2013 12V/5A AC power adapter and cord\u2013 USB 2.0A to mini-B cable Rev D or Rev F1 Software Libero\u00ae SoC Design Suite See the <code>readme.txt</code> file provided in the design files for all software versions needed to create this reference design. SoftConsole See the <code>readme.txt</code> file provided in the design files for all software versions needed to create this reference design. PuTTY (serial terminal emulation program) \u2014 <p>Important:</p> <ol> <li>Rev F Kit has a different on-board DDR part. For more information, see PolarFire Evaluation Kit Quick Start Guide.</li> </ol> <p>Parent topic:Introduction</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-3BBD5ED6-990D-4690-9B1E-A70B10D06A1F/","title":"Introduction","text":"<p>Microchip offers the Mi-V processor IP and software toolchain free of cost to develop RISC-V\u00ae processor-based designs. RISC-V, a standard open Instruction Set Architecture (ISA) under the governance of the RISC-V foundation, offers numerous benefits, which include enabling the open source community to test and improve cores at a faster pace than closed ISAs.</p> <p>PolarFire\u00ae FPGAs support Mi-V soft processors to run user applications. The objective of the application notes is to build a Mi-V processor subsystem that can execute an application from the designated fabric RAMs initialized from the sNVM/SPI Flash. The application notes also describes how to build a RISC-V application using SoftConsole and run it on a PolarFire Evaluation Board.</p> <ul> <li> <p>Design Requirements </p> </li> <li> <p>Prerequisites </p> </li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-3BCC0BA2-C9C3-482B-9DA6-2B9955FA376F/","title":"Verify Timing","text":"<p>To verify timing reports, perform the following steps:</p> <ol> <li> <p>Double-click Verify Timing on the Design Flow tab.</p> <p>When the design successfully meets the timing requirements, a green tick mark appears next to Verify Timing.</p> </li> <li> <p>Right-click Verify Timing and select View Report to view the verify timing report in the Reports tab.</p> </li> </ol> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-41ABB3E7-30FE-426A-88F7-5FFE9D37AD7F/","title":"Appendix 3 - References","text":"<p>This section lists documents that provide more information about RISC-V and other IP cores used to build the RISC-V subsystem.</p> <ul> <li>For more information about MIV_RV32, see MIV_RV32 Handbook from the Libero SoC Catalog.</li> <li>For more information about CoreJTAGDebug, see CoreJTAGDebug User Guide.</li> <li>See the following documents on PolarFire SoC Documentation web page:<ul> <li>For more information about PolarFire Initialization Monitor, see PolarFire Family Power-Up and Resets User Guide.</li> <li>For more information about PolarFire Clock Conditioning Circuitry (CCC), see PolarFire Family Clocking Resources User Guide.</li> </ul> </li> <li>For more information about Libero, ModelSim, and Synplify, see Libero SoC Documentation.</li> <li>For more information about SoftConsole, see SoftConsole</li> <li>For more information about loading a Job file using FlashPro Express, see the User Guide from FlashPro Express &gt; Help &gt; User Guide.</li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-4C2A8308-6E03-4CD3-B326-89560A091818/","title":"Creating a New SmartDesign Component","text":"<p>To create a new SmartDesign component:</p> <ol> <li>In Libero, select File &gt; New &gt; SmartDesign.</li> <li> <p>In the Create New SmartDesign dialog box, enter top as the name of the new SmartDesign project, as shown in the following figure.</p> <p></p> </li> <li> <p>Click OK.</p> <p>The top SmartDesign component is created.</p> </li> </ol> <p>Parent topic:Creating a Mi-V Processor Subsystem</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-5EEB17BE-7122-4FBF-BFEC-CB2CB379ED30/","title":"Importing Other Constraint Files","text":"<p>The JTAG clock constraint and the asynchronous clocks constraint must be imported. These constraints (<code>.sdc</code>) files are available in the <code>DesignFiles_directory\\HW\\src\\constraints</code> folder.</p> <p>To import and map the constraint files, perform the following steps:</p> <ol> <li>On the Timing tab, click Import.</li> <li>Navigate to the <code>DesignFiles_directory\\HW\\src\\constraints</code>, and select the <code>timing_user_constraints.sdc</code> file.</li> <li> <p>Select the Synthesis, Place and Route, and Timing Verification checkboxes next to the <code>timing_user_constraints.sdc</code> file.</p> <p>This constraint file defines that the PF_CCC_C0_0 output clock and PF_DDR3_C0_0 AXI clock are asynchronous clocks.</p> </li> <li> <p>Click Save.</p> </li> </ol> <p>Parent topic:Managing Timing Constraints</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-64096F65-6A84-4B97-A532-8A57CBF867A3/","title":"Board Setup","text":"<p>To set up the board, perform the following steps:</p> <ol> <li> <p>Ensure that the jumper settings on the board are as listed in the following table.</p> Jumper Description J18, J19, J20, J21, J22 Short pins 2 and 3 for programming the PolarFire FPGA through FTDI. J28 Short pins 1 and 2 for programming through the on-board FlashPro5. J26 Short pins 1 and 2 for programming through the FTDI SPI. J27 Short pins 1 and 2 for programming through the FTDI SPI. J23 Open pins 1 and 2 for programming SPI flash. J4 Short pins 1 and 2 for manual power switching using SW3 J12 Short pins 3 and 4 for 2.5V. <p>Important: For more information about the Jumper locations on the board, see the silkscreen provided in UG0747: PolarFire FPGA Evaluation Kit User Guide.</p> </li> <li> <p>Connect the power supply cable to the J9 connector on the board.</p> </li> <li>Connect the host PC to the J5 (USB) port on the PolarFire Evaluation Board using the USB cable.</li> <li>Power on the board using the SW3 slide switch.</li> </ol> <p>Parent topic:Run PROGRAM Action</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-6654584B-3A5A-45E1-8EBE-9D69894A5144/","title":"Generate Design Initialization Data","text":"<ol> <li> <p>Double-click Generate Design Initialization Data on the Design Flow tab.</p> <p>When the design initialization data is generated successfully, a green tick mark appears next to Generate Design Initialization Data in the Libero Design flow, and the following messages appear in the Log window:</p> <pre><code>Info: 'Generate design initialization data' has completed successfully.\n</code></pre> <pre><code>Info: Stage 1 initialization client has been added to sNVM.\n</code></pre> <pre><code>Info: Stage 2_3 initialization client has been added to sNVM\n</code></pre> <pre><code>Info: Stage 3 initialization client has been added to SPI.\n</code></pre> </li> <li> <p>Click the SPI Flash tab to verify that the bin file has been added, as shown in the following figure.</p> <p>Important: In order to streamline the SPI-Flash Programming support with FlashPro6, effective from Libero SoC v12.4, the vendor information is replaced with the density of the target memory.</p> <p></p> </li> </ol> <p>Important: For more information about design initialization, see PolarFire Family Power-Up and Resets User Guide.</p> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-6D8F95A0-A19B-44F6-94F1-7C98E6D48219/","title":"Deriving Constraints","text":"<p>To derive constraints, perform the following steps:</p> <ol> <li>Double-click Manage Constraints on the Design Flow tab.</li> <li> <p>In the Manage Constraints window, select the Timing tab, and clickDerive Constraints, as shown in the following figure.</p> <p></p> <p>The design hierarchy is built, and the <code>top_derived_contraints.sdc</code> file is generated in the project folder.</p> <p>In the dialog box that appears, click Yes to associate the SDC file to the Synthesis, Place and Route, and Timing Verification tools, as shown in the following figure.</p> <p></p> </li> <li> <p>Click Save.</p> </li> </ol> <p>Parent topic:Managing Timing Constraints</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-6E206005-E33A-4A00-B81D-4AEB0B678C6E/","title":"Creating the main.c File","text":"<p>To update the <code>main.c</code> file, perform the following steps:</p> <ol> <li>On the SoftConsole menu, click File &gt; New &gt; Source File.</li> <li> <p>In the New Source File dialog box, enter <code>main.c</code> in the Source file field, and then click Finish, as shown in the following figure.</p> <p></p> <p>The <code>main.c</code> file is created inside the project, as shown in the following figure.</p> <p></p> </li> <li> <p>Copy all of the content of the <code>main.c</code> from <code>DesignFiles_directory\\FW</code>, and paste it in the <code>main.c</code> file of the SoftConsole project.</p> </li> <li>Save the SoftConsole <code>main.c</code> file.</li> <li>Similarly, create another file named <code>hw_platform.h</code>.</li> <li>Copy all of the content of the <code>hw_platform.h</code> from the <code>DesignFiles_directory\\FW</code>, and paste it in the newly created <code>hw_platform.h</code> file.</li> </ol> <p>Important: The <code>hw_platform.h</code> file includes the system clock frequency, baud rate, and base addresses of peripherals. The <code>hw_platform.h</code> file appears, as shown in the following figure.</p> <p></p> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-6E970175-2940-4557-AF5A-CF6EEA9D58D8/","title":"Creating a Libero Project","text":"<p>To create a Libero project, follow these steps:</p> <ol> <li>On the Libero menu bar, click Project &gt; New Project</li> <li> <p>Enter the following details, and click Next.</p> <ul> <li>Project name: PF_Mi_V_Tut</li> <li>Project location: For example, <code>F:/Libero_Projects</code></li> <li> <p>Preferred HDL type: Verilog</p> <p></p> </li> </ul> </li> <li> <p>To choose the PolarFire\u00ae device present on the PolarFire Evaluation Board, select the following settings in the Device Selection window, and click Next.</p> <ul> <li>Family: PolarFire</li> <li>Die: MPF300TS</li> <li>Package: FCG1152</li> <li>Speed: -1</li> <li>Range: IND</li> <li>Part Number: MPF300TS-1FCG1152I </li> </ul> </li> <li> <p>In the Device Settings window, click Next to retain the default core voltage and I/O settings.</p> </li> <li>In the Add HDL Sources window, click Next to retain the default settings.</li> <li>In the Add constraints window, click Import file to import the I/O constraint file.</li> <li>In the Import files window, locate the <code>io_constraints.pdc</code> file in the <code>DesignFiles_directory\\HW\\src\\constraints</code> folder, and double-click it.</li> <li> <p>Click Finish.</p> <p>The Log pane displays a message indicating that the PF_Mi_V_Tut project was created.</p> </li> </ol> <p>Parent topic:Creating a Mi-V Processor Subsystem</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-741F6FFE-70C9-427A-BDC0-C7CD64C26C9E/","title":"Instantiating CORERESET_PF","text":"<p>Two instances of the CORERESET_PF IP are required in this design.</p> <ol> <li>From the Catalog, drag the CORERESET_PF IP.</li> <li>In the Component Name dialog box, enter CORERESET_PF_C0 as the name of this component, and then click OK.</li> <li>Retain the default configuration for this IP and click OK.</li> <li>Similarly, instantiate another instance with CORERESET_PF_C1 as its name.</li> </ol> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-75F68635-D7F9-435D-8BE0-FD55AE977D03/","title":"Managing Timing Constraints","text":"<p>Before running the Libero design flow, you must derive the timing constraints and import the JTAG and asynchronous clocking constraints.</p> <ul> <li> <p>Deriving Constraints </p> </li> <li> <p>Importing Other Constraint Files </p> </li> </ul> <p>Parent topic:Creating a Mi-V Processor Subsystem</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708/","title":"Connecting IP Instances in SmartDesign","text":"<p>Connect the IP blocks in SmartDesign using any of the following methods:</p> <ul> <li> <p>Using the Smart Search and Connect icon: You can initiate the connection mode in SmartDesign by clicking the Smart Search and Connect icon in the SmartDesign toolbar, as shown in the following figure. You can search and select multiple ports and connect or disconnect them at once.</p> <p></p> </li> <li> <p>Using the Connect option in the Context menu: You can also connect pins by selecting the pins, and then selecting Connect from the context menu. To connect multiple pins, hold down the Ctrl key while selecting the pins. Right-click the input source signal, and select Connect. To disconnect signals, right-click the input source signal, and select Disconnect.</p> </li> <li>You can select the source pin, click and drag the wire to the destination pin until you see a \u2018+\u2019 sign. The pins will be automatically connected after you release the button of the mouse.</li> <li>Right-clicking on a pin provides a list of options like Mark Unused, Edit Slice, Tie Low, Promote to Top-Level, and Tie High. Use these options for individual pins settings.</li> </ul> <p>The following figure shows the Mi-V subsystem in SmartDesign with all IP blocks connected and top-level I/Os.</p> <p></p> <p>Important: Grayed out pins are marked unused, green pins are tied Low, and red pins are tied High. Ensure that unused, tied Low, and tied High pins are strictly set as per preceding figure.</p> <p>To connect the IP blocks, perform the following steps:</p> <ol> <li>Set the pins as follows on INIT_MONITOR_0:<ol> <li>Select PCIE_INIT_DONE, USRAM_INIT_DONE, SRAM_INIT_DONE, XCVR_INIT_DONE, USRAM_INIT_FROM_SNVM_DONE, USRAM_INIT_FROM_UPROM_DONE, USRAM_INIT_FROM_SPI_DONE, SRAM_INIT_FROM_SNVM_DONE, SRAM_INIT_FROM_UPROM_DONE, SRAM_INIT_FROM_SPI_DONE, and AUTOCALIB_DONE pins.</li> <li>Right-click the pins, and select Mark Unused.</li> <li>Connect the FABRIC_POR_N pin to FPGA_POR_N pin of CORERESET_PF_C0_0 and CORERESET_PF_C1_0.</li> <li>Connect the DEVICE_INIT_DONE pin to CORERESET_PF_C0_0:INIT_DONE.</li> <li>Connect the BANK_1_CALIB_STATUS pin to CORERESET_PF_C1_0:INIT_DONE.</li> <li>Connect the BANK_6_VDDI_STATUS pin to CORERESET_PF_C0_0:BANK_x_VDDI_STATUS, CORERESET_PF_C0_0:BANK_y_VDDI_STATUS, CORERESET_PF_C1_0:BANK_x_VDDI_STATUS, and CORERESET_PF_C1_0:BANK_y_VDDI_STATUS.</li> </ol> </li> <li> <p>Set the pins as follows on PF_CCC_C0_0:</p> <ul> <li>Right-click the REF_CLK_0 pin, and select Promote to Top Level.</li> <li>Connect the other pins as specified in the following table. |Connect From|Connect To| |:-----------|:---------| |PLL_LOCK_0|CORERESET_PF_C0_0: PLL_LOCK and CORERESET_PF_C1_0: PLL_LOCK| |OUT0_FABCLK_0|CORERESET_PF_C0_0: CLK and CORERESET_PF_C1_0:CLK| |MIV_RV32_C0_0: CLK| |PF_DDR3_C0_0: PLL_REF_CLK| |MIV_ESS_C1_0: PCLK| |COREAXI4INTERCONNECT_C0_0: ACLK| |PLL_POWERDOWN_N_0|CORERESET_PF_C0_0: PLL_POWERDOWN_B|</li> </ul> </li> <li> <p>Set the pins of CORERESET_PF_C0_0 as follows:</p> <ul> <li>Connect EXT_RST_N pin to PF_DDR3_C0_0:CTRLR_READY.</li> <li>Right-click SS_BUSY and FF_US_RESTORE pins and tie them low.</li> </ul> </li> <li> <p>Connect the CORERESET_PF_C0_0: FABRIC_RESET_N to the following pins.</p> <ul> <li>MIV_RV32_C0_0: RESETN</li> <li>COREAXI4INTERCONNECT_C0_0: ARESETN</li> <li>MIV_ESS_C1_0: PRESETN Important: As PF_DDR3_C0_0:CTRL_READY pin is connected to CORERESET_PF_C0_0:EXT_RST_N, the Mi-V processor is held in reset until the DDR3 controller is ready. The rest of the system is out of reset as soon as device initialization is done.</li> </ul> </li> <li> <p>Set the pins of CORERESET_PF_C1_0 as follows:</p> <ul> <li>Right-click SS_BUSY and FF_US_RESTORE pins and tie them low using the Tie Low option.</li> <li>Select the EXT_RST_N pin and promote it to top level and rename it to resetn.</li> <li>Connect the FABRIC_RESET_N pin to PF_DDR3_C0_0: SYS_RESET_N.</li> <li>Right-click the PLL_POWERDOWN_B pin and mark it unused.</li> </ul> </li> <li> <p>Set the pins as follows on COREJTAGDEBUG_C0_0:</p> <ul> <li>Expand JTAG HEADER.</li> <li>Right-click the TDI, TCK, TMS, and TRSTB pins, and select Promote to Top Level.</li> <li>Expand JTAG HEADER.</li> <li>Right-click the TDO pin, and select Promote to Top Level.</li> <li>Connect the other pins as specified in the following table. |Connect From|Connect to| |:-----------|:---------| |COREJTAGDEBUG_C0_0:TGT_TCK_0|MIV_RV32_C0_0:JTAG_TCK| |COREJTAGDEBUG_C0_0:TGT_TRSTN_0|MIV_RV32_C0_0:JTAG_TRSTN| |COREJTAGDEBUG_C0_0:TGT_TMS_0|MIV_RV32_C0_0:JTAG_TMS| |COREJTAGDEBUG_C0_0:TGT_TDI_0|MIV_RV32_C0_0:JTAG_TDI| |COREJTAGDEBUG_C0_0:TGT_TDO_0|MIV_RV32_C0_0:JTAG_TDO|</li> </ul> </li> <li> <p>Set the pins as follows on MIV_RV32_C0_0:</p> <ul> <li>Right-click EXT_RESETN pin, and select Mark Unused.</li> <li>Right-click on TIME_COUNT_IN[63:0] and tie it low.</li> <li>Connect the APB_INITIATOR to MIV_ESS_C1_0: APB_0_mINITIATOR.</li> <li>Connect the AXI4_INITIATOR to COREAXI4INTERCONNECT_C0_0: AXI4mmaster0.</li> </ul> </li> <li> <p>Connect the COREAXI4INTERCONNECT_C0_0 pins as specified in the following table.</p> COREAXI4INTERCONNECT_C0_0 Pin Name Connect To S_CLK0 PF_DDR3_C0_0:SYS_CLK AXI4mslave0 PF_DDR3_C0_0:AXI4slave0 </li> <li> <p>Set the pins as follows on PF_DDR3_C0_0:</p> <ul> <li>Right-click the PLL_LOCK output pin, and select Mark Unused.</li> <li>Right-click the CTRLR_READY pin, and select Promote to Top Level for debug purpose. The CTRLR_READY signal is used to monitor the status of the DDR controller.</li> <li>Ensure that the other pins are promoted to top level.</li> </ul> </li> <li>Set the pins as follows on MIV_ESS_C1_0:<ul> <li>Select UART_RX and SPI_SDI.</li> <li>Right-click, and select Promote to Top Level.</li> <li>Select UART_TX, SPI_SCK, SPI_SDO, SPI_SS, and GPIO_OUT[3:0].</li> <li>Right-click, and select Promote to Top Level.</li> <li>Right-click the SPI_IRQ, GPIO_INT[3:0], and select Mark Unused.</li> <li>Select GPIO_IN[3:0] and select Tie low.</li> <li>Right-click on the port \"UART_TX\", and rename it to \"TX\".</li> <li>Similarly, rename \"UART_RX\" to \"RX\", \"SPI_SCK\" to \"SPISCLKO\", \"SPI_SDO\" to \"SPISDO\", and \"SPI_SDI\" to \"SPISDI\".</li> </ul> </li> <li>Right-click the top SmartDesign canvas, and select Auto Arrange Layout.</li> <li>Click File &gt; Save top.</li> </ol> <p>The IP blocks are successfully connected.</p> <p>Parent topic:Creating a Mi-V Processor Subsystem</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-89101F57-6885-421D-9881-42CA23E71A1B/","title":"Running the Libero Design Flow","text":"<p>This section describes the Libero\u00ae design flow, which involves the following steps:</p> <ul> <li>Synthesis</li> <li>Place and Route</li> <li>Verify Timing</li> <li>Generate FPGA Array Data</li> <li>Configure Design Initialization Data and Memories</li> <li>Generate Design Initialization Data</li> <li>Generate Bitstream</li> <li>Run PROGRAM Action</li> <li>Generate SPI Flash Image</li> <li>Run PROGRAM_SPI_IMAGE Action</li> </ul> <p>After each step is completed, a green tick mark appears next to the step on the Design Flow tab.</p> <p>Important: To initialize the TCM in PolarFire using the system controller, a local parameter l_cfg_hard_tcm0_en, in the <code>miv_rv32_subsys_pkg.v</code> file must be changed to 1\u2019b1 prior to synthesis. See the TCM section in the MIV_RV32 Handbook.</p> <ul> <li> <p>Synthesis </p> </li> <li> <p>Place and Route </p> </li> <li> <p>Verify Timing </p> </li> <li> <p>Generate FPGA Array Data </p> </li> <li> <p>Configure Design Initialization Data and Memories </p> </li> <li> <p>Generate Design Initialization Data </p> </li> <li> <p>Generate Bitstream </p> </li> <li> <p>Run PROGRAM Action </p> </li> <li> <p>Generate SPI Flash Image </p> </li> <li> <p>Run PROGRAM_SPI_IMAGE Action </p> </li> </ul> <p>Parent topic:Creating a Mi-V Processor Subsystem</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-8F63DA13-4BD5-4361-814D-475488D0B1DF/","title":"Programming the PolarFire Device","text":"<p>To program the PolarFire device:</p> <p>Double-click Run PROGRAM Action on the Design Flow tab. When the device is programmed, a green tick mark appears next to Run PROGRAM action.</p> <p>Parent topic:Run PROGRAM Action</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-95A3451C-F8EB-4CEB-A619-C453B308318B/","title":"Generating SmartDesign Component","text":"<p>To generate the SmartDesign component, perform the following steps:</p> <ol> <li>In Design Hierarchy, right-click top, and select Set As Root.</li> <li>Save the project.</li> <li> <p>Click the Generate Component icon (shown in the following figure) on the SmartDesign toolbar.</p> <p></p> <p>When the Mi-V component is generated, the Message window displays the message, \u201cThe top was generated successfully.\u201d</p> <p>Important: In case any error is observed related to address space access issue, ensure to perform the following step: Navigate to Project &gt; Project Settings &gt; SmartDesign, and then Enable \"Downgrade memory map generation DRC errors to warnings\" as shown in the following figure.</p> <p></p> </li> <li> <p>Select the Build Hierarchy option and save the project.</p> </li> </ol> <p>Parent topic:Creating a Mi-V Processor Subsystem</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-98F10170-E9DD-4516-85B3-508C40083504/","title":"Building the Mi-V Project","text":"<p>To build the Mi-V project, right-click the MiV_uart_blinky project in SoftConsole, and select Build Project.</p> <p>The project is built successfully, and the HEX file is generated in the Debug folder, as shown in the following figure.</p> <p></p> <p>The HEX file is used for Design and Memory Initialization. For more information, see Configure Design Initialization Data and Memories.</p> <p>Important: If the user is facing any issues with building the project, ensure that LEGACY_DIR_STRUCTURE is included as a defined symbol in preprocessor in the GNU RISC-V Cross C Compiler, perform the following steps:</p> <ol> <li>Right-click MiV_uart_blinky project, and then go to Properties.</li> <li> <p>Go to C/C++ Build, click Settings and select GNU RISC-V Cross Compiler &gt; Preprocessor &gt; Defined symbols (-D), and then add LEGACY_DIR_STRUCTURE as shown in the following figure.</p> <p></p> </li> </ol> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286/","title":"Microchip FPGA Support","text":"<p>Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.</p> <p>Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.</p> <p>Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.</p> <ul> <li>From North America, call 800.262.1060</li> <li>From the rest of the world, call 650.318.4460</li> <li>Fax, from anywhere in the world, 650.318.8044</li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB/","title":"Instantiating PolarFire Clock Conditioning Circuitry (CCC)","text":"<p>The PolarFire Clock Conditioning Circuitry (CCC) block generates a 83.333 MHz clock to the processor subsystem, which is used as a reference clock to the PF_DDR3_C0_0 PLL. To instantiate the CCC block, perform the following steps:</p> <ol> <li>From the Catalog, drag the Clock Conditioning Circuitry (CCC) core to SmartDesign.</li> <li>In the Create Component dialog box, enter PF_CCC_C0 as the component name, and click OK.</li> <li>In the Configurator screen, set the configuration to PLL-Single.</li> <li> <p>In the Clock Options PLL tab, perform the following.</p> <ul> <li>Set the Input Frequency to 50 MHz.</li> <li>Under Power/Jitter, select Maximize VCO for Lowest Jitter.</li> <li>Set the feedback mode to Post-VCO.</li> <li> <p>Set the Bandwidth to High.</p> <p></p> </li> </ul> </li> <li> <p>In the Output Clocks tab, under the Output Clock 0 section, perform the following.</p> <ul> <li>Select the Enabled check box to enable PLL output 0.</li> <li>Set the Requested frequency to 83.333 MHz.</li> <li>Select the Global Clock checkbox. </li> </ul> </li> <li> <p>Click OK.</p> </li> </ol> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-A1861753-3831-498C-B76D-F50D448A5B80/","title":"Instantiating IP Cores in SmartDesign","text":"<p>When an IP core is dragged from the Catalog to SmartDesign, Libero prompts you to name the component, and if applicable, to configure the IP core. After the core is configured, Libero generates the component for that core and instantiates it in SmartDesign.</p> <ul> <li> <p>Instantiating Mi-V Processor IP </p> </li> <li> <p>Instantiating AXI Interconnect Bus IP </p> </li> <li> <p>Instantiating DDR3 Memory Controller </p> </li> <li> <p>Instantiating PolarFire Clock Conditioning Circuitry (CCC) </p> </li> <li> <p>Instantiating PolarFire Initialization Monitor </p> </li> <li> <p>Instantiating CORERESET_PF </p> </li> <li> <p>Instantiating CoreJTAGDebug </p> </li> <li> <p>Instantiating MiV ESS Core </p> </li> </ul> <p>Parent topic:Creating a Mi-V Processor Subsystem</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-A2136ECF-E04D-40F5-A15A-1A80F9035231/","title":"Generate Bitstream","text":"<p>To generate the programming bitstream:</p> <p>Double-click Generate Bitstream on the Design Flow tab. When the bitstream is generated, a green tick mark appears next to Generate Bitstream.</p> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-A44CAA3F-7890-458B-8802-FCAA1872EFF5/","title":"Prerequisites","text":"<p>Before you start, perform the following steps:</p> <ol> <li> <p>Download the design files from https://www.microchip.com/en-us/application-notes/AN4997</p> <p>The design files folder contains the following subfolders:</p> <ul> <li>Programming_files: Two programming files (<code>.job</code>) one each for Rev D (<code>top_RevD.job</code>) and\u2028 Rev F (<code>top_RevF.job</code>) Kit are provided.</li> <li>HW: Contains the Tcl scripts for the design.</li> <li>FW: Contains Softconsole project for this design.</li> <li>Download and install Libero\u00ae SoC from Libero SoC Documentation.</li> <li>Download and install SoftConsole from SoftConsole.</li> <li>From the Libero Catalog, download the latest versions of the IP cores from the warning pop-up as shown in the following figure.</li> </ul> <p></p> </li> </ol> <p>Parent topic:Introduction</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-AEF649A5-D8E4-48F0-955F-E6BF46E8FB1F/","title":"Synthesis","text":"<p>To synthesize the design, perform the following steps:</p> <ol> <li>Right-click Synthesis, select Configure Options and disable the Enable automatic compile point checkbox.</li> <li>Double-click Synthesis on the Design Flow tab. When the synthesis is complete, a green tick mark appears next to Synthesize.</li> <li>Right-click Synthesize and select View Report to view the synthesis report in the Reports tab.</li> </ol> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-B0830827-31C4-4847-8B98-20ED81D9738A/","title":"Instantiating Mi-V Processor IP","text":"<p>To instantiate the Mi-V Processor IP, perform the following steps:</p> <ol> <li>From the Catalog, drag the MIV_RV32 to SmartDesign.</li> <li>In the Create Component dialog box, enter MiV_RV32_C0 as the component name, and then click OK.</li> <li> <p>In the Configurator window, under the Configuration tab, set the following configuration:</p> <ul> <li>Set Reset Vector Address &gt; Upper 16bits (Hex) to 0x8000 and retain the default setting for Lower 16bits (Hex) as shown in the following figure. This is the address the processor will start executing from after a reset.</li> <li>Ensure that the interface options for AHB initiator is set to none and AXI4 for AXI initiator, as shown in the following figure.</li> <li>Under Tightly Coupled Memory (TCM) Options, enable TCM option.</li> <li>Disable Timer Options. </li> </ul> </li> <li> <p>Click the Memory Map tab to review the memory map settings of TCM, DDR3, and APB peripherals, as shown in the following figure.</p> <p></p> </li> </ol> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-B243F7AA-BF46-4B7C-A627-F7951F7266D5/","title":"Instantiating CoreJTAGDebug","text":"<p>The CoreJTAGDebug IP connects the Mi-V soft processor to the JTAG header for debugging. To instantiate CoreJTAGDebug:</p> <ol> <li>From the Catalog, drag the CoreJTAGDebug IP core to SmartDesign.</li> <li>In the Create Component window, enter COREJTAGDEBUG_C0 as the component name, and click OK.</li> <li>In the Configurator window, retain the default configuration, and click OK.</li> </ol> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-B2BBAE37-85B7-42AD-BAD3-99D783DB13BB/","title":"Downloading the Firmware Drivers","text":"<p>The empty Mi-V project requires the MIV_RV32 Hardware Abstraction Layer (HAL) files and the following peripheral drivers:</p> <ul> <li>CoreGPIO</li> <li>CoreUARTapb</li> <li>CoreSPI</li> </ul> <p>Download the MIV_RV32 HAL files and drivers from Github using the link as follows: Mi-V soft processor platform.</p> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-C680D538-D263-4D33-B37A-DB0AD0011184/","title":"Building the User Application Using SoftConsole","text":"<p>This section describes how to build a RISC-V user application executable (<code>.hex</code>) file and debug it using SoftConsole.</p> <p>Building the user application involves the following steps:</p> <ul> <li>Creating a Mi-V SoftConsole Project</li> <li>Downloading the Firmware Drivers</li> <li>Importing the Firmware Drivers</li> <li>Creating the main.c File</li> <li>Mapping Firmware Drivers and the Linker Script</li> <li>Mapping Memory and Peripheral Addresses</li> <li>Setting the UART Baud Rate</li> <li> <p>Building the Mi-V Project</p> </li> <li> <p>Creating a Mi-V SoftConsole Project </p> </li> <li> <p>Downloading the Firmware Drivers </p> </li> <li> <p>Importing the Firmware Drivers </p> </li> <li> <p>Creating the main.c File </p> </li> <li> <p>Mapping Firmware Drivers and the Linker Script </p> </li> <li> <p>Mapping Memory and Peripheral Addresses </p> </li> <li> <p>Setting the UART Baud Rate </p> </li> <li> <p>Building the Mi-V Project </p> </li> <li> <p>Debugging the User Application Using SoftConsole </p> </li> <li> <p>Debugging the User Application from DDR3 Memory </p> </li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-D152521E-DB9E-4409-8802-4040CC12EBDD/","title":"Generate SPI Flash Image","text":"<p>To generate the SPI flash image, perform the following step:</p> <p>Double-click Generate SPI Flash Image on the Design Flow tab. When the SPI file image is successfully generated, a green tick mark appears next to Generate SPI Flash Image.</p> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-D7546C2C-BCB6-4C95-80B9-52FBC50E4CA7/","title":"Configure Design Initialization Data and Memories","text":"<p>The Configure Design Initialization Data and Memories step in the Libero design flow is used to configure the TCM initialization data and storage location. User can use \u00b5PROM, sNVM, or SPI Flash as storage location based on the size of the initialization data and design requirements. In this application notes, the SPI Flash memory is used to store the TCM initialization data.</p> <p>This process requires the user application executable file (HEX file) as input to initialize the TCM blocks after device power-up. The HEX file is provided with the design files. For more information about building the user application, see Building the User Application Using SoftConsole.</p> <p>Important: The HEX file available in the <code>DesignFiles_Directory\\HW\\src\\softconsole\\MiV_uart_blinky.hex</code> folder is already modified to be compatible.</p> <p>To generate an TCM initialization client and add it to an external SPI flash device:</p> <ol> <li>Double-click Configure Design Initialization Data and Memories on the Design Flow tab.</li> <li> <p>On the Fabric RAMs tab, select <code>top/MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram_macro.u_ram_0</code> from the list of logical instances, and click Edit, as shown in the following figure. The <code>top/MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram_macro.u_ram_0</code> instance is the MIV_RV32 processor's main memory. The System Controller initializes this instance with the imported client at power-up.</p> <p></p> </li> <li> <p>In the Edit Fabric RAM Initialization Client dialog box, set Storage Type to SPI-Flash and click the Import button next to Content from file, as shown in the following figure.</p> <p></p> </li> <li> <p>In the Import Memory File dialog box, locate the <code>MiV_uart_blinky.hex</code> file from <code>DesignFiles_directory\\HW\\src\\softconsole</code> folder. Select the Use relative path from project directory option and click Open.</p> <p></p> </li> <li> <p>In the Edit Fabric RAM Initialization Client window, click OK.</p> </li> <li> <p>On the Fabric RAMs tab, click Apply, as shown in the following figure.</p> <p></p> </li> <li> <p>In the Design Initialization tab, under Third stage (uPROM/sNVM/SPI-Flash), select the SPI-Flash - No-binding Plaintext option and ensure that the SPI Clock divider value is set to 6, as shown in the following figure. This means that the imported user application will be written to SPI-Flash without encryption and authentication.</p> <p>Important: The SPI Clock divider value specifies the required SPI SCK frequency to read the initialization data from SPI Flash. The SPI Clock divider value must be selected based on the external SPI Flash operating frequency range.</p> </li> <li> <p>Click Apply.</p> <p></p> </li> </ol> <p>This concludes the configuring of the storage type and application file for the fabric RAMs initialization.</p> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-DB79305E-66C4-42D5-A72B-31A30F9AD753/","title":"Instantiating MiV ESS Core","text":"<p>To instantiate the MiV ESS core, perform the following steps:</p> <ol> <li>From the Catalog, drag the MiV_ESS IP core to SmartDesign.</li> <li>In the Create Component dialog box, enter MIV_ESS_C1 as the component name, and then click OK.</li> <li> <p>In the MiV ESS Configurator screen, perform the following configurations:</p> <ol> <li> <p>Navigate to General tab, and make sure that the configurations are same as shown in the following figure.</p> <ol> <li>Deselect Bootstrap.</li> <li>Select the following peripherals: GPIO, SPI, and UART, and deselect all others. </li> </ol> </li> <li> <p>Navigate to APB tab, and enable APB Mirrored I/F as shown in the following figure.</p> <p></p> </li> <li> <p>Navigate to GPIO tab, and make sure that the configurations are same as shown in the following figure.</p> <p></p> </li> <li> <p>Navigate to SPI tab, and check the option of Keep SSEL active. Make sure that the configurations are same as shown in the following figure.</p> <p></p> </li> <li> <p>Navigate to UART tab, and make sure that the configurations are same as shown in the following figure.</p> <p></p> </li> </ol> </li> <li> <p>To generate the component, click OK.</p> </li> </ol> <p>The following figure shows the top SmartDesign after all the components are instantiated.</p> <p></p> <p>Parent topic:Instantiating IP Cores in SmartDesign</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-DBB4CB87-EBC0-4CA6-9416-8A018E03DB33/","title":"Place and Route","text":"<p>The place and route process requires the following steps to be completed:</p> <ul> <li>Selecting the already imported <code>io_constraints.pdc</code> file</li> <li>Placing the PF_DDR3_C0_0 block using the I/O Editor</li> <li>Ensuring all the I/Os are locked</li> </ul> <p>To perform place and route, follow these steps:</p> <ol> <li>Double-click Manage Constraints on the Design Flow tab.</li> <li> <p>On the I/O Attributes tab, enable the check box next to the <code>io_constraints.pdc</code> file, as shown in the following figure. The <code>io_constraints.pdc</code> file contains the I/O assignment for reference clock, UART, GPIO, and SPI interfaces, and other top-level I/Os.</p> <p></p> </li> <li> <p>From the Edit drop-down list, select Edit with I/O Editor, as shown in the following figure.</p> <p></p> </li> <li> <p>In the I/O Editor, click the Port View [active] tab, and lock the CTRLR_READY port to pin C27, as shown in the following figure. This ensures that the CTRLR_READY port is assigned to pin C27, which is connected to an user LED for debug purposes.</p> <p></p> </li> <li> <p>To place the DDR3 I/O lanes, in the I/O Editor Design View, click the Port tab in the left pane, and select DDR3, as shown in the following figure.</p> <p></p> </li> <li> <p>Drag and place the DDR3 subsystem on the NORTH_NE side, as shown in the following figure. The DDR3 memory on the board is connected to DDR I/Os present on the north-east side.</p> <p></p> <p>The DDR3 subsystem is placed on the NORTH_NE side, as shown in the following figure.</p> <p></p> </li> <li> <p>From I/O Editor Port View tab, check if there are any unlocked I/Os, and lock them as mapped in the <code>io_constraints.pdc</code> file available in the <code>Design_Files_Directory\\HW\\src\\constraints</code> folder.</p> </li> <li>Click Save.</li> <li> <p>Close the I/O Editor.</p> <p>A <code>user.pdc</code> file is created for PF_DDR3_C0_0 block in the Constraint Manager &gt; I/O Attributes and Floor Planner tabs.</p> <p>Important: PF_DDR3_C0_0 can also be placed using the <code>fp_constraints.pdc</code>. Import the <code>fp_constraints.pdc</code> from Constraint Manager &gt; Floor Planner tab and select the place and route option after synthesis. This constraint file is available in the <code>Design_Files_Directory\\HW\\src\\constraints</code> folder.</p> <p>When place and route is successful, a green tick mark appears next to Place and Route.</p> </li> <li> <p>Double-click Place and Route from the Design Flow tab.</p> <p>Important: The user has to enable the High Effort Layout and Repair Minimum Delay Violation option in the Place and Route settings to meet the timing requirements.</p> </li> </ol> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B/","title":"Appendix 1: Programming the Device using FlashPro Express","text":"<p>This chapter describes how to program the PolarFire device with the Job programming file using a FlashPro programmer. The default location of the .<code>job</code> file is: <code>mpf_an4997_df\\Programming_files</code></p> <p>To program the PolarFire device using FP Express, perform the following steps:</p> <ol> <li> <p>Ensure that the jumper settings on the board are the same as listed in Table \u2000 1.</p> <p>Important: Switch off the power supply while making the jumper connections.</p> </li> <li> <p>Connect the power supply cable to the J9 connector on the board.</p> </li> <li>Connect the USB cable from the Host PC to the J5 (FTDI port) on the board.</li> <li>Power ON the board using the SW3 slide switch.</li> <li>On the host PC, launch the FlashPro Express software.</li> <li>To create a new job project, click New or select New Job Project from Project menu.</li> <li> <p>Enter the following in the Create New Job Project dialog box:</p> <ul> <li>Import FlashPro Express job file: Click Browse, and navigate to the location where the <code>.job</code> file is located and select the file. The default location is: <code>&lt;download_folder&gt;\\mpf_an4997_df\\Programming_files</code>.<ul> <li><code>mpf_an4997_df\\Programming_files\\top_RevD</code></li> <li><code>mpf_an4997_df\\Programming_files\\top_RevF</code></li> </ul> </li> <li> <p>FlashPro Express job project location: Click Browse and navigate to the location where you want to save the project.</p> <p></p> </li> </ul> </li> <li> <p>Click OK. The required programming file is selected and ready to be programmed in the device.</p> </li> <li> <p>The FlashPro Express window appears as shown in the following figure. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click Refresh/Rescan Programmers.</p> <p></p> </li> <li> <p>Click RUN. When the device is programmed successfully, a RUN PASSED status is displayed as shown in the following figure.</p> <p></p> </li> <li> <p>Close FlashPro Express or in the Project tab, click Exit.</p> </li> </ol>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-DFDF2617-3822-40A6-A2F0-0A55E76EE9BD/","title":"Setting the UART Baud Rate","text":"<p>The value of the <code>BAUD_VALUE_115200</code> macro in the <code>hw_platform.h</code> file must be defined according to the system clock frequency to achieve the UART baud rate of 115200. The baud value is calculated using the following formula.</p> <p>BAUD_VALUE = (CLOCK / (16 * BAUD_RATE)) - 1</p> <p>To define the system clock frequency:</p> <p>Look for <code>#define SYS_CLK_FREQ</code> statement in the <code>hw_platform.h</code> file.</p> <p>Define it as:</p> <p><code>#define SYS_CLK_FREQ 83333000UL</code></p> <p>The SYS_CLK_FREQ value must be same as that of the clock generated in the design.</p> <p>The following figure shows the system clock frequency definition.</p> <p></p> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-E8251634-7B15-4073-A103-5A5F128B8699/","title":"Microchip Devices Code Protection Feature","text":"<p>Note the following details of the code protection feature on Microchip products:</p> <ul> <li>Microchip products meet the specifications contained in their particular Microchip Data Sheet.</li> <li>Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.</li> <li>Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.</li> <li>Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is \u201cunbreakable\u201d. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.</li> </ul> <p>Parent topic:Microchip Information</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-EE94C957-B350-409F-8642-12DAB4A9E286/","title":"Creating a Mi-V Processor Subsystem","text":"<p>Creating a Mi-V processor subsystem involves:</p> <ul> <li>Creating a Libero Project</li> <li>Creating a New SmartDesign Component</li> <li>Instantiating IP Cores in SmartDesign</li> <li>Connecting IP Instances in SmartDesign</li> <li>Generating SmartDesign Component</li> <li>Managing Timing Constraints</li> <li>Running the Libero Design Flow</li> </ul> <p>This section describes all of the steps required to create a Mi-V processor subsystem on a new SmartDesign canvas.</p> <ul> <li> <p>Creating a Libero Project </p> </li> <li> <p>Creating a New SmartDesign Component </p> </li> <li> <p>Instantiating IP Cores in SmartDesign </p> </li> <li> <p>Connecting IP Instances in SmartDesign </p> </li> <li> <p>Generating SmartDesign Component </p> </li> <li> <p>Managing Timing Constraints </p> </li> <li> <p>Running the Libero Design Flow </p> </li> </ul>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-EFA310D7-CD2A-4773-8F02-556A701D410F/","title":"Fabric RAMs Initialization","text":"<p>Each logical RAM instance in the design is initialized from a different source\u2013 sNVM, \u00b5PROM, or SPI-Flash. The initialization client storage location is configurable. Generate the initialization data to add the initialization clients to the chosen non-volatile memories and program the device. Program SPI-Flash, if chosen as storage location for initialization data. For more information, see Configure Design Initialization Data and Memories.</p> <p>Important: Libero SmartDesign and configuration screen shots shown in this application notes are for illustration purpose only. Open the Libero project to see the latest updates and IP versions.</p> <p>Parent topic:Design Description</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-F0733775-DBA4-4F32-9E1B-ADFFC596D135/","title":"Debugging the User Application Using SoftConsole","text":"<p>Before debugging, the board and the serial terminal must be set up. For more information about the board and serial terminal setup, see Board Setup and Serial Terminal Emulation Program (PuTTY) Setup.</p> <p>To debug the application, perform the following steps:</p> <ol> <li> <p>From the Project Explorer, select the MiV_uart_blinky project, and then click the Debug icon from the SoftConsole toolbar, as shown in the following figure.</p> <p></p> </li> <li> <p>In the Create, manage, and run configurations window, double-clickGDB OpenOCD Debugging to generate the debug configuration for the MiV_uart_blinky project.</p> </li> <li> <p>Select the generated MiV_uart_blinky Debug configuration, and click Search Project (if by default not available), as shown in the following figure.</p> <p></p> </li> <li> <p>Select the MiV_uart_blinky.elf binary from the Program Selection window, and click OK, as shown in the following figure.</p> <p></p> </li> <li> <p>Go to the Debugger tab, and replace the Config options, Executable name, and Commands as follows:</p> <ul> <li>Config Options: <code>--file board/microsemi-riscv.cfg</code></li> <li>Executable name: <code>${cross_prefix}gdb${cross_suffix}</code></li> <li> <p>Commands:</p> <pre><code>set mem inaccessible-by-default off\n</code></pre> <pre><code>set arch riscv:rv32\n</code></pre> <pre><code>set $target_riscv = 1\n</code></pre> <pre><code>set remotetimeout 7\n</code></pre> <p></p> </li> </ul> </li> <li> <p>In Debug Configurations &gt; Startup tab, clear the Pre-run/Restart reset check box to halt the program at the main () function, and clear the Enable ARM semihosting check box.</p> <p></p> </li> <li> <p>Click Apply, and then click Debug, as shown in the preceding figure.</p> <p>The Confirm Perspective Switch dialog opens, as shown in the following figure.</p> <p></p> </li> <li> <p>Click Yes.</p> <p>The debugger halts the execution at the first instruction in the <code>main.c</code> file, as shown in the following figure.</p> <p></p> </li> <li> <p>On the SoftConsole toolbar, click the Resume icon to resume the application execution, as shown in the following figure.</p> <p></p> </li> <li> <p>The string Hello World! is printed on the serial terminal, as shown in the following figure. Also, LEDs 4, 5, 6, and 7 on the PolarFire Evaluation Board blink.</p> <p></p> </li> <li> <p>On the SoftConsole menu, click Run &gt; Suspend to suspend the execution of the application.</p> </li> <li> <p>Click the Registers tab to view the values of the Mi-V internal registers, as shown in the following figure.</p> <p></p> </li> <li> <p>Click the Variables tab to view the values of variables in the source code, as shown in the following figure.</p> <p></p> </li> <li> <p>From the SoftConsole toolbar, use the Step Over option to view the application execution line by line, or use the Step Into option to execute the instructions inside a function. Use the Step Return option to come out the function. You can also add breakpoints in the application source code.</p> </li> <li>On the SoftConsole toolbar, click Terminate to terminate the debugging of the application.</li> <li>Close PuTTY and SoftConsole.</li> </ol> <p>Parent topic:Building the User Application Using SoftConsole</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-F1F4BAD9-BDD2-4B06-B35A-6CFC4360792A/","title":"Run PROGRAM Action","text":"<p>After generating the bitstream, the PolarFire Evaluation Board must be set up so the device is ready to be programmed. Also, the serial terminal emulation program (PuTTY) must be set up to view the output of the user application. This step involves the following:</p> <p>Board Setup</p> <p>Serial Terminal Emulation Program (PuTTY) Setup</p> <p>Programming the PolarFire Device</p> <ul> <li> <p>Board Setup </p> </li> <li> <p>Serial Terminal Emulation Program (PuTTY) Setup </p> </li> <li> <p>Programming the PolarFire Device </p> </li> </ul> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-F92C3316-2695-45E8-A174-DE8A5F36F189/","title":"Generate FPGA Array Data","text":"<p>Double-click Generate FPGA Array Data on the Design Flow tab.</p> <p>When the FPGA array data is generated, a green tick mark appears next to Generate FPGA Array Data.</p> <p>Parent topic:Running the Libero Design Flow</p>"},{"location":"Hardware/ApplicationNotes/AN4997%20-%20PolarFire%20FPGA%20Building%20a%20Mi-V%20Processor%20Subsystem/GUID-FC347BA2-DF5A-4570-B94B-A90E8059AB4B/","title":"Revision History","text":"<p>The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.</p>   Revision    Date    Description    D    07/2025    The following is a summary of the changes made in revision C of this document.-   Updated the document for Libero\u00ae v2025.1. -   Updated [Figure \u2000 3](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#FIG_ND2_SMT_4XB) in the [Instantiating DDR3 Memory Controller](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#GUID-E3E10460-2EDF-4C86-944C-7B57298696C3) section. -   Updated [Figure \u2000 1](GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB.md#FIG_BBT_3PT_4XB) in the [Instantiating PolarFire Clock Conditioning Circuitry \\(CCC\\)](GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB.md#GUID-D32C140A-7125-44B3-AB8E-B8B167D957A6) section. -   Updated [Figure \u2000 4](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#FIG_HNW_DTV_PXB) in the [Appendix 2 - DDR3 Configuration](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#GUID-780A8845-D708-49CE-844C-2F5EF7AA8EFE) section.    C    01/2025    The following is a summary of the changes made in revision C of this document.-   Updated the document for Libero\u00ae v2024.2. -   Updated the `.job` filepath and TCL script filepath throughout the document. -   Updated [Figure \u2000 1](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#FIG_EST_GMT_4XB) and [Figure \u2000 2](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#FIG_FJN_4MT_4XB) in the [Instantiating DDR3 Memory Controller](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#GUID-E3E10460-2EDF-4C86-944C-7B57298696C3) section. -   Updated [Figure \u2000 1](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#FIG_QGB_SSV_PXB) in the [Appendix 2 - DDR3 Configuration](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#GUID-780A8845-D708-49CE-844C-2F5EF7AA8EFE) section.    B    07/2024    The following is a summary of the changes made in revision B of this document.-   Updated the document for Libero v2024.1 -   Updated [Figure \u2000 1](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#FIG_FSH_TJT_4XB) in [Instantiating Mi-V Processor IP](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#GUID-E51B29DD-5936-45C7-922C-3211F7A97927) section -   Updated [Figure \u2000 4](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md#FIG_DRC_ZLT_4XB) in [Instantiating AXI Interconnect Bus IP](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md#GUID-8AE5A0C6-6EBB-4F3B-BFAA-AFACAC2214E6) section -   Updated \"DDR3\\_0\" to \"PF\\_DDR3\\_C0\" in [Instantiating DDR3 Memory Controller](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#GUID-E3E10460-2EDF-4C86-944C-7B57298696C3) section -   Updated \"DDR3\\_0\\_0\" to \"PF\\_DDR3\\_C0\\_0\" and \"CCC\\_0\" to \"PF\\_CCC\\_0\" in [Instantiating PolarFire Clock Conditioning Circuitry \\(CCC\\)](GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB.md#GUID-D32C140A-7125-44B3-AB8E-B8B167D957A6) section -   Updated [Figure \u2000 1](GUID-14DE5CD9-78E6-4972-AF0D-5AF812D8F9FA.md#FIG_XXH_XQT_4XB) in [Instantiating PolarFire Initialization Monitor](GUID-14DE5CD9-78E6-4972-AF0D-5AF812D8F9FA.md#GUID-DDFDCD62-A535-495F-94CF-E0C72A1DBA89) section -   Updated \"reset\\_syn\\_0\" to \"corereset\\_pf\\_c0\" and \"reset\\_syn\\_1\" to \"corereset\\_pf\\_c1\" in [Instantiating CORERESET\\_PF](GUID-741F6FFE-70C9-427A-BDC0-C7CD64C26C9E.md#GUID-F7157F08-A665-430F-966F-5188968E402F) section -   Updated \"COREJTAGDebug\\_0\" to \"corejtagdebug\\_c0\" in [Instantiating CoreJTAGDebug](GUID-B243F7AA-BF46-4B7C-A627-F7951F7266D5.md#GUID-7ACC0961-59D4-44D2-9DD0-6FC243019906) section -   Added [Instantiating MiV ESS Core](GUID-DB79305E-66C4-42D5-A72B-31A30F9AD753.md#GUID-21321548-2FC1-4B1C-AF03-10EC5D72A1B5) section -   In [Connecting IP Instances in SmartDesign](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#GUID-687F4C4E-8559-4B5A-B351-13EA896FC042) section:     -   Added [Figure \u2000 1](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#FIG_EFY_3VN_1BC)     -   Updated \"reset\\_syn\\_0\" to \"CORERESET\\_PF\\_C0\\_0\", \"reset\\_syn\\_1\" to \"CORERESET\\_PF\\_C1\\_0\", \"CCC\\_0\\_0\" to \"PF\\_CCC\\_C0\\_0\", \"COREAXI4INTERCONNECT\\_C1\" to \"coreaxi4interconnect\\_c0\\_0\"     -   Updated [Figure \u2000 2](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#FIG_JL1_TST_4XB)     -   Added MIV\\_ESS: PCLK in [Table \u2000 1](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#ID-00000C22)     -   Updated \"DDR3\\_0\\_0:SYS\\_reset\\_N\" to \"PF\\_DDR3\\_C0\\_0: SYS\\_RESET\\_N\" and \"COREJTAGDebug\\_0\\_0\" to \"COREJTAGDEBUG\\_C0\\_0\"     -   Updated \"CoreJTAGDebug\\_0\\_0:TGT\\_TRSTB\\_0\" to \"CoreJTAGDebug\\_0\\_0:TGT\\_TRSTN\\_0\" and \"MIV\\_RV32\\_C0\" to \"MIV\\_RV32\\_C0\\_0\" in [Debug\\_Target Pin Connection table](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#ID-00000C7F)     -   Added connection description for MiV ESS Core -   Updated \"DDR3\\_0\\_0\" to \"PF\\_DDR3\\_C0\\_0\" and added a note in Step 10 in [Place and Route](GUID-DBB4CB87-EBC0-4CA6-9416-8A018E03DB33.md) section -   Updated [Figure \u2000 2](GUID-1BD8BCF9-1049-4D3E-8A1A-EA9C38080389.md#FIG_W4C_VLB_PXB) in [Serial Terminal Emulation Program \\(PuTTY\\) Setup](GUID-1BD8BCF9-1049-4D3E-8A1A-EA9C38080389.md#GUID-3F7B2E2A-59FE-4C16-86A7-872B04CEA207) section -   Updated [Downloading the Firmware Drivers](GUID-B2BBAE37-85B7-42AD-BAD3-99D783DB13BB.md#GUID-B385C1F9-7F0C-43BB-BC57-0CC297CC1A25) section -   Updated [Figure \u2000 2](GUID-6E206005-E33A-4A00-B81D-4AEB0B678C6E.md#FIG_HXL_D2V_PXB) and [Figure \u2000 3](GUID-6E206005-E33A-4A00-B81D-4AEB0B678C6E.md#FIG_J1N_L2V_PXB) in [Creating the main.c File](GUID-6E206005-E33A-4A00-B81D-4AEB0B678C6E.md#GUID-29A124DF-1527-45A6-AFFF-07E7D2415A5B) section -   Updated [Figure \u2000 1](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md#FIG_HB4_JJV_PXB), peripheral addresses, and [Figure \u2000 2](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md#FIG_Z1C_QJV_PXB) in [Mapping Memory and Peripheral Addresses](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md#GUID-3B8CCC81-797E-4979-8670-0E05742AA47F) section -   Added a [note](GUID-98F10170-E9DD-4516-85B3-508C40083504.md#NOTE_IYY_PRL_XBC) in the [Building the Mi-V Project](GUID-98F10170-E9DD-4516-85B3-508C40083504.md#GUID-8B6EE25B-F768-40C6-B402-09E1678C87D6) section -   Updated [Figure \u2000 1](GUID-F0733775-DBA4-4F32-9E1B-ADFFC596D135.md#FIG_RL2_BKV_PXB) in [Debugging the User Application Using SoftConsole](GUID-F0733775-DBA4-4F32-9E1B-ADFFC596D135.md#GUID-057D56D1-FA83-4F0B-972F-57167D116867) section -   Updated [Figure \u2000 1](GUID-22A91B14-4BFD-413A-B911-7E56A8A30063.md#FIG_CXT_DNV_PXB) in [Debugging the User Application from DDR3 Memory](GUID-22A91B14-4BFD-413A-B911-7E56A8A30063.md#GUID-3AC0795D-07EF-4936-8E1E-62781A933DA4) section -   Updated FlashPro Express to FPExpress, [Figure \u2000 2](GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B.md#FIG_FSZ_PQV_PXB), and [Figure \u2000 3](GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B.md#FIG_E45_WQV_PXB) in [Appendix 1: Programming the Device using FlashPro Express](GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B.md#GUID-6D04D6D6-1CD6-42F6-B874-DC9A383241ED)    A    06/2023    The following is a summary of the changes made in revision A of this document.-   Document migrated from Microsemi template to Microchip template. -   Document number was changed to DS-00004997A from TU0775. -   Updated the document for Libero v2023.1.    9.0    \u2014    The following is a summary of the changes made in this revision.-   LSRAM was renamed to TCM throughout the document. -   Added [Figure \u2000 1](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#FIG_FSH_TJT_4XB). -   Updated the reason for using the CoreAXI4Interconnect IP in [Instantiating AXI Interconnect Bus IP](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md). -   Updated the start and end addresses of AXI4 Slave0 port in [Instantiating AXI Interconnect Bus IP](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md). -   Updated [Figure \u2000 3](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md#FIG_Q51_RLT_4XB). -   Updated the SYS\\_CLK\\_FREQ macro definition from 111111000UL to 83333000UL, see [Mapping Memory and Peripheral Addresses](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md).    8.0    \u2014    The following is a summary of the changes made in this revision.-   Updated for Libero SoC v2021.1. -   Updated [Table \u2000 1](GUID-38DD2B4B-7FA0-446E-BDFE-FADD280D29FC.md#ID-00000977). -   Added [Appendix 2 - DDR3 Configuration](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md).    7.0    \u2014    The following is a summary of the changes made in this revision.-   Updated [Figure \u2000 1](GUID-0A143AD0-368A-408D-858A-FDAC5EC2644C.md#FIG_TW2_JKS_4XB). -   Replaced [Figure \u2000 1](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#FIG_FSH_TJT_4XB). -   Removed sections Instantiating On-chip SRAM, Instantiating the AXI3 to AHB-Lite Bridge, Instantiating the AHB-Lite Bus, and Instantiating the AHB-Lite to APB3 Bridge. -   Updated section Connecting IP Instances in SmartDesign.    6.0    \u2014    Updated for Libero SoC v12.5.    5.0    \u2014    The following is a summary of the changes made in this revision.-   Updated for Libero SoC v12.2. -   Updated the design for AXI-based Mi-V Soft Processor for an enhanced performance with DDR memories. -   Removed Libero SoC and SoftConsole version numbers.    4.0    \u2014    The following is a summary of the changes made in this revision.Added Fabric RAMs Initialization.The document was updated for Libero SoC v12.0.    3.0    \u2014    The following is a summary of the changes made in this revision.-   Added Design Description. -   The document was updated for Libero SoC PolarFire v2.1.    2.0    \u2014    The following is a summary of the changes made in this revision.The document was updated for the Mi-V processor upgrade.The document was updated for Libero SoC PolarFire v2.0 and SoftConsole v5.2. For more information, see Building the User Application Using SoftConsole.Information about TCM initialization from external SPI flash was added. For more information, see Configure Design Initialization Data and Memories.    1.0    \u2014    The first publication of this document."},{"location":"Hardware/SiliconUserGuides/","title":"Silicon User Guides (Hardware)","text":"<p>List of silicon user guides for hardware. </p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/","title":"Index","text":"<ul> <li>Introduction<ul> <li>References</li> </ul> </li> <li>GPIO and HSIO Features<ul> <li>GPIO Features</li> <li>HSIO Features</li> </ul> </li> <li>Supported I/O Standards<ul> <li>I/O Standard Descriptions<ul> <li>3.3V Peripheral Component Interface (PCI)</li> <li>Low-Voltage TTL (LVTTL)</li> <li>Low-Voltage CMOS (LVCMOS)</li> <li>Stub Series Terminated Logic (SSTL)</li> <li>High-Speed Transceiver Logic (HSTL)</li> <li>High-Speed Unterminated Logic (HSUL)</li> <li>Pseudo Open Drain (POD)</li> <li>Low-Voltage Differential Signal (LVDS)</li> <li>Reduced-Swing Differential Signal (RSDS)</li> <li>Mini-LVDS</li> <li>Sub-LVDS</li> <li>Point-to-Point Differential Signaling (PPDS)</li> <li>Scalable Low-Voltage Signaling (SLVS)</li> <li>High-Speed Current Steering Logic (HCSL)</li> <li>Bus-LVDS (B-LVDS)/Multipoint LVDS (M-LVDS)</li> <li>Low-Voltage Positive Emitter-Coupled Logic (LVPECL)</li> <li>Mobile Industry Processor Interface (MIPI) D-PHY</li> </ul> </li> </ul> </li> <li>PolarFire Family I/O Banks</li> <li>Supply Voltages for I/O Banks</li> <li>I/O Overview<ul> <li>Single-Ended Transmitter and Receiver Mode</li> <li>Differential Transmitter Mode</li> <li>Differential Receiver Mode</li> <li>I/O Digital (IOD)</li> </ul> </li> <li>I/O Primitive</li> <li>I/O Features and Implementation<ul> <li>I/O Analog (IOA) Buffer Programmable Features<ul> <li>Slew Rate Control</li> <li>Programmable Weak Pull- Up/Down and Bus-Keeper (Hold) Circuits</li> <li>Schmitt Trigger Input Hysteresis</li> <li>Programmable Output Drive Strength</li> <li>Programmable Output Impedance Control</li> <li>Differential Near End Termination</li> <li>On-Die Termination (ODT)</li> <li>Common Mode Voltage (Vcm) Settings</li> <li>Programmable Clamp Diode</li> <li>Compensated Drive Impedance and Terminations</li> <li>SSTL25 and SSTL18 Stub Resistor</li> <li>Shield</li> <li>Open Drain GPIO</li> <li>3.3V Tolerant Input</li> </ul> </li> <li>I/O Implementation Considerations<ul> <li>Reference Voltage for I/O Bank<ul> <li>External VREF Input</li> <li>Internally-Generated VREF</li> <li>MSS DDR VREF (PolarFire SoC and RT PolarFire SoC Only)</li> </ul> </li> <li>Mixed I/O in VDDI Banks<ul> <li>LVDS</li> <li>LVDS in GPIO Banks with VDDI = 1.8V</li> </ul> </li> <li>I/O External Termination</li> <li>Implementing Emulated Standards for Outputs<ul> <li>Scalable Low-Voltage Signaling Emulated (SLVSE15) Output Mode</li> <li>Bus-LVDS Emulated (BLVDSE25) Output Mode</li> <li>Multipoint Low-Voltage Emulated (MLVDSE25) Output Mode</li> <li>LVPECL Emulated (LVPECLE33) Output Mode</li> </ul> </li> <li>Implementing MIPI D-PHY<ul> <li>MIPI D-PHY Receive Interface</li> <li>MIPI D-PHY Transmitting Interface (High-speed Only)</li> <li>MIPI D-PHY Transmit Only (High-Speed and Low-Power)</li> <li>MIPI D-PHY Transmit Interface (High-Speed Only) with Bidirectional Low-Power Mode</li> </ul> </li> <li>I/O States During Various Operational Modes<ul> <li>Power-Up and Initialization</li> <li>Device Programming Modes</li> </ul> </li> <li>Cold Sparing and Hot Swap<ul> <li>Cold Sparing<ul> <li>Hot Swap</li> </ul> </li> </ul> </li> <li>I/O Glitches</li> <li>I/O Calibration</li> <li>Dynamic ODT or Fail-Safe LVDS</li> <li>Dedicated I/O Pins</li> <li>Transceiver Receivers, Transmitters, and Reference Clock Inputs</li> <li>MSS Pins (For PolarFire SoC and RT PolarFire SoC FPGA Only)<ul> <li>MSSIO</li> <li>SGMII I/O</li> <li>DDR I/O</li> </ul> </li> <li>Unused I/O Pins</li> </ul> </li> <li>I/O Initialization<ul> <li>I/O Calibration</li> <li>I/O Training</li> <li>Memory Controller Training</li> </ul> </li> </ul> </li> <li>IOD Features and User Modes<ul> <li>IOD Block Features</li> <li>IOD Block Overview<ul> <li>Programmable I/O Delay<ul> <li>Static Timing Analysis</li> </ul> </li> <li>I/O Registers<ul> <li>Input Register</li> <li>Output Register</li> <li>Enable Register</li> <li>I/O Register Combining</li> </ul> </li> <li>I/O Gearing</li> <li>I/O FIFO</li> </ul> </li> <li>I/O Lanes<ul> <li>Lane Controller</li> <li>I/O Lanes in Each Bank</li> </ul> </li> <li>I/O Clock Networks<ul> <li>Global Clock Resource</li> <li>Regional Clock Networks</li> <li>Lane Clock Resources</li> <li>High-Speed I/O Bank Clock Resource (HS_IO_CLK)</li> <li>Bit Slip</li> </ul> </li> <li>Generic I/O Interfaces<ul> <li>RX DDR Interfaces</li> <li>RX_DDR_G_A/ RX_DDR_R_A\u2014Aligned Interfaces with Static Delays<ul> <li>Interface Ports</li> <li>Interface Selection Rules</li> </ul> </li> <li>RX_DDR_G_C and RX_DDR_R_C\u2014Centered Interfaces with Static Delays<ul> <li>Interface Ports</li> <li>Interface Selection Rules</li> </ul> </li> <li>RX_DDRX_B_G_C and RX_DDRX_B_G_A/RX_DDRX_B_R_A Interfaces with Static Delays<ul> <li>Interface Ports</li> <li>Interface Selection Rules</li> </ul> </li> <li>RX_DDR Fractional Aligned/Fractional Dynamic Interfaces<ul> <li>Interface Ports</li> <li>Interface Selection Rules</li> </ul> </li> <li>RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN<ul> <li>Interface Ports</li> <li>Interface Selection Rules</li> </ul> </li> <li>TX DDR Interfaces<ul> <li>TX_DDR_G/B_A</li> <li>Interface Ports</li> <li>Interface Selection Rules</li> </ul> </li> </ul> </li> <li>Latency</li> </ul> </li> <li>Generic IOD Interface Implementation<ul> <li>Software Primitives<ul> <li>Input DELAY</li> <li>Input Register (IREG)</li> <li>Input FIFO</li> <li>Input Gear Box</li> </ul> </li> <li>I/O Interface Configurators<ul> <li>IOD Templates</li> <li>IOD Generic RX</li> <li>Dynamic Delay Control</li> <li>IOD Generic TX</li> </ul> </li> <li>Basic I/O Configurator - PF_IO</li> <li>I/O Interface Timing Constraints</li> </ul> </li> <li>Protocol-Specific I/O Interfaces<ul> <li>PF_IOD_CDR<ul> <li>IOD CDR</li> <li>Receive Interface</li> <li>Transmit Interface</li> <li>IOD CDR Clocking<ul> <li>HS_IO_CLK Generation Using PF_IOD_CDR_CCC</li> </ul> </li> <li>Clock Sharing<ul> <li>Interface Selection Rules</li> <li>Full Duplex 1GbE and SGMII IOCDR</li> </ul> </li> </ul> </li> <li>RGMII to GMII Converter</li> <li>LVDS 7:1<ul> <li>7:1 LVDS Receive Interface</li> <li>7:1 LVDS Transmit Interface</li> </ul> </li> <li>SpaceWire Clock and Data Recovery (For RT PolarFire and RT PolarFire SoC FPGA Only)<ul> <li>Example Timing Constraints for a x2 SpaceWire RX Interface</li> </ul> </li> </ul> </li> <li>Dynamic IOD Interface Training<ul> <li>Clock to Data Margin Training<ul> <li>HS_IO_CLK and System Clock Training</li> </ul> </li> <li>HS_IO_CLK and System Clock Training</li> <li>CoreRxIODBitAlign</li> <li>CoreBclkSclkAlign Training IP<ul> <li>ICB-Based Fine Training Method</li> <li>PLL-Based Coarse Training Method</li> <li>Example Training Algorithm</li> <li>CoreBclkSclkAlign Coarse Training Timing Diagram<ul> <li>CoreBclkSclkAlign Training Parameters</li> <li>CoreBclkSclkAlign Training Ports</li> </ul> </li> </ul> </li> </ul> </li> <li>Revision History</li> <li>Microchip FPGA Support</li> <li>Microchip Information<ul> <li>Trademarks</li> <li>Legal Notice</li> <li>Microchip Devices Code Protection Feature</li> </ul> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-015DB00F-F8A2-4F67-8937-A0AC6FACC841/","title":"PolarFire Family I/O Banks","text":"<p>PolarFire SoC and RT PolarFire SoC FPGA devices have eight user I/O banks, whereas PolarFire and RT PolarFire FPGA devices have five, six, or eight user I/O banks depending upon the device size. In PolarFire SoC and RT PolarFire SoC FPGA devices, the banks assigned to the MSS are only for dedicated use with the MSS block and are not accessible to the FPGA fabric. MSS_DDR, MSS_IO, MSS_SGMII, and MSS_REFCLK are only used with MSS block. For information about MSS bank, see PolarFire SoC FPGA Packaging and Pin Descriptions User Guide.</p> <p>The I/O banks on the north side of the device support only HSIO. Each I/O bank has dedicated I/O supplies and grounds. Each I/O within a given bank shares the same VDDI power supply and VREF reference voltage. Only compatible I/O standards can be assigned to a given I/O bank.</p> <p>Each bank contains a bank power detector and a bank receiver reference voltage generator to create an internally generated reference voltage, VREF. Each bank also interfaces with a PVT controller to calibrate the I/O buffer output driver strengths and termination values (needed only for certain I/O standards). The PVT controller generates a set of codes to control the source driver and the sink driver, and also calibrates the HSIO output slew. Each I/O buffer has individual drive-strength programmability to multiply the PVT digital code value by a drive setting to create the desired drive, impedance, or termination settings. For more information, see I/O Analog (IOA) Buffer Programmable Features.</p> <p>Figure \u2000 1 through Figure \u2000 5 show simplified floor plans for each device, including the bank locations. These figures also show the corner block and transceiver block. The corner block includes CCCs, two PLLs, and two DLLs each, providing flexible clock management and synthesis for the FPGA fabric, external system, and I/Os. All banks are not available in all devices, see I/O Lanes in Each Bank for more information. For more information about CCC and transceivers, see PolarFire Family Clocking Resources User Guide and PolarFire Family Transceiver User Guide.</p> <p></p> <p></p> <p></p> <p></p> <p></p> <p></p> <p></p> <p></p> <p></p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-01A145E0-6FFC-412D-8258-FBEB32C25B55/","title":"Implementing MIPI D-PHY","text":"<p>PolarFire family supports implementation of the MIPI D-PHY standard used in camera and display applications. A minimum D-PHY configuration consists of a clock and one or more data signals. The MIPI D-PHY uses two-conductor connections for both data and clock. Both the device families support MIPI D-PHY with MIPI25 and MIPIE25 I/O types dependent on the interface. See the MIPI25 input and MIPIE25 output in the ac-performance section of respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet for MIPI D-PHY performance.</p> <ul> <li> <p>MIPI D-PHY Receive Interface </p> </li> <li> <p>MIPI D-PHY Transmitting Interface (High-speed Only) </p> </li> <li> <p>MIPI D-PHY Transmit Only (High-Speed and Low-Power) </p> </li> <li> <p>MIPI D-PHY Transmit Interface (High-Speed Only) with Bidirectional Low-Power Mode </p> </li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6/","title":"Mixed I/O in VDDI Banks","text":"<p>Each bank has a VDDI supply that powers the single-ended output drivers and the ratio input buffers such as LVTTL and LVCMOS. In addition to the bank VDDI supply, the GPIO banks include an auxiliary supply (VDDAUX) that powers the differential and referenced input buffers. Similarly, in HSIO banks, there are VDDI power pins, however, there are no dedicated VDDAUX pins as the VDD18 supply is used to power the differential and referenced input buffers. This flexibility of power supplies to the I/O provides independence for mixing I/O standards in the same bank.</p> <p>PolarFire Family FPGA inputs are designed to support mixing assignment for certain I/O standards, allowing I/O using compatible standards to be placed in the same I/O bank. The GPIO are self-protecting, which supports mixed input voltage combinations. It also supports over-voltage conditions because of its hot-swap design. For example, when VDDI is set to 3.3V, a input receiver of 3.3V, 2.5V, 1.8V, and 1.2V. LVCMOS can be placed in the same I/O bank.</p> <p>The mixing of different I/O within a bank is supported by the Libero SoC software. Before placing any mixed I/O voltage, you must first set the bank to the desired VDDI voltage followed by setting the attributes of the I/O that allows for mixed mode. Placing the I/O must be the last step. When implementing mixed I/O mode restrictions on ODT, CLAMP and RES_PULL must be followed. The HSIO receivers have a reduced set of compatible I/O standards because the I/O clamp-diode is set to ON. For GPIO, if the signaling levels of the receiver are greater than the VDDI of the bank, the clamp must be set to OFF. See the following tables for details on valid attributes.</p> <p>Important: When using mixed-mode receivers, the DC Input Levels (VIH and VIL) meet the desired I/O Standard level as referenced in PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet. In this case, VIH and VIL are not derived from the actual VDDI supplied to the targeted mixed-mode I/O bank. For example, if 3.3V is connected to the VDDI bank supply, and a mixed I/O Standard is configured to LVCMOS18, the VIL and VIH relates to the LVCMOS18 I/O standard referenced to VDDI = 1.8V in the DC Input Levels specifications. The VIL and VIH do not relate to the actual 3.3V VDDI.</p> <p>The following tables list VDDI and mixed receiver compatibility for GPIO, HSIO for single-ended, reference and differential inputs. The tables list that inputs can be mixed within specific banks and still meet the I/O standards VIH/VIL requirements independent of the VDDI applied to the banks.</p> VDDI LVTTL/LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 3.3V Yes Yes2 Yes2 No Yes2 2.5V Yes Yes Yes Yes Yes 1.8V Yes Yes Yes Yes Yes 1.5V Yes Yes Yes Yes Yes 1.2V Yes Yes No Yes Yes (1) RES_PULL must be DOWN or NONE. All mixed modes in the preceding table require CLAMP = OFF.(2) ODT must be OFF. <p>Table \u2000 1 lists the compatible I/O types when mixing within the VDDI banks. Using the table for example, a VDDI low voltage of 1.2V in GPIO can include LVCMOS33 inputs. Similarly, a VDDI low voltage of 1.2V cannot include LVCMOS18 inputs.</p> VDDI LVCMOS18 LVCMOS15 LVCMOS12 1.8V Yes Yes Yes 1.5V No Yes Yes 1.35V No No Yes 1.2V No No Yes (1) RES_PULL must be DOWN or NONE. All mixed modes in the preceding table require CLAMP = ON. <p>The following table lists GPIO mixed reference receiver mode data.</p> VDDI VDDAUX SSTL25 SSTL18, HSUL18 SSTL15, HSTL15 3.3V 3.3V No No No 2.5V 2.5V Yes (mid-range Vcm) Yes (mid-range Vcm) Yes (Low-range Vcm) 1.8V 2.5V Yes (mid-range Vcm and clamp diode off) Yes (mid-range Vcm) Yes (Low-range Vcm) 1.5V 2.5V Yes (mid-range Vcm and clamp diode off) Yes (mid-range Vcm and clamp diode off) Yes (Low-range Vcm) 1.2V 2.5V No No No (1) ODT must be OFF for all cases. VDDI SSTL15HSUL15 SSTL18HSTL18 SSTL135HSTL135 HSUL12HSTL12POD 1.8V No2(mid-range Vcm) Yes(mid-range Vcm) No2(mid-range Vcm) No2(mid-range Vcm) 1.5V Yes(mid-range Vcm) No2 No2(mid-range Vcm) No2(mid-range Vcm) 1.35V No2 No2 Yes(mid-range Vcm) No2(mid-range Vcm) 1.2V No2 No2 No2 Yes(mid-range Vcm) <p>Note:</p> <ol> <li>ODT must be OFF for all cases.</li> <li>Single-ended I/O with Vref cannot be used in mixed voltage. Single-ended I/O with Vref can only be supported when I/O standard is set to correct VDDI.</li> </ol> VDDI LVDS25, RSDS25, SUBLVDS25, MINILVDS25, PPDS25, LCMDS25, SLVS25, HCSL25 MIPI25 3.3V No Yes (Clamp diode ON or OFF) 2.5V Yes Yes 1.8V Yes Yes 1.5V Yes Yes 1.2V Yes Yes <p>Note: Clamp diode OFF is used for all except where noted.</p> <p>HSIO differential receivers do not support mixed I/O voltage combinations.</p> <ul> <li> <p>LVDS </p> </li> <li> <p>LVDS in GPIO Banks with VDDI = 1.8V </p> </li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-02EDF24D-96CA-492C-8F89-2B1C3F54328D/","title":"Basic I/O Configurator - PF_IO","text":"<p>A basic I/O configurator is available in the Libero SoC catalog. It is capable of building simple I/O macros. For information about I/O macros, see PolarFire FPGA and PolarFire SoC FPGA Macro User Guide.</p> <p></p> <p>The I/O configurator uses a single tab GUI for configuring the I/O component. The GUI includes a symbol depiction of the macro as configured by the user.</p> <p></p> <p>The Direction pull-down allows selection of Bidirectional, Input, Output, and Tribuf. It has a checkbox for selection of single-ended or differential I/O. The configurator does not provide the capability to choose a specific I/O standard. You must use the IO Editor or PDC to pick an associated single-ended or differential standard.</p> <p>A Register Mode pull-down allows selections of non-registered, SDR registered, or DDR registered interfaces. Non-registered modes generate simple I/O buffer components. Registered modes construct simple registered interfaces by adding SDR or DDR resources to the input, output, or bidirectional. This capability is for simple DDR applications. With the I/O Configurator, DDR modes uses IOD elements to construct DDR1X configurations without the low-skew clock management capabilities. For information about DDR1X waveform, see Figure \u2000 1 and Figure \u2000 1. For source-synchronous designs, you must target IOD interfaces, which includes low-skew clock management. See I/O Interface Configurators.</p> <p>The Enable dynamic delay line check box selection adds the capability to control the delay chain structure in the input or output paths. By default, this is not enabled. The fast path from the input or output buffer is used. When enabled (checked), the component includes the delay logic and controls for fabric hosted IP to control the tuning of the path.</p> <p>The Clock Selection pane allows the user to select clock inversion for the Input, Output, and Output Enable registers in the SDR register mode. In the Clock Selection pane, the Rx Clock Edge Selection, Tx Clock Edge Selection, and Oe Clock Edge Selection drop-down options are provided to select data sampling on either rising edge or falling edge of the clock.</p> <p>The Enable ODT_EN for LVDS failsafe check box exposes an enable port to differential input macros. This enable pin is used in conjunction with the capability to dynamically enable/disable the ODT resistor when needed for applications such as fail-safe LVDS.</p> <p>Parent topic:Generic IOD Interface Implementation</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-05A35363-9255-45FE-B112-67BF5D886441/","title":"Full Duplex 1GbE and SGMII IOCDR","text":"<p>Full duplex 1GbE and SGMII IOCDR are supported in GPIO/HSIO banks and permit only one per lane. The following table lists the IGbE and SGMII IOCDR per Device/Package for PolarFire FPGA.</p> <p>|Type/Size/Pitch|1GbE/SGMII IOCDR per Device/Package| |MPF100|MPF200|MPF300|MPF500| |---------------|-----------------------------------| |------|------|------|------| |FCSG325 (11x11, 11x14.5*, 0.5 mm)|7|7|\u2014|\u2014| |FCSG536 (16x16, 0.5 mm)|\u2014|15|15|\u2014| |FCVG484 (19x19, 0.8 mm)|13|13|13|\u2014| |FCG484 (23x23, 1.0 mm)|12|12|12|\u2014| |FCG784 (29x29, 1.0 mm)|\u2014|18|18|18| |FCG1152 (35x35, 1.0 mm)|\u2014|\u2014|19|19|</p> <p>The following table lists the IGbE and SGMII IOCDR per Device/Package for PolarFire SoC FPGA.</p> <p>|Type/Size/Pitch|1GbE/SGMII IOCDR per Device/Package| |MPFS250| |---------------|-----------------------------------| |-----------------------| |FCSG325 (11x11, 11x14.5*, 0.5 mm)|| |FCSG536 (16x16, 0.5 mm)|9| |FCVG484 (19x19, 0.8 mm)|7| |FCG484 (23x23, 1.0 mm)|\u00a0| |FCG784 (29x29, 1.0 mm)|15| |FCG1152 (35x35, 1.0 mm)|19| |(1) There are always two SGMII lanes available from MSS SGMII Bank.|\u00a0|</p> <p>Parent topic:Clock Sharing</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-07762CFD-2C12-4CB2-A30A-22A7794DF08F/","title":"IOD Features and User Modes","text":"<p>Each I/O (both GPIO and HSIO) has a digital block, called IOD, that interfaces with the FPGA fabric on one side and the IOA buffers on the other side (Figure \u2000 1). The IOD block includes several digital features, including I/O digital. The I/O digital allows for easy data transfer between the high-speed IOA buffers and the lower-speed FPGA core.</p> <p>The IOD block can be configured for both input and output SDR and DDR modes. It also allows the gearing-up of the output data rate and gearing-down of the input data rate. These options are configured in Libero SoC and are used to build source synchronous I/O interfaces such as DDR and QDR memory controllers, common interfaces such as RGMII, MIPI D-PHY, 7:1 Video LVDS, and several other non-memory user interfaces.</p> <p>This chapter provides information about the IOD block and the various I/O user modes, including various SDR, DDR, and digital modes.</p> <ul> <li> <p>IOD Block Features </p> </li> <li> <p>IOD Block Overview </p> </li> <li> <p>I/O Lanes </p> </li> <li> <p>I/O Clock Networks </p> </li> <li> <p>Generic I/O Interfaces </p> </li> <li> <p>Latency </p> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-07F30430-9CF8-4A1E-8C90-A8B9D9B8986F/","title":"I/O Standard Descriptions","text":"<p>This section provides an overview for each of the I/O standards.</p> <ul> <li> <p>3.3V Peripheral Component Interface (PCI) </p> </li> <li> <p>Low-Voltage TTL (LVTTL) </p> </li> <li> <p>Low-Voltage CMOS (LVCMOS) </p> </li> <li> <p>Stub Series Terminated Logic (SSTL) </p> </li> <li> <p>High-Speed Transceiver Logic (HSTL) </p> </li> <li> <p>High-Speed Unterminated Logic (HSUL) </p> </li> <li> <p>Pseudo Open Drain (POD) </p> </li> <li> <p>Low-Voltage Differential Signal (LVDS) </p> </li> <li> <p>Reduced-Swing Differential Signal (RSDS) </p> </li> <li> <p>Mini-LVDS </p> </li> <li> <p>Sub-LVDS </p> </li> <li> <p>Point-to-Point Differential Signaling (PPDS) </p> </li> <li> <p>Scalable Low-Voltage Signaling (SLVS) </p> </li> <li> <p>High-Speed Current Steering Logic (HCSL) </p> </li> <li> <p>Bus-LVDS (B-LVDS)/Multipoint LVDS (M-LVDS) </p> </li> <li> <p>Low-Voltage Positive Emitter-Coupled Logic (LVPECL) </p> </li> <li> <p>Mobile Industry Processor Interface (MIPI) D-PHY </p> </li> </ul> <p>Parent topic:Supported I/O Standards</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-08C1F027-FA7E-4D7B-AD93-4520601354D2/","title":"Pseudo Open Drain (POD)","text":"<p>POD standards are intended for DDR4, DDR4L, and LLDRAM3 applications. HSIO supports both POD receive and transmit modes.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-099E5437-D58B-4AA0-9D64-11C37EBC7D60/","title":"High-Speed Transceiver Logic (HSTL)","text":"<p>HSTL is a general-purpose, high-speed bus standard (EIA/JESD8-6) with a signaling range between 0V and 1.5V, and signals can either be single-ended or differential. This standard is used in memory bus interfaces with data switching capabilities of up to 1.267 GHz.</p> <p>Following are the HSTL operational modes supported:</p> <ul> <li>HSTL15I\u2014HSTL Class I-standard with VDDI (nominal) = 1.5V</li> <li>HSTL15II\u2014HSTL Class II-standard with VDDI (nominal) = 1.5V</li> <li>HSTL135I\u2014HSTL Class I-standard with VDDI (nominal) = 1.35V</li> <li>HSTL135II\u2014HSTL Class II-standard with VDDI (nominal) = 1.35V</li> <li>HSTL12I\u2014HSTL Class I-standard with VDDI (nominal) = 1.2V</li> <li>HSTL12I\u2014HSTL Class II-standard with VDDI (nominal) = 1.2V</li> </ul> <p>For more information about signal levels for the various HSTL I/O standards, see Table \u2000 1. Also, see PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</p> <p>Important: HSTL135 and HSTL12 are not part of the JEDEC specification. They are, scaled from HSTL15. For more information about HSTL signal levels, see respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-0C6DCA5B-07EE-41AE-9CB6-2421990C0215/","title":"Bus-LVDS Emulated (BLVDSE25) Output Mode","text":"<p>BLVDS is used in multipoint, bidirectional, and heavily-loaded backplane applications. The effective impedance of these systems is lower than a typical pair of PCB traces due to the backplane capacitance, the connectors on the backplane, and the line stubs. The following illustration shows an example of BLVDS implementation using 90\u03a9 stub resistors at every drop and 55\u03a9 stub resistors on either side of the bus. The termination values at the end of the bus, which can range anywhere between 45\u03a9 and 90\u03a9, must be optimized through PCB design simulations to match the effective differential impedance of the bus. In this example, the two parallel 55\u03a9 stub discrete termination resistors yield an effective 27\u03a9 differential termination.</p> <p></p> <p>Parent topic:Implementing Emulated Standards for Outputs</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-0D72BFB7-0DBF-4124-9002-70DF3C111C8C/","title":"Mobile Industry Processor Interface (MIPI) D-PHY","text":"<p>MIPI is a serial communication interface used in camera and display applications. GPIO bank supports implementation of the MIPI D-PHY standards using an external termination. For more information, see Implementing MIPI D-PHY.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B/","title":"Microchip Information","text":"<ul> <li> <p>Trademarks </p> </li> <li> <p>Legal Notice </p> </li> <li> <p>Microchip Devices Code Protection Feature </p> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-0FC39999-01FB-456A-AE2B-4F92E96B7D66/","title":"Stub Series Terminated Logic (SSTL)","text":"<p>SSTL is a general-purpose memory bus standard. Following are the SSTL operational modes supported:</p> <ul> <li>SSTL25I\u2014SSTL Class I-standard with VDDI (nominal) = 2.5V</li> <li>SSTL25II\u2014SSTL Class II-standard with VDDI (nominal) = 2.5V</li> <li>SSTL18I\u2014SSTL Class I-standard with VDDI (nominal) = 1.8V</li> <li>SSTL18II\u2014SSTL Class II-standard with VDDI (nominal) = 1.8V</li> <li>SSTL15I\u2014SSTL Class I-standard with VDDI (nominal) = 1.5V</li> <li>SSTL15II\u2014SSTL Class II-standard with VDDI (nominal) = 1.5V</li> <li>SSTL135I\u2014SSTL Class I-standard with VDDI (nominal) = 1.35V</li> <li>SSTL135II\u2014SSTL Class II-standard with VDDI (nominal) = 1.35V</li> </ul> <p>SSTL25 is defined by the JEDEC standard, JESD8-9B, and used for DDR SDRAM and DDR1 memory interfaces. SSTL18 is defined by the JEDEC standard, JESD8, and used for DDR2 SDRAM memory interfaces. SSTL15 is used for DDR3 memory interfaces; SSTL135 is used for DDR3L memory interfaces.</p> <p>For more information about signal levels for the various SSTL I/O standards, see PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-121ED2FC-E9AE-472F-B575-58FF275012F7/","title":"Device Programming Modes","text":"<p>The following table lists the user I/O states during various programming modes. For more information about programming modes, see PolarFire FPGA and PolarFire SoC FPGA Programming User Guide or RT PolarFire FPGA Programming User Guide.</p> Programming Modes I/O States JTAG Set during JTAG programming in Libero SoC SPI slave programming Weakly pulled up by default (no user control) IAP Tri-state with weak pull-up/pull-down Auto-programming Tri-state IAP recovery Tri-state with weak pull-up/pull-down <p>Parent topic:I/O States During Various Operational Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-125F1A93-76CC-4BD7-BACA-01844FBD5F4F/","title":"Legal Notice","text":"<p>This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.</p> <p>THIS INFORMATION IS PROVIDED BY MICROCHIP \u201cAS IS\u201d. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.</p> <p>IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP\u2019S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.</p> <p>Use of Microchip devices in life support and/or safety applications is entirely at the buyer\u2019s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.</p> <p>Parent topic:Microchip Information</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-13C815C2-F882-4116-9340-10D5DFC4C144/","title":"3.3V Peripheral Component Interface (PCI)","text":"<p>GPIO supports the PCI I/O standards. The PCI standard uses an LVTTL input buffer and a push-pull output buffer. This standard is used for both 33 MHz and 66 MHz PCI bus applications.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-15B2CA6C-8B5E-4D24-A89D-33DDF52325F5/","title":"I/O Features and Implementation","text":"<p>This chapter describes I/O features and provide details about their use. It also provide guidelines for implementing the various I/O standards using I/Os. The terms receive and input, transmit and output are used interchangeably in this document.</p> <p>The following illustration shows the I/O pair block diagram.</p> <p></p> <p>Important: The weak pull-up, pull-down, and on-die termination (ODT) ranges are listed in respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</p> <ul> <li> <p>I/O Analog (IOA) Buffer Programmable Features </p> </li> <li> <p>I/O Implementation Considerations </p> </li> <li> <p>I/O Initialization </p> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-15E971A4-4AFA-48FB-8B8C-D632B988F179/","title":"LVDS","text":"<p>GPIO and HSIO banks can receive LVDS input signals. For GPIO, these inputs have an internal 100\u03a9 differential termination resistor that can be enabled by the Libero SoC software. HSIO does not have this internal resistor capability. HSIO requires a 100\u03a9 resistor across the P and N pair of the LVDS inputs. This requires careful PCB layout to provide this termination close to the device pins. The LVDS25 IOSTD is supported only for input and output I/Os (TRIBUF and INOUT is not supported).</p> <p>HSIO banks only support LVDS18 inputs. LVDS18 outputs are not available. Only emulated LVDS-like outputs with lower performance are available in HSIO banks. True LVDS outputs are natively available in GPIO banks. Use either VDDI = 2.5V or 3.3V (LVDS25 or LVDS33) or LVDS18G with VDDI = 1.8V and VDDAUX = 2.5V. See LVDS in GPIO Banks with VDDI = 1.8V for more information about GPIO LVDS18G inputs and outputs. For more information about DC specification, see respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet. LVDS outputs are not available in HSIO banks.</p> <p>Parent topic:Mixed I/O in VDDI Banks</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-17D58099-BC07-47B3-8715-FBFA2B24239A/","title":"Dedicated I/O Pins","text":"<p>PolarFire family of devices has a dedicated bank of I/Os that are used for JTAG, SPI, and other dedicated functions. These pins support 3.3V to 1.8V (Nominal) operation using the dedicated VDDI3 bank.</p> <p>Important: If the JTAG bank is powered by 1.8V, then the I/Os would be compatible with LVCMOS18. Therefore, the specifications given alongside LVCMOS18 would apply.</p> <p>Single-ended CMOS/TTL receiver input and output drivers are fixed in the device as listed in the following table.</p> Dedicated I/O Signals2 Direction Hot Swap Pull Mode Clamp Hysteresis Drive Strength SCK BIDI Yes OFF OFF ON NA SS BIDI Yes OFF OFF ON NA SDO OUT Yes OFF OFF OFF 8 mA TDO OUT Yes OFF OFF OFF 12 mA TMS IN No Pull-up OFF ON NA TDI IN No Pull-up OFF ON NA TCK IN Yes OFF OFF ON NA TRSTB IN No Pull-up OFF ON NA DEVRST_N IN No Pull-up OFF ON NA RESERVED IN No Pull-up OFF ON NA SDI IN Yes OFF OFF ON NA IO_CFG_INTF IN Yes OFF OFF ON NA SPI_EN IN Yes OFF OFF ON NA <p>Note:</p> <ol> <li>Dedicated I/O pins are fixed function GPIO using the fixed settings as listed in the preceding table. For more information, see the \u201cDC Input and Output\u201d specifications in PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</li> <li>These signals cannot be altered or programmed with Libero SoC.</li> </ol> <p>The five dedicated inputs\u2014TDI, TMS, TRSTB, DEVRSTB, and RESERVED\u2014do not support hot swap. The SDI pin does not have an on-chip weak pull-up due to the following reasons:</p> <ul> <li>There may be multiple SPI interfaces connected on the board yielding too many parallel weak pull ups.</li> <li>If SPI is not used in the system, Microchip has defined how the pin must be connected using the PPAT file.</li> </ul> <p>For more information, see PolarFire FPGA and PolarFire SoC FPGA Programming User Guide or RT PolarFire FPGA Programming User Guide.</p> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-180B8C76-49E7-4FC5-AFF1-54EB2C2D7843/","title":"I/O Primitive","text":"<p>The macro library includes a list of I/O primitives to support various I/O standards. Following are the generic I/O primitives, representing most of the available I/O standards.</p> <ul> <li>INBUF\u2014represents input buffer</li> <li>INBUF_DIFF\u2014represents differential input buffer</li> <li>OUTBUF\u2014represents output buffer</li> <li>OUTBUF_DIFF\u2014represents differential output buffer</li> <li>TRIBUFF\u2014represents tristate buffer</li> <li>TRIBUFF_DIFF\u2014represents differential tristate buffer</li> </ul> <p>For more information about macro library, see PolarFire FPGA and PolarFire SoC FPGA Macro User Guide.</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-189BB03C-9B39-4920-A246-87AA79EAB04F/","title":"HS_IO_CLK and System Clock Training","text":"<p>IOD interfaces implement Input gearing, de-serialization of the high-speed pad signals to lower speed parallel core signals, and the clock domain transfers, as required for the specific interface. The IOD implements a clock domain transfer for the data from the high-speed (HS_IO_CLK) to the low-speed system clock (SYSCLK) which is either GLOBAL or REGIONAL clock of the IOD macro. IOD Rx data is transferred from the Update Register (HS_IO_CLK domain) to the Transfer Register (SYSCLK) domain in the IGEAR logic. HS_IO_CLK and system clock training is implemented with interfaces where the data rate is greater than or equal to 400 Mbps, ratio 2, 3.5, 4. Interfaces using ratio x5 does not require HS_IO_CLK to system clock training because of its higher ratio which already provides adequate margin between them.</p> <p>The Input IREG gearing logic data path uses three sets of registers to move the data between the domains. The following registers are depicted in Figure \u2000 1.</p> <ul> <li>Shift register</li> <li>Update register</li> <li>Transfer register</li> </ul> <p></p> <p>Similarly, IOD Tx data is transferred from the Transfer Register (SYSCLK domain) to the Update Register (HS_IO_CLK domain) in the OGEAR logic using a same domain transfer topology.</p> <p></p> <p>The HS_IO_CLK and SYSCLKs can have different insertion delays due to dissimilar routing paths within the fabric. This causes the rising clock edges to be misaligned potentially causing timing mismatches when the rising edges of these clocks are not aligned.</p> <p></p> <p></p> <p>In the Figure \u2000 3 and Figure \u2000 4, a PLL VCO phase adjustment for the HS_IO_CLK is required to align the rising edges of System clock and HS_IO_CLK for best performance. It requires use of the data EYE_MONITOR of an unused/spare IOD lane to derive the best setting. Upon completion, the CLK_TRAIN_DONE output indicates that the training is successful. CLK_TRAIN_ERROR indicates an error causing the HS_IO_CLK and system clock not to train. This can occur when the clocks are interrupted. CLK_TRAIN_ERROR is not available with fractional interfaces.</p> <p>Clock training occurs automatically at power-up or the assertion of DEVRST_N for both Tx and Rx IODs in designs that include clock training IP. Tx IOD clock training aligns the fabric global clock and HS_IO_CLK outputs of the PF_IOD_TX_CCC to compensate for CCC/IOD routing variations within the fabric. Retraining can be manually invoked by asserting the CLK_TRAIN_RESTART input of the PF_IOD_TX_CCC.</p> <p>Parent topic:Clock to Data Margin Training</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-1A768D2F-0B3E-4943-8F2B-BE78432AFA57/","title":"Example Timing Constraints for a x2 SpaceWire RX Interface","text":"<p>Consider an example design where the PF_SPACEWIRE_RX_PHY core is used to generate two SpaceWire RX inputs, with the programmable input delay set to 50 static delay taps on the respective DATA_IN_N ports. Furthermore, assume that you renamed the top-level inputs from the default DIN_P/N[1:0] and SIN_P/N[1:0] to more descriptive names, according to their system/board naming convention.</p> <p>With these port names, the following SDC constraints can be used for Synthesis, Place and Route, and Timing Verification:</p> <pre><code>#SpaceWire Input Timing Constraints\n#######################################\n\n#Create clock on both strobe and data inputs since both create clock edges\ncreate_clock -name {SpW_0_RX_CLK} -period 7 \\\n        [get_ports {SpW_0_STROBE_IN_P SpW_0_DATA_IN_P}]\ncreate_clock -name {SpW_1_RX_CLK} -period 7 \\\n        [get_ports {SpW_1_STROBE_IN_P SpW_1_DATA_IN_P}]\n\n#Specify clock jitter on the SpW RX clock recovered from RX DATA and STROBE inputs\nset_input_jitter 0.200 [ get_clocks { SpW_0_RX_CLK } ]\nset_input_jitter 0.200 [ get_clocks { SpW_1_RX_CLK } ]\n\n#External Timing Constraints:\n#######################################\n# Max Delay of  0 ns    : for latching data from same edge as launched\n#           -X ns   : X is skew between S and D from external SpW TX, \n#                 + board skew, etc, assume 100ps below\n#           to  : FF capturing RX data, e.g. Data IOD RX_P:\n#               PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_0/I_IOD_0/RX_P\n\nset_max_delay -0.100 \\\n                -to [get_pins {PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_0/I_IOD_0/RX_P}]\nset_max_delay -0.100 \\\n                -to [get_pins {PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_1/I_IOD_0/RX_P}]\n\n#Min Delay -3.5 ns  : hold on previous edge using clock_period / 2\n#        + X ns : X is skew between S and D from external SpW TX, \n#                 + board skew, etc, assume 100ps below\n#           to  : FF capturing RX data, e.g. Data IOD RX_P:\n#               PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_0/I_IOD_0/RX_P\n\nset_min_delay -3.4 \\\n                -to [get_pins {PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_0/I_IOD_0/RX_P}]\nset_min_delay -3.4 \\\n                -to [get_pins {PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_1/I_IOD_0/RX_P}]\n\n#Normally for source synchronous inputs, input delays use the formulas:\n#input max dly= max data trace dly + Tco of ext TX - min clk trace dly\n#input min dly= min data trace dly + min Tco of ext TX - max clk trace dly\n#\n#However, in SpW RX, it's S vs. D skew affecting the \"data valid window\" \n#Thus, commented lines below since skew considered in max/min delays above\n#set_input_delay 0 -clock {SpW_0_RX_CLK} [get_ports {SpW_0_DATA_IN_N SpW_0_DATA_IN_P}]\n#set_input_delay 0 -clock {SpW_1_RX_CLK} [get_ports {SpW_1_DATA_IN_N SpW_1_DATA_IN_P}]\n\n#Constraint below tells place and route to minimize DATA delay through XOR\nset_max_delay 0 -from [ get_clocks { SpW_0_RX_CLK } ] \\\n        -through [get_cells {PF_SPACEWIRE_RX_PHY_C0_0/XOR2_0}] \\\n        -to [get_pins {PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_0/I_IOD_0/RX_P}]\n\nset_max_delay 0 -from [ get_clocks { SpW_1_RX_CLK } ] \\\n        -through [get_cells {PF_SPACEWIRE_RX_PHY_C0_0/XOR2_1}] \\\n        -to [get_pins {PF_SPACEWIRE_RX_PHY_C0_0/PF_IOD_DATA_P_1/I_IOD_0/RX_P}]\n</code></pre> <p>Important:</p> <ul> <li>The path through the XOR must be minimized during Place and Route.</li> <li>Synthesis does not recognize some of the paths in the SDC, but Place and Route and Verify Timing do recognize the paths.</li> <li>You can have separate SDCs for Synthesis, Place and Route, and Verify Timing. Using independent SDC files for each design step can minimize the run-time, if evaluating the impact of constraint changes to Timing Verification independently from Synthesis and Place and Route.</li> <li>For the initial Place and Route, do not run min-delay repair. Once max delay timing is met, review the hold time violations, if any, on the DATA_IN path to the I/O register to understand how much additional programmable input delay would be needed to meet timing at the DATA IOD_P DDR input register. Then run an incremental Place and Route with min-delay repair enabled. Review the resulting min-delay-repair report and the resulting timing reports to confirm whether the automatically added I/O delay meets your required slack margin.</li> <li>In the Libero SoC I/O Editor, the programmable Input Delay setting will appear on both the DATA_P and DATA_N rows. However, the delay will only impact the timing of the SpaceWire RX IOD_P side of the DATA input as that IOD is configured in DDR_RX_x1 mode, using the DDR input I/O Flip-Flop (IOFF).</li> <li>As mentioned previously, to achieve higher data rates, such as 400 Mbps, use the following process to account for recovered clock skew. It can be obtained and used to fine tune the strobe IOD delay line tap setting.<ul> <li>In the timing report explorer, enable the skew column. Look for significant skew for reg-to-reg paths in the recovered clock domain. The delay from the data to the XOR input must be higher than the delay from the strobe to the XOR input.</li> <li>Update the delay line settings of the strobe IOD to \"skew in ps / 30\".</li> <li>Run Place and Route in incremental mode and with min-delay repair enabled.</li> <li>Finally, if the external timing requirements are still not met, adjust the data IOD delay line setting. Increase the delay tap to fix a hold issue and decrease the delay tap to fix a setup issue. The min-delay repair in the incremental step above tries to fix external hold time violations automatically by adjusting the I/O delay taps. This step can also employ the Libero SoC design flow step called Edit Post Layout Design, using a separate PDC file (that is, not managed by Libero Constraints Manager) containing <code>edit_io</code> commands. This allows faster evaluation of I/O delay tuning to close timing, without requiring a new Place and Route until the final delay tap settings are reached. Refer to the Libero SoC Design Flow User Guide for more information about the Post Layout Editing of I/O Delay Parameters.</li> </ul> </li> <li>In the example constraints above, the input_delay of 0 ns assumes an ideal situation where incoming DATA path is matched to incoming STROBE path from the transmitting device and on the board. You must update the SDC to account for the actual input_delay from the external TX and board routing, or account for this external skew in the <code>set_max_delay</code> and <code>set_min_delay</code> constraints shown earlier.</li> </ul> <p>Parent topic:SpaceWire Clock and Data Recovery (For RT PolarFire and RT PolarFire SoC FPGA Only)</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-1AFCEDDF-E559-46F0-9F7A-67635395A987/","title":"SGMII I/O","text":"<p>SGMII I/O are provided for a PHY interface in Bank5 (MSS_SGMII). These pins are configured to the proper differential input and output standards for the dedicated interconnection to the Ethernet MACs hosted by the MSS block. There are also two I/Os for an external reference clock source inputs (MSS_REFCLK).</p> <p>The following table lists the MSS_SGMII Tx options.</p> Tx I/O Standard Drive (mA) Resistor Pull Mode 1 SOURCE_TERM VDDI LVDS25/33 6, 4, 3.5, 3 None, Up, Down OFF, 100 2.5V, 3.3V RSDS25/33 4, 3, 2, 1.5 None, Up, Down OFF, 100 2.5V, 3.3V MINILVDS25/33 6, 4, 3.5, 3 None, Up, Down OFF, 100 2.5V, 3.3V SUBLVDS25/33 3, 2, 1.5 None, Up, Down OFF, 100 2.5V, 3.3V PPDS25/33 4, 3, 2, 1.5 None, Up, Down OFF, 100 2.5V, 3.3V LCMDS25/33 6, 4, 3.5, 3 None, Up, Down OFF, 100 2.5V, 3.3V 1 Optional pull-up/pull-down resistors may interfere with signal integrity. Users must simulate LVDS communications if using pull-up/pull-down options. <p>The following table lists the MSS_SGMII Rx Options available in the MSS Configurator.</p> Rx I/O Standard Pull Mode VCM_RANGE ODT VDDI LVDS25/33 None, Up, Down MID, LOW OFF, 100 2.5V, 3.3V RSDS25/33 None, Up, Down MID, LOW OFF, 100 2.5V, 3.3V MINILVDS25/33 None, Up, Down MID, LOW OFF, 100 2.5V, 3.3V SUBLVDS25/33 None, Up, Down MID, LOW OFF, 100 2.5V, 3.3V PPDS25/33 None, Up, Down MID, LOW OFF, 100 2.5V, 3.3V LCMDS25/33 None, Up, Down MID, LOW OFF, 100 2.5V, 3.3V <p>For AC and DC characteristics of MSS_SGMII, see the associated GPIO I/O Standard, for example, LVDS25 buffer specifications in the PolarFire SoC FPGA Datasheet.</p> <p>Parent topic:MSS Pins (For PolarFire SoC and RT PolarFire SoC FPGA Only)</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-1C06A17D-5B68-4176-A858-421DBE40D167/","title":"Low-Voltage CMOS (LVCMOS)","text":"<p>LVCMOS is a general-purpose standard implemented in CMOS transistors. Five different LVCMOS operational modes supported are:</p> <ul> <li>LVCMOS33\u2014an extension of the LVCMOS standard (JESD8-B-compliant) is used for \u2028general-purpose 3.3V applications.</li> <li>LVCMOS25\u2014an extension of the LVCMOS standard (JESD8-5-compliant) is used for \u2028general-purpose 2.5V applications.</li> <li>LVCMOS18\u2014an extension of the LVCMOS standard (JESD8-7-compliant) is used for \u2028general-purpose 1.8V applications.</li> <li>LVCMOS15\u2014an extension of the LVCMOS standard (JESD8-11-compliant) is used for \u2028general-purpose 1.5V applications.</li> <li>LVCMOS12\u2014an extension of the LVCMOS standard (JESD8-26-compliant) is used for \u2028general-purpose 1.2V applications.</li> </ul> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-1E8CFAFF-81DA-436F-A567-8202CC95424F/","title":"Lane Controller","text":"<p>The lane controller handles the complex operations necessary for the high-speed interfaces, such as DDR memory interfaces and CDR interfaces. To bridge the lane clock to the high-speed I/O clock, the lane controller is used to control an I/O FIFO in each IOD. This I/O FIFO interfaces with DDR memory by utilizing the DQS strobe on the lane clock. The lane controller can also delay the lane clock using a PVT-calculated delay code from the DLL to provide a 90\u00b0 shift. Certain I/O interfaces require a lane controller to handle the clock-domain that results with higher gear ratios. For more information, see Generic I/O Interfaces.</p> <p>The lane controller also provides the functionality for the IOD CDR. Using the four phases from the CCC PLL, the lane controller creates eight phases and selects the proper phase for the current input condition with the input data, see PF_IOD_CDR for more information. A divided-down version of the recovered clock is provided to the fabric (DIVCLK).</p> <p>Parent topic:I/O Lanes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-2131119A-DA7A-4CF1-BDC2-83B7EC95F5B1/","title":"High-Speed Unterminated Logic (HSUL)","text":"<p>HSUL, as specified by the JEDEC standard JESD8-22, is a standard for LPDDR2 and LPDDR3 memory buses. HSUL I/O standards are supported in both HSIO and GPIO.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-21750586-F9F2-4E33-87FB-8F2994BF4744/","title":"Trademarks","text":"<p>The \u201cMicrochip\u201d name and logo, the \u201cM\u201d logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (\u201cMicrochip Trademarks\u201d). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.</p> <p>ISBN: </p> <p>Parent topic:Microchip Information</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-2227C38D-7FCE-4A20-9B53-28D953767052/","title":"I/O Lanes in Each Bank","text":"<p>The following tables list the number of I/Os and lanes in each bank for each device and package option.</p> <p>| Devices| Packages| North Corner I/Os|South Corner I/Os|West Corner I/Os| |Bank 0|Bank 7|Bank 1|Bank 3|Bank 2|Bank 6|Bank 4|Bank 5| |HSIO|Lanes|HSIO|Lanes|HSIO|Lanes|JTAG|GPIO|Lanes|HSIO|Lanes|GPIO|Lanes|GPIO|Lanes| |------------------------------------------------|-------------------------------------------------|------------------------------------------------------------------------------|-----------------|----------------| |------|------|------|------|------|------|------|------| |----|-----|----|-----|----|-----|----|----|-----|----|-----|----|-----|----|-----| |MPF100|FCSG325|36|3|0|0|48|4|13|48|4|0|0|38|3|0|0| |MPF200|FCSG325_14.5x11|36|3|0|0|48|4|13|48|4|0|0|38|3|0|0| |MPF200|FCSG536|60|5|0|0|60|5|13|96|8|0|0|84|7|0|0| |MPF300|FCSG536|60|5|0|0|60|5|13|96|8|0|0|84|7|0|0| |MPF100|FCVG484|60|5|0|0|60|5|13|96|8|0|0|68|5|0|0| |MPF200|FCVG484|60|5|0|0|60|5|13|96|8|0|0|68|5|0|0| |MPF300|FCVG484|60|5|0|0|60|5|13|96|8|0|0|68|5|0|0| |MPF100|FCG484|48|4|0|0|48|4|13|84|7|0|0|64|5|0|0| |MPF200|FCG484|48|4|0|0|48|4|13|84|7|0|0|64|5|0|0| |MPF300|FCG484|48|4|0|0|48|4|13|84|7|0|0|64|5|0|0| |MPF200|FCG784|72|6|24|2|60|5|13|96|8|0|0|92|7|44|3| |MPF300|FCG784|72|6|24|2|60|5|13|96|8|0|0|92|7|44|3| |MPF500|FCG784|72|6|24|2|60|5|13|96|8|0|0|92|7|44|3| |MPF300|FCG1152|72|6|72|6|60|5|13|96|8|72|6|92|7|48|4| |MPF500|FCG1152|72|6|96|8|60|5|13|96|8|96|8|92|7|72|6|</p> <p>|Devices|Packages|North Corner I/Os|South Corner I/Os|West Corner I/Os| |Bank 6|Bank 8|Bank 0|Bank 3|Bank 1|Bank 9|Bank 4|Bank 2|Bank 5|Bank 7|Bank 6| |MSS HSIO|HSIO|Lanes|HSIO|Lanes|DEDIO|GPIO|Lanes|GPIO|Lanes|MSSIO|MSSIO|SGMII|GPIO|Lanes|MSS HSIO| |-------|--------|-----------------|-----------------|----------------| |------|------|------|------|------|------|------|------|------|------|------| |--------|----|-----|----|-----|-----|----|-----|----|-----|-----|-----|-----|----|-----|--------| |MPFS025|FCS325_11x11|22|0|0|32|2|13|48|4|0|0|14|24|10|0|0|32| |MPFS095|FCS325_14.5x11|22|0|0|32|2|13|48|4|0|0|14|24|10|0|0|32| |MPFS095|FCS536|44|0|0|60|5|13|84|7|0|0|14|24|10|24|2|44| |MPFS160|FCS536|44|0|0|60|5|13|84|7|0|0|14|24|10|24|2|44| |MPFS250|FCS536|44|0|0|60|5|13|84|7|0|0|14|24|10|24|2|44| |MPFS025|FCV484|44|0|0|60|5|13|48|4|0|0|14|24|10|0|0|44| |MPFS095|FCV484|44|0|0|60|5|13|84|7|0|0|14|24|10|0|0|44| |MPFS160|FCV484|44|0|0|60|5|13|84|7|0|0|14|24|10|0|0|44| |MPFS250|FCV484|44|0|0|60|5|13|84|7|0|0|14|24|10|0|0|44| |MPFS095|FCV784|44|60|5|84|7|13|72|6|60|5|14|24|10|0|0|44| |MPFS160|FCV784|44|60|5|84|7|13|72|6|72|6|14|24|10|24|2|44| |MPFS250|FCV784|44|60|5|84|7|13|72|6|84|7|14|24|10|24|2|44| |MPFS250|FC1152|44|60|5|84|7|13|72|6|96|8|14|24|10|60|5|44| |MPFS460|FC1152|44|60|5|120|10|13|72|6|120|10|14|24|10|96|8|44| |MPFS460|CG1509|44|60|5|120|10|13|72|6|132|11|14|24|10|132|11|44|</p> <p>Important: Connectivity restrictions apply to the lanes listed as follows with regard to IOCDR and any IOD generic Rx interfaces using regional clock. This also implies a design cannot migrate from the MPF300, which has complete regional clock connectivity to the other devices with the listed impacted lanes.</p> <p>The impacted lanes are as follows (as documented in the associated Package Pin Assignment Table (PPAT)): MPF100, MPF200: DDR_S_3 (Bank 2, Lane 3)\u2028MPF500: DDR_S_6 (Bank 2, Lane 6), DDR_N_9 (Bank 7, Lane 9)</p> <p>Full duplex 1GbE and SGMII IOCDR are supported in the GPIO banks and permit only one per lane. See Full Duplex 1GbE and SGMII IOCDR.</p> <p>Parent topic:I/O Lanes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-224E8EC0-F5C5-4436-9D0C-EABA945C6190/","title":"Reduced-Swing Differential Signal (RSDS)","text":"<p>RSDS is similar to an LVDS high-speed interface using differential signaling, but with a smaller voltage swing and requiring a parallel termination resistor. RSDS is only intended for point-to-point applications. For more information about RSDS Voltage Swing, see the respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</p> <p>While GPIO supports RSDS receive and trasmit modes, HSIO supports RS,DS receive mode with an external 100\u03a9 on-board termination.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-23E56AA0-2ADD-4502-96F7-CEADD3ABE1D6/","title":"GPIO and HSIO Features","text":"<p>The PolarFire family supports different I/O features for GPIO and HSIO. The following is a summary of I/O features:</p> <ul> <li> <p>GPIO Features </p> </li> <li> <p>HSIO Features </p> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-2442E3CF-BAA0-4DBC-88FF-67E4E405CE0E/","title":"Bus-LVDS (B-LVDS)/Multipoint LVDS (M-LVDS)","text":"<p>B-LVDS refers to bus interface circuits based on the LVDS technology with the M-LVDS specification extending the LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate bus loading. These drivers require series terminations for better signal quality and voltage swing control. The drivers can be located anywhere on the bus, and therefore, termination is also required at both ends of the bus.</p> <p>GPIO supports B-LVDS and M-LVDS in receive mode. For transmit mode, however, external board termination is required. For more information about various BLVDS standards, see Bus-LVDS Emulated (BLVDSE25) Output Mode and Multipoint Low-Voltage Emulated (MLVDSE25) Output Mode.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-284BC37F-A8BE-45AD-98EB-98BF651A80E9/","title":"Regional Clock Networks","text":"<p>The regional clock networks are low-latency networks. They can only distribute clocks to a certain area of the device with low skew. They can be driven from the divided CDR clock and the divided high-speed IO clock. PolarFire FPGAs and PolarFire SoC FPGAs offer one regional clock buffer per I/O lane on the northern, southern, and western edges. The size of the region depends on the regional clock buffer location and does not overlap. For more information about regional lock buffer location, see PolarFire Family Clocking Resources User Guide.</p> <p>Parent topic:I/O Clock Networks</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-289C3DDA-0A2F-44D8-82D8-DE91D590A53B/","title":"I/O Training","text":"<p>The training logic manages the timing exchanges between the IOD and bit alignment IP (or DDR controller modules). I/O training is related to the optimization of source-synchronous timing paths into and out of the device. This stage of training uses elements in the IOD block to perform DYNAMIC or real-time optimization, which analyzes and tunes the required changes in device performance based on device process, temperature, and voltages variations.</p> <p>IO training utilizes the FPGA hosted logic to handshake to the IOD block (see Dynamic Delay Control). The handshaking optimizes the delay elements within the I/O data and clock paths to appropriately adjust the timing relationships to optimize performance.</p> <p>For non-memory controller interfaces, see CoreRxIODBitAlign for information about the usage of fabric logic to train the IOD interface. For more information, see Dynamic IOD Interface Training or see the Training Logic chapter of PolarFire Family Memory Controller User Guide.</p> <p>Parent topic:I/O Initialization</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-2C915611-DC43-4117-8695-3ED9770C9B19/","title":"Receive Interface","text":"<p>The PF_IOD_CDR receive interface uses four high-speed bank clocks and generates the recovered clock. The lane controller in the IOD includes a clock recovery block. It uses the incoming data and the four bank clocks and generates RX_CLK_R, also known as DIVCLK. The downstream IP or logic uses this clock. The serial data is received on an IOA pair and sent to the associated IOD block. The IOD block uses a 10:1 digital ratio. The IOD block uses the recovered clock to capture the serial data stream to the core.</p> <p>The CDR requires four phases of the HS_IO_CLK running at half the frequency of the serial data rate. The RX_CLK_R into the fabric includes jitter from the switching of the phase, which creates this clock.</p> <p>Parent topic:PF_IOD_CDR</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-2D875B4A-39AD-4D29-8079-DCBC4B3D273E/","title":"Internally-Generated VREF","text":"<p>Every bank also has an internally-generated VREF available. This internally-generated VREF adds more flexibility and dynamic control. This VREF is Libero SoC programmed (to be 50% of VDDI).</p> <p>Parent topic:Reference Voltage for I/O Bank</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-2EF57EEE-7ED5-46C4-BA02-F30582AC0385/","title":"Input FIFO","text":"<p>After sampling valid DDR data, the positive and negative edge data needs to cross clock domains between the external synchronizing signal (for example, DQS for DDR memory controllers) and the internal system clock. The input FIFO also provides certainty of data being received at the FPGA with slightly different arrival times.</p> <p>The input FIFO for each I/O is composed of two 8 flip-flop deep registers. One register is used for the input data associated with positive edge of clock and the other register is used for the input data associated with the negative edge of the clock. Both registers run on the negative clock edge, by using a previous half cycle transfer to put DDR input data all on one clock edge. There is a 3-bit write pointer and a 3-bit wide read pointer. The FIFO is used for clock domain transfers. For more information about Input FIFO, see I/O FIFO.</p> <p>Parent topic:Software Primitives</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-3118B146-CB6F-4709-8769-4EF43FB4292D/","title":"Sub-LVDS","text":"<p>Sub-LVDS is a differential low-voltage standard that is a subset of LVDS, and uses a reduced-voltage swing and lower common-mode voltage compared to LVDS. For sub-LVDS, the maximum differential swing is less than 350 mV, as in LVDS. For more information on the maximum differential swing values, see the respective device datasheet. The nominal common-mode voltage for sub-LVDS is 0.9V, while it is 1.25V for LVDS. GPIO supports sub-LVDS in both receive and transmit modes. HSIO supports sub-LVDS only in the receive mode and requires an external resistor. The common mode voltage and differential voltage swing are key differences between Sub-LVDS and LVDS. PolarFire/PolarFire SoC to PolarFire/PolarFire SoC, RT PolarFire to RT PolarFire, and RT PolarFire SoC to RT PolarFire SoC interfaces allow LVDS to sub-LVDS and sub-LVDS to LVDS as the data sheet specifications permit these levels to operate within their specified ranges.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-34252CA1-27AF-4B9E-BF64-39CEC9B179DF/","title":"On-Die Termination (ODT)","text":"<p>ODT is used to terminate input signals, helping to maintain signal quality, saving board space, and reducing external component costs. ODT is available in receive mode and also in bidirectional mode when the I/O acts as an input. If ODT is not used or not available, the I/O standards may require an external termination for better signal integrity. For more information, see I/O External Termination.</p> <p>ODT can be a pull-up, pull-down, differential, or Th\u00e9venin termination with both static and dynamic control available, and is set by using the I/O attribute editor in Libero SoC or by using a PDC command.</p> <p>The following table lists ODT support in GPIO and HSIO.</p>   I/O Standards    I/O Types \u2028\\(Input Only\\)    ODT Control    ODT Type    ODT \\(\u03a9\\)    LVDS18G, LVDS33, LVDS25RSDS33, RSDS25,MINILVDS33, MINILVDS25,SUBLVDS33, SUBLVDS25,LVPECL33,    GPIO    OFFONDynamic    OFFDifferential    100    SSTL18I, SSTL18II    GPIO, HSIO    OFFONDynamic    OFFTh\u00e9venin    50, 75, 150**Note:** The default is 50.    SSTL15I, SST15II    GPIO, HSIO    OFFONDynamic    OFFTh\u00e9venin    20, 30, 40, 60, 120**Note:** The default is 30.    SSTL135I, SSTL135II    HSIO    OFFONDynamic    OFFTh\u00e9venin    20, 30, 40, 60, 120**Note:** The default is 40.    POD12I, POD12II    HSIO    OFF ON Dynamic    OFF Up    34, 40, 48, 60, 120, 240**Note:** The default is 60.    HSUL12I, HSUL12II    HSIO    OFF ON Dynamic    OFFUp    120, 240**Note:** The default is 120.    HSTL15I, HSTL15II    GPIO    OFFONDynamic    OFFDifferential    50    HSUL18I, HSUL18II    GPIO, HSIO    OFFONDynamic    OFFDifferential    50    LVCMOS25    GPIO, HSIO    OFFON    OFFDown    120, 240    LVCMOS18, LVCMOS15, LVCMOS12    GPIO, HSIO    OFFON    OfFFUpDownTh\u00e9venin    60, 120, 240**Note:** The default is 120.   <p>Important: GPIO banks can support 2.5V and 3.3V inputs with VDDI = 1.8V or less.</p> <p>Select ON in the ODT control to statically set to the <code>ODT_VALUE</code>. Select DYNAMIC to enable the <code>ODT_VALUE</code> when the <code>ODT_EN</code> pin is applied. The static ODT setting and values can be programmed by using the I/O attribute editor in Libero SoC or by using the following PDC command.</p> <pre><code>set_io \u2013ODT &lt;value&gt; \u2013ODT_VALUE &lt;odt_value&gt;\n</code></pre> <p>Value can be set as ON or OFF and <code>ODT_VALUE</code> can be set as listed in Table \u2000 1.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-34F2ED6D-20A5-4967-A25F-0C1CDB25DDD1/","title":"HS_IO_CLK and System Clock Training","text":"<p>IOD interfaces implement Input gearing, de-serialization of the high-speed pad signals to lower speed parallel core signals, and the clock domain transfers, as required for the specific interface. The IOD implements a clock domain transfer for the data from the high-speed (HS_IO_CLK) to the low-speed system clock (SYSCLK), which is either GLOBAL or REGIONAL clock of the IOD macro. IOD Rx data is transferred from the Update Register (HS_IO_CLK domain) to the Transfer Register (SYSCLK) domain in the IGEAR logic. HS_IO_CLK and system clock training are implemented with interfaces where the data rate is greater than or equal to 400 Mbps, ratio 2, 3.5, 4. Interfaces using ratio x5 does not require HS_IO_CLK to system clock training because of its higher ratio, which already provides adequate margin between them.</p> <p>The Input IREG gearing logic data path uses three sets of registers to move the data between the domains. The following registers are depicted in the following figure.</p> <ul> <li>Shift register</li> <li>Update register</li> <li>Transfer register</li> </ul> <p></p> <p>Similarly, IOD Tx data is transferred from the Transfer Register (SYSCLK domain) to the Update Register (HS_IO_CLK domain) in the OGEAR logic using a same domain transfer topology.</p> <p></p> <p>HS_IO_CLK and SYSCLKs can have different insertion delays due to dissimilar routing paths within the fabric. This causes the rising clock edges to be misaligned, potentially causing timing mismatches when the rising edges of these clocks are not aligned.</p> <p></p> <p></p> <p>In the Figure \u2000 3 and Figure \u2000 4, a PLL VCO phase adjustment for HS_IO_CLK is required to align the rising edges of System clock and HS_IO_CLK for best performance. It requires use of the data EYE_MONITOR of an unused/spare IOD lane to derive the best setting. Upon completion, the CLK_TRAIN_DONE output indicates that the training is successful. CLK_TRAIN_ERROR indicates an error causing the HS_IO_CLK and system clock not to train. This can occur when the clocks are interrupted. CLK_TRAIN_ERROR is not available with fractional interfaces.</p> <p>Clock training occurs automatically at power-up or the assertion of DEVRST_N for both Tx and Rx IODs in designs that include clock training IP. Tx IOD clock training aligns the fabric global clock and HS_IO_CLK outputs of the PF_IOD_TX_CCC to compensate for CCC/IOD routing variations within the fabric. Retraining can be manually invoked by asserting the CLK_TRAIN_RESTART input of the PF_IOD_TX_CCC.</p> <p>Parent topic:Dynamic IOD Interface Training</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-3DF20F6D-12DC-4B51-A72F-016DE53F73AB/","title":"MIPI D-PHY Receive Interface","text":"<p>GPIO supports unidirectional MIPI D-PHY I/O in the receive direction, as shown in the following illustration. The MIPI D-PHY receiver supports high-speed (HS) signaling mode for data traffic and low-power (LP) signaling mode used for control. Each HS lane using MIPI25 is terminated and driven by a low-swing, differential signal. LP lanes operate single-ended and not terminated using two MIPI25 outputs driving each connection of the lane independently.</p> <p>The MIPI receiver supports both the high-speed (HS) and a low-power (LP) receiver modes. These modes are selectable through an enable (HS_SEL) from the IOD component when MIPI low-power escape support is selected in the IOD Generic Receive Interfaces configurator (See Figure \u2000 1).</p> <p>When the MIPI25 low-power escape support is used, the I/O is generated with a differential receiver between PADP and PADN. An additional single-ended receiver is connected to the PADP, allowing the HS_SEL signal to select between receivers. It also enables the 100\u03a9 differential termination resistor when HS_SEL = 1. This is generated by Libero SoC when selected in the IOD configurator.</p> <p>When HS_SEL is selected, the HS_SEL pin serves as the output enable. When HS_SEL = 1, then the HS differential receiver and differential 100\u03a9 termination is turned ON and a single-ended receiver connected to the compliment PADN pin. When HS_SEL = 0, the differential termination is disabled and the single-ended receiver is enabled on the PADN pins. This MIPI interface is implemented by configuring PADP as a MIPI receiver, PADN pin and LVCMOS12 receiver. FPGA hosted logic is required to control this feature.</p> <p></p> <p>FPGA fabric synchronization registers are required when clocking LP_DATA with RX_CLK_R of the IOD to ensure clean capture of the data.</p> <p>Note: Low-power LVMOS12 inputs are powered by internal VDD core. VDDI is not used with Low-power LVCMOS12 inputs.</p> <p>Note: For Low-power detection of MIPI, HS_SEL can be tied to Logic one.</p> <p>Parent topic:Implementing MIPI D-PHY</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-3EFB79CE-5EED-4E70-A412-A790FDAC488F/","title":"I/O Glitches","text":"<p>I/O glitches can occur at power up or power down. The conditions that cause the glitches depend on the use of GPIO or HSIO in the system. The dependencies of VDD, VDDI, and VDDAUX to mitigate any glitches on the I/O interfaces are discussed in respective PolarFire FPGA Board Design User Guide or PolarFire SoC FPGA Board Design Guidelines User Guide.</p> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-3F64B9AB-0327-4CAD-A811-E9D6B90377D3/","title":"Software Primitives","text":"<p>Several software primitives are used to implement DDR interfaces. The Libero SoC I/O configurator builds and generates the component based on these primitives.</p> <ul> <li> <p>Input DELAY </p> </li> <li> <p>Input Register (IREG) </p> </li> <li> <p>Input FIFO </p> </li> <li> <p>Input Gear Box </p> </li> </ul> <p>Parent topic:Generic IOD Interface Implementation</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-40D51E06-0846-4439-828A-F6D534C8D0EF/","title":"Low-Voltage Positive Emitter-Coupled Logic (LVPECL)","text":"<p>LVPECL is a 3.3V differential signal standard that transmits one data bit over a pair of signal lines, thus requiring two pins per input or output. The voltage swing between the two signal lines is approximately 850 mV. While LVPECL input is supported for GPIO, external board termination is required for the LVPECL outputs. For more information about LVPECL33, see LVPECL Emulated (LVPECLE33) Output Mode.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-427F7D4F-0FEB-46AB-BA45-CFBED0CDC201/","title":"Protocol-Specific I/O Interfaces","text":"<p>This section describes about protocol-specific I/O interfaces.</p> <ul> <li> <p>PF_IOD_CDR </p> </li> <li> <p>RGMII to GMII Converter </p> </li> <li> <p>LVDS 7:1 </p> </li> <li> <p>SpaceWire Clock and Data Recovery (For RT PolarFire and RT PolarFire SoC FPGA Only) </p> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-45157055-2048-4759-9AF7-6D3BB60825C4/","title":"External VREF Input","text":"<p>Any GPIO or HSIO pad on the device can be programmed to act as an external VREF input to supply all inputs within a bank. When an I/O pad is configured as a voltage reference, all I/O buffer modes and terminations on that pad are disabled. External VREF is supported for both GPIO and HSIO banks. By default, Libero SoC uses the internal VREF.</p> <p>Use PDC or the I/O Attribute editor to choose any regular I/O to make it a VREF pin.</p> <p>This is an example of a PDC command:</p> <pre><code>set_iobank -bank_name Bank0 \\\n-vcci 1.80 \\\n-vref 0.90 \\\n-vref_pins { U5 } \\\n-fixed false\nset_iobank -bank_name Bank2 \\\n-vcci 1.80 \\\n-vref 0.90 \\\n-vref_pins { A2 } \\\n-fixed false\n</code></pre> <p>Important: When external VREF is used, the voltage on VREF pins can be any value between 0 and VDDI. However, the value of the -VREF attribute is specified in PDC as 50% of VDDI value.</p> <p>Any available package pin can be selected and set it as a VREF. This requires placement of at least one I/O type requiring a VREF in I/O Editor or PDC.</p> <p>For more information about external reference inputs, see respective PolarFire FPGA Board Design User Guide, PolarFire SoC FPGA Board Design Guidelines User Guide, RT PolarFire FPGA Board Design User Guide, or RT PolarFire SoC FPGA Board Design Guidelines User Guide (to be available in a future release).</p> <p>Parent topic:Reference Voltage for I/O Bank</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-45CE04F8-4AA8-4CB0-B16B-63C2B0878AEB/","title":"7:1 LVDS Transmit Interface","text":"<p>The transmit block uses double data rate registers of the TX_DDRX_B_A_X3.5 to transmit data on both the rising and falling edges of the clock. It multiplies the parallel clock by 3.5 and uses the clock to transmit seven serial bits of data in one parallel clock cycle and serialize the data into a single LVDS data stream. HS_IO_PAUSE needs to be pulsed after the clocks are stable. This forces all gearbox to be framed in the same cycle (including the one used to generate the clk). This assures synchronization of the data word. Word starts with the rising edge of the forwarded fractional clock.</p> <p></p> <p></p> <p>Parent topic:LVDS 7:1</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-45F5784F-E282-4DE2-8C3C-EC384488D110/","title":"IOD Generic TX","text":"<p>The following table lists the transmit interface software names and their related data.</p> Software Name Ratio Clock to Data Relationship I/O Clock Fabric Clock Max Data Rate (Mbps) TX_DDR_G_A 1 Aligned Global Global 500 TX_DDR_G_C 1 Centered Global Global 500 TX_DDR 1 No forwarded clock Global Global 500 TX_DDRX_B_A 2, 3.5, 4, 5 Aligned High-speed I/O Clock Global 1000, 1600, 1600, 1600 TX_DDRX_B_C 2, 3.5, 4, 5 Centered High-speed I/O Clock Global 1000, 1600, 1600, 1600 TX_DDRX_B 2, 3.5, 4, 5 No forwarded clock High-speed I/O Clock Global 1000, 1600, 1600, 1600 <p>The following figure shows the IOD Generic Transmit Interfaces configurator.</p> <p></p> GUI Option Selections Data rate User Input1 Number of data I/Os User Input Clock to data relationship Aligned, Centered, No Forwarded Clock Use differential clock output Disable (single-ended) and Enabled (differential) Use differential data outputs Disable (single-ended) and Enabled (differential) Enable MIPI low power escape mode Enable/Disable Ratio 1, 2, 3.5, 4, 5 Data Serialization Ratio Derived from the ratio setting (1) See Transmit Interface (right panel) for valid data rates (Figure \u2000 1). <p></p>   GUI Option    Selections    Transmit data organization    -   Transmit data spread over outputs with data/Control split: X I/Os are associated to data and N-X I/Os to control that means it is arranged to have two data buses on the fabric side \\(one for data and one for control\\). -   Transmit data spread over outputs: On the fabric, it is arranged as one wide bus. This arrangement means all rising edge of all I/Os, all falling edge of all I/Os, all rising edge+1 of all I/Os, and so on. -   Transmit data independent over outputs: It is one data bus per I/O.     TXD bus width    This allows organizing the splitting of the data bus.    TXCTL bus width    This allows organizing the splitting of the data bus.    Expose dynamic delay control    Disable and Enable. See [Table \u2000 1](GUID-57F1B703-45B4-4461-92AB-0152A550919C.md#ID-0000346A).    Simulation mode    Full    Enable User Control of Clock Pattern    When enabled, this provides two top-level input ports to the TX IOD macro, which can be used to provide option to transmit parallel clock synchronously with data.    PF\\_IOD\\_TX\\_CCC    A dedicated PF\\_IOD\\_TX\\_CCC is specifically incorporated in the IOD transmit solution. When using a TX\\_CCC for multiple IOD generic TX, it requires two IOD generic TX components. -   One component with the training logic that is instantiated only once. And -   another component, with the training logic turned off. This option is available in the **Advanced** tab of the PF IOD Generic Transmit Interface UI. The second component can be instantiated as required.   <p>Important: Post layout simulation of the IOD is not supported.</p> <p>Parent topic:I/O Interface Configurators</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-461EF6EF-63BD-4D48-97FE-1F2F2C79D10E/","title":"I/O Interface Timing Constraints","text":"<p>Libero SoC is capable of generating SDC timing constraints for design components used in IOD interfaces. These derived SDC constraints are based on the configuration of the IOD blocks including the sub-blocks required for the specific IOD functionality. The derived SDC constraints are placed in the <code>&lt;root&gt;_derived_constraints.sdc</code> file.</p> <p>For static IOD Rx and Tx interfaces, static timing analysis can be performed using the auto-generated derived constraints. Dynamic IOD Rx interfaces use a training operation on hardware to adapt the I/O timing to the PCB characteristics. For this, the derived SDC uses a wider range of delay and which cannot be used to accurately perform timing analysis of external setup/hold timing of IOD generic Rx when configured in Dynamic mode.</p> <p>When using IOD Rx and Tx, use derived constraints for timing and physical constraints. Based on the timing violations from SmartTime, define the appropriate tap delays (IN_DELAY for IOD Rx and OUT_DELAY for IOD Tx) using the I/O Attribute Editor, and use the generated PDC file for Place and Route. Ensure that there are no timing violations in the SmartTime before programming the device. User must define the tap delays as required.</p> <p>Parent topic:Generic IOD Interface Implementation</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-47DDCD4B-D911-4F9F-B11E-BCB7FF468135/","title":"Power-Up and Initialization","text":"<p>The following table lists the I/O states during power-up and initialization modes.</p> Device State I/O State Power-up start/powering up Tristate initially and then a weak pull up is enabled.I/O buffers are disabled.Output drivers are disabled (tri-stated).Receivers are disabled (input signals are not passed to the FPGA fabric).All terminations, PCI clamp diodes, and weak pull-up/down modes are off.All I/O bank power detectors and PVT controllers are disabled. User mode The buffer is programmed based on Libero SoC I/O settings.Data and output enable signals are based on user settings. <p>See the following references:</p> <ul> <li>For more information about I/O states, see respective PolarFire FPGA and PolarFire SoC FPGA Programming User Guide or RT PolarFire FPGA Programming User Guide.</li> <li>For more information about I/O settings for unused I/O pins, see PPAT spreadsheets.</li> </ul> <p>Parent topic:I/O States During Various Operational Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-48F18460-37DB-4F9C-A454-A838B1B2C4ED/","title":"Clock to Data Margin Training","text":"<p>Margin control training of the IOD interface maximizes the valid window by continuously monitoring and controlling the delays using the dynamic delay control signals. This operation is used to compensate for the PVT variations with high-speed source synchronous interfaces. The main reason for this capability is to optimize the signal integrity of the high-speed IOD interfaces by maintaining margin between the data and clock paths. Interface training is controlled and monitored by FPGA hosted IP (that is, Training IP or TIP).</p> <p></p> <p>The TIP uses the dynamic delay control pins of the dynamic RX_DDRX interface components to optimize the receive relationship between the clock and data. Status flags are used to dynamically monitor the relationship of the clock and data at the IREG and uses dynamic controls to adjust the delay chain by adding or removing delay elements in the data path. The delay setting is adjusted to move the data edges earlier or later relative to the clock edges. This feature monitors the relation of the data edges to both the positive and negative clock edges.</p> <p>FPGA fabric hosted logic is used to control and monitor IOD signals to perform adaptive tuning functions on a bit- or word-wide basis. Bit alignment is the alignment of the data to be 90 degrees centered from the clock edges. This is a physical layer function that is independent of the data or protocol being used. This step requires the transmitter to send data (with transitions) and has a static alignment with the forwarded clock.</p> <p>RX_DDRX_DYN macro provides controls to add or remove delay from the data path relative to the clock path. The RX_DDRX_DYN also provides flags using the eye monitor which can identify when the data and clock are too close together and side of the clock in which the violation occurs. Using these controls and flags, bit alignment can be performed by only looking at the physical layer.</p> <p>Word Alignment is the alignment of the fabric presented word to a specific pattern. The RX_DDRX_DYN provides I/O gearing and supports both a 4-bit and 8-bit fabric width. Byte alignment is data pattern dependent and would require a training pattern. When the transmitter sends the training pattern, a pattern detector in the FPGA fabric would use the Lx_BITSLIP port on the RX_DDRX_DYN to rotate the fabric word till the training pattern is found.</p> <p>The signal, \u201cDELAY_LINE_LOAD\u201d asynchronously reloads the initial static Flash bit delay settings that are predefined by Libero SoC. The signal, \u201cDELAY_LINE_MOVE\u201d uses a rising edge to change the delay setting by \u00b11 increment each time it is pulsed according to the \u201cDELAY_LINE_DIRECTION\u201d signal value (a \u201c1\u201d increases up the delay setting by 1 increment and a \u201c0\u201d decreases down the delay setting by 1 increment). When the delay setting reaches the minimum value or the maximum value of the delay chain, the delay chain controller generates an out of range output Flag \u201cDELAY_LINE_OUT_OF_RANGE\u201d to indicate that it has reached the end of the delay chain. The delay setting stops at this minimum or maximum setting, even if the \u201cDELAY_LINE_MOVE\u201d signal is still pulsing. Toggling the HS_IO_PAUSE does not disrupt delay line value settings.</p> <p>The IOD block has a Data Eye Monitor (DEM) used to optimize the clock and input data relationship. The data eye monitor (DEM) and its associated flags are not available to IOD interfaces using a gearing ratio of 1. The DEM includes EYE_MONITOR_EARLY and EYE_MONITOR_LATE flags used to analyze the clock-to-data relationship. IOD designs can utilize these flags to determine the input data edge relationship to the clock edge. The design can then use the DELAY_LINE control inputs to dynamically adjust this relationship to optimize the clock and data relationships until an optimal setting is found.</p> <p>Similarly, output delays are affected when the IOD tri-state enable \u201cE\u201d = 1 or the input delay \u201cE\u201d = 0. The DELAY_LINE_MOVE is applied to the output delay path.</p> <p>The Data Eye Monitoring (DEM) is accomplished as follows:</p> <ul> <li>Use the input signals \u201cEYE_MONITOR_WIDTH&lt;2:0&gt;\u201d to set a minimum delay space requirement between the data edges and the clock edges. The programmable delay settings are programmed in delay increments of 1 to 128 taps. This delay setting is then used to generate EYE_MONITOR_EARLY and EYE_MONITOR_LATE flag if the data edges are closer to the clock edges than this minimum setting. By allowing these signals to be dynamically controlled from the FPGA hosted logic, the user can determine the relative size of the eye opening.</li> <li>EYE_MONITOR_EARLY is asserted if the data edge is too close to the clock edge on the early side of clock. This Flag indicates that the delay setting must be moved down (decremented).</li> <li>EYE_MONITOR_LATE is asserted if the data edge is too close to the clock edge on the late side of clock. This Flag indicates that the delay setting must be moved up (incremented).</li> <li>Use the \u201cEYE_MONITOR_CLEAR_FLAGS\u201d input signal, from the fabric, to clear the \u201cEYE_MONITOR_EARLY\u201d and \u201cEYE_MONITOR_LATE\u201d Flags. This signal is from the fabric and indicates that the delay chain setting has been incremented or decremented as a function of the previous Flag settings.</li> </ul> <p></p> <ul> <li>HS_IO_CLK and System Clock Training </li> </ul> <p>Parent topic:Dynamic IOD Interface Training</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-490841F6-E3F6-4962-90B5-632852B73078/","title":"I/O States During Various Operational Modes","text":"<p>The state of an I/O at any given point in time depends on the operational mode of the device at that point. This section describes the I/O state during various operational modes so that you can design your boards accordingly.</p> <ul> <li> <p>Power-Up and Initialization </p> </li> <li> <p>Device Programming Modes </p> </li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-521EF53B-080D-4CAA-9525-42C4B1908C73/","title":"Hot Swap","text":"<p>Hot Swap allows a voltage to be applied to the inputs of devices before power is present on the VDDI pins. A pull-up clamp diode must not be present in the I/O circuitry to be hot swap. GPIO supports hot swap, but HSIO does not support hot swap.</p> <p>When FPGA is not powered, GPIO is in a high-impedance state (hi-Z), also known as disabled state. For GPIO configured for I/O standards requiring a VREF, the amount of current flowing into or out must be minimized for the GPIO pin so that the external VREF signal is not affected.</p> <p>Parent topic:Cold Sparing</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-54F1143B-1B69-4595-8862-ADA88B705798/","title":"Slew Rate Control","text":"<p>GPIO supports slew rate control in non-differential output mode. In I/O Editor or the PDC file, when SLEW is set to ON, the device uses a limited slew rate for the I/O standard in the device. In I/O Editor or the PDC file, when SLEW is set to OFF, the device uses the fastest slew rate for the I/O standard. The impacts to Simultaneous Switching Noise (SSN) can be reduced by using the SLEW set to ON. However, this reduces the maximum rate of change of the output signal that can influence switching performance.</p> <p>The following table lists the I/O standards that support slew rate control.</p> I/O Standards Supported I/O Type Options PCI GPIO (output only) ON (default),OFF LVTTL GPIO (output only) ON (default),OFF LVCMOS25 and LVCMOS33 GPIO (output only) ON (default),OFF <p>Slew rate settings are controlled using the I/O attribute editor in Libero SoC, or by using the following PDC command:</p> <pre><code>set_io \u2013SLEW &lt;value&gt;\n</code></pre> <p>The value can be set as ON or OFF.</p> <p>Slew rate control is not available in HSIO buffers. However, these buffers have built-in PVT-compensated slew rate controllers for optimized signal integrity.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-57F1B703-45B4-4461-92AB-0152A550919C/","title":"Dynamic Delay Control","text":"<p>Dynamic receiver delay controls are exposed on the IOD component by enabling it in the IOD configurator. On the IOD configurator -&gt; Advanced (tab) -&gt; Debug (pane), select the Expose dynamic delay control checkbox to add ports as shown in Figure \u2000 2. These ports are automatically exposed when selecting any of the RX_DDRX_DYNAMIC interfaces.</p> Port I/O Description DELAY_LINE_MOVE1 Input Change delay setting on rising edge DELAY_LINE_DIRECTION1 Input Direction of delay setting change DELAY_LINE_LOAD Input Asyn. Reload flash settings for delay DELAY_LINE_OUT_OF_\u2028RANGE Output Delay setting has reached max or min range.The delay_line_load signal asynchronously reloads the initial static flash bit delay settings.The delay_line_move signal is a pulse and changes the delay setting by \u00b11 increment each time it is pulsed according to the delay_line_direction signal value.\u201c1\u201d increases up the delay setting by one increment\u201c0\u201d decreases down the delay setting by one incrementWhen the delay setting reaches the minimum value or the maximum value of the delay chain, the delay chain controller generates an delay_line_out_of_range output to indicate that it has reached the end of the delay chain. The delay setting stops at this min or max setting, even if the delay_line_move signal is still pulsing. EYE_MONITOR_EARLY[n:0] Output The EYE_MONITOR_EARLY asserts if the data edge is close to the clock edge on the early side of clock. This flag indicates that the delay settings must be moved down. EYE_MONITOR_LATE[n:0] Output The EYE_MONITOR_LATE asserts if the data edge is close to the clock edge on the late side of clock. This flag indicates that the delay setting must be moved up. EYE_MONITOR_CLEAR_\u2028FLAGS[n:0] Input Use the EYE_MONITOR_CLEAR_FLAGS input signal to clear the \u201cearly\u201d and \u201clate\u201d flags. This signal is from the fabric and indicates that the delay chain settings is incremented or decremented as a function of the previous flag settings. EYE_MONITOR_WIDTH[2:0] Input Use the input signals \u201cEYE_MONITOR_WIDTH&lt;2:0&gt;\u201d to programably set a minimum delay space requirement between the data edges and the clock edges. The programmable delay settings are programmed in delay increments of 1, 2, 3, 4, 5, 6, or 8. This delay setting is between the clock edge and the data edge. This delay setting is then used to generate flags if the data edges are closer to the clock edges than the minimum setting. By allowing these signals to be dynamically controlled from the core, you can determine the relative size of the eye opening. 1The DELAY_LINE_MOVE and DELAY_LINE_DIRECTION ports must not be asserted at the same time or in the same clock. <p>Important: EYE_MONITOR_* ports are not available for RX_DDR interfaces with a gearing ratio of 1.</p> <p>For statically delayed RX_DDR_G_A/C interfaces, using static IOD delay tap values instead of using dynamic IOD interface training, the Advanced tab of the IOD configurator allows to enter a programmable input delay on the input clock. The programmable delay for the input data signals can be specified in the Libero SoC I/O Editor or in a user I/O <code>.pdc</code> constraints file. However, note that whenever the Expose Dynamic Delay Control setting is enabled in the IOD configurator, the corresponding programmable I/O delay tap for the data inputs is set to 1 by default. This applies to all cores using dynamic IOD delay controls such as Generic IOD TX/RX, DDR memory, QDR memory, Octal SPI Flash PHY, and so on. Exposing the dynamic delay controls also prevents from specifying programming input delay values using the I/O Editor or a user <code>.pdc</code> I/O constraint file. In other words, adding IOD data programmable input delay taps in the I/O Editor or user <code>.pdc</code> constraints is only allowed for statically delayed IODs where the entire dynamic control interface (DELAY_LINE_* ports) is disabled.</p> <p>Parent topic:I/O Interface Configurators</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-580FBB9B-5BDA-4B11-A00C-7250D464A868/","title":"I/O Overview","text":"<p>Each I/O is composed of an analog I/O buffer (referred to as IOA) and a digital logic block (referred to as IOD). IOA blocks include analog input and output buffers, while IOD blocks include a logic that enables the IOA buffer to interface with the FPGA fabric. The IOD also includes data bus digital logic to widen the bus to and from the IOA, allowing the external pins to run at a much faster clock rate than the fabric logic.</p> <p>To support a variety of I/O standards, I/Os are organized into pairs, as shown in the following illustration. The two I/O paths in a pair, labeled as positive (P) and negative (N) respectively, can be configured as two separate single-ended I/Os, as one differential or as a complementary I/O pair.</p> <p></p> <p>The IOA buffer includes a transmit and receive buffer, on-die termination (Th\u00e9venin, differential, up, and down), a slew-rate control circuit, a bus-keeper circuit, and a programmable weak pull-up or pull-down resistor. The transmit and receive buffers transfer signals between the I/O pad and the IOD. Figure \u2000 1 shows the overview of IOA buffer.</p> <ul> <li> <p>Single-Ended Transmitter and Receiver Mode </p> </li> <li> <p>Differential Transmitter Mode </p> </li> <li> <p>Differential Receiver Mode </p> </li> <li> <p>I/O Digital (IOD) </p> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5ABE88CD-2F50-491C-A28E-F2CE4C4B7AE4/","title":"I/O Initialization","text":"<p>High-speed I/O have many stages of initialization that are involved in optimizing I/O performance. These stages include the following:</p> <ul> <li>I/O calibration</li> <li>I/O training</li> <li>Memory controller calibration or training</li> </ul> <p>These phases of I/O initialization and the underlying timing paths are very critical in guaranteeing optimized performance of the high-speed I/O interfaces. A general understanding is required regarding the methodologies used for analyzing system timing.</p> <ul> <li> <p>I/O Calibration </p> </li> <li> <p>I/O Training </p> </li> <li> <p>Memory Controller Training </p> </li> </ul> <p>Parent topic:I/O Features and Implementation</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5AC33B85-4433-4E4D-9100-BB7AD00E5685/","title":"I/O Calibration","text":"<p>HSIO, GPIO, MSSIO and MSSDDR have a built-in I/O calibration feature per bank excluding Bank 3. The I/O calibration circuitry is completely self-contained requiring no external reference resistors. The basis for I/O calibration is to optimize the device performance to compensate for Process, Voltage, and Temperature (PVT) variations. An embedded I/O calibration controller is used to achieve the impedance control for the I/O output buffer drive, termination, and slew rate control by calibrating the I/O drivers. The calibration is initially completed at power-up. Each bank is calibrated at power-up after the bank VDDI/VDDAUX voltages reach minimum thresholds and the bank \"Auto calibration ramp time\" has expired.</p> <p>The internal calibration engine initializes the I/O with internal approximation register settings at power-up. I/O calibration occurs automatically at power-up or by toggling DEVRST_N. On-demand calibration can be invoked by user control after the initial I/O calibration. The PF_INIT_MONITOR FPGA IP is used to control the I/O recalibration or to monitor the initial I/O calibration and trigger on-demand recalibration.</p> <p>Although the I/O is functional early in the power-up sequence, the high-speed I/O performance cannot be expected until it is completely calibrated. For more information about the calibration requirements for proper start-up, initialization, re-calibration, and usage of the PF_INIT_MONITOR module, see PolarFire Family Power-Up and Resets User Guide.</p> <p>The ODT and the output drive features of HSIO, MSS DDR, MSSIO, and GPIO are calibrated specifically to the I/O standard targeted in the project. The calibration logic is initially in a reset state at power-on. This initial pre-calibration state of the device sets the default to maximum calibration settings. This is done to the I/Os in order to ensure that the buffers are operational after the power-on is complete.</p> <p>The maximum settings are temporarily used by the buffers until the initial start-up is completed. When this is completed, the optimized calibration values are then distributed to the associated I/Os within the bank. The initial pre-calibrated settings are defined as strong drive strength (low output impedance) and low termination values. Due to the nature of these initial pre-calibration settings, a transient current on the VDDI of the associated bank occurs during this pre-calibration phase. The transient current does not have long-term reliability concerns. The transient current diminishes when exiting the pre-calibration phase. The calibration values are used for PVT compensation for both drive strength and termination strength. The GPIO differential termination is also calibrated, and HSIO buffers are calibrated for output slew rate control.</p> <p>The initial transient current caused by pre-calibration can be mitigated if it is undesirable to the system. Transient current that is caused due to ODT termination is managed by utilizing the ODT control capabilities in the I/O (see On-Die Termination (ODT)). Training IP (TIP) associated with the high-speed DDR interfaces is used to disable the I/O termination until calibration is complete. For untrained termination interfaces, the ODT_DYN interface is used to disable this pre-calibrated termination. I/O calibration or recalibration is not related to any IOD operations for the source-synchronous interfaces or I/O CDR functionality. I/O calibration is limited to the analog optimization of the I/O buffer circuitry. IOD circuitry does not impact I/O calibration nor does I/O calibration impact IOD operation.</p> <p>Parent topic:I/O Initialization</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5B3B21F0-4738-4959-B36A-889C3EE17D95/","title":"RX_DDRX_B_G_C and RX_DDRX_B_G_A/RX_DDRX_B_R_A Interfaces with Static Delays","text":"<p>RX_DDR interfaces can use x2, x3.5, x4, and x5 gearing using bank and lane oriented, high-speed I/O clock networks that provide low-skew, clocks distributed along the edge of the device to service the I/Os. Used to clock data into the I/O logic when implementing the I/O interfaces, the clocks are tightly managed to support wide source synchronous interfaces. The clock domain transfer for the data from the high-speed IO clock to the low-speed system clock is guaranteed by design. These modes permit wider data transfers to the fabric hence achieving more data throughput with lower fabric clock transfers.</p> <p>The RX_DDRX[2,3.5,4,5]B_G_A/_B_R_A and RX_DDRX[2,3.5,4,5]B_G_C interfaces are also supported by static settings when the user is aware of the input and clock relationship at the boundary of the device. Similar to the RX_DDRX1 interfaces, the Libero SoC IOD configurator creates a component that meets the gearing criteria and is correct by construction from the pads to the fabric interface making use of the correct input pins required for clock and data. For each high-speed input receiver, the component is generated with the appropriate fabric pins based on the gearing ratio. For example, if a single high-speed input is intended to be geared by 4, then the component has 8 pins. The 8-pins has a relative pin name LN0_RXD_DATA[7:0] where as [0:1], [2:3], [4:5], [6:7] are the DDR equivalent for x4 geared data to the fabric.</p> <p>The precise granularity of the embedded IOD block architecture limits the controllable impact that the software place and route process can have on timing results. The timing through the elements of the IOD blocks are guaranteed by construction across the process, voltage, and temperature range that is specified in the data sheet. Users must not perform any additional worse case timing analysis on the IOD paths associated with the embedded high-speed clocks and related elements of the IOD blocks. If attempted, the timing analysis algorithms computes overly pessimistic IOD expectations that does not accurately portray the actual device performance.</p> <p></p> <ul> <li> <p>Interface Ports </p> </li> <li> <p>Interface Selection Rules </p> </li> </ul> <p>Parent topic:Generic I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5B999592-2043-4A0E-85FB-43673D9B9748/","title":"MSS Pins (For PolarFire SoC and RT PolarFire SoC FPGA Only)","text":"<p>PolarFire SoC and RT PolarFire SoC FPGA MSS has dedicated interfaces available. These pinouts are determined with the MSS Configurator. The interfaces have optional features that the user must determine to match the application. These interfaces include MSSIO, MSS_SGMII, and MSS_DDR.</p> <ul> <li> <p>MSSIO </p> </li> <li> <p>SGMII I/O </p> </li> <li> <p>DDR I/O </p> </li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5CC82F3A-69E4-4B33-9122-EA5802CCF034/","title":"Scalable Low-Voltage Signaling (SLVS)","text":"<p>SLVS is a chip-to-chip signaling standard designed for maximum performance with minimum power consumption, inheriting low noise susceptibility from LVDS. The standard features a scaled-down \u2028400 mV signal swing, versus the 700 mV swing of LVDS, and includes a ground reference. GPIO and HSIO banks support the SLVS I/O standards, but an external resistor is required for transmitter mode. For more information, see Implementing Emulated Standards for Outputs.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5E18907D-0D6D-4E6C-90B7-4EFE1C09A9F2/","title":"DDR I/O","text":"<p>There are dedicated DDR I/Os used when the MSS DDR subsystem is configured in Bank 6. These pins are used when the MSS configurator selects support for DDR3(L), DDR4, LPDDR3, and LPDDR4 memory devices. The I/O standard is configured automatically dependent on the memory interface type selected by the MSS configurator. Other I/O features are also available to match key system characteristics. This bank also includes an MSS_DDR_VREF pin that is not used because an internally generated reference voltage is provided. See MSS DDR VREF (PolarFire SoC and RT PolarFire SoC Only) for more information. This MSS_DDR_VREF pin must be treated as UNUSED per the recommendation in the PPAT.</p> IO_TYPE Drive Impedance (\u03a9) ODT Termination (\u03a9) Memory Standard VDDI Address/Command SSTL15I 34, 40, 24, 48 OFF DDR3 1.5 SSTL135I 34, 40, 24, 48 OFF DDR3L 1.35 HSTL12I 48, 34, 27, 60 OFF LPDDR3/DDR4 1.2 HSTL12I 48, 40, 34, 60 OFF LPDDR3/DDR4 1.2 POD12I 48, 40, 34, 60 OFF DDR4 1.1 LVSTLII 48, 40, 34, 60 OFF LPDDR4 1.1 DQ SSTL15I 34, 40, 24, 48 120, 60, 40, 30 DDR3 1.5 SSTL135I 34, 40, 24, 48 120, 60, 40, 30 DDR3L 1.35 HSUL12I 48, 34, 27, 60 120, 60, 40, 30 LPDDR3 1.2 POD12I 48, 40, 34, 60 120, 60, 40, 30 DDR4 1.2 POD12I 48, 40, 34, 60 120, 60, 40, 30 DDR4 1.1 LVSTLII 48, 40, 34, 60 120, 60, 40, 30 LPDDR4 1.1 DDR_DQS SSTL15I 34, 40, 24, 48 120, 60, 40, 30 DDR3 1.5 SSTL135I 34, 40, 24, 48 120, 60, 40, 30 DDR3L 1.35 HSUL12I 48, 34, 27, 60 120, 60, 40, 30 LPDDR3 1.2 POD12I 48, 40, 34, 60 120, 60, 40, 30 DDR4 1.2 POD12I 48, 40, 34, 60 120, 60, 40, 30 DDR4 1.1 LVSTLII 48, 40, 34, 60 120, 60, 40, 30 LPDDR4 1.1 <p>For AC and DC characteristics of MSS_DDR, see the associated HSIO I/O Standard, for example, SSTL15I specifications in the PolarFire SoC FPGA Datasheet.</p> <p>All MSS annotated I/Os are bonded out to pins in all the PolarFire SoC device and package offerings. See the PolarFire SoC FPGA MSS Technical Reference Manual for in-depth information.</p> <p>Parent topic:MSS Pins (For PolarFire SoC and RT PolarFire SoC FPGA Only)</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5E2001D3-7636-4F8D-BBD2-9EBC2960CAA2/","title":"Input Register (IREG)","text":"<p>The Input IREG gearing logic data path uses three sets of registers:</p> <ul> <li>Shift register</li> <li>Update register</li> <li>Transfer register</li> </ul> <p>The purpose of these registers is to implement Input gearing, de-serialization of the high-speed pad signals to lower speed parallel core signals, and the clock domain transfers, as required for the specific interface standard.</p> <p>Parent topic:Software Primitives</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-5F113C5B-E110-4E85-BB95-0DEACB6E53F3/","title":"LVPECL Emulated (LVPECLE33) Output Mode","text":"<p>LVPECL is derived from ECL and PECL and uses 3.3V supply voltage. The following illustration shows an example of implementation using 93\u03a9 stub resistors with a 196\u03a9 parallel/differential termination at the driver and a 100\u03a9 differential termination at the receiver. The termination values at the driver must be optimized to match the effective differential impedance of the bus. In this example, the effective parallel differential termination at the receiver is around 66\u03a9. However, the series 93\u03a9 resistors are always seen by the driver yielding an effective differential impedance of 252\u03a9. The receivers see an attenuated signal.</p> <p></p> <p>Parent topic:Implementing Emulated Standards for Outputs</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-66564DE9-5E5E-472B-B622-F27BBDAC6D07/","title":"I/O Calibration","text":"<p>HSIO and GPIO have a built-in I/O calibration feature per bank excluding bank 3. The I/O calibration circuitry is completely self-contained requiring no external reference resistors. The basis for calibration is to optimize the device performance to compensate for process, voltage and temperature (PVT) variations. The calibration controller is used to achieve impedance control for the GPIO and HSIO output buffer drive, termination and HSIO slew rate control by calibrating the I/O drivers. The calibration is initially completed at power-up. It is initiated by power-on detectors on VDDI and VDDAUX power supplies. The internal calibration engine initializes the I/O with internal approximation register settings at power-up. I/O calibration occurs automatically at power-up or by toggling DEVRST_N. On-demand calibration can be invoked by you after the initial I/O calibration. The PF_INIT_MONITOR FPGA IP is used to control the I/O recalibration or to monitor the initial I/O calibration. For more information about calibration requirements for proper start-up, initialization, re-calibration, and usage of the PF_INIT_MONITOR module, see PolarFire Family Power-Up and Resets User Guide.</p> <p>The ODT and output drive features of HSIO and GPIO are calibrated depending on the I/O standard used in a Libero SoC design. The calibration logic is initially in a reset state at power-on. This initial pre-calibration state of the device sets the default to maximum calibration settings. This is done to the I/Os to ensure that the buffers are functionally operational after the power-on is complete.</p> <p>The maximum settings are temporarily used by the buffers until the initial startup is completed. When this is completed, the optimized calibration values are then distributed to the associated I/Os within the bank. The calibration values are used for PVT compensation. GPIO and HSIO use the calibrated values for both drive strength and termination strength. The GPIO differential termination are also calibrated, and HSIO buffers are calibrated for output slew rate control.</p> <p>HSIO and GPIO initially power-on with default maximum settings. Maximum pre-calibrated settings are defined as strong drive strength (low output impedance) and low termination values. Due to the nature of these initial pre-calibration settings, a transient current on the VDDI of the associated bank occurs during this pre-calibration phase. The transient current does not have long-term reliability concerns. The transient current diminishes when exiting the pre-calibration phase.</p> <p>The initial transient current caused by pre-calibration can be mitigated if it is undesirable to the system. Transient current that is caused due to ODT termination can be managed by using the ODT control capabilities in the I/O (see On-Die Termination (ODT)). Training IP (TIP) normally associated with high-speed DDR interfaces can be used to disable the I/O termination until calibration is complete. For untrained termination interfaces, the ODT_DYN interface can be used to disable this pre-calibrated termination. I/O calibration/recalibration is not related to any IOD operations for source-synchronous interfaces or I/O CDR functionality. I/O calibration is limited to the analog optimization of the I/O buffer circuitry. IOD circuitry does not impact I/O calibration nor does I/O calibration impact IOD operation.</p> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-670ADE9D-88A1-432D-B798-CF62DFFB9450/","title":"MSSIO","text":"<p>There are 38 general purpose I/O pads\u2014split over two banks within the MSS block referred to as MSSIO\u2014to support the peripheral devices/standards. MSSIO supports different peripherals, such as SD, SDIO, eMMC, USB 2.0, I2C, MMUART, SPI and CAN standards and support for USB 2.0 OTG protocol. MSSIO supports the following features:</p> <ul> <li>3.3V \u2013 1.2V (Nominal) Operation<ul> <li>PCI/LVTTL/LVCMOS (3.3V)</li> <li>LVCMOS (2.5V \u2013 1.8V)</li> <li>LVCMOS (1.5V and 1.2V)</li> </ul> </li> <li>Single-ended CMOS/TTL output driver modes and receiver input modes</li> <li>Ratio Receiver with dynamically configurable ON/OFF hysteresis</li> <li>Dynamically configurable ON/OFF clamp</li> <li>Supports hot socket and cold spare</li> <li>Push-pull output driver</li> <li>Support for standard and fast operation for I2C only</li> </ul> <p>The MSSIO are configured through the PolarFire SoC MSS configurator and are programmed when the MSS module is included in the Libero SoC project. The pin out information is found in the PolarFire SoC FPGA Package Pin Assignment Tables. In the MSS, MSSIOs are either in Bank 2 or Bank 4 and are used when the MSSIO peripherals are enabled. The associated VDDI for these banks must be connected to support the assigned peripheral.</p> <p>For AC and DC characteristics of MSSIO, see the associated GPIO buffer specifications, that is, LVCMOS25 in the PolarFire SoC FPGA Datasheet.</p> <p>The following tables lists the protocols supported by MSSIO bank.</p> Protocol Mode Data Rate (per IO) Line-side Max Speed per IO in Kilo/Mega BITS per Sec - kbps/Mbps Interface speed (width) in kilo/Mega BYTES per Sec - KBps/MBps I/O Standard USB 2.0 High Single 60 Mbps 480 MBps (8-bit) LVCMOS 3.3V LVCMOS 2.5V LVCMOS 1.8V eMMC Default speed Single 26 Mbps  3.25 MBps (1-bit) 13 MBps (4-bit) 26 MBps (8-bit) LVCMOS 3.3V LVCMOS 1.8V LVCMOS 1.2V High speed Single 52 Mbps  6.5 MBps (1-bit) 26 MBps (4-bit) 52 MBps (8-bit) LVCMOS 3.3V LVCMOS 1.8V LVCMOS 1.2V High speed DDR Dual 104 Mbps  52 MBps (4-bit) 104 MBps (8-bit) LVCMOS 3.3V LVCMOS 1.8V LVCMOS 1.2V HS200 Single 200 Mbps  100 MBps (4-bit) 200 MBps (8-bit) LVCMOS 1.8V LVCMOS 1.2V HS400 Dual 400 Mbps 400 MBps (8-bit) LVCMOS 1.8V LVCMOS 1.2V HS400-ES Dual 400 Mbps 400 MBps (8-bit) LVCMOS 1.8V LVCMOS 1.2V SDIO Low Speed Single 400 kbps 200 KBps (4-bit) LVCMOS 3.3V Full Speed Single 25 Mbps 12.5 MBps (4-bit) LVCMOS 3.3V SD Default speed Single 25 Mbps 12.5 MBps (4-bit) LVCMOS 3.3V High speed Single 50 Mbps 25 MBps (4-bit) LVCMOS 3.3V SDR12 Single 25 Mbps 12.5 MBps (4-bit) LVCMOS 1.8V SDR25 Single 50 Mbps 25 MBps (4-bit) LVCMOS 1.8V SDR50 Single 100 Mbps 50 MBps (4-bit) LVCMOS 1.8V DDR50 Dual 100 Mbps 50 MBps (4-bit) LVCMOS 1.8V SDR104 Single 208 Mbps 104 MBps (4-bit) LVCMOS 1.8V CAN \u2014 Single 125 kbs - 1Mbps 15.6 KBps - 125 KBps (1-bit) LVCMOS 3.3V QSPI \u2014 Single 41.6 Mbps  10.4 MBps (2-bit) 20.8 MBps (4-bit) LVCMOS 3.3V LVCMOS 2.5V LVCMOS 1.8V LVCMOS 1.5V LVCMOS 1.2V SPI Master Single 41.6 Mbps 5.2 MBps (1-bit) LVCMOS 3.3V LVCMOS 2.5V LVCMOS 1.8V LVCMOS 1.5V LVCMOS 1.2V Slave Single 150 Mbps 18.75 MBps (1-bit) LVCMOS 3.3V LVCMOS 2.5V LVCMOS 1.8V LVCMOS 1.5V LVCMOS 1.2V MMUART \u2014 Single 1 Mbps 125 KBps (1-bit) LVCMOS 3.3V LVCMOS 2.5V LVCMOS 1.8V I2C Standard Single 100 kbps 12.5 KBps (1-bit) LVCMOS 3.3V LVCMOS 1.8V Fast Single 400 kbps 50 KBps (1-bit) LVCMOS 3.3V LVCMOS 1.8V <p>Important: Output drive support based on the voltage and not any specific peripheral:</p> <ul> <li>LVCMOS33 supports 8, 12, 16, 20 mA</li> <li>LVCMOS25 supports 6, 8, 12, 16 mA</li> <li>LVCMOS18 supports 6, 8, 10, 12 mA</li> <li>LVCMOS12 supports 4, 6, 8 mA</li> </ul> <p>Parent topic:MSS Pins (For PolarFire SoC and RT PolarFire SoC FPGA Only)</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-674B424B-F06C-4D28-B6E5-BE14BD2E5C47/","title":"RX_DDR_G_C and RX_DDR_R_C\u2014Centered Interfaces with Static Delays","text":"<p>The RX_DDR_G_C and RX_DDR_R_C interfaces have clock and data signals at the external input pins with the clock centered along the incoming data and uses a continuous clock as shown in the following figure. This interface strategy is similar to the aligned. The Libero SoC controlled input delay is set to cancel RX vs RX_CLK injection time to flip-flop. This is used to balance the clock and data delay\u2014to the first flip-flop\u2014to maintain the setup and hold requirements by compensating for the internal delays.</p> <p></p> <p>Using a global clock assignment receives RX data and RX_CLK clock through I/Os and passes RX_DATA and RX_CLK_R to the fabric. The input clock is passed directly to the GLOBAL CLKINT, sourced to the IOD logic, and forwarded to the fabric.</p> <p>Global CLKINT resource drives the receive clock for fabric interface RX_CLK_R into the fabric.</p> <p></p> <p>The RX_DDR centered interface using a lane clock assignment receives RX data and RX_CLK clock through I/Os, passes RX_DATA to the IOD, and RX_CLK_R to the lane controller. This uses a continuous clock. The lane controller manages the skew and passes the FAB_CLK to RCLKINT. The input clock is sent to both the IOD and to the fabric from RCLKINT.</p> <p>RCLKINT resource drives the receive clock for fabric interface RX_CLK_R into the fabric.</p> <p></p> <ul> <li> <p>Interface Ports </p> </li> <li> <p>Interface Selection Rules </p> </li> </ul> <p>Parent topic:Generic I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-675FA7C7-995C-4A71-A085-EF6C256E5051/","title":"Differential Transmitter Mode","text":"<p>The I/O buffer pair allows implementing both true differential output mode and pseudo-differential output mode. The true differential output mode uses an LVDS H-bridge-type driver. The pseudo-differential output mode, also known as complementary-mode, consists of two single-ended drivers where one driver\u2019s output is inverted relative to the other. The pseudo-differential output drivers have lower signal integrity and performance, and usually require biasing by external resistors to emulate true differential signal levels. Only GPIO bank supports true differential output modes using a differential current driver. Both GPIO and HSIO banks support complementary output modes.</p> <p>Parent topic:I/O Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-6EC77B84-BC70-4D8F-9359-53107EEC01A1/","title":"MSS DDR VREF (PolarFire SoC and RT PolarFire SoC Only)","text":"<p>Bank 6 is unique as it has two internal VREF generators. These VREF generators have separate and different VREFs, one for the CA bus and the other for the DQ bus. When both VREFs are used internally, the values are same, which is 50% of VDDI for that bank. Typically, both VREFs are internal and the same. It may be desirable to provide external VREF for DQ depending on terminations, or simply having the ability to monitor that voltage. For more information about MSS_DDR and VREF options, see DDR I/O.</p> <p>Parent topic:Reference Voltage for I/O Bank</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-6EEE30D0-D5EC-41C9-BF38-9442DE50F181/","title":"Differential Near End Termination","text":"<p>Programmable output termination is provided for many differential output types. By default, applications with differential signaling is terminated at the receiver (or far-end). However, near-end or source termination can be used to improve signal integrity in lossy connections.</p> I/O Standard Values LVDS18G, LVDS25, LVDS33, MINILVDS25, MINILVDS33, LCMDS33, LCMDS25, PPDS25, PPDS33, RSDS25, RSDS33, SUBLVDS25, SUBLVDS331 OFF, 100. (Default = OFF) <p>The source termination values can be programmed by using the I/O attribute editor in Libero SoC or by using the following PDC command:</p> <p><code>set_io \u2013SOURCE_TERM &lt;value&gt;</code></p> <p>Important: Source termination is required for 1600 Mbps/800 MHz clock.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-700D52D6-E5EC-4849-96EA-4A40CFABFB32/","title":"RX_DDR_G_A/ RX_DDR_R_A\u2014Aligned Interfaces with Static Delays","text":"<p>The RX_DDR_G_A and RX_DDR_R_A interfaces are used when the DDR data and clock signals are aligned at the external input pins as shown in the following figure. This interface uses a continuous clock. Internally, the aligned interface is required to adjust the clock to satisfy the capture flip-flop setup and hold times. The adjustments are done by input delay settings, which are automatically applied from the Libero SoC software. The interfaces shown in the following figure use a gearing ratio of 1 and the maximum X1 data rate. For more information about data rate, see respective PolarFire FPGA Datasheet or PolarFire SoC FPGA Datasheet. There are two interface configurations based on clock source topology being either global or lane-based.</p> <p></p> <p>In the RX_DDR aligned interface using a global clock assignment, it receives RX data and RX_CLK clock through I/Os and passes RX_DATA and RX_CLK_R to the fabric. The input clock is passed directly to the GLOBAL CLKINT that is sourced to the IOD logic. Libero SoC statically sets the input delay cells within the IOD to cancel RX vs RX_CLK injection time to flip-flop, plus an additional offset to internally center the data/clock relationship.</p> <p>Global CLKINT resource drives the receive clock for fabric interface RX_CLK_R into the fabric.</p> <p></p> <p>The RX_DDR aligned interface using a lane clock assignment receives RX data and RX_CLK clock through I/Os and passes RX_DATA to the IOD. This is an aligned interface using a regional system clock distribution. This uses a continuous clock. RX_CLK is sent to the lane controller. The lane controller manages the skew and passes the FAB_CLK to a RCLKINT. The clock is sent to both the IOD and to the fabric from RCLKINT. Libero SoC statically sets the input delay cells within the IOD to cancel RX vs RX_CLK injection time to flip-flop, plus an offset to internally center the data/clock relationship.</p> <p>The receive clock for fabric interface RX_CLK_R, is driven by RCLKINT resource into the fabric.</p> <p></p> <ul> <li> <p>Interface Ports </p> </li> <li> <p>Interface Selection Rules </p> </li> </ul> <p>Parent topic:Generic I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-70978CEE-7307-4E21-AE4F-8A64B5E894C3/","title":"RGMII to GMII Converter","text":"<p>Reduced Gigabit Media Independent Interface (RGMII) is a standard interface, which helps in reducing the number of signals required to connect a PHY to a MAC. RGMII to GMII converter provides the interface between a standard gigabit media independent interface (GMII) to RGMII conversion. The IP core is compatible with the RGMII specification v2.0 that is designed to support both the device family using the IOD blocks used with GPIO or HSIO buffers.</p> <p></p> <p>The fifteen-signal GMII fabric interface adapts to six-signal RGMII interface by using both edges of the clock. All signals are synchronous with a 125 MHz clock signal. The RGMII data signals switch on the positive and negative edges of the clock. The two control signals are multiplexed\u2014one arrives on the positive clock edge, the other on the negative edge. The PF_IOD_GENERIC_TX converts GMII signals (MAC side) to RGMII signals (PHY side), and the PF_IOD_GENERIC_RX converts the RGMII signals into GMII signals and passes the signals to the CoreRGMII IP block before transmission to the MAC. Externally, a 1000BASE-T Ethernet PHY is connected to RGMII through GPIO or HSIO.</p> <p>See UG0687: PolarFire FPGA 1G Ethernet Solutions User Guide for more information.</p> <p>The following table lists the GMII/RGMII ports and description.</p> Port I/O Description GMII_TXCLK Input Clock from fabric (GTXCLK) GMII_TXD [7:0] Input GMII transmit data GMII_TX_EN Input Transmit enable GMII_RXCLK Output Clock to fabric depending on RX clock configurator option, either fabric global or fabric regional through the iod_generic_tx block GMII_TX_ER Input Transmit error GMII_RXD[7:0] Output MII receive data GMII_RX_DV Output Receive data valid GMII_RX_ER Output Receive error GMII_COL Output Collision, considered asynchronous GMII_CRS Output Carrier sense, considered asynchronous RGMII_TXD[3:0] Output Transmit data to PHY RGMII_TX_CTL Output Transmit Control To PHY. The TX_CTL signal carries: \u2028\u2013 GMII_TX_EN on the rising edge \u2028\u2013 TX_EN or GMII_TX_ER on the falling edge RGMII_RXD[3:0] Input Receive data from PHY RGMII_RX_CTL Input Receive control from PHY. The RX_CTL signal carries: \u2028\u2013 gmii_rx_dv (data valid) on the rising edge \u2028\u2013 gmii_rx_dv xor gmii_rx_er on the falling edge RGMII_RXC Input RGMII receive clock RGMII_TXC Input RGMII transmit clock <p>The following figure shows the RGMII to GMII configurator.</p> <p></p> <p>Both RX and TX IOD sub-modules are within the PF_RGMII_TO_GMII conversion module. Both blocks are pre-configured for the proper clock and data alignment and gearing ratios. You are not required to change the default setting for these modules but may need to be aware of the actual configurations for informational purposes. Designs using the PF_RGMII_TO_GMII conversion module must reference the pin selection rules discussed in Interface Selection Rules.</p> <p>Parent topic:Protocol-Specific I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-70A2AF8E-A06D-4A0E-8D99-02A9F2783D1E/","title":"IOD Generic RX","text":"<p>The following table lists the receive interface software names and their related data.</p> Software Name Ratio Clock to Data Relationship I/O Clock Fabric Clock Lane Organi\u2028zation One Lane Max Dynamic Bit Training RX_DDR_G_A 1 Aligned Global Global \u2717 \u2717 \u2717 RX_DDR_R_A 1 Aligned Regional Regional \u2713 \u2713 \u2717 RX_DDR_G_C 1 Centered Global Global \u2717 \u2717 \u2717 RX_DDR_R_C 1 Centered Regional Regional \u2713 \u2713 \u2717 RX_DDRX_B_G_A 2, 3.5, 4, 5 Aligned High-speed I/O Clock Global \u2713 \u2717 \u2717 RX_DDRX_B_R_A 2, 3.5, 4, 5 Aligned High-speed I/O Clock Regional \u2713 \u2713 \u2717 RX_DDRX_B_G_C 2, 3.5, 4, 5 Centered High-speed I/O Clock Global \u2713 \u2717 \u2717 RX_DDRX_B_R_C 2, 3.5, 4, 5 Centered High-speed I/O Clock Regional \u2713 \u2713 \u2717 RX_DDRX_B_G_FA 2, 3.5, 4, 5 Fractional Aligned High-speed I/O Clock Global \u2713 \u2717 \u2717 RX_DDRX_B_G_\u2028DYN 2, 3.5, 4, 5 Dynamic High-speed I/O Clock Global \u2713 \u2717 \u2713 RX_DDRX_B_R_\u2028DYN 2, 3.5, 4, 5 Dynamic High-speed I/O Clock Regional \u2713 \u2713 \u2713 <p>Important: For Generic RX IOD interfaces with a gearing ratio of 1, the lane controller functions are not available. Lane controller functions are only available in x2, x4, x3.5, x5 gearing ratios. As shown in preceding table, for RX_DDR interfaces with ratio equal to 1, you cannot use a high-speed I/O clock, only global or regional clocks can be used.</p> <p>The following figure shows the IOD Generic Receive Interfaces.</p> <p></p> GUI Option Selections Data rate User Input1 Number of data I/Os User Input \u2013 Number of desired RX data inputs (1 to 128) Clock to data relationship Aligned, Centered, Dynamic, Fractional-aligned, and Fractional-dynamic2 Differential clock inputs Disable (single-ended) and Enabled (differential) Differential data inputs Disable (single-ended) and Enabled (differential) MIPI low power escape support Disable and Enable Fabric Clock Ratio 1, 2, 3.5, 4, 5 Data deserialization ratio Predefined ports to the fabric from IOD component Fabric clock source Fabric regional clockFabric global clock Enable BITSLIP port Disable and EnableExposes BITSLIP pin when enabled. See Bit Slip for more information about Bit Slip. Not available for 3.5 Fabric clock ratio. (1) See Receiver Interface (right panel) for valid data rates (Figure \u2000 1). <p></p>   GUI Option    Selections    Fabric global clock for external source    Disable and Enable It is enabled when you want to use the same RX\\_CLK\\_G clock for the transmitter and the receiver.    Received data organization    Received data spread over inputs, Received data independent over inputs, Received data spread over inputs with data/Control split.    RXD bus Width    This allows organizing the splitting of the data bus.    RXCTL bus Width    This allows organizing the splitting of the data bus.    Expose Rx raw data    Disable and Enable RXD\\_RAW\\_DATA ports are exposed on the module. Expose raw data is available for all fabric clock ratios except for ratio 5.    Expose fractional clock parallel data    Disable and Enable For fractional interfaces, RXD\\_CLK\\_DATA specifies the bit-slips needed to re-frame data.    Expose dynamic delay control    Disable and Enable See Table \u2000 1.    Add delay line on clock for RX\\_DDR\\_G\\_A/C    Enables the static delay chain to be added to the clock path    Clock delay line tap    Number of delay taps to be added. For information, see Programmable I/O Delay.    Enable RX\\_CLK\\_ODT\\_EN for LVDS failsafe    For information, see [Dynamic ODT or Fail-Safe LVDS](GUID-A6BFBAB6-5087-4127-A681-DE60DBA33993.md).    Enable RXD\\_ODT\\_EN for LVDS failsafe    For information, see [Dynamic ODT or Fail-Safe LVDS](GUID-A6BFBAB6-5087-4127-A681-DE60DBA33993.md).    Expose Extra Training Control Ports    When selected, this option adds advanced diagnostic ports on IOD core to connect fabric for the purpose of analyzing and debugging the I/O interfaces. See [Table \u2000 3](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md#ID-00003720) for information.    Enable delay line simulation    When selected, enables the delay line simulation.    Training Direction for BclkSclk    -   Forward: BCLKSCLK training performed in the forward direction. -   Backward: BCLKSCLK training performed in the backward direction. This is option is enabled by default.   **Note:** This parameter is used only for PLL-based clock training. The change in direction can mitigate potential divider pulse glitches as the backward direction lengthens the pulse width, thus reducing the likelihood of glitch occurrences.   <p>Parent topic:I/O Interface Configurators</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-73FF0A9E-906C-4EEE-8E60-3EE5850B8C4E/","title":"GPIO Features","text":"<ul> <li>Supports 1.2V to 3.3V operation</li> <li>Single-ended input and output modes</li> <li>Flexible supply voltage for certain I/O standards</li> <li>Reference, differential, and complementary input receiver modes</li> <li>True current-based differential output driver modes and pseudo-differential complementary output modes</li> <li>Single-ended static or dynamic termination at 1.8V and 1.5V</li> <li>Differential static or dynamic termination of 100\u2126</li> <li>Cold-sparing and hot swapping (hot plug-in or hot-socket) capabilities</li> <li>Process, voltage, and temperature (PVT)-compensated programmable drive strengths</li> <li>Supports full and reduced drive for SSTL18 as defined by JEDEC standards</li> <li>Built-in weak pull-up, pull-down, and bus-keeper circuits</li> <li>Programmable hysteresis</li> <li>DDR3 support at up to 1.066 Gbps</li> </ul> <p>Note: For RT PolarFire FPGA, you must familiarize yourself with single event latch-up risks in GPIO banks before selecting 2.5V or 3.3V I/Os. See RT PolarFire Heavy Ion Radiation Single Event Latch-Up Test Report.</p> <p>Parent topic:GPIO and HSIO Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-759E3C32-CFDB-4217-B725-1FCEACD0DF11/","title":"Reference Voltage for I/O Bank","text":"<p>Each voltage-referenced I/O standard needs a reference voltage (VREF) for inputs while in operation. Each bank contains a single reference voltage bus, which can either be externally supplied through an I/O in the bank or generated internally by the bank controller.</p> <ul> <li> <p>External VREF Input </p> </li> <li> <p>Internally-Generated VREF </p> </li> <li> <p>MSS DDR VREF (PolarFire SoC and RT PolarFire SoC Only) </p> </li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-78782CBA-B102-43F0-809A-790406FCEFC8/","title":"Dynamic IOD Interface Training","text":"<ul> <li> <p>Clock to Data Margin Training </p> </li> <li> <p>HS_IO_CLK and System Clock Training </p> </li> <li> <p>CoreRxIODBitAlign </p> </li> <li> <p>CoreBclkSclkAlign Training IP </p> </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-796E3761-49BB-436B-AB3E-85E778C3E8D0/","title":"IOD CDR Clocking","text":"<p>A dedicated CCC is generated by Libero SoC to support IOD CDR interfaces. PF_IOD_CDR_CCC configurator provides the options to generate the module. The REF_CLK input is required based on the Data rate and CCC PLL clock multiplier. The PF_IOD_CDR_CCC does not allow divider control for the divider generating TX_CLK_G because the IOCDR only works in ratio 5 and is preset by Libero SoC. Libero SoC provides the proper timing constraints (as shown) when derived in the constraints manager.</p> <pre><code>create_generated_clock -name {PF_IOD_CDR_CCC_C0_0/PF_CLK_DIV_0/I_CD/Y_DIV} -edges {1 7 11} -source [ get_pins { MY_DESIGN/PF_IOD_CDR_CCC_C0_0/PF_CLK_DIV_0/I_CD/A } ] [ get_pins { MY_DESIGN/PF_IOD_CDR_CCC_C0_0/PF_CLK_DIV_0/I_CD/Y_DIV } ]\n</code></pre> <ul> <li>HS_IO_CLK Generation Using PF_IOD_CDR_CCC </li> </ul> <p>Parent topic:PF_IOD_CDR</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-7A0000BB-7AA4-42C0-BED9-A1FA47BFE4E3/","title":"MIPI D-PHY Transmitting Interface (High-speed Only)","text":"<p>GPIO supports unidirectional MIPI D-PHY transmit interface with the external resistors, as shown in the following illustration. Every GPIO P and N pair (MIPIE25) can be configured as a MIPI D-PHY transmit interface. MIPIE25 is a specific output mode that uses complimentary LVCMOS output drivers and external termination resistors. This combination matches the signaling requirements of a MIPI standard receiver as well as meets the performance requirements based on MIPI loading and switching levels.</p> <p></p> <p>Important: Resistor value vary based on optimal performance. For resistor specifications, see respective PolarFire FPGA Board Design User Guide, PolarFire SoC FPGA Board Design Guidelines User Guide, RT PolarFire FPGA Board Design User Guide, or RT PolarFire SoC FPGA Board Design Guidelines User Guide (to be available in a future release).</p> <p>Parent topic:Implementing MIPI D-PHY</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-7A5299C8-CEFD-40DC-BE0B-A92A72C04242/","title":"Interface Selection Rules","text":"<p>Follow these rules when assigning a pin for the PF_IOD_CDR interface:</p> <ul> <li>One differential input IOA, one differential output IOA.</li> <li>Four IOD associated with IOA, one floating IOD.</li> <li>The floating IOD is placed in the N side IOD site with the function DQS.</li> <li>N side IOA with the function DQS cannot be used.</li> <li>One PF_IOD_CDR_CCC can be shared with multiple instances of PF_IOD_CDR as long as they are at the same data rate and placed in the same group of lanes.</li> <li>PF_IOD_CDR_CCC uses one PLL, one DLL and one LANECTRL.</li> <li>Transmit and receive IOA must be placed in the same lane.</li> <li>IOA from two different interfaces (TX/RX/DDR/QDR/OCTAL/CDR) cannot be placed in the same I/O lane.</li> </ul> <p>Parent topic:Clock Sharing</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-7B16E50B-ECD4-47DC-979B-313EFB5C9657/","title":"Example Training Algorithm","text":"<p>To train the algorithm, perform the following steps:</p> <ol> <li> <p>A spare IOD is used for this clock-to-clock training using the spare IOG data-eye feature. In this example, the SCLK is the data, and the BCLK90 is the clock. The PLL reference clock is using 100 MHz and the PLL generates the clocks for MAX data rate of 1600 Mbps.</p> PLL Clock Output Clock Description Clock Frequency PLL_OUT[0] MEMCLK 800 MHz PLL_OUT[1] SCLK 200 MHz PLL_OUT[2] BCLK 800 MHz PLL_OUT[3] BCLK90 800 MHz1 <p>Note:</p> <ol> <li>BCLK90 is always set at the start after the PLL Lock by moving the PLL VCOPHSEL in 45\u00b0 through PLL ROTATE increment by 2, so as to follow BCLK by 90\u00b0 shift.</li> <li>Align BCLK90 to SCLK. The control mechanism is by moving the PLL VCOPHSEL in 45\u00b0 increments (smallest available) to phase shift BCLK/BCLK90 relative to the SCLK.</li> </ol> <p>Transition detection mechanism is used to find positive edge to positive edge crossing between BCLK . DDRx2 mode requires 2 bits for the transition detection. The BCLK_IGEAR_RX[1] transition from 1 to 0 and BCLK_IGEAR_RX[0] transition from 0 to 1 or vice-versa is used for the transition detection.</p> <p>The following figure shows an example waveform which describes the transition detection and the relationship achieved through PLL_BCLKPHS_OFFSET[2:0]</p> <p></p> </li> <li> <p>Offset BCLK90 relative to SCLK is achieved by changing the PLL VCOPHSEL controls, appropriately. The BCLK to BCLK90 relationship is previously locked as defined in the preceding step and in the preceding figure.</p> <p>The IOD BCLK input pin always uses the BCLK90. The SCLK is sourced from the PLL and BCLKs are sourced from the PLL. Although, the SCLK phase is locked by the PLL and never is shifted, there may be significant PVT variations producing a need for re-training. Maximizing BCLK90 versus SCLK timing margin reduces the need for re-training.</p> <p>This training procedure defines the BCLK90 to SCLK phase relationship by moving BCLK90. When the BCLK90s phase is adjusted, BCLK90 can never be changed by any subsequent training. BCLK becomes fixed after this point.</p> </li> </ol> <p>Parent topic:CoreBclkSclkAlign Training IP</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-7BB6FC21-BA4E-4A83-8D50-DF9325B51DC8/","title":"Introduction","text":"<p>This document describes the features and supported standards for each user I/O type, providing details about I/O banks and I/O naming conventions available in the PolarFire\u00ae family. User I/Os support multiple I/O standards while simultaneously providing the high bandwidth needed to maximize the internal logic capabilities of the device and achieve the required system-level performance. They are specifically designed for ease of use and rapid system integration.</p> <p>The FPGA fabric is common to the PolarFire family, which consists of the following FPGA devices.</p> <p>PolarFire FPGAs :   Microchip's PolarFire\u00ae FPGAs are the fifth-generation family of non-volatile FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. PolarFire FPGAs deliver the lowest power at mid-range densities. PolarFire FPGAs lower the cost of mid-range FPGAs by integrating the industry\u2019s lowest power FPGA fabric, lowest power 12.7 Gbps transceiver lane, built-in low power dual PCI Express Gen2 (EP/RP), and, on select data security (S) devices, an integrated low-power crypto co-processor.</p> <p>PolarFire SoC FPGAs :   Microchip's PolarFire SoC FPGAs are the fifth-generation family of non-volatile SoC FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. The PolarFire SoC family offers the industry's first RISC-V\u00ae-based SoC FPGAs capable of running Linux\u00ae. It combines a powerful 64-bit, 5x core RISC-V Microprocessor Subsystem (MSS), based on SiFive\u2019s U54-MC family, with the PolarFire FPGA fabric in a single device.</p> <p>RT PolarFire FPGAs :   Microchip's RT PolarFire FPGAs combine our 60 years of spaceflight heritage with the industry\u2019s lowest-power PolarFire FPGA family to enable new capabilities for space and mission-critical applications. The RT PolarFire FPGA family includes RTPF500T, RTPF500TL, RTPF500TS, RTPF500TLS, RTPF500ZT, RTPF500ZTL, RTPF500ZTS, and RTPF500ZTLS devices.</p> <p>RT PolarFire SoC FPGAs :   Designed to enable high-performance data processing, our radiation-tolerant PolarFire SoC FPGA is the industry\u2019s first embedded, real-time, Linux-capable, RISC-V-based Microprocessor Subsystem (MSS) on the flight-proven RT PolarFire FPGA fabric. With our extensive Mi-V ecosystem, designers can develop lower-power solutions for the challenging thermal environments seen in space. RT PolarFire SoC FPGA family includes RTPFS160ZT, RTPFS160ZTL, RTPFS160ZTS, RTPFS160ZTLS, RTPFS460ZT, RTPFS460ZTL, RTPFS460ZTS, and RTPFS460ZTLS devices.</p> <p>PolarFire family has two types of user I/Os:</p> <ul> <li>General-purpose I/O (GPIO)\u2014supports a wide range of I/O standards operating with supplies between 1.2V to 3.3V nominal.</li> <li>High-speed I/O (HSIO)\u2014supports I/O standards operating with supplies between 1.2V to 1.8V.</li> </ul> <p>GPIO and HSIO are organized in I/O banks and each I/O bank has dedicated I/O supplies. The unused supplies are connected to ground to reduce noise leakage. In addition to GPIO and HSIO, a number of I/Os are associated with system controller, transceiver clocks, and data pads. These I/Os are powered up independently of other user I/O banks.</p> <p>The following table summarizes the dedicated I/Os available in the PolarFire family.</p> Dedicated I/Os PolarFire FPGA (MPF) PolarFire SoC FPGA (MPFS) RT PolarFire FPGA (RTPF) RT PolarFire SoC FPGA (RTPFS) GPIO \u2713 \u2713 \u2713 \u2713 HSIO \u2713 \u2713 \u2713 \u2713 MSSIO \u2014 \u2713 \u2014 \u2713 MSS-DDR \u2014 \u2713 \u2014 \u2713 MSS-SGMII I/O \u2014 \u2713 \u2014 \u2713 <ul> <li>References </li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-7D2DA07E-3C4A-4D8C-8E17-5CB5FE575E62/","title":"Revision History","text":"<p>The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.</p>   Revision    Date    Description    K    06/2025    The following is a summary of the changes made in this revision:-   Updated the Differential Termination Type for SSTL18 and HSUL18 in [Table \u2000 1](GUID-EBF50653-A4DE-4D63-91A1-E295651C71D4.md#ID-000024B2) of the [Common Mode Voltage \\(Vcm\\) Settings](GUID-EBF50653-A4DE-4D63-91A1-E295651C71D4.md) section. -   Updated the I/O state during power-up in [Table \u2000 1](GUID-47DDCD4B-D911-4F9F-B11E-BCB7FF468135.md#ID-00002878) in the [Power-Up and Initialization](GUID-47DDCD4B-D911-4F9F-B11E-BCB7FF468135.md) section. -   Updated the I/O state for SPI slave programming in [Table \u2000 1](GUID-121ED2FC-E9AE-472F-B575-58FF275012F7.md#ID-0000289E)in the [Device Programming Modes](GUID-121ED2FC-E9AE-472F-B575-58FF275012F7.md) section. -   Added information about LVCMOS18 applicability in the [Dedicated I/O Pins](GUID-17D58099-BC07-47B3-8715-FBFA2B24239A.md) section. -   Added a [note](GUID-57F1B703-45B4-4461-92AB-0152A550919C.md#SUP_XTC_PNF_SFC) that DELAY\\_LINE\\_MOVE and DELAY\\_LINE\\_DIRECTION ports must not be asserted at the same time in [Dynamic Delay Control](GUID-57F1B703-45B4-4461-92AB-0152A550919C.md).    J    05/2025    The following is a summary of the changes made in this revision:-   Added support for RT PolarFire and RT PolarFire SoC throughout the document. -   Renamed the document title to \u201cPolarFire Family I/O User Guide\u201d. -   Added 3 mA as one of the programmable output drive strengths for SUBLVDS33 and SUBLVDS25 in [Table \u2000 1](GUID-A2452CCF-0CB9-485C-8994-6A6FF04C4837.md#ID-000022C9). -   Updated [Table \u2000 4](GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6.md#ID-00002701) to reflect that since internal Vref is derived from the bank VDDI, single-ended I/O with Vref can only be supported when I/O standard is set to the correct VDDI. Added the relevant [note](GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6.md#GUID-27664908-2C6D-477D-AE2E-36CD94270E3D). -   Added information related to LVDS25 in [LVDS](GUID-15E971A4-4AFA-48FB-8B8C-D632B988F179.md) section. -   Updated [I/O Calibration](GUID-5AC33B85-4433-4E4D-9100-BB7AD00E5685.md). -   Updated the [note](GUID-9F73AED6-D353-4C98-9966-A26CE3E85398.md#NOTE_VFD_PC4_RBC) in [MIPI D-PHY Transmit Only \\(High-Speed and Low-Power\\)](GUID-9F73AED6-D353-4C98-9966-A26CE3E85398.md) section as follows:     -   Added information about a `Vsim` command that can be used to stop the toggling of L0\\_LP\\_DATA and L0\\_LP\\_DATA\\_N signals of the PF\\_IOD\\_GENERIC\\_RX IP.     -   Added a [testbench example](GUID-9F73AED6-D353-4C98-9966-A26CE3E85398.md#CODEBLOCK_N2M_FM2_S2C) to demonstrate the use of `defparam` for controlling individual IOD for MIPI. -   Updated [Figure \u2000 1](GUID-02EDF24D-96CA-492C-8F89-2B1C3F54328D.md#GUID-E5ABC835-824E-4226-A3C6-D1D3258133F9) and [Figure \u2000 2](GUID-02EDF24D-96CA-492C-8F89-2B1C3F54328D.md#GUID-97BFF0C9-9F72-436E-A8C8-0CBC339F464D). -   Added information related to the **Clock Selection** options of [Figure \u2000 2](GUID-02EDF24D-96CA-492C-8F89-2B1C3F54328D.md#GUID-97BFF0C9-9F72-436E-A8C8-0CBC339F464D) in the [Basic I/O Configurator - PF\\_IO](GUID-02EDF24D-96CA-492C-8F89-2B1C3F54328D.md) section.    H    02/2025    The following is a summary of the changes made in this revision:-   Updated the information regarding clamp diodes for GPIOs in [Programmable Clamp Diode](GUID-CBC55CDA-3B03-48D5-9F15-27855D1CEC83.md). -   Updated [Implementing Emulated Standards for Outputs](GUID-CEDCE521-84AB-4ACB-9B30-7E70F1D7BAB1.md) by including details about Bus-LVDS Emulated \\(BLVDSE25\\) Output Modes. -   Updated [MIPI D-PHY Transmitting Interface \\(High-speed Only\\)](GUID-7A0000BB-7AA4-42C0-BED9-A1FA47BFE4E3.md). -   Updated the syntax of the `set_ioff` command in [I/O Register Combining](GUID-EA304B8A-9051-4238-B564-BC65AE85378B.md). -   Updated [Figure \u2000 1](GUID-0C6DCA5B-07EE-41AE-9CB6-2421990C0215.md#GUID-9569F8DB-E88A-40EC-B8A5-5F11A2219BBE) by specifying that Zo represents effective PCB trace differential. -   Updated the fail-safe related information, see [Dynamic ODT or Fail-Safe LVDS](GUID-A6BFBAB6-5087-4127-A681-DE60DBA33993.md). -   Added a note regarding the differential ODT resistor tolerance when used within a GPIO bank containing true differential input pairs that use a mixture of Low and Mid VCM\\_RANGE settings. See [Common Mode Voltage \\(Vcm\\) Settings](GUID-EBF50653-A4DE-4D63-91A1-E295651C71D4.md). -   Updated the CoreBclkSclkAlign Training IP related information, see [CoreBclkSclkAlign Training IP](GUID-9429F651-4C5C-416C-9BC8-002896701DED.md).    G    07/2024    The following is a summary of the changes made in this revision:-   Added LVDS18G to [Table \u2000 1](GUID-6EEE30D0-D5EC-41C9-BF38-9442DE50F181.md#ID-000023E0) and [Table \u2000 1](GUID-34252CA1-27AF-4B9E-BF64-39CEC9B179DF.md#ID-000023FD). -   Changed the following attributes of `set_io` command from lower case to upper case in the mentioned sections:      -   `-SLEW`     -   `-RES_PULL`     -   `-SCHMITT_TRIGGER`     -   `-IMPEDANCE`     -   `-VCM_RANGE`     -   `-CLAMP_DIODE` [Slew Rate Control](GUID-54F1143B-1B69-4595-8862-ADA88B705798.md), [Programmable Weak Pull- Up/Down and Bus-Keeper \\(Hold\\) Circuits](GUID-F7C87131-B3E8-4CC6-AFF3-FBF5C26C07E5.md), [Schmitt Trigger Input Hysteresis](GUID-F70058C5-84DC-4CC4-970B-ACE6DD487352.md), [Programmable Output Impedance Control](GUID-F9E8644D-8930-49C1-924E-F09489B8A991.md), [Common Mode Voltage \\(Vcm\\) Settings](GUID-EBF50653-A4DE-4D63-91A1-E295651C71D4.md), and [Programmable Clamp Diode](GUID-CBC55CDA-3B03-48D5-9F15-27855D1CEC83.md).  -   Added default values for the following attributes of the `set_io` command:     -   `-RES_PULL`     -   `-SCHMITT_TRIGGER`     -   `-OUT_DRIVE`     -   `-SOURCE_TERM`     -   `-ODT`     -   `-VCM_RANGE`     -   `-CLAMP_DIODE` -   Added [Table \u2000 2](GUID-F7C87131-B3E8-4CC6-AFF3-FBF5C26C07E5.md#TABLE_AMN_5QH_K1C), [Table \u2000 3](GUID-F7C87131-B3E8-4CC6-AFF3-FBF5C26C07E5.md#TABLE_TPY_5RH_K1C), and a note about the default value of both input and output buffer for the switch `-RES PULL` in [Programmable Weak Pull- Up/Down and Bus-Keeper \\(Hold\\) Circuits](GUID-F7C87131-B3E8-4CC6-AFF3-FBF5C26C07E5.md#GUID-53EF3495-D122-42AB-A162-C12814A1F6D0). -   Added SLVS I/O Standard to [Table \u2000 1](GUID-81AF537E-CBCA-4F12-8617-BC33468205D6.md#ID-000027AF) in [I/O External Termination](GUID-81AF537E-CBCA-4F12-8617-BC33468205D6.md#GUID-4BBD8DC5-DDC6-4369-B2B0-897F2E340EAF). -   Added a [note](GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6.md#NOTE_URG_CFW_RBC) regarding the DC Input Levels \\(VIH and VIL\\) in [Mixed I/O in VDDI Banks](GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6.md). -   Added a [note](GUID-9F73AED6-D353-4C98-9966-A26CE3E85398.md#NOTE_VFD_PC4_RBC) regarding a false scenario that occurs only during simulation, see [MIPI D-PHY Transmit Only \\(High-Speed and Low-Power\\)](GUID-9F73AED6-D353-4C98-9966-A26CE3E85398.md). -   Added footnotes under [Table \u2000 1](GUID-17D58099-BC07-47B3-8715-FBFA2B24239A.md#ID-00002908). -   Added a [footnote](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md#ID-000036F8) referencing the AN4623 web link, to the STREAM\\_START port in [Table \u2000 1](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md#ID-00003606) in the [Transmit Interface](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md#GUID-FA7D2706-062E-42A1-AE5F-FAC1505118C1). -   Updated [Figure \u2000 2](GUID-70A2AF8E-A06D-4A0E-8D99-02A9F2783D1E.md#GUID-7721BA68-EFF5-47C2-BB99-E10E4EBB7259). -   Added the \u201cTraining Direction for BclkSclk\u201d parameter in [Table \u2000 3](GUID-70A2AF8E-A06D-4A0E-8D99-02A9F2783D1E.md#ID-00003415) -   Updated [Figure \u2000 2](GUID-C94B43F6-31B6-489B-8E87-0BF03B361ECA.md#FIG_ZJM_QLZ_XXB). -   Updated [Figure \u2000 2](GUID-9429F651-4C5C-416C-9BC8-002896701DED.md#GUID-3ADBFA07-22C0-47E5-BA51-898EEEDEEC44). -   Updated [Figure \u2000 3](GUID-9429F651-4C5C-416C-9BC8-002896701DED.md#FIG_WB5_FDF_2XB). -   Added a new parameter \u201cBCLKSCLK\\_TRN\\_DIR\u201d in [Table \u2000 1](GUID-DFEE93D7-5860-4AA0-AF91-04B2925C08F5.md#TABLE_JNZ_C3F_2XB). -   Updated the description of \u201cPLL\\_PHS\\_DIRECTION\u201d in [Table \u2000 1](GUID-D63DCB8B-CB32-46DD-8691-5D41B5D46899.md#TABLE_WPQ_GJF_2XB). -   Added [Table \u2000 2](GUID-D63DCB8B-CB32-46DD-8691-5D41B5D46899.md#TABLE_ECQ_SG4_KBC).    F    02/2024    The following is a summary of the changes made in this revision:-   Updated [Slew Rate Control](GUID-54F1143B-1B69-4595-8862-ADA88B705798.md) as follows:     -   Changed the following sentence  \"Turning the slew rate on results to faster slew rate improves the available timing margin.\"  to  \"In I/O Editor or the PDC file, when SLEW set to ON, the device uses a limited slew rate for the I/O standard in the device.\"      -   Changed the following sentence  \"When slew rate is turned OFF, the device uses the default slew rate to reduce the impact of simultaneous switching noise \\(SSN\\).\"  to  \"In I/O Editor or the PDC file, when SLEW set to OFF, the device uses the fastest slew rate for the I/O standard. The impacts to Simultaneous Switching Noise \\(SSN\\) can be reduced by using the SLEW set to ON. However, this reduces the maximum rate of change of the output signal that can influence switching performance.\"      -   Removed the reference to the datasheet. -   Added a sentence in [Open Drain GPIO](GUID-F322963C-7751-4F5E-A91B-836C6E7782D9.md) to describe that the actual voltage at the PAD Output will be lower than 3.3V depending on the value of the pull-up resistor when the GPIO pin is not driving LOW. -   Removed 3.3V VDDAUX supported value from [LVDS in GPIO Banks with VDDI = 1.8V](GUID-C7322514-FDC5-46D7-A56F-359F6CC1C55A.md#GUID-DE30132D-1456-47DA-BDC5-091A436CEFA6). -   Added a new configuration option **Eye window override** in [Table \u2000 2](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md#ID-000036FE). -   Updated information about Programmable Drive Strength PDC command. See [Programmable Output Drive Strength](GUID-A2452CCF-0CB9-485C-8994-6A6FF04C4837.md#GUID-F7F40A70-5935-48F1-8C55-0833DE9D5F8A).    E    08/2023    The following is a summary of the changes made in this revision:-   Information about MPFS devices were added. See [Table \u2000 2](GUID-2227C38D-7FCE-4A20-9B53-28D953767052.md#GUID-FDC5C494-D0CF-42B5-BD62-8F8D901223A8) and [PolarFire Family I/O Banks](GUID-015DB00F-F8A2-4F67-8937-A0AC6FACC841.md#GUID-EBAC1A38-66CA-46A0-818C-8A451113D773). -   Information about fabric global clock for external source was updated. See [Table \u2000 3](GUID-70A2AF8E-A06D-4A0E-8D99-02A9F2783D1E.md#ID-00003417). -   Information regarding the ARST\\_N input to the generic TX block was added. See [Figure \u2000 2](GUID-9D6774C0-A389-417E-92EF-B653751EE7D5.md#GUID-B1734829-21A0-4AC6-B0A3-D1493BBA7812) and [Table \u2000 1](GUID-9B9DCE10-81F6-49DC-9D74-F6BE03866863.md#ID-000031DD). -   Added a note about post layout simulation of the IOD. See [IOD Generic TX](GUID-45F5784F-E282-4DE2-8C3C-EC384488D110.md#GUID-1EA5FAA0-EAE4-429A-B46D-7D6CD22519F5). -   Added information about using a TX\\_CCC for multiple IOD generic TX interfaces. See [Table \u2000 3](GUID-45F5784F-E282-4DE2-8C3C-EC384488D110.md#ID-0000357B). -   Information about I/O lanes was updated. See [Table \u2000 2](GUID-2227C38D-7FCE-4A20-9B53-28D953767052.md#GUID-FDC5C494-D0CF-42B5-BD62-8F8D901223A8). -   Information about supported I/O standards was updated. See [Supported I/O Standards](GUID-B4434174-E143-4711-BDD8-A67451768D1C.md#GUID-27929370-A055-412A-9C07-F677924520CB). -   Added information about LVCMOS33. See [Table \u2000 1](GUID-81AF537E-CBCA-4F12-8617-BC33468205D6.md#ID-000027B1). -   Added information about [I/O Initialization](GUID-5ABE88CD-2F50-491C-A28E-F2CE4C4B7AE4.md#GUID-1B850F8B-11E3-4C60-828A-6B2FA3126E94). -   Updated information about [RX\\_DDRX\\_B\\_G\\_C and RX\\_DDRX\\_B\\_G\\_A/RX\\_DDRX\\_B\\_R\\_A Interfaces with Static Delays](GUID-5B3B21F0-4738-4959-B36A-889C3EE17D95.md#GUID-4B57E4B7-D7F9-4C47-BD97-5E840DC0A15F). -   Updated information about [RX\\_DDR Fractional Aligned/Fractional Dynamic Interfaces](GUID-EA8EA594-6224-417D-BF62-A1120CC5854F.md#GUID-FA356887-A675-4F65-8344-06B7B26B1534). -   Updated information about [RX\\_DDRX\\_B\\_G\\_DYN/ RX\\_DDRX\\_B\\_R\\_DYN](GUID-B7481AE2-5F0A-42C1-83A7-AA2A939EF67B.md#GUID-2AEDA774-6F59-4048-BAC1-B466C1C40985). -   Updated information about SELA\\_LANE\\[10:0\\] and CLR\\_FLAGS\\_N. See [Table \u2000 3](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md#ID-00003720). -   Added information about [CoreBclkSclkAlign Training IP](GUID-9429F651-4C5C-416C-9BC8-002896701DED.md#GUID-707C4787-0BCA-42F6-AAF0-1D03FB218A0A).    D    07/2022    The following is a summary of the changes made in this revision.-   Information about weak pull-up and pull-down recommendation was added. See [Programmable Weak Pull- Up/Down and Bus-Keeper \\(Hold\\) Circuits](GUID-F7C87131-B3E8-4CC6-AFF3-FBF5C26C07E5.md#GUID-53EF3495-D122-42AB-A162-C12814A1F6D0) and a footnote under [Table \u2000 1](GUID-1AFCEDDF-E559-46F0-9F7A-67635395A987.md#GUID-F3F3C296-BC76-442B-86FA-E2C4FDAC4C68). -   Information about [PolarFire Family I/O Banks](GUID-015DB00F-F8A2-4F67-8937-A0AC6FACC841.md#GUID-EBAC1A38-66CA-46A0-818C-8A451113D773) was updated. -   Information in the I/O Calibration section was updated. -   Information about [SGMII I/O](GUID-1AFCEDDF-E559-46F0-9F7A-67635395A987.md#GUID-E7710674-39F5-4278-85FD-DBF85C8C8032) was added. -   Information about [DDR I/O](GUID-5E18907D-0D6D-4E6C-90B7-4EFE1C09A9F2.md#GUID-C7B80B82-D0B1-44C0-855A-573DAC9C0580) was added. -   Information about ARST\\_N port was updated. See [Table \u2000 1](GUID-ABA58469-95BC-4910-BFA1-6AAD07FCA5D5.md#ID-000030D0) and [Table \u2000 1](GUID-A70ECAA5-703F-4C74-A9AB-394D7C6F008F.md#ID-00003144). -   Information about [HS\\_IO\\_CLK and System Clock Training](GUID-189BB03C-9B39-4920-A246-87AA79EAB04F.md#GUID-A26753E1-5997-497F-8751-50C47E6A63A5) was updated. -   Information about Shield pins was updated. See [Shield](GUID-CCD20DB3-9E81-44EC-98C4-AA379858E7C2.md#GUID-809D4D15-AE2F-4326-A256-DA1C3519CBF0). -   Information about low power detection of MIPI and low power escape mode was added. See [Figure \u2000 1](GUID-3DF20F6D-12DC-4B51-A72F-016DE53F73AB.md#GUID-90C690ED-A8B0-450D-A9B1-E7F2FE5A6CD7). -   Information about protocol supported by MSSIO bank was added. See [Table \u2000 1](GUID-670ADE9D-88A1-432D-B798-CF62DFFB9450.md#GUID-0B4240AF-8BB5-44B7-BFFA-D9149126A0C5). -   Information about training control ports was added. See [Figure \u2000 2](GUID-70A2AF8E-A06D-4A0E-8D99-02A9F2783D1E.md#GUID-C817C4E5-F68B-4FAC-B7DE-5B5E6ED2883C). -   Information about transmit spread, transmit independent, and data/control split was added. See [Figure \u2000 2](GUID-45F5784F-E282-4DE2-8C3C-EC384488D110.md#GUID-1B387338-52E8-4BDE-9DEA-52D1D271ABCF). -   Information about [Table \u2000 3](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md#ID-00003720) was updated. -   Information about PF\\_IO macro was added. See [I/O Registers](GUID-AF2C0EDA-82DC-4FFC-90AF-1D529037F3DC.md#GUID-0C4AEB4A-C726-4798-83B3-C56FBC127E6D). -   Information about port names of Input registers and Output registers were updated. See [Input Register](GUID-B67CEDE3-19CA-49FF-9F40-D56FB6398627.md#GUID-1BD4C8F2-F888-41C8-A057-C38BCD1D3849) and [Output Register](GUID-D0FB7A0B-AB16-4F66-8705-9D5CC6BD0C1B.md#GUID-552DD7AB-5887-4303-B194-3A82CE0941D6). -   Information about fabric global clock for external source was added. See [Figure \u2000 2](GUID-70A2AF8E-A06D-4A0E-8D99-02A9F2783D1E.md#GUID-C817C4E5-F68B-4FAC-B7DE-5B5E6ED2883C). -   Information about enable user control of clock pattern was added. See [Table \u2000 3](GUID-45F5784F-E282-4DE2-8C3C-EC384488D110.md#ID-0000357B).    C    12/2021    The following is a summary of the changes made in this revision.-   Updated [I/O Interface Timing Constraints](GUID-461EF6EF-63BD-4D48-97FE-1F2F2C79D10E.md#GUID-B2DA5C2F-88C7-4948-AAE2-C5E75B9B5632). -   The revision history tables of both the user guides are retained here for the future reference. For information, see [Table \u2000 1](#GUID-F8121F93-597A-487F-AEE8-FFF3C99679DB) and [Table \u2000 2](#GUID-827DF808-0BA5-4969-89BB-56EA7F082877).    B    10/2021    The following is a summary of the changes made in this revision.-   Updated [Shield](GUID-CCD20DB3-9E81-44EC-98C4-AA379858E7C2.md). -   Updated [Open Drain GPIO](GUID-F322963C-7751-4F5E-A91B-836C6E7782D9.md). -   Added the 3.3V Tolerant Input section. -   Updated [MIPI D-PHY Receive Interface](GUID-3DF20F6D-12DC-4B51-A72F-016DE53F73AB.md). -   Updated [MSSIO](GUID-670ADE9D-88A1-432D-B798-CF62DFFB9450.md). -   Updated [IOD CDR](GUID-912FE183-D850-42E3-A6DE-CA4DE5FB1946.md).    A    08/2021    The first publication of this document.This user guide was created by merging the following documents:-   UG0686: PolarFire FPGA User I/O User Guide -   UG0916: PolarFire SoC FPGA I/O User Guide   <p>The following revision history table describes the changes that were implemented in the UG0686: PolarFire FPGA User I/O User Guide document. The changes are listed by revision.</p> <p>Note: UG0686: PolarFire FPGA User I/O User Guide document is now obsolete and the information in the document has been migrated to PolarFire\u00ae FPGA and PolarFire SoC FPGA User I/O User Guide.</p>   Revision    Date    Description    Revision 7.0    4/21    The following is a summary of the changes in this revision.-   Information about Sub-LVDS was updated. -   Information about Programmable Weak Pull- Up/Down and Bus-Keeper \\(Hold\\) Circuits was updated. -   Information about LVPECL25 IO Standard was removed from the document. -   Information about HS\\_IO\\_CLK and System Clock Training was updated. -   Information about Unused I/O Pins was added. -   Information about IO Interface Timing Constraints was added. -   Information about Full Duplex 1GbE and SGMII IOCDR was added. -   Information about GPIO was updated in footnote of ODT Support in GPIO and HSIO table. -   Information about HSIO was corrected in Cold Sparing. -   Information about Dynamic ODT or Fail-Safe LVDS was updated. -   Information about Transceiver Receivers, Transmitters and Reference Clock Inputs was added. -   Information about CoreRxIODBitAlign Ports was updated. -   Information about STREAM\\_START port was updated. See PF\\_IOD\\_CDR Interface Associated Ports table. -   Information about Clock to Data Margin Training was updated. -   Information about MIPI D-PHY Transmit Only \\(High-Speed and Low-power\\) was updated. -   Information about HS\\_IO\\_CLK\\_PAUSE port was added to TX\\_DDR\\_G/B\\_A Interface Mode Ports table.    Revision 6.0    9/20    The following is a summary of the changes in this revision.-   Information about Open Drain GPIO was added. -   Information about Bit Slip was updated. -   Information about MIPI D-PHY Transmit Only \\(High-Speed and Low-power\\) was updated. -   Information about Implementing MIPI D-PHY was updated.    Revision 5.0    4/20    The following is a summary of the changes in this revision.-   Information about Cold Sparing was updated. -   Information about I/O Lanes in Each Bank was updated. -   Information about I/O Clock Networks was updated. -   Information about MIPI D-PHY Transmit Only \\(High-Speed and Low-power\\) was added. -   Information about RX DDR Interfaces was updated. -   Information about RX port and L\\#\\_RX\\_DATA\\[n:0\\] port was updated. -   Information about PolarFire IOD CDR Clocking was added.    Revision 4.0    2/20    The following is a summary of the changes in this revision.-   Information about ODT Control was updated. -   Updated the IO Calibration section. -   Added the section Dynamic ODT or Fail-Safe LVDS. -   Updated the section Programmable I/O Delay. -   Added the section IO Register Combining. -   Updated the section High-Speed I/O Bank Clock Resource \\(HS\\_IO\\_CLK\\). -   Updated the section Interface Selection Rules. -   Updated the section Generic IOD Interface Implementation. -   Updated the section Dynamic Delay Control. -   Added the section Basic I/O Configurator. -   Updated the section HS\\_IO\\_CLK and System Clock Training.    Revision 3.0    5/19    The following is a summary of the changes in this revision.-   Information about Static Timing Analysis was added. -   Information about LVDS18 Receivers in GPIO was added. -   Information about global clock and regional clock network was added. See PolarFire FPGA I/O Lanes. -   Information about IO lanes in each bank was updated. -   Information about Bit Slip was updated. -   Information about HS\\_IO\\_CLK\\_PAUSE port was updated. -   Information about Dynamic Delay Control ports was updated. -   Information about RGMII to GMII Converter was added. -   Information about LVDS 7:1 was added. -   Information about PF\\_IOD\\_CDR was updated.    Revision 2.0    11/18    The following is a summary of the changes in this revision.-   Information about PLL and DLL signals in PF\\_IOD\\_CDR Interface Associated Ports were added. -   Information about failsafe logic for differential receivers was added. See Differential Receiver Mode. -   Information about Supply Voltages for PolarFire FPGA I/O Banks was updated. -   Information about Cold Sparing and Hot Swap was updated. -   Information about flexible VDDI was added. See Mixed IO in VDDI Banks. -   Information about MIPI25 IO standard was added. See Implementing MIPI D-PHY. -   Information about PolarFire FPGA Generic I/O Interfaces was added. -   Information about Generic IOD Interface Implementation was added. -   Information about Software Primitives was added. -   Information about HSIO data rate was added. -   Information about IO lane in each bank was updated.    Revision 1.0    2/17    The first publication of UG0686: PolarFire FPGA User I/O User Guide.   <p>The following revision history table describes the changes that were implemented in the UG0916: PolarFire SoC FPGA User I/O User Guide document. The changes are listed by revision.</p> <p>Note: UG0916: PolarFire SoC FPGA User I/O User Guide document is now obsolete and the information in the document has been migrated to PolarFire\u00ae FPGA and PolarFire SoC FPGA User I/O User Guide.</p>   Revision    Date    Description    Revision 3.0    4/21    The following is a summary of the changes in this revision.-   Information about MSS DDR VREF was added. -   Information about Sub-LVDS was updated. -   Information about Programmable Weak Pull- Up/Down and Bus-Keeper \\(Hold\\) Circuits was updated. -   Information about LVPECL25 IO Standard was removed from the document. -   Information about HS\\_IO\\_CLK and System Clock Training was updated. -   Information about Unused I/O Pins was added. -   Information about IO Interface Timing Constraints was added. -   Information about Full Duplex 1GbE and SGMII IOCDR was added. -   Information about GPIO was updated in footnote of ODT Support in GPIO and HSIO table. -   Information about HSIO was corrected in Cold Sparing. -   Information about Dynamic ODT or Fail-Safe LVDS was updated. -   Information about Transceiver Receivers, Transmitters and Reference Clock Inputs was added. -   Information about CoreRxIODBitAlign Ports was updated. -   Information about STREAM\\_START port was updated. See PF\\_IOD\\_CDR Interface Associated Ports table. -   Information about Clock to Data Margin Training was updated. -   Information about MIPI D-PHY Transmit Only \\(High-Speed and Low-power\\) was updated. -   Information about HS\\_IO\\_CLK\\_PAUSE port was added to TX\\_DDR\\_G/B\\_A Interface Mode Ports table.    Revision 2.0    9/20    The following is a summary of the changes in this revision.-   Information about Open Drain GPIO was added. -   Information about Bit Slip was updated. -   Information about MIPI D-PHY Transmit Only \\(High-Speed and Low-power\\) was updated. -   Information about Implementing MIPI D-PHY was updated.    Revision 1.0    4/20    The first publication of UG0916: PolarFire SoC FPGA User I/O User Guide."},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-7F245DAF-42B3-4E38-90C4-3AB0677C9944/","title":"HSIO Features","text":"<ul> <li>Supports 1.2V to 1.8V operation</li> <li>Single-ended input and output modes</li> <li>Mixed single-ended input modes for LVTTL/LVCMOS, regardless of power supply level</li> <li>Reference, differential, and complementary input receiver modes</li> <li>Pseudo-differential complementary output modes</li> <li>Single-ended static or dynamic termination at 1.8V, 1.5V, 1.35V, 1.1V, and 1.2V</li> <li>PVT-compensated programmable drive strengths</li> <li>Supports full and reduced drives for SSTL18 as defined by JEDEC standards</li> <li>Built-in weak pull-up, pull-down, and bus-keeper circuits</li> <li>DDR3 and LPDDR3 support up to 1333 Mbps, and DDR4 and LPDDR4 support up to 1.6 Gbps</li> </ul> <p>Parent topic:GPIO and HSIO Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-81AF537E-CBCA-4F12-8617-BC33468205D6/","title":"I/O External Termination","text":"<p>If ODT is not used or not available, I/Os require an external termination for better signal integrity. Voltage-referenced standards generally have serial (driver) and parallel (receiver) termination schemes while differential standards only require parallel (receiver) termination.</p> <p>The following table lists the external termination schemes for the supported I/O standards when the ODT/driver impedance calibration feature is not used.</p> I/O Standards External Termination Schemes SSTL15, SSTL18, SSTL2 single-ended Single-ended SSTL I/O standard termination HSTL15 Single-ended HSTL I/O standard termination SSTL15, SSTL18, SSTL2 differential Differential SSTL I/O standard termination HSTL15 Differential HSTL I/O standard termination LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33 No external termination required LVDS 100\u03a9, differential termination (HSIO only) SLVS 100\u03a9, differential termination (HSIO only) MLVDS 100\u03a9, differential termination (HSIO only) BLVDS 100\u03a9, differential termination (HSIO only) RLVDS 100\u03a9, differential termination (HSIO only) Mini-LVDS 100\u03a9, differential termination (HSIO only) LVPECL 100\u03a9, differential termination (HSIO only) <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-8222AB9C-2F29-47B9-8E42-AF75F97A64B1/","title":"Generic IOD Interface Implementation","text":"<p>The I/O architecture includes many functional features to support source synchronous I/O interfaces such as DDR and QDR memory controllers, common interfaces such as RGMII, MIPI D-PHY, 7:1 LVDS, and several other non-memory user interfaces. Some interfaces such as memory interface solutions user soft-training IP to move data from the high-speed Bank I/O clock (HSIO_CLK) to the global clock of the interface.</p> <p>The Libero SoC software offers many enhanced capabilities to streamline these interfaces easily into FPGA designs. The software is used to configure and generate all the high-speed interfaces such as IOD Generic RX and IOD Generic TX. The software generates a complete HDL module including clocking requirements for each of the interfaces. The Libero SoC built components are correct by construction containing the complete data path from the I/O pins to the fabric. Libero SoC software includes the following I/O interface configurators in the DirectCore catalog.</p> <ul> <li>IOD Generic RX</li> <li>IOD Generic TX</li> </ul> <p>The following steps must be followed to successfully design a high-speed I/O gearing interface using Libero SoC software.</p> <ol> <li>Determine the type of interface to implement for list of defined interfaces.</li> <li>Use the I/O Interface configurators to build the interface.</li> <li>Use available pre-sets within the I/O interface configurators for typical application interfaces</li> <li>Add needed clock resources such as CCC.</li> <li>Review package/device pin-out assignment tables for valid clock and data pins for each interface before making pin assignments. The smallest possible device/package combination that may be targeted to reduce architectural migration issues. Also see the Consolidated IOD Rules for pre-place and route guidance.</li> <li>Confirm timing and clock constraints.</li> <li>Define desired I/O standard for single-ended or differential I/O.</li> <li> <p>See the PolarFire FPGA or PolarFire SoC FPGA Device PPAT for IO planning of the design.</p> </li> <li> <p>Software Primitives </p> </li> <li> <p>I/O Interface Configurators </p> </li> <li> <p>Basic I/O Configurator - PF_IO </p> </li> <li> <p>I/O Interface Timing Constraints </p> </li> </ol>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-842F756F-C725-4B27-9D7D-84D22FEF9C02/","title":"Interface Selection Rules","text":"<p>The following rules apply when assigning a pin to the RX_DDRX_B_G_A, RX_DDRX_B_R_A, and RX_DDRX_B_G_C interfaces:</p> <ul> <li>Interface uses two ICB_CLKDIVDELAY and three HS_IO_CLK.</li> <li>RX_CLK input must be placed in an I/O with the CLKIN_z_w function in the same bank as other I/Os.</li> <li>RX and RX_CLK I/Os must be placed in the same bank (exception on device with bank7, I/Os can be either in both bank0 and bank7).</li> <li>One IOD per data I/Os.</li> <li>One IOA per data and clock I/Os.</li> <li>IOA from two different interfaces (TX/RX/DDR/QDR/OCTAL/CDR) cannot be placed in the same I/O lane.</li> </ul> <p>Parent topic:RX_DDRX_B_G_C and RX_DDRX_B_G_A/RX_DDRX_B_R_A Interfaces with Static Delays</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-845761C8-E47E-4FDC-8052-E809B4756DFD/","title":"Enable Register","text":"<p>The following illustration shows enable register.</p> <p></p> <p>The following table lists the enable register pins and their descriptions.</p> Ports Types Descriptions CLK Input Clock input D Input Data input Q Output Data output LAT Input Latch enable (active high) SD_B Input Synchronous data AD_B Input Asynchronous data (active low) <p>Parent topic:I/O Registers</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-847913B8-9871-497A-9E37-A326B28FBDA3/","title":"High-Speed Current Steering Logic (HCSL)","text":"<p>HCSL is a differential output standard used in PCI Express applications. Both GPIO and HSIO support the HCSL I/O standards (receive-only mode). Although, the common mode range for this standard is from 250 mV to 550 mV, HCSL I/O receivers support a wider range of 50 mV to 2.4V.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-84BEC80F-0C02-46AB-AD1B-630252963AC2/","title":"Interface Selection Rules","text":"<p>The following rules apply when assigning a pin to the RX_DDR_G_A aligned interface:</p> <ul> <li>Up to 12 single-ended data I/O and six differential data I/O.</li> <li>RX_CLK input must be placed in an I/O with the CLKIN_z_w function in the same bank as other I/Os.</li> <li>One IOD per data I/Os.</li> <li>One IOA per data and clock I/Os.</li> <li>RX IOA can be freely placed.</li> </ul> <p>The following rules apply when assigning a pin to the RX_DDR_R_A aligned interface:</p> <ul> <li>Up to 11 single-ended data I/O and five differential data I/O.</li> <li>Uses one LANECTRL to connect to regional clock.</li> <li>Uses one regional clock.</li> <li>RX and RX_CLK I/Os must be placed in the same I/O lane.</li> <li>RX_CLK input must be placed in the P side I/O with the DQS function in the lane.</li> <li>RX and RX_CLK I/Os must be placed in the same bank (RX and RX_CLK I/O pins can be shared across banks 0 and 7).</li> <li>One IOD per data I/Os.</li> <li>One IOA per data and clock I/Os.</li> </ul> <p>Parent topic:RX_DDR_G_A/ RX_DDR_R_A\u2014Aligned Interfaces with Static Delays</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-8923A249-DF77-4603-B2D0-D9295C0D592E/","title":"Input DELAY","text":"<p>The DELAY block is used to delay the input data from the input pin to the Input register (IREG). It adjusts among the input data bus for any skews. The data input to this block can be delayed using:</p> <ul> <li>Static\u2014these are pre-determined delay values (for Zero Hold time, delay based on Interface Type) set by the Libero SoC software.</li> <li>DYNAMIC\u2014uses the calibrated codes from DLL of the CCC to maintain correct timing across the system.</li> <li>Dynamic/Training IP (TIP)\u2014the data input to this block can also be dynamically updated using Dynamic Delay controls connected to fabric IP logic. See Dynamic Delay Control.</li> </ul> <p>The DELAY can be adjusted through Libero SoC. This can be done using physical design constraints (PDC) or the IOEditor GUI. The DELAY has 256 setting taps that can be adjusted to match the physical connections on the PCB. The PDC values over writes the static settings that are configured by Libero SoC defaults. For more information about Input DELAY, see Programmable I/O Delay.</p> <p>Parent topic:Software Primitives</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-8A8D2155-4A0D-49C0-A1E8-94B5C4588729/","title":"Compensated Drive Impedance and Terminations","text":"<p>Resistors are used to match the impedance of the trace. However, adding resistors close to device pins increases the size of the board area and component count, and can in some cases be physically impossible. To address these issues, a reference controller between the VDDI power supply, and pad signal is used to control the source and sink drivers between the pad and the ground. This compensation happens at power up, and on-demand by the user logic. The I/O compensation adjusts the impedances inside the GPIO or HSIO bank by comparing to the internal reference. The impedance change in I/O compensation is due to process variation. The compensation logic adjusts the impedance of the GPIO or HSIO by selectively turning the transistors ON or OFF in the I/Os. The impedance is adjusted to match the internal reference by doing an initial adjustment when the power-on detector for VDDI and VDDAUX gets to a minimal value. The change in impedance also compensates for Temperature variation and Supply Voltage fluctuations. Both input and output compensation are a function performed as part of I/O calibration. See I/O Calibration.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-8D13ECFF-9C16-4EE2-A876-76D77B3EA2F4/","title":"MIPI D-PHY Transmit Interface (High-Speed Only) with Bidirectional Low-Power Mode","text":"<p>GPIO also supports a bidirectional MIPI D-PHY lane with external resistors, as shown in the following illustration. Microchip provides a macro that can be instantiated in the user design to implement the MIPI transmit interface (high-speed only) with bidirectional low-power mode, see Generic I/O Interfaces for more information.</p> <p></p> <p>Important: For resistor specifications, see respective PolarFire FPGA Board Design User Guide, PolarFire SoC FPGA Board Design Guidelines User Guide, RT PolarFire FPGA Board Design User Guide, RT PolarFire SoC FPGA Board Design Guidelines User Guide (to be available in a future release).</p> <p>Important: For information about implementation, see DG0807: PolarFire Imaging and Video Kit Demo Guide (MIPI CSI-2 Camera Sensor).</p> <p>Parent topic:Implementing MIPI D-PHY</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-8DFB079A-3371-469C-9AEC-4650A25CEF01/","title":"PLL-Based Coarse Training Method","text":"<p>The coarse training uses the PLL VCOPHSEL controls to move the BCLK in the PLL in reference to SCLK. This trains both BCLK and BCLK90 by tying the phase select signals for both BCLK and BCLK90 together. For the training feedback, it uses one spare IOD RX gearbox that uses SCLK as the data pin and BCLK90 as the clock pin. This training is used to control the timing relationships between SCLK and BCLK90 for both RX and TX domains. This is required to reliably and deterministically transfer data across the I/O Gearing to the fabric interface. The objective is to set BCLK90 to follow SCLK by 90 degrees to define a known clock domain relationship. HS_IO_CLK_PAUSE to the IOD is asserted at the end of the clock training routine.</p> <p>Parent topic:CoreBclkSclkAlign Training IP</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-8EA0853D-A9F3-4136-B6CC-7B515BF36957/","title":"PF_IOD_CDR","text":"<p>The PF_IOD_CDR interface provides an asynchronous receiver and a transmit interface for serial data transfers. This interface can support up to 1 GbE transfers. It supports serial protocols and other similar encoded serial protocols. PF_IOD_CDR uses a 10:1 digital ratio to provide a 10-bit data and clock interface for both transmit and receive modes. In the receive mode, the clock recovery circuit is used in the lane controller to generate the recovered clock. The PF_IOD_CDR interface is compatible with CoreTSE, CoreTSE_AHB, and CoreSGMII configured in TBI mode. For information about reference design using PF_IOD_CDR, see AN4623: PolarFire FPGA 1G Ethernet Loopback Using IOD CDR (Earlier DG0799).</p> <p>The following illustration shows the PF_IOD_CDR transmit and receive interface.</p> <p></p> <p>The IOD_CDR solutions requires two purposes built IP cores.</p> <ul> <li>PF_IOD_CDR</li> <li>PF _IOD_CDR_CCC</li> </ul> <p>These two cores permit master and slave sharing. A BIF is available to connect the clock outputs from PF_IOD CDR CCC to PF_IOD CDR.</p> <p></p> <ul> <li> <p>IOD CDR </p> </li> <li> <p>Receive Interface </p> </li> <li> <p>Transmit Interface </p> </li> <li> <p>IOD CDR Clocking </p> </li> <li> <p>Clock Sharing </p> </li> </ul> <p>Parent topic:Protocol-Specific I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-8F75B13C-A493-4ADB-BE93-6F659F4265F5/","title":"Unused I/O Pins","text":"<p>In application designs not using specific I/O pins, the unused programming of these I/O pins are managed by Libero SoC. Designers can refer to the PPAT spreadsheets to determine the default programming of unused I/O by Libero SoC. Other recommendations for unused pins such as power pins and special function pins are defined in the respective PolarFire FPGA Board Design User Guide or PolarFire SoC FPGA Board Design Guidelines User Guide.</p> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-90C2D28A-F084-436E-9F82-00C82B27D19C/","title":"Programmable I/O Delay","text":"<p>The IOD block includes process, voltage, programmable delay chains for both input and output data paths. The input delay path has an intrinsic delay when the delay chain is enabled. This added delay is above the value of the incremental tap delay and is reported by the Libero SoC software when used. Consequently, there is a fast path to the fabric when the input delay chain is not present. The programmable delay chains on the output data path allow 128 tap delay. The enable path also includes a 8-tap programmable delay chain that is programmed statically by software and is not user programmed. The programmable delay chain can be set statically by using the I/O attribute editor or by using a PDC command in Libero SoC. The value per tap delay is not process, voltage, temperature(PVT) compensated and can have variation. For information about delays, see respective PolarFire FPGA Datasheet or PolarFire SoC FPGA Datasheet.</p> <p>The programmable delay chain is used to:</p> <ul> <li>Ensure zero hold time for the input registers</li> <li>Cancel the skew between the input data path and clock injection path</li> <li>Spread out I/O buffer timing along with an edge of the device for SSO noise control</li> </ul> <p>The programmable delay chain can also be controlled through dynamic control signals from the FPGA fabric. Dynamic delay control is useful for high-speed interfaces that require per-bit alignment. The dynamic control is only available for certain I/O interfaces, see Generic I/O Interfaces for more information. Static delay values can be controlled by PDC command constraint through IO Editor or manual constraint file input. In the PDC constraint file, IN_DELAY allows settings from OFF, 0-127, 128-254 (even numbers only).</p> <p>example:</p> <pre><code>set_io -port_name PAD \\\n-IN_DELAY 2 \\\n-DIRECTION INPUT\n</code></pre> <p>The output delay values can be controlled by PDC command constraint through IO Editor or manual constraint file input. In the PDC constraint file, OUT_DELAY allows settings from OFF, 1 - 128.</p> <pre><code>set_io -port_name PAD_0 \\\n-OUT_DELAY 2 \\\n-DIRECTION OUTPUT\n</code></pre> <ul> <li>Static Timing Analysis </li> </ul> <p>Parent topic:IOD Block Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-912FE183-D850-42E3-A6DE-CA4DE5FB1946/","title":"IOD CDR","text":"<p>The following figure shows the IOD CDR configurator.</p> <p></p> GUI Option Selections Data rate User Input \u2013 1250 Mb/s maximum Reference Clock Asynchronous (300 PPM Rx/Tx clocking)/Synchronous \u2028(0 PPM Rx/TX clocking) (Default Asynchronous) RX Only RX Only (when checked) Enable BITSLIP port Disabled and Enabled <p>Parent topic:PF_IOD_CDR</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-921913B7-B68B-4816-80B9-F0E9E4C91F27/","title":"Differential Receiver Mode","text":"<p>Both GPIO and HSIO receivers support operations in differential receiver mode, where the input data from the differential pair of pads (PAD P and PAD N) is received on both pads and is then driven to the FPGA fabric from the IOD block on the P side.</p> <p>Libero\u00ae SoC controls the enabling and disabling of the transmit and receive buffer based upon the selected standard and I/O mode, whether single-ended or differential. For more information about IOA buffer and its use model, see I/O Features and Implementation, page 15.</p> <p>Parent topic:I/O Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-9429F651-4C5C-416C-9BC8-002896701DED/","title":"CoreBclkSclkAlign Training IP","text":"<p>The CoreBclkSclkAlign training IP is provided with IOD blocks to optimize the performance of the interfaces. This must be instantiated for all Generic IOD Rx and Tx interfaces above 400 Mbps with x2, x3.5, and x4 ratios. The IP is specifically intended for clock alignment by using the ICB or PLL VCOPHSEL controls to move the BCLK (HS_IO_CLK) in the PLL in reference to SCLK (system or fabric clock).</p> <p>When creating generic IOD interfaces, the CoreBclkSclkAlign IP component is included in the generated core of the IOD Generic Transmit Interface Clocking IP (PF_IOD_TX_CCC) as well as the IOD Generic Receive Interface IP (PF_IOD_GENERIC_RX). Both of these fabric-hosted soft IP components include the CoreBclkSclkAlign, which is instantiated by Libero SoC during IOD configuration process for the purpose of calibrating and training the I/O gearing elements for the use of high-speed interfaces.</p> <p></p> <p>The following figure shows a high-level block diagram of CoreBclkSclkAlign used for clock training in RX modes.</p> <p></p> <p>The following figure shows a high-level block diagram of CoreBclkSclkAlign used for clock training in TX modes.</p> <p></p> <p>CoreBclkSclkAlign performs clock training and is also responsible for interfacing IOD to capture the data.</p> <ul> <li> <p>ICB-Based Fine Training Method </p> </li> <li> <p>PLL-Based Coarse Training Method </p> </li> <li> <p>Example Training Algorithm </p> </li> <li> <p>CoreBclkSclkAlign Coarse Training Timing Diagram </p> </li> </ul> <p>Parent topic:Dynamic IOD Interface Training</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-94948BC9-821B-4652-9A10-DDA981A635E6/","title":"Interface Selection Rules","text":"<p>The following rules apply when assigning a pin to the RX_DDRX_B_G_FA interfaces:</p> <ul> <li>RX_CLK input must be placed in an I/O with the CCC_CLKIN_z_w function in the same bank as other I/Os. This pin allows connection to the PLL reference clock. For more information about the available pins for each device, see PolarFire Family Clocking Resources User Guide. Other preferred clock pins are not suited for this connection.</li> <li>RX and RX_CLK I/Os must be placed in the same bank (exception on device with bank7, I/Os can be either in both bank0 and bank7).</li> <li>Interface uses a PLL to generate high-speed clock.</li> <li>One IOD per data I/Os.</li> <li>One IOA per data and clock I/Os.</li> <li>IOA from two different interfaces (TX/RX/DDR/QDR/OCTAL/IO_CDR) cannot be placed in the same I/O lane.</li> </ul> <p>Parent topic:RX_DDR Fractional Aligned/Fractional Dynamic Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-955B8943-849D-4CC8-8052-F4A167A48B29/","title":"IOD Block Overview","text":"<p>The IOD block includes the input and output delay functions, I/O registers, and digital logic blocks. The digital logic blocks are receive digital (Rx digital) for input, transmit digital (Tx digital) for output, and enable digital (OE digital) for the enable signals. The IOD block also includes several high-speed, low-skew clock networks. Figure \u2000 1 shows an overview of the IOD block. Various I/O features are set mainly by the protocol configurator or the Libero SoC configurator within Libero SoC. However, some of the I/O features such as I/O register and programmable delay can be controlled automatically or manually by Libero SoC.</p> <p>The following illustration shows an overview of the IOD block.</p> <p></p> <p>Note: The values of M and N depend on the digital ratio. Enable path delay is not customizable by the user design.</p> <ul> <li> <p>Programmable I/O Delay </p> </li> <li> <p>I/O Registers </p> </li> <li> <p>I/O Gearing </p> </li> <li> <p>I/O FIFO </p> </li> </ul> <p>Parent topic:IOD Features and User Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-95ACFFC3-C895-468C-BD64-DF993B9D676B/","title":"Input Gear Box","text":"<p>The IGEAR is composed of three sets of data registers to de-serialize the input data and transfer it to a lower core speed. It uses three sets of registers:</p> <ul> <li>Shift: running on the high-speed input clock.</li> <li>Update: running on the high-speed input clock, but controlled by an update signal from the clock controller. The update is based on the de-serialization mode required to reduce the frequency to the core speed (X2, X3.5, X4, and X5).</li> <li>Transfer: running on the core system clock. It is required to guarantee timing is met in the transition from the update register to the system clock.</li> </ul> <p></p> <p>Parent topic:Software Primitives</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-977E0649-932F-443C-867E-A85343F2F11B/","title":"I/O Clock Networks","text":"<p>Each I/O contains a fabric clock connection, a high-speed I/O clock resource, and a lane controller clock resource for efficient clock distribution. All of these four clock networks can be used to interface with the IOD block.</p> <p>There are some specific PolarFire FPGA IO clock differences along the North and South edges of the devices. The I/O span width of HS_IO_CLK trees on the North Edge is different across Banks 0, 1, and 7 in the MPF300/MPF500. There is no Bank 7 in MPF100/MPF200.</p> <p>Although, Bank 2 is available in all PolarFire FPGA devices, the I/O span width of the HS_IO_CLK trees varies between device sizes. MPF100/200 device sub-divides Bank 2 into two sub-banks. This means the HS_IO_CLK tree is split between the available I/O within Bank 2. For MPF300/500, there is one continuous Bank 2 and also includes Bank 6. In these devices, the HS_IO_CLK is not split within any Bank.</p> <p>For more information about global clock network, see PolarFire Family Clocking Resources User Guide.</p> <ul> <li> <p>Global Clock Resource </p> </li> <li> <p>Regional Clock Networks </p> </li> <li> <p>Lane Clock Resources </p> </li> <li> <p>High-Speed I/O Bank Clock Resource (HS_IO_CLK) </p> </li> <li> <p>Bit Slip </p> </li> </ul> <p>Parent topic:IOD Features and User Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-984E4773-788B-43B2-8E99-D0C476AC29DD/","title":"I/O Implementation Considerations","text":"<p>This section provides the generic guidelines when implementing various I/O standards. In addition, it also provides details of I/O states during various device operational modes such as power-up and initialization.</p> <ul> <li> <p>Reference Voltage for I/O Bank </p> </li> <li> <p>Mixed I/O in VDDI Banks </p> </li> <li> <p>I/O External Termination </p> </li> <li> <p>Implementing Emulated Standards for Outputs </p> </li> <li> <p>Implementing MIPI D-PHY </p> </li> <li> <p>I/O States During Various Operational Modes </p> </li> <li> <p>Cold Sparing and Hot Swap </p> </li> <li> <p>I/O Glitches </p> </li> <li> <p>I/O Calibration </p> </li> <li> <p>Dynamic ODT or Fail-Safe LVDS </p> </li> <li> <p>Dedicated I/O Pins </p> </li> <li> <p>Transceiver Receivers, Transmitters, and Reference Clock Inputs </p> </li> <li> <p>MSS Pins (For PolarFire SoC and RT PolarFire SoC FPGA Only) </p> </li> <li> <p>Unused I/O Pins </p> </li> </ul> <p>Parent topic:I/O Features and Implementation</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286/","title":"Microchip FPGA Support","text":"<p>Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.</p> <p>Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.</p> <p>Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.</p> <ul> <li>From North America, call 800.262.1060</li> <li>From the rest of the world, call 650.318.4460</li> <li>Fax, from anywhere in the world, 650.318.8044</li> </ul>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-99D64028-19A5-4244-ADED-CDE3D1066C3B/","title":"Interface Ports","text":"<p>The following table lists the RX_DDR_[G:L:B]_C interface mode ports.</p> Port I/O Description RX Input Input DDR data. Supports up to 128-bits for _G interfaces and 11-bit for _R interfaces. RX_CLK Input Input DDR clock. L#_RX_DATA[m:0] Output DDR output to FPGA fabric. \u2018m\u2019 equals the output pins from the geared DDR component to the fabric where the even numbered pin is the rising edge data and the odd numbered pin is the falling edge data of the DDR signal. The number of fabric pins are based on the number of I/Os and the gearing ratio.L# is associated with the # of external input pins up to 128 maximum. RX_CLK_R/\u2028RX_CLK_G Output Receive clock to FPGA fabric using a global (G) or regional (R) clock. (1) Other pins are visible when advanced options are used. See Generic IOD Interface Implementation. <p>Parent topic:RX_DDR_G_C and RX_DDR_R_C\u2014Centered Interfaces with Static Delays</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-99E2BCC8-7FFF-4EB8-B81C-B3D7A11F8EC8/","title":"Memory Controller Training","text":"<p>This training is specific to the FPGA memory controller interface synchronization to the external memory devices. This phase of calibration is specific to optimizing the bandwidth performance between an FPA hosted memory controller and an external DRAM memory. This is separate from the FPGA device I/O calibration. The memory calibration of the memory interface paths is controlled and managed by memory controller IP, which uses the DYNAMIC I/O training elements and the device I/O calibration. The FPGA device completes the device I/O calibration on power-up before moving into the memory calibration phase.</p> <p>The memory controller IP is responsible for calibration of write-leveling chains and programmable output delay chain to align the DQS edge with the CK edge at memory to meet the tDQSS, tDSS, and tDSH specifications. For more information about memory calibration operations, see the Training Logic chapter of PolarFire Family Memory Controller User Guide.</p> <p>Parent topic:I/O Initialization</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-9B9DCE10-81F6-49DC-9D74-F6BE03866863/","title":"Interface Ports","text":"<p>The following table lists the TX_DDR_G_A interface mode ports.</p> Port I/O Description TX_DATA[m:0] Input DDR transmit data from fabric. \u2018m\u2019 equals the input pins to the DDR component from the fabric where the even numbered pin is the data transmitted on the falling edge of TX_CLK and the odd numbered pin is the data transmitted on the rising of TX_CLK of the DDR signal. The number of fabric pins are based on the number of I/Os and the gearing ratio. TX_CLK_G Input DDR transmit clock from fabric, and routed through global clock network. TXD/TXD_N(m) Output DDR output to IOAs TX_CLK Input DDR clock to IOAs HS_IO_CLK_PAUSE Input Toggles the HS_IO_CLK_PAUSE Resets the IOD TX state machines This reset synchronizes HS_IO_CLK and TXCLK. It takes 5 to 10 clock cycles after deassertion of HS_IO_CLK_PAUSE until valid TX_DATA is accepted by the IOD. HS_IO_PAUSE does not disrupt delay line value settings. ARST_N Input Asynchronous reset to IOD and lane controller Asserting ARST_N to the TX IODs resets the IOD TX gearbox stopping the TXD and TX_CLK signals. During reset, the programmable output delay are set to 0. After the reset is released, the programmable output delay are reloaded to the programmed values. <p>Note: Other pins are visible when advanced options are used. See Generic IOD Interface Implementation.</p> <p>Parent topic:TX DDR Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-9D6774C0-A389-417E-92EF-B653751EE7D5/","title":"TX_DDR_G/B_A","text":"<p>The TX_DDR_G _A interfaces implement the DDR transmit interface where clock edges are aligned with the DDR data. The IOD block uses the fabric clock (TX_FAB_CLK) that is routed on a global clock resource to capture the transmitted data from fabric and transmit it through the TX pin.</p> <p>The following figure shows the TX_DDR_G_A interface signal waveform.</p> <p></p> <p>The following figure shows the block diagram of the TX_DDR_G_A interface.</p> <p></p> <p>Parent topic:TX DDR Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-9F29F5C6-F007-445B-A938-C7975F9C9A08/","title":"Multipoint Low-Voltage Emulated (MLVDSE25) Output Mode","text":"<p>MLVDS has larger signaling amplitude when compared to BLVDS, and therefore, it requires more drive current. Similar to BLVDS, the effective impedance of these systems is lower than a typical pair of PCB traces due to backplane capacitance, the connectors on the backplane, and the line stubs. The following illustration shows an example implementation using 35\u03a9 stub resistors at every drop and 50\u03a9 stub resistors on either side of the bus. The termination values at the ends of the bus, which can range anywhere between 50\u03a9 and 70\u03a9, must be optimized to match the effective differential impedance of the bus.</p> <p></p> <p>Parent topic:Implementing Emulated Standards for Outputs</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-9F4E4305-D223-44F9-AD2E-511C6254F3EF/","title":"Single-Ended Transmitter and Receiver Mode","text":"<p>An I/O buffer can be configured as a single-ended transmitter, a single-ended receiver, or both. GPIO and HSIO both support single-ended mode.</p> <p>Parent topic:I/O Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-9F73AED6-D353-4C98-9966-A26CE3E85398/","title":"MIPI D-PHY Transmit Only (High-Speed and Low-Power)","text":"<p>The MIPI Low-power (LP) transmit signaling uses pins located in either GPIO or HSIO banks using 1.2V VDDI I/O bank supply using LVCMOS12 outputs. High-speed MIPI transmit signals must be in GPIO bank using a 2.5V VDDI I/O bank supply using MIPIE25 emulated differential output drivers. The MIPI TX standards are implemented by using the resistor divider network for LP and High-speed (HS) signals, as shown in the following figure. For required pin-out planning of the HS and LP Tx pins. See respective PolarFire FPGA Board Design User Guide, PolarFire SoC FPGA Board Design Guidelines User Guide, RT PolarFire FPGA Board Design User Guide, or RT PolarFire SoC FPGA Board Design Guidelines User Guide (to be available in a future release).</p> <p></p> <p>Important: Resistor value vary based on optimal performance. For resistor specifications, see respective PolarFire FPGA Board Design User Guide, PolarFire SoC FPGA Board Design Guidelines User Guide, RT PolarFire FPGA Board Design User Guide, or RT PolarFire SoC FPGA Board Design Guidelines User Guide (to be available in a future release).</p> <p>MIPI D_PHY transmits the TXD_DATA out on to the TXD/TX_CLK MIPI pins when the HS_DATA_SEL/HS_CLK_SEL port is asserted controlling the OE of the HS differential driver. The HS_DATA_SEL/HS_CLK_SEL are optionally configured using the Libero SoC IOD configurator.</p> <p>When HS_DATA_SEL/HS_CLK_SEL is asserted, both single-ended LVCMOS12 8 mA drivers are driven low by the IOD to ensure proper level shifting occurs for high-speed operation.</p> <p>In LP operation, HS_DATA_SEL/HS_CLK_SEL de-assertion sends the LP_DATA and LP_CLK out to the TXLP/TX_CLK_LP MIPI pins while the HS_TX pair is disabled in a High-Z state.</p> <p>The D-PHY transmit must be interfaced to the MIPI receiver using the terminated interface shown in Figure \u2000 1.</p> <p>Important:</p> <ul> <li>During the simulation only, a false scenario is observed, resulting in the low-power (LP_DATA_N) signal toggling. This impacts the observed functionality of the MIPI RX decoder IP linked to the output of the IOD, during high-speed data. This does not occur in real device operation but is only observed in simulation. On silicon, in low-power mode, the common mode voltage of the differential I/O is lower than the trigger point of LVCMOS12. Therefore, the LP_DATA_N signal operates correctly and does not toggle in high-speed mode.</li> <li> <p>During high-speed data transition, if the user does not want the toggling of L0_LP_DATA and L0_LP_DATA_N signals of the PF_IOD_GENERIC_RX IP, the user can add the <code>-gMIPI_LP=1'b1 -gLP_FLTR_VAL=100</code> Vsim command/arguments in Libero SoC &gt; Project Settings &gt; Simulation options &gt; Vsim commands (see Figure \u2000 2) as shown in the following figure.</p> <p></p> <p>Where,</p> <ul> <li><code>MIPI_LP</code> is the 1\u2019b1 parameter value to activate the filtering logic. The 1\u2019b0 value retains the old functionality as it is. The default is 1\u2019b0.</li> <li><code>LP_FLTR_VAL</code> is the glitch pulse in nanoseconds to be filtered. The user can change it to any value as required. The default is 100 ns.</li> <li>In a design, if all IODs are not used for MIPI, individual IOD must be controlled by using <code>defparam</code> in the user testbench as shown in the following example:</li> </ul> </li> </ul> <pre><code>parameter MIPI_LP = 1'b1;\nparameter LP_FLTR_VAL = 100;\n\n// MIPI_LP for INBUF_DIFF_MIPI\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_3.MIPI_LP = MIPI_LP;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_2.MIPI_LP = MIPI_LP;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_1.MIPI_LP = MIPI_LP;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_0.MIPI_LP = MIPI_LP;\n// LP_FLTR_VAL for INBUF_DIFF_MIPI\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_3.LP_FLTR_VAL = LP_FLTR_VAL;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_2.LP_FLTR_VAL = LP_FLTR_VAL;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_1.LP_FLTR_VAL = LP_FLTR_VAL;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_INBUF_DIFF_MIPI_0.LP_FLTR_VAL = LP_FLTR_VAL;\n\n// MIPI_LP for IOD\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_IOD_3.MIPI_LP = MIPI_LP;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_IOD_2.MIPI_LP = MIPI_LP;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_IOD_1.MIPI_LP = MIPI_LP;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_IOD_0.MIPI_LP = MIPI_LP;\n\n// LP_FLTR_VAL for IOD\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_IOD_3.LP_FLTR_VAL = LP_FLTR_VAL;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_IOD_2.LP_FLTR_VAL = LP_FLTR_VAL;\ndefparam test_tb.top_0.rx_top_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_RX.I_IOD_1.LP_FLTR_VAL = LP_FLTR_VAL;\n</code></pre> <p>Parent topic:Implementing MIPI D-PHY</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-A1FBDF41-ABD5-4F24-BCDF-C13F53B9C684/","title":"ICB-Based Fine Training Method","text":"<p>The programmable tap delay line is used to modify the delay values by using the fabric interface signals provided in the ICB interface to perform the fine clock training. This training uses the MOV, LOAD, and DIR of the ICB block to move the BCLK in reference to SCLK. This solution uses one spare IOD RX gearbox that uses SCLK as the data pin and BCLK90 as the clock pin. This training is used to control the timing relationships between SCLK and BCLK90 for both RX and TX domains. This is required to reliably and deterministically transfer data across the IO Gearing to the fabric interface. The objective is to set BCLK90 to follow SCLK by 90 degrees to define a known clock domain relationship. The retraining is done based on early late assertion in the IOD. HS_IO_CLK_PAUSE to the IOD is asserted at the end of the clock training routine.</p> <p>Parent topic:CoreBclkSclkAlign Training IP</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-A2452CCF-0CB9-485C-8994-6A6FF04C4837/","title":"Programmable Output Drive Strength","text":"<p>For LVCMOS, LVTTL, LVDS, and PPDS I/O standards, the I/O output buffer has programmable drive strength control to mitigate the effects of high-signal attenuation caused by long transmission lines.</p> <p>The following table lists the programmable drive strength support and settings.</p>   I/O Standards    Supported I/O Types    Drive Strength Settings \\(mA\\)    LVTTL    GPIO \\(output only\\)    2, 4, 8, 12, 16, 20**Note:** Default is 8.    LVCMOS33    GPIO \\(output only\\)    2, 4, 8, 12, 16, 20**Note:** Default is 8.    LVCMOS25    GPIO \\(output only\\)    2, 4, 6, 8, 12, 16**Note:** Default is 8.    LVDS25 and LVDS33    GPIO \\(output only\\)    3, 3.5, 4, 6[1](#ID-00002330)**Note:** Default is 6.    RSDS33 and RSDS25    GPIO \\(output only\\)    1.5, 2, 3**Note:** Default is 3.    MINILVDS33 and MINILVDS25    GPIO \\(output only\\)    3, 3.5, 4, 6**Note:** Default is 6.    SUBLVDS33 and SUBLVDS25    GPIO \\(output only\\)    1, 1.5, 2, 3**Note:** Default is 2.    PPDS33 and PPDS25    GPIO \\(output only\\)    1.5, 2, 3**Note:** Default is 3.    LVCMOS18    GPIO and HSIO \\(output only\\)    2, 4, 6, 8, 10, 12**Note:** Default is 8.    LVCMOS15    GPIO and HSIO \\(output only\\)    2, 4, 6, 8, 10**Note:** Default is 8.    LVCMOS12[2](#ID-00002334)    GPIO and HSIO \\(output only\\)    2, 4, 6, 8, 10**Note:** Default is 8.    \\(1\\) Recommendation to use 100\u03a9 source termination with 6 mA LVDS output drive strength, that is, `SOURCE_TERM` = 100 when `OUT_DRIVE` = 6.\\(2\\) LVCMOS12 output drive strength of 10 mA is supported only for HSIO.   <p>The programmable drive strength is set by using the I/O attribute editor in Libero SoC or by using the following PDC command:</p> <pre><code>set_io \u2013OUT_DRIVE &lt;value&gt;\n</code></pre> <p>Values can be set as listed in Table \u2000 1.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-A63099D1-2595-43B7-B69C-1ABB1F7E412A/","title":"Generic I/O Interfaces","text":"<p>Many pre-defined interfaces are available from the Libero SoC I/O configurator. You can select an interface from the list that closest matches their needs. See Generic IOD Interface Implementation for more information about software supported configurations. Based on targeted data rate, configurations use static settings that determine the clock or data relationships fixed by Libero SoC programming of delay elements within the IOD. Dynamic configuration uses dedicated logic controlled by fabric-based training IP that samples and adjusts internal timing elements to optimize the clock to data relationships. See Dynamic IOD Interface Training.</p> <p>When building generic high-speed DDR interfaces, it is required to follow the Interface Rules described for each type of interface. The I/O supports a number of interface modes that can be selected to build the required data interface. The Package Pin Assignment Tables (PPAT) for device and package combination is available. The PPAT is used as a reference to select the proper pins with connectivity for the required resources needed for the interface. You must also be aware of performance specifications for IOA types when building their particular I/O interface. Select an I/O type that matches the desired maximum performance rate by referencing the respective PolarFire FPGA Datasheet or PolarFire SoC FPGA Datasheet.</p> <p>I/O blocks are used to construct dedicated memory interfaces. These interfaces are generated by Libero SoC using dedicated memory interface configurators for LPDDR3, DDR3, and DDR4 interfaces.</p> <ul> <li> <p>RX DDR Interfaces </p> </li> <li> <p>RX_DDR_G_A/ RX_DDR_R_A\u2014Aligned Interfaces with Static Delays </p> </li> <li> <p>RX_DDR_G_C and RX_DDR_R_C\u2014Centered Interfaces with Static Delays </p> </li> <li> <p>RX_DDRX_B_G_C and RX_DDRX_B_G_A/RX_DDRX_B_R_A Interfaces with Static Delays </p> </li> <li> <p>RX_DDR Fractional Aligned/Fractional Dynamic Interfaces </p> </li> <li> <p>RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN </p> </li> <li> <p>TX DDR Interfaces </p> </li> </ul> <p>Parent topic:IOD Features and User Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-A6BFBAB6-5087-4127-A681-DE60DBA33993/","title":"Dynamic ODT or Fail-Safe LVDS","text":"<p>PolarFire family FPGAs support an internal LVDS fail-safe solution. This configuration uses a combination of the following device features:</p> <ul> <li>Dynamic on-die-termination (ODT) access per I/O</li> <li>Weak pull-up/pull-down resistor for differential inputs</li> </ul> <p>When the LVDS input temporarily floats during operation, a bank-level input signal can dynamically turn-off the on-die termination resistor so that each leg of the LVDS pair can only see the weak pull-up and pull-down resistor enabled, creating an LVDS fail-safe input.</p> <p>The ODT_EN pin can be exposed for any I/O that subscribes for DYNAMIC ODT required to be LVDS fail-safe. The user design uses ODT_DYN_PIN to switch in or switch out the differential termination while the weak pull-up resistor I/O attribute is added on PADP of the LVDS I/O and the PADN is weakly pulled down, automatically. The fail-safe condition has the ODT disabled leaving the pull resistors to differentially bias the PADP and PADN, preventing unwanted behavior when not being driven. During normal operation, the internal ODT must be present for the LVDS receiver.</p> <p></p> <p>Important: During fail-safe, the weak pull-up and weak pull-down are on all the time. ODT_DYN_PIN is used to disable the differential termination when the pads are not driven externally.</p> <p>I/O configurators that use LVDS input have an option to expose the Enable ODT_EN pin for LVDS Failsafe option. This is an active high input that must be driven from the fabric by the user.</p> <p>Only GPIO has internal 100\u03a9 ODT termination that can be dynamically controlled by a fabric pin. HSIO requires fixed, external termination resistor on PCB.</p> <p>If the dynamic ODT option is enabled in the IO editor or with a PDC command, the following warning occurs during place and route:</p> <pre><code>Warning: Port 'user port name' has the 'On Die Termination' value of DYNAMIC but the ODT_EN pin is connected to a power net on the IOD.\n</code></pre> <p>Important:</p> <ul> <li>Differential transceiver reference clock inputs include optional 100\u03a9 differential termination. However, dynamic failsafe is not included. Designs must not allow for XCVR REFCLK P/N pads to float. Unused REFCLK pads must follow the recommendations in the public pin-out assignment tables (PPAT).</li> <li>There is a known issue in the Libero SoC I/O Editor and the pin report. A software limitation exists where a design cannot have different values for the P and N sides. Currently, both must have the same value. Libero SoC programs the P and N side correctly for programming. In IOEditor or pin report, if RES_PULL is up on both, it means the N side is programmed as down or visa-versa.</li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-A70ECAA5-703F-4C74-A9AB-394D7C6F008F/","title":"Interface Ports","text":"<p>The following table lists the RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN interface mode ports.</p> Port I/O Description RXD/RXD_N Input Differential input DDR data RX_CLK_P/RX_CLK_N Input Differential input clock ARST_N Input Asynchronous reset to IOD and lane controller. Asserting ARST_N to the TX/RX IODs also resets any updated delay values set by dynamic training. ARST_N does not reset any static clock training values. When using dynamic IOD training, it falls back to zero delay taps after ARST_N is toggled and it is expected to be retrained. It does not revert to any initial static setting. Only static IOD configurations fall back to the initial static value found in PDC when reset. Lx_BIT_SLIP Input Bit slip input (per lane) from fabric is initiated by a rising edge of the slip signal from the core fabric. Lx_BIT_SLIP is not available for DDRX3.5 gearing. Lx_RXD_DATA[m:0] Output DDR output to FPGA fabric, value depends on digital ratio RX_CLK_R/RX_CLK_G Output Receive clock to FPGA fabric using a global (G) or regional (R) clock. CLK_TRAIN_DONE Output Indicates HS_IO_CLK and system clock training is complete. See HS_IO_CLK and System Clock Training. CLK_TRAIN_ERROR Output Indicates HS_IO_CLK and system clock training did not complete. See HS_IO_CLK and System Clock Training. (1) For more information, see Dynamic Delay Control. <p>The RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN interface has bit slip input from fabric, called Lx_BIT_SLIP. The slip input pin is used for word alignment. The slip function is used in 2, 4, and 5 Digital Modes\u2014slip 1 bit at a time.</p> <p>Parent topic:RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-A79D70D0-7B0A-46BA-9340-7E4641033FB3/","title":"3.3V Tolerant Input","text":"<p>As the demand to consolidate power supplies to lower power-supply voltages, bus translators are often necessary to interface between separately powered components of a logic system. However, the GPIO can operate as an LVCMOS25 input (VDDI = 2.5V) and reliably receive a 3.3V input signal. This is done by adding a 250\u2126 series resistor and configuring the LVCMOS25 input with the CLAMP = OFF. This configuration is suitable for up to 50 MHz. You must perform IBIS simulations to verify proper performance.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-A812E8AE-A923-4AE0-8FD2-DC211EE1DE92/","title":"Bit Slip","text":"<p>BITSLIP is used to align the de-serialized input data burst into the fabric (called word or bit alignment). Serial input data streams require a matching high-frequency clock (HS_IO_CLK), which is derived from the serial input signals to the FPGA inputs. Using BITSLIP allows for word framing by providing a control signal generated in the FPGA fabric and by parallel word logic running at parallel word clock rates. The Lx_BIT_SLIP input control is synchronized to the HS_IO_CLK clock allowing word framing by suppressing one HS_IO_CLK pulse. Assertion of the Lx_BITSLIP control signal allows the word framing to change by only one bit position. Slipping the received data by one bit effectively shifts the word boundary by one bit and only occurs once per word. This operation happens once at initial data startup. Slip is initiated by a rising edge of the Lx_BIT_SLIP signal from the core fabric. It generates a single high-speed clock pulse in the bank clock (HS_IO_CLK) domain. This pulse is used for glitch less and synchronous stopping of the clock. Enabling the BITSLIP exposes the Lx_BIT_SLIP port that can be used to rotate the 8-bit word from the IOD to match the proper alignment of the data per lane. A typical bit slip sequence is as follows:</p> <ul> <li>Allows bit and word alignment of data.</li> <li>Try a slip, evaluate, and iterate until alignment is achieved.</li> </ul> <p>The Libero SoC Generic I/O Interface configurators allow optional use of the BITSLIP function.</p> <p>The bit slip function is used in one of the four ways. Following are the examples:</p> <p>DDRX2 Modes: (Incrementing round robin)</p> <p>It slips the word 1-bit at a time. By activating the slip function four times using rising edge of Lx_BIT_SLIP, every word combination can be analyzed during input training to find the required word alignment.</p> <p>The first bit in the word changes with each activation of the slip pulse. (0,1,2,3,0,1,2,\u2026.)</p> <p>(Example:1000, 0100, 0010, 0001)</p> <p>DDRX4 Modes: (scrambled, round robin)</p> <p>It slips the word to different starting positions, one at a time. By activating the slip function eight times using rising edge of Lx_BIT_SLIP, every word combination can be analyzed during input training to find the required word alignment.</p> <p>The first bit in the word changes with each activation of the slip pulse.</p> <p>As an example, starting from a word with a first bit such as 0, the pattern of slips is 0, 5, 6, 3, 4, 1, 2, 7, 0, 5,\u2026 (-3,+1,-3,+1\u2026). The next slip (-3 or +1) is always a function of the last slip.</p> <p>After an ARST_N, the first slip always starts with a -3 slip.</p> <p>(Example of words after each slip starting after a reset: 01101000, 01000011, 10100001, 00001101, 10000110, 00110100, 00011010, 11010000)</p> <p>DDRX5 Modes: (scrambled, round robin)</p> <p>It slips the word to different starting positions, one at a time. By activating the slip function 10 times using rising edge of Lx_BIT_SLIP, every word combination can be analyzed during input training to find the required word alignment. The first bit in the word changes with each activation of the slip pulse.</p> <p>As an example, starting from a word with a first bit such as 0, the pattern of slips is 0, 7, 8, 5, 6, 3, 4, 1, 2, 9, 0, 7,... (-3,+1,-3,+1\u2026) The next slip (-3 or +1) is always a function of the last slip.</p> <p>After an IOD reset, the first slip always starts with a -3 slip.</p> <p>(example of words after each slip starting after a reset: 0111110000, 1110000011, 1111000001, 100001111, 1100000111, 0000111110, 0000011111, 0011111000, 0001111100, 1111100000)</p> <p>DDRX3.5 does not include the Lx_BIT_SLIP capability. Word alignment must be accomplished using FPGA hosted IP.</p> <p>Parent topic:I/O Clock Networks</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-AA2047B7-0B02-4347-BF5C-C9AAA9CC2D09/","title":"SpaceWire Clock and Data Recovery (For RT PolarFire and RT PolarFire SoC FPGA Only)","text":"<p>SpaceWire is a spacecraft onboard data-handling network that connects instruments to the mass-memory, data processors, and control processors, which is already in orbit or being designed into more than 100 spacecrafts. The RT PolarFire and RT PolarFire SoC FPGA does not have dedicated SpaceWire clock and data recovery circuits like those found on RTG4 FPGAs. The RT PolarFire and RT PolarFire SoC FPGA performs SpaceWire clock recovery using FPGA fabric logic while delaying the data path in parallel to compensate for the clock recovery delay.</p> <p>To implement the SpaceWire RX PHY in the RT PolarFire and RT PolarFire SoC FPGA, PolarFire IOD interfaces are used in specific modes for data versus strobe input signals at up to 400 Mbps on -1 speed grade, and 300 Mbps on STD speed grade, with static delays. The Rx DATA is delayed using the IOD input delay chain. For RT PolarFire and RT PolarFire SoC SpaceWire RX interfaces, static IOD delays are sufficient instead of dynamic IOD delays. Designs must use an iterative approach in the Libero SoC design flow to find the correct static delay tap value to pass Static Timing Analysis (STA) and achieve hardware functionality across the full operating conditions range. Typical application results show that IOD static input delay settings in the range of 50 delay taps are sufficient for timing analysis of internal FPGA paths. For external timing checks, use an iterative or post-layout \"<code>edit_io</code>\" approach to fine-tune the delay settings.</p> <p>Figure \u2000 1 shows the SpaceWire RX PHY implementation in RT PolarFire and RT PolarFire SoC FPGA. Each Input I/O has an IOA and IOD receiver component. Thus, a differential input pair has a P-side and N-side IOA and IOD receiver, also called IOA pair and IOD pair. In the following figure, the IOD pair used for the DATA input has a split configuration. DATA_IOD_P is configured for DDR_RX with a ratio of 1 and uses the IOD delay chain to compensate for the clock recovery delay. This is where the incoming DDR data is registered using the recovered RX_CLK. In contrast, the DATA_IOD_N is configured for Input Bypass mode so that the non-delayed DATA_N can be XOR\u2019d with the STROBE_P input. The STROBE_P input passes through the STROBE_IOD_P block, which is also configured for Input Bypass mode. Finally, you can take the RX_DATA[1:0] and the recovered RX_CLK from the SpaceWire RX PHY for use with their third-party SpaceWire Controller/Router IP Core (not part of the Libero SoC DirectCore IP catalog).</p> <p>Important: The STROBE_IOD_N output to the FPGA fabric is not used, even though, it is shown in the following figure for completeness, as part of the differential input pair. The SpaceWire RX PHY reset is connected to the I/O Lane Controller, and the Lane Controller outputs are used to reset the individual IODs.</p> <p></p> <p>Additional Guidelines:</p> <ul> <li>When using differential DATA and STROBE, each SpaceWire RX PHY requires four I/O pins: two for DATA (P and N) and two for STROBE (P and N). From the board point of view, DATA is one LVDS Input Pair and STROBE is one LVDS Input Pair.<ul> <li>Each differential input pair uses an IOA pair, as in normal LVDS, through the use of an INBUF_DIFF macro.</li> <li>After the INBUF_DIFF, the STROBE input is setup like a typical LVDS on PolarFire, where the INBUF_DIFF digital output Y only feeds the IOD_P, and the IOD_N is unused.</li> <li>The DATA input builds on the normal LVDS setup. In this case, the INBUF_DIFF digital output (Y) feeds both the IOD_N and IOD_P. The IOD_N connects to the fabric XOR to recover the SpaceWire clock. The IOD_P is used to delay and register the SpaceWire DDR input data, clocked by the output of the XOR. Therefore, the DATA IO Digital (IOD) receiver pair is configured independently for DATA_P versus DATA_N IODs.</li> </ul> </li> <li>The best location for SpaceWire Rx inputs is next to either of the two vertical stripes of Row Global Buffers (RGBs) feeding the logic sectors in the RTPF500 FPGA fabric. This minimizes clock insertion delay and also minimizes the length of the regular fabric routing used between the XOR and the RGB.<ul> <li>The further the SpaceWire RX input pins are placed from an RGB column, the lower the maximum achievable data rate.</li> <li>The best bank that matches the preceding requirements is Bank 2 of RTPF500-CG1509.</li> </ul> </li> <li>To minimize skew between the STROBE_IN and DATA_IN, it is highly recommended to assign these inputs to input pins in the same I/O Lane.<ul> <li>Use the Graphical I/O Editor in Libero SoC Constraint Manager to see the IOD view of the package pins and ensure that pins selected are part of the same I/O Lane.</li> </ul> </li> <li>To reset the IOD in DDR_RX mode, that is, the DATA_P IOD in the preceding figure, the Lane Controller\u2019s reset output signals must be used. Therefore, all the I/Os used for a SpaceWire RX Interface, sharing a common RX PHY reset, must be placed in the same lane so that they can use the same Lane Controller (per RX PHY reset).<ul> <li>You can then drive the Reset input of the Lane Controller, which propagates the reset to the IODs by making the appropriate connections to the ARST_N and RX_SYNC_RST ports.</li> <li>Since there is only one reset per Lane Controller, the user must decide whether multiple SpaceWire RX interfaces can share a reset or whether they must be placed in independent I/O lanes.</li> </ul> </li> <li> <p>In Libero SoC v2022.2 and later, the IP Catalog includes PF_SPACEWIRE_RX_PHY core to implement the SpaceWire RX PHY using the underlying IOD and Lane Controller building blocks.</p> <p></p> <ul> <li>DO NOT try to manually modify the instances of the PF_IOD and PF_LANECTRL in the generated IP core RTL. These macros are instantiated by the PF_SPACEWIRE_RX_PHY IP core based on the user core configuration selections.</li> <li>As shown in the preceding figure, the RESET input to the PF_SPACEWIRE_RX_PHY core is Active-High, as indicated by the port name which excludes a trailing \"N\".</li> <li>In the preceding figure, RX_DATA[0] is the received data bit corresponding to the rising edge of the recovered clock, and RX_DATA[1] is the received data bit corresponding to the falling edge of the recovered clock.</li> <li>At higher data rates, such as 400 Mbps, if you encounter difficulty closing timing, the fabric logic clocked by the recovered clock, passing through the RCLKINT must be placement constrained (through floor planning PDC and inclusive region constraint) to reside in the same fabric logic sector to ensure that a single RGB is sufficient. A fabric logic sector is six logic clusters wide by nine logic clusters tall, as described in the PolarFire Family Clocking Resources User Guide.</li> <li>The XOR, which is used to create the receive clock, must be placed in the logic cluster above the strobe (and not the data). This ensures a smaller delay to the XOR input from the strobe compared to the delay from the data to the XOR. The strobe delay line can then be used to minimize the skew at the XOR.</li> <li>The fanout of the recovered clock must be added in a region that spans the first sector row of 6x9 clusters just above the I/O. The goal is to minimize the internal skew of the recovered clock inside the FPGA (and so avoid significant minimum delay issues) by limiting the recovered clock driver to one RGB.</li> <li>The data captured by the SpaceWire RX PHY and the respective recovered clock can eventually be transferred to the system clock domain through techniques such as an asynchronous FIFO (independent read and write clocks).</li> <li>Alternatively, if the recovered SpaceWire clock has a load larger than a sector, then the impact of the RCLKINT and RGB replication performed by the Place and Route process must be analyzed during timing analysis.</li> </ul> </li> <li> <p>Example Timing Constraints for a x2 SpaceWire RX Interface </p> </li> </ul> <p>Parent topic:Protocol-Specific I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-ABA58469-95BC-4910-BFA1-6AAD07FCA5D5/","title":"Interface Ports","text":"<p>The following table lists the port names and description of fractional aligned interface mode.</p> Port I/O Description RX Input Input DDR data. Supports up to 11 bits wide and all bits must fit within a lane. RX_CLK Input Input DDR clock. ARST_N Input Asynchronous reset to IOD and lane controller. ARST_N inputs are independent asynchronous resets to both the Rx and Tx IOD blocks. It holds associated interface PLLs in power-down. Asserting ARST_N to the TX/RX IODs also resets any updated delay values set by dynamic training and reverts to the initial static delays set by the Libero SoC. ARST_N does not reset any static clock training values. HS_IO_CLK_PAUSE Input Toggling the HS_IO_PAUSE:\u2013 Resets the IOD RX state machines. This reset re-synchronizes pattern to HS_IO_CLK (bank clock) and RXCLK.\u2013 Resets any adjustment done through SLIP operation.\u2013 Resets the IOD Tx state machines. This reset synchronizes HS_IO_CLK and TXCLK.\u2013 HS_IO_PAUSE does not disrupt delay line value settings. L#_RX_DATA[m:0] Output DDR output to FPGA fabric. \u2018m\u2019 equals the output pins from the geared DDR component to the fabric where the even numbered pin is the rising edge data and the odd numbered pin is the falling edge data of the DDR signal. The number of fabric pins are based on the number of I/Os and the gearing ratio. L# is associated with the # of external input pins up to 128 maximum. RX_CLK_R/RX_CLK_G Output Receive clock to FPGA fabric using a global (G) or regional (R) clock. PLL_LOCK Output Lock status of the included PLL used in clock path. CLK_TRAIN_DONE Output Indicates HS_IO_CLK and system clock training is complete. See HS_IO_CLK and System Clock Training. <p>Parent topic:RX_DDR Fractional Aligned/Fractional Dynamic Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-AD2B62F0-4034-4F2D-8ECF-293BAAB55E0C/","title":"Cold Sparing and Hot Swap","text":"<p>This section describes cold sparing and hot swapping capabilities of the user I/Os. For more information about cold sparing and hot socketing, see respective PolarFire FPGA Board Design User Guide, PolarFire SoC FPGA Board Design Guidelines User Guide, RT PolarFire FPGA Board Design User Guide, or RT PolarFire SoC Board Design Guidelines User Guide (to be available in a future release).</p> <ul> <li>Cold Sparing </li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-AEC10889-A769-4D05-BC62-A145FD2935D2/","title":"SSTL25 and SSTL18 Stub Resistor","text":"<p>For stub-series interface standard SSTL, the output drive also includes the stub resistor. I/Os support this stub resistor for SSTL25 and SSTL18 I/O standards (Figure \u2000 1). This feature reduces both cost and board complexity.</p> <p></p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-AF2C0EDA-82DC-4FFC-90AF-1D529037F3DC/","title":"I/O Registers","text":"<p>The IOD block includes registers for data-in, data-out, and output enable signals. The input registers (IOINFF) provide the registered version of the input signals from the IOA to the FPGA fabric. The output registers (IOUTFF) provide the registered version of the output signals from the FPGA fabric to the IOA. The output enable register (IOENFF) acts as a control signal for the output if the I/O is configured as tri-stated or bidirectional. The following figure shows the I/O registers. These registers in IOD blocks are similar to the D-type flip-flops available in fabric logic elements. The IOD blocks contain several macros that cannot be instantiated. The macros are included in the place and route software.</p> <p></p> <p>The I/O register is used for:</p> <ul> <li>Better I/O interface performance, as the registers are placed close to the I/O pads.</li> <li>Synchronizing the transmit and receive bus signals. For example, the I/O registers ensure that all the bits of the bus are synchronized to the clock signal when they are transmitted or received.</li> </ul> <p>The I/O registers are used by default during place and route if the register can be mapped to the I/O register.</p> <p>The PF_IO macro must be used to configure I/O registers. The configurator constructs registered I/O blocks that can be instantiated. See Basic I/O Configurator - PF_IO.</p> <ul> <li> <p>Input Register </p> </li> <li> <p>Output Register </p> </li> <li> <p>Enable Register </p> </li> <li> <p>I/O Register Combining </p> </li> </ul> <p>Parent topic:IOD Block Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-B00CC829-4AAC-4FE2-9326-48D393B06ED3/","title":"I/O Lanes","text":"<p>To support memory interfaces, I/O pairs are grouped into lanes, with multiple lanes per bank. Each lane consists of twelve I/Os (six I/O pairs), a lane controller, and a set of high-speed, low-skew clock resources. The uppermost lane on the western side of devices has less than six I/O pairs in each lane. The high-speed and low-skew clock resources in the I/O lane include a global clock network, regional clock networks, high-speed clock networks, and lane controller clock networks, see PolarFire Family Clocking Resources User Guide for more information.</p> <p>The I/O lane is used for easy implementation of integrated PHY for memory. For example, a 32-bit SDRAM interface requires four I/O data lanes. Each data lane uses one I/O lane\u2014two I/O pads are used for DQS, eight I/O pads are used for DQ bits, one pad is used for data mask (DM), and one I/O pad is used as a spare. The lane topology is also used to construct generic I/O interfaces, which requires high-speed and low-skew clocking.</p> <p>The following illustration shows the I/O lanes diagram.</p> <p></p> <ul> <li> <p>Global Clock Network\u2014is used to distribute high fan-out signals such as clocks and resets across the FPGA fabric with low-skew.</p> </li> <li> <p>Regional Clock Networks\u2014are low-latency networks that distribute clocks only to a specific designated area based on the driving source. Regional clock networks are used to move data in and out of the fabric.</p> </li> <li> <p>High-Speed I/O Clock Networks\u2014are used to distribute high-speed clocks along the edge of the device to service the I/Os. High-speed I/O clock networks are used to implement high-speed interfaces.</p> </li> </ul> <p>Regional and Global I/O clock performance varies around the periphery of the device. The Regional Clock maximum frequency is slower than the Global I/O clock. This is inherent to device design as the regional clock is meant to be utilized in close proximity to its source.</p> <ul> <li> <p>Lane Controller </p> </li> <li> <p>I/O Lanes in Each Bank </p> </li> </ul> <p>Parent topic:IOD Features and User Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-B16FF95C-436E-44E5-97A2-5656A821E517/","title":"Interface Selection Rules","text":"<p>The following conditions are applicable when assigning pins to the TX_DDR_G_A interface:</p> <ul> <li>TX and TX_CLK I/Os are freely placed. The TX data and TX_CLK skew is equal to the global clock network.</li> <li>One IOD per data and clock I/Os.</li> <li>One IOA per data and clock I/Os.</li> </ul> <p>Note: At least, one CCC/PLL is required for clock phasing.</p> <p>An optional feature enables the transmit parallel clock to be sent out synchronously with data. This feature is useful for applications such as CameraLink. The option is found in the Advance tab of the TX_DDR configurator GUI &gt; Misc section &gt; Enable user control of clock pattern. The generated TX_DDR component has a port PF_IOD_TX_CLK:TX_DATA_0 that is in the module with the TX_CLK_DATA ports.</p> <p>Parent topic:TX DDR Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-B4434174-E143-4711-BDD8-A67451768D1C/","title":"Supported I/O Standards","text":"<p>GPIO and HSIO have configurable high-performance I/O drivers and receivers, supporting a wide variety of I/O standards.</p> <p>The following table lists the I/O standards supported in the receiver and transmitter modes, respectively.</p> I/O Standards Receiver/Transmitter Modes VDDI(Nominal) Required Bank Types Applications Single-Ended Standards PCI Receiver, Transmitter 3.3V GPIO PC and embedded systems LVTTL1 Receiver 3.3V, 2.5V, 1.8V, \u20281.5V, 1.2V GPIO General purpose Transmitter 3.3V LVCMOS331 Receiver 3.3V, 2.5V, 1.8V, \u20281.5V, 1.2V GPIO General purpose Transmitter 3.3V LVCMOS251 Receiver 3.3V, 2.5V, 1.8V, \u20281.5V, 1.2V GPIO General purpose Transmitter 2.5V LVCMOS181 Receiver 3.3V, 2.5V, 1.8V, \u20281.5V, 1.2V GPIO, HSIO General purpose Transmitter 1.8V LVCMOS151 Receiver 3.3V, 2.5V, 1.8V, \u20281.5V, 1.2V GPIO, HSIO General purpose Transmitter 1.5V LVCMOS121 Receiver 3.3V, 2.5V, 1.8V, \u20281.5V, 1.2V GPIO, HSIO General purpose Transmitter 1.2V SSTL25I, \u2028SSTL25II Receiver 2.5V GPIO DDR12 Transmitter 2.5V GPIO DDR12 SSTL18I,SSTL18II Receiver, Transmitter 1.8V GPIO, HSIO DDR22/RLDRAM22 SSTL15I,SSTL15II Receiver, Transmitter 1.5V GPIO, HSIO DDR3 SSTL135I,SSTL135II Receiver, Transmitter 1.35V HSIO DDR3L HSTL15I,HSTL15II Receiver, Transmitter 1.5V GPIO, HSIO QDRII+ HSTL135I,HSTL135II Receiver, Transmitter 1.35V HSIO RLDRAM32 HSTL12I Receiver, Transmitter 1.2V HSIO QDRII+ HSUL18I,HSUL18II Receiver, Transmitter 1.8V GPIO, HSIO LPDDR2 HSUL12I,HSUL12II Receiver, Transmitter 1.2V HSIO LPDDR22, LPDDR3 POD12I,POD12II Receiver, Transmitter 1.2V HSIO DDR4 LVSTLILVSTLII Receiver, Transmitter 1.1V HSIO LPDDR4 Differential Standards LVDS18G Receiver 1.8V GPIO General purpose Transmitter3 1.8V GPIO General purpose LVDS33 Receiver 3.3V GPIO General purpose Transmitter3 3.3V GPIO General purpose LVDS25 Receiver 2.5V GPIO General purpose Transmitter3 2.5V GPIO General purpose LVDS184,5 Receiver 1.8V HSIO General purpose RSDS33 Receiver 3.3V GPIO General purpose Transmitter3 3.3V GPIO General purpose RSDS25 Receiver 2.5V GPIO General purpose Transmitter3 2.5V GPIO General purpose RSDS185 Receiver 1.8V HSIO General purpose MINILVDS33 Receiver 3.3V GPIO General purpose Transmitter3 3.3V GPIO General purpose MINILVDS25 Receiver 2.5V GPIO General purpose Transmitter3 2.5V GPIO General purpose MINILVDS185 Receiver 1.8V HSIO General purpose SUBLVDS33 Receiver 3.3V GPIO General purpose Transmitter3 3.3V GPIO General purpose SUBLVDS25 Receiver 2.5V GPIO General purpose Transmitter3 2.5V GPIO General purpose SUBLVDS185 Receiver 1.8V HSIO General purpose PPDS33 Receiver 3.3V GPIO General purpose Transmitter3 3.3V GPIO General purpose PPDS25 Receiver 2.5V GPIO General purpose Transmitter3 2.5V GPIO General purpose PPDS185 Receiver 1.8V HSIO General purpose SLVS33 Receiver 3.3V GPIO General purpose SLVS25 Receiver 2.5V GPIO General purpose SLVS18 Receiver 1.8V HSIO General purpose SLVSE156 Transmitter 1.5V GPIO, HSIO General purpose HCSL33 Receiver 3.3V GPIO General purpose HCSL25 Receiver 2.5V GPIO General purpose HCSL18 Receiver 1.8V HSIO General purpose BUSLVDSE256 Transmitter 2.5V GPIO Multipoint backplane applications MLVDSE256 Transmitter 2.5V GPIO Multipoint backplane applications LVPECL33 Receiver 3.3V GPIO Video graphics and clock distribution LVPECLE336 Transmitter 3.3V GPIO Video graphics and clock distribution MIPI25 Receiver 2.5V GPIO Consumer mobile applications MIPIE256 Transmitter 2.5V GPIO Consumer mobile applications, High\u2013speed Mode <p>Note:</p> <ol> <li>Certain I/O standards are designed to support flexible VDDI assignment. See Mixed I/O in VDDI Banks.</li> <li>This application is supported by the I/O Standard, however, PolarFire family offering does not include the specific memory controller solution.</li> <li>Buffers configured for these standards are true-differential transmitters that do not support bidirectional operations.</li> <li>For HSIO, native LVDS inputs are supported with a single external-differential termination 100\u03a9 resistor, and LVDS transmit outputs are not supported in HSIO banks.</li> <li>These standards require an external voltage reference (VREF) and two single-ended drivers with biasing through external resistors.</li> <li> <p>Buffers are configured as emulated-differential transmitters and also support bidirectional operations. However, they require an external board termination.</p> </li> <li> <p>I/O Standard Descriptions </p> </li> </ol>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-B59AD9F8-1698-43B4-AD76-B45765D6F54A/","title":"CoreRxIODBitAlign","text":"<p>CoreRxIODBitAlign IP available from the Libero SoC Catalog performs training when interfacing the IOD macro to support as a dynamic source with adjusting delays to capture the data correctly.</p> <p></p> <p>Important: HS_IO_CLK is internal connection.</p> <p>This CoreRxIODBitAlign IP works based on Fabric clock (OUT_FABCLK*) from CCC or PLL component and PF_IOD_GENERIC_RX IOD component works based on OUT*_HS_IO_CLK_* or for bit alignment.</p> <p>An example application for bit alignment uses the PF_IOD_GENERIC_RX IOD component to receive the serial data with a required data rate of 1000 Mbps in DDRx4 fabric mode. The OUT2_FABCLK_0 know as SCLK is driven from the PLL of the CCC component at 125 MHz and OUT0_HS_IO_CLK_0 to PF_IOD_GENERIC_RX at 500 MHz.</p> <p>The CoreRxIODBitAlign IP starts the training when the PLL_LOCK is stable and driven high. The LP_IN input is used only in the CoreRxIODBitAlign IP when MIPI_TRNG parameter is set to 1. This LP_IN signaling is active low and level-based, detected as negative edge every time by the IP to indicate the valid start of frame to start the bit alignment training mechanism. If MIPI_TRNG parameter is set to 0, then this input is left unused by the IP.</p> <p>The CoreRxIODBitAlign IP indicates the start of training by driving BIT_ALGN_START high and BIT_ALGN_DONE as low. It then drives the output BIT_ALGN_LOAD to load the default settings in the PF_IOD_GENERIC_RX component. The BIT_ALGN_CLR_FLGS is used to clear the IOD_EARLY, IOD_LATE and BIT_ALGN_OOR flags.</p> <p>The CoreRxIODBitAlign IP proceeds with BIT_ALGN_MOVE followed with BIT_ALGN_CLR_FLGS for every TAP and records the IOD_EARLY, IOD_LATE flags. When BIT_ALGN_OOR is set high by the PF_IOD_GENERIC_RX component, then the CoreRxIODBitAlign IP sweeps the recorded EARLY and LATE flags and finds the optimal EARLY and LATE flags to calculate the required TAP delays for clock and data bit alignment. CoreRxIODBitalign IP selects the window size, which has the best case IOD_EARLY and IOD_LATE flags counts.</p> <p>The CoreRxIODBitAlign IP loads the calculated TAP delays and drives BIT_ALGN_START low and BIT_ALGN_DONE high to indicate the completion of the training.</p> <p>The CoreRxIODBitAlign IP continues the Re-training dynamically if it detects noisy IOD_EARLY or IOD_LATE feedback assertion from PF_IOD_GENERIC_RX component. The BIT_ALGN_DONE is reset and driven low and BIT_ALGN_START is driven high again by the CoreRxIODBitAlign IP to indicate the restart of the training. The timeout counter when reaches the timeout condition asserts the BIT_ALGN_ERR at the end of the training.</p> <p>The CoreRxIODBitAlign IP also provides restart mechanism for the user to restart the training whenever required. The BIT_ALGN_RSTRT input is active high level must be driven high (for example, 8 clocks). The BIT_ALGN_DONE is reset and driven low. BIT_ALGN_START is driven high again by the CoreRxIODBitAlign IP to indicate the fresh start of the training.</p> <p>The CoreRxIODBitAlign IP also provides hold mechanism to hold the training in the middle. In this use case, the HOLD_TRNG parameter must be set to 1 then the CoreRxIODBitAlign IP uses the BIT_ALGN_HOLD input and asserts active high level-based until it requires the CoreRxIODBitAlign IP to hold the training and then continues the training when the input BIT_ALGN_HOLD is driven low.</p> <p></p> <p>For more information about IP module usage, see HB0861: CoreRxIODBitAlign Handbook. This handbook can be downloaded from the Libero SoC Catalog.</p> <p>The following figure shows the CoreRxIODBitAlign Libero SoC Configurator.</p> <p></p> <p>IOD analysis is available for generic RX IOD interfaces that use the CoreRXIODBITALIGN IP. SmartDebug includes an utility that can analyze the clock and data margins of an interface. The utility provides feedback on the amount of delay taps between lanes to depict any disparity in PCB routing deviations. See SmartDebug User Guide for more information.</p> <p>Parent topic:Dynamic IOD Interface Training</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-B6301E54-2F58-487F-BC0C-C4519A4AAEB1/","title":"Static Timing Analysis","text":"<p>Static delays are automatically prescribed by the IOD configurator. The values that are added based on the IOD configuration can be found in the <code>boardlayout.xml</code> report shown in the following figure. These are the initial values set by the software based on initial IOD setup information. The settings can be modified as mentioned in the preceding section with pdc or IOEditor. You can adjust the delay values by adding or subtracting from the initial value applied in the Libero SoC configurations. The per tap incremental delay value is found in the respective PolarFire FPGA Datasheet or PolarFire SoC Datasheet.</p> <p></p> <p>Parent topic:Programmable I/O Delay</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-B67CEDE3-19CA-49FF-9F40-D56FB6398627/","title":"Input Register","text":"<p>The following illustration shows the input register.</p> <p></p> <p>The following table lists the input register pins and descriptions.</p> Ports Types Descriptions RX_CLK Input Receive Clock input D/DR Input Data input Q/QR Output Data output INFF_EN Input Clock enable (active high) INFF_SL Input Synchronous load (active high) AL_N Input Active low asynchronous load (active low) LAT Input Latch enable (active high) SD_B Input Synchronous data AD_B Input Asynchronous data (active low) <p>Parent topic:I/O Registers</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-B7481AE2-5F0A-42C1-83A7-AA2A939EF67B/","title":"RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN","text":"<p>The RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN interface is used to capture DDR data using dynamic control. The clock and data relationship can be adjusted dynamically when the device receives the DDR data. The RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN interface uses the digital ratio of 2, 3.5, 4, and 5. These interfaces can use single-ended, voltage-referenced, or differential I/O standards.</p> <p>The interface receives the data RXD and the clock RX_CLK through I/O and passed the data Lx_RXD_DATA and fabric clock (RX_CLK_FAB) to the fabric. The receive clock input (RX_CLK) is passed through the lane controller to generate RX_CLK_FAB, which is driven by RCLKINT.</p> <p>The following illustration shows the signal waveform of RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN interface when slip input is not used.</p> <p></p> <p>The following illustration shows the block diagram of RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN interface.</p> <p></p> <p>Note: For information about connections between IOD block and user training IP, see Dynamic Delay Control.</p> <ul> <li> <p>Interface Ports </p> </li> <li> <p>Interface Selection Rules </p> </li> </ul> <p>Parent topic:Generic I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-BC95EECA-1201-4BA4-B277-85B6B1E160D3/","title":"CoreBclkSclkAlign Coarse Training Timing Diagram","text":"<p>The following timing diagram shows the training procedure result of coarse training with BCLK90 as clock and SCLK as data pin and defines the BCLK90 to SCLK phase relationship by moving BCLK90.</p> <p></p> <ul> <li> <p>CoreBclkSclkAlign Training Parameters </p> </li> <li> <p>CoreBclkSclkAlign Training Ports </p> </li> </ul> <p>Parent topic:CoreBclkSclkAlign Training IP</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68/","title":"Transmit Interface","text":"<p>The PF_IOD_CDR transmit interface converts the parallel data into a serial data stream using the IOD interface. It receives the parallel data TXD[9:0] and transmits it through the I/O ports such as TX_P and TX_N. The PF_IOD_CDR transmit interface uses the same PLL used in the receive interface. The transmit clock generated is connected to the pin TX_CLK_G of the PF_IOD_CDR. The source clock is connected to HS_IO_CLK_0.</p> <p>The following table shows the PF_IOD_CDR interface associated ports.</p> Port I/O BIF Description HS_IO_CLK_01 Input CDR_\u2028CLOCKS Bank clock with phase 0 is used for both receive and transmit interface. Frequency must be half the rate of the serial data input. HS_IO_CLK_901 Input CDR_\u2028CLOCKS Bank clock with phase 90 is used for the I/O clock recovery. Frequency must be half the rate of the serial data input. HS_IO_CLK_1801 Input CDR_\u2028CLOCKS Bank clock with phase 180 is used for the I/O clock recovery. Frequency must be half the rate of the serial data input. HS_IO_CLK_2701 Input CDR_\u2028CLOCKS Bank clock with phase 270 is used for the I/O clock recovery. Frequency must be half the rate of the serial data input. PLL_LOCK Input CDR_\u2028CLOCKS Lock signal from CCC-PLL. HS_IO_CLK_PAUSE Input CDR_\u2028CLOCKS Toggling the HS_IO_PAUSE:\u2013 Resets the IOD RX state machines. This reset re-synchronizes pattern to HS_IO_CLK (bank clock) and RXCLK.\u2013 Resets any adjustment done through SLIP operation.\u2013 Resets the IOD TX state machines. This reset synchronizes HS_IO_CLK and TXCLK.\u2013 HS_IO_PAUSE does not disrupt delay line value settings. DLL_LOCK Input CDR_\u2028CLOCKS Lock signal from CCC-DLL. TX_CLK_G Input CDR_\u2028CLOCKS Transmit clock from the Fabric. DLL_DELAY_CODE[6:0]2 Input CDR_\u2028CLOCKS Delay code bus input from DLL-CCC. DLL delay code for 90\u00b0 phase of the data. DLL_VALID_CODE Input CDR_\u2028CLOCKS Delay code valid input from Master IO_CDR Lane. CDR_START Input CDR_\u2028CLOCKS Start signal from the Master IO_CDR Lane. STREAM_START3 Input \u2014 High input indicates valid serial input stream. STREAM_START signals to the CDR locks to a valid incoming serial data stream. This signal must not be tied high. It must be controlled to go high to indicate the incoming data stream is valid. This is extremely important at start-up or power-up. TX_DATA[9:0] Input \u2014 Transmit parallel data. ODT_EN Input \u2014 On Die Termination Enable Input. Optional pin is used with LVDS Fail Safe operation. See Dynamic ODT or Fail-Safe LVDS for information. RX_P Input Pad \u2014 Serial data input (P side). RX_N Input Pad \u2014 Serial data input (N side). RX_BIT_SLIP4 Input \u2014 This port is used to rotate the parallel data word from the IOD to match the proper alignment of the data per lane. RST_N5 Input \u2014 Active asynchronous low reset input. RX_CLK_R Output \u2014 Recovered clock for the fabric interface is divided by five from the HS_IO_CLK. This clock is routed using a regional clock. RX_VAL Output \u2014 The CDR is locked to the incoming serial data after indication by STREAM_START that the incoming data is valid. When the IO_CDR locks to the data, indicated by RX_VAL going high, any disruptions of data stream will not cause RX_VAL to change. TX_P Output Pad \u2014 Serial data output (P side). TX_N Output Pad \u2014 Serial data output (N side). (1) PLL takes any reference clock input frequency (default 125 MHz) and outputs 625 MHz clock with 0, 90, 180, and 270 degree shift on four outputs.(2) DLL takes 625 MHz reference clock input from the PLL output in Clock Reference Mode and outputs delay code as quarter of the clock cycle. The delay code is used in calculating of fine tune delay of CDR clock phase.(3)For more information, see AN4623 REVB (or later), which provides an instance of a valid rx stream detection implemented in the SSDetect block.(4) User optional pin enabling the BITSLIP exposes the Lx_BIT_SLIP.(5)Resets the IOD block of the IOCDR. Does not reset DLL.   GUI Option    Selections    Jump Size Step    Do not change default    Expose Diagnostic Ports    When checked, ports expose. \\(see [Table \u2000 3](#ID-0000371E)\\)    Eye window override    This option allows the user to customize the width of the Eye Monitor at the Receive end \\(RX\\_P and RX\\_N\\). Once the option is selected, the user can customize the value of Eye window P side and Eye window N side within the range of 1\u20137 as shown in the following figure. ![](GUID-C28A0126-FDA5-4342-A7CC-90BD063F111A-low.png \"Eye Window Override Option\")   **Note:** For data rates lower than 1 Gbps, the default eye window sizes of 5 and 6 might not be sufficient for data streams with high jitter. In this case, the **Eye window override** option can be used to increase the width of the Eye Monitor for achieving better performance.     Flag Window Size    Do not change default   Port I/O Description SELA_LANE[10:0] Output SELA/SELB bits [10:0] toggles when the internal CDR clock is switched from delay line A to B or vice versa. Bits[9:8] - Course phase selection for CDR clock (0, 90, 180, 270). Bits [7:0] - Fine phase selection for the CDR clock, 25pS delay taps (0....90)25pS is typical (not PVT calibrated). See respective device family datasheet for more information about range. SELB_LANE[10:0] Output EARLY_N Output EYE_MONITOR_EARLY and EYE_MONITOR_LATE flag outputs indicate whether the data edges are closer to the clock edges than this minimum setting. LATE_N Output CDR_READY Output Output asserts when CDR is locked and stays high until reset. SWITCH_LANE Output Ports toggle when there is a clock phase shift. Accompanying with EARLY/LATE flags; this indicates if the phase shift is increasing or decreasing the delay line when SWITCH_LANE output asserts. If both flags are high with SWITCH_LANE high, there is clock jitter and/or causing data errors. CLR_FLAGS_N Input Port is used to clear the flags and restarts the early/late monitor after each time the status is recorded. <p>Important: 25 pS is typical and not PVT calibrated. For range information, see respective PolarFire FPGA Datasheet or PolarFire SoC FPGA Datasheet.</p> <p>The following figure shows the IOCDR Flags.</p> <p></p> <p>The advanced diagnostic ports are intended for monitoring IOD operation and for interface debugging. Users can monitor these flags with counters for analyzing the operation of the IOD training.</p> <p>Parent topic:PF_IOD_CDR</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-C00F7871-31CC-481D-AE5A-BC9955EF28D2/","title":"Interface Selection Rules","text":"<p>The following conditions are applicable when assigning pins to the RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN interface:</p> <ul> <li>Interface uses two ICB_CLKDIVDELAY and three HS_IO_CLK.</li> <li>RX_CLK input must be placed in an I/O with the CLKIN_z_w function in the same bank as other I/Os.</li> <li>RX and RX_CLK I/Os must be placed in the same bank (exception on device with bank7, I/Os can be either in both bank0 and bank7).</li> <li>One IOD per data I/Os.</li> <li>One IOA per data and clock I/Os.</li> <li>IOA from two different interfaces (TX/RX/DDR/QDR/OCTAL/CDR) cannot be placed in the same I/O lane.</li> </ul> <p>Parent topic:RX_DDRX_B_G_DYN/ RX_DDRX_B_R_DYN</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-C45F90FC-840C-4B6D-B32B-CCA91A453DFF/","title":"Cold Sparing","text":"<p>In cold-sparing applications, voltage can be applied to device I/Os before and during power-up. For cold-sparing applications, the device must support the following characteristics:</p> <ul> <li>I/Os must be tri-stated before and during power-up</li> <li>Voltage applied to an I/O must not power up any part of the device</li> <li>Device reliability must not be compromised if voltage is applied to I/Os before or during power-up</li> </ul> <p>Cold Sparing is supported with GPIO\u2014any GPIO of an unpowered device can be safely driven with very minimal leakage current. When the device is powered OFF, both VDD and the VDDI are clamped to ground, preventing these supplies from powering up when a voltage is applied to the inputs. It is a good design practice not to rely on the outputs of an unpowered or partially powered device to drive other components in the system.</p> <p>HSIO are pseudo-cold spare. It requires the spare device to have its HSIO VDDI banks powered-up to prevent I/O leakage through the ESD diodes. This is required to maintain low power and a protected state.</p> <ul> <li>Hot Swap </li> </ul> <p>Parent topic:Cold Sparing and Hot Swap</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-C7322514-FDC5-46D7-A56F-359F6CC1C55A/","title":"LVDS in GPIO Banks with VDDI = 1.8V","text":"<p>LVDS inputs and outputs in the GPIO banks are supported from Libero SoC with VDDI = 1.8V and VDDAUX= 2.5V or 3.3V. Both LVDS18G inputs and outputs operate from the VDDAUX power supply, which allows operation independent of the VDDI power supply. LVDS18G inputs include on-chip differential termination, and true high-speed differential outputs are used in LVDS18G. The LVDS18G IOSTD is supported only for input and output I/Os (TRIBUF and INOUT is not supported).</p> <p>LVDS18G I/O standard allows Libero SoC to set VDDI = 1.8V, thereby placing other 1.8V I/O on the bank as mixed voltage support, and simultaneously supporting the LVDS modes (see respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet), RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet. If setting the I/O standards from I/O Editor or PDC with VDDI = 1.8V, it requires the selection of LVDS18G as I/O TYPE and VDDAUX = 2.5V (or 3.3V) circuit board voltage supply. LVDS18G input requires Clamp Diode to be OFF when placed on a bank with VDDI = 1.8V.</p> <p>Parent topic:Mixed I/O in VDDI Banks</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-C94B43F6-31B6-489B-8E87-0BF03B361ECA/","title":"7:1 LVDS Receive Interface","text":"<p>The LVDS 7:1 receive module receives LVDS data and an LVDS clock from the FPGAs LVDS IOA inputs. The source-synchronous LVDS clock is passed to the fabric clock conditioning circuitry (CCC) block while the LVDS data is sent to the RX_DDRX_B_G_FA (fractional aligned clock and data) using 3.5 gearing ratio. The receive block uses double data rate registers to capture data on both the rising and falling edge of the input clock. RX_BIT_SLIP is not available in DDRX3P5 gearing, which requires the bit and word alignment to be part of the FPGA fabric IP. The data is deserialized to 7-bit data that is sent to the fabric with a forwarded clock.</p> <p></p> <p></p> <p>Parent topic:LVDS 7:1</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-C9F02BA0-66DD-423C-A600-6B39C21DF978/","title":"Interface Ports","text":"<p>The following table lists the RX_DDR_[G:R]_A interface mode ports.</p> Port I/O Description RX Input Input DDR data. Supports up to 128-bits for _G interfaces and 11-bit for _R interfaces. RX_CLK Input Input DDR clock. L#_RX_DATA[n:0] Output DDR output to FPGA fabric. \u2018n\u2019 equals the output pins from the geared DDR component to the fabric where the even numbered pin is the rising edge data and the odd numbered pin is the falling edge data of the DDR signal. The number of fabric pins are based on the number of I/Os and the gearing ratio.L# is associated with the # of external input pins up to 128 maximum. RX_CLK_R/\u2028RX_CLK_G Output Receive clock to FPGA fabric using a global (G), regional (R) clock. (1) Other pins are visible when advanced options are used. See Generic IOD Interface Implementation. <p>Parent topic:RX_DDR_G_A/ RX_DDR_R_A\u2014Aligned Interfaces with Static Delays</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-CB8D7DD7-07C8-41AE-BB32-31858BA4DAD2/","title":"TX DDR Interfaces","text":"<p>The following table lists the clock-to-data conditions of TX DDR interfaces.</p> Interface Name Topology Gearing Ratio Clock-to-Data Condition TX_DDR_G/B_A TX DDR 1 From a global clock source, aligned clock, and data <ul> <li> <p>TX_DDR_G/B_A </p> </li> <li> <p>Interface Ports </p> </li> <li> <p>Interface Selection Rules </p> </li> </ul> <p>Parent topic:Generic I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-CBC55CDA-3B03-48D5-9F15-27855D1CEC83/","title":"Programmable Clamp Diode","text":"<p>Both HSIO and GPIO have internal clamp diodes. Clamp diodes help reduce the voltage level at the input, and are mainly used when the voltage overshoot exceeds the maximum allowable limit. Although, the HSIO clamp is always ON; it is not a PCI clamp. PCI clamp is only on GPIO. If signaling levels of the receiver are greater than the VDDIx of the bank, the clamp diode must be OFF to support hot-swapping insertion. For more information, see Cold Sparing and Hot Swap.</p> <p>As shown in Figure \u2000 1, GPIOs have optional clamp diode to VDDIO (not to GND) for complying to PCI standard. For GPIOs, these clamp diodes can be programmed to be ON or OFF by using the I/O attribute editor in Libero SoC or by using a PDC command. For HSIO, the internal clamp diode is always ON.</p> <p>The following table lists the values for GPIO standards. For HSIO standards, the value is always ON.</p> I/O Standards Values LVCMOS12, LVCMOS15, LVCMOS18, SSTL18I, SSTL18II, SSTL15I, SSTL15II, HSTL15I, HSTL15II, LVTTL, LVCMOS33, LVCMOS25, SSTL25I, SSTL25II, SLVS25, HCSL25, LVDS25, RSDS25, MINILVDS25, SUBLVDS25, PPDS25, LCMDS25 OFF, ON. The default is ON. MIPI25, LVDS18G OFF, ON. The default is OFF. HSUL18I, HSUL18II, SLVSE15, PCI, SLVS25, SLVS33, HCSL33, HCSL25, MIPIE33, MIPIE25, LVPECL33, LVPECL25, LVPECLE33, LVDS25, LVDS33, RSDS25, RSDS33, MINILVDS25, MINILVDS33, SUBLVDS25, SUBLVDS33, PPDS25, PPDS33, MLVDSE25, BUSLVDSE25, LCMDS25, LCMDS33 ON <p>The following PDC command is used for programmable clamp diode settings:</p> <pre><code>set_io -CLAMP_DIODE &lt;value&gt;\n</code></pre> <p>Important: The clamp diode is always on for HSUL18I, HSUL18II, SLVSE15, MIPI25, PCI, SLVS33, HCSL33, MIPIE25, LVPECL33, LVPECLE33, LVDS25, LVDS33, RSDS25, RSDS33, MINILVDS25, MINILVDS33, SUBLVDS25, SUBLVDS33, PPDS25, PPDS33, MLVDSE25, and BUSLVDSE25 I/O standards implemented in GPIO bank.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-CC29CF66-77AD-471C-8A06-94A7337826B5/","title":"I/O Analog (IOA) Buffer Programmable Features","text":"<p>GPIO and HSIO provide a number of programmable features. These features are set using the I/O attribute editor in Libero SoC or through PDC commands. The following sections describe these features. For information about PDC constraints, see PDC Commands User Guide for PolarFire FPGA.</p> <ul> <li> <p>Slew Rate Control </p> </li> <li> <p>Programmable Weak Pull- Up/Down and Bus-Keeper (Hold) Circuits </p> </li> <li> <p>Schmitt Trigger Input Hysteresis </p> </li> <li> <p>Programmable Output Drive Strength </p> </li> <li> <p>Programmable Output Impedance Control </p> </li> <li> <p>Differential Near End Termination </p> </li> <li> <p>On-Die Termination (ODT) </p> </li> <li> <p>Common Mode Voltage (Vcm) Settings </p> </li> <li> <p>Programmable Clamp Diode </p> </li> <li> <p>Compensated Drive Impedance and Terminations </p> </li> <li> <p>SSTL25 and SSTL18 Stub Resistor </p> </li> <li> <p>Shield </p> </li> <li> <p>Open Drain GPIO </p> </li> <li> <p>3.3V Tolerant Input </p> </li> </ul> <p>Parent topic:I/O Features and Implementation</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-CCD20DB3-9E81-44EC-98C4-AA379858E7C2/","title":"Shield","text":"<p>Shield IOTYPE are provided for \u201csoft ground\u201d pins to improve the localized references. These are actual I/O pins that are re-purposed to isolate switching noises around high-speed I/O interfaces. Shields are only implemented on memory interfaces on the unused DQ bits in specific device/package combinations. This rule applies to GPIO and HSIO based DDRx memory interfaces. For maximum shielding benefit, it is recommended to tie these SHIELD signals to VSS on the board for the specific device/packages included in the PPAT description. This pin function is only available when using PolarFire family Memory Controllers. For those combinations that do have Shield pins defined, Libero enforces to use specific pins as Shields. If Shields are identified in the PPAT and Libero SoC software, it is recommended to connect them to GND on the PCB as specified.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-CD0CF485-A082-48D8-95AA-BFCB0BC70A18/","title":"References","text":"<ul> <li>For more information about PolarFire FPGA GPIO and HSIO performance specifications, see PolarFire FPGA Datasheet.</li> <li>For more information about RT PolarFire FPGA GPIO and HSIO performance specifications, see RT PolarFire FPGA Datasheet.</li> <li>For more information about PolarFire SoC FPGA GPIO and HSIO performance specifications, see PolarFire SoC FPGA Datasheet.</li> <li>For more information about RT PolarFire SoC FPGA GPIO and HSIO performance specifications, see RT PolarFire SoC Datasheet.</li> <li>For more information about PolarFire SoC FPGA MSS, see PolarFire SoC FPGA MSS Technical Reference Manual.</li> <li>For information about clock conditioning circuitry (CCC), see PolarFire Family Clocking Resources User Guide.</li> <li>For information about transceiver, see PolarFire Family Transceiver User Guide.</li> <li>For information about external reference inputs, unused conditions of supply pins, cold sparing, and hot socketing, see respective PolarFire FPGA Board Design User Guide, RT PolarFire FPGA Board Design User Guide, or PolarFire SoC FPGA Board Design Guidelines User Guide.</li> <li>For information about programming and I/O states, see PolarFire FPGA and PolarFire SoC FPGA Programming User Guide or RT PolarFire FPGA Programming User Guide.</li> <li>For information about MSS Configurator, see Standalone MSS Configurator User Guide for PolarFire SoC.</li> </ul> <p>Parent topic:Introduction</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-CEDCE521-84AB-4ACB-9B30-7E70F1D7BAB1/","title":"Implementing Emulated Standards for Outputs","text":"<p>External terminations are required to implement SLVSE, BLVDSE, MLVDSE, and LVPECLE output modes. These outputs, referred to as emulated differential outputs, are noted in Table \u2000 1.</p> <p>Emulated differential standards use compensated push-pull drivers in complementary output mode and require external terminations on the board to match the common-mode and voltage swing to meet the I/O signal standards. PCB design practices must account for the effective impedance of the entire connection including the bus trace characteristic impedance Zo and the capacitive loading. This section provides example implementations for the emulated standards.</p> <ul> <li> <p>Scalable Low-Voltage Signaling Emulated (SLVSE15) Output Mode </p> </li> <li> <p>Bus-LVDS Emulated (BLVDSE25) Output Mode </p> </li> <li> <p>Multipoint Low-Voltage Emulated (MLVDSE25) Output Mode </p> </li> <li> <p>LVPECL Emulated (LVPECLE33) Output Mode </p> </li> </ul> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-CF8CE51A-E6C4-4DEC-A91C-21C8A04E9A8C/","title":"I/O Interface Configurators","text":"<p>I/O interface configurators assemble interfaces from the device input and output pins to the fabric. The configurator includes IOD blocks and the connectivity required for the interface. The configurators include tabs that show the configured component with the ports. The receiver configurator includes an interactive waveform diagram that updates the use case based on the inputs to the configurator GUI. The GUI also includes simple design rule checks to prevent from crating modules that are not allowed by the architecture.</p> <ul> <li> <p>IOD Templates </p> </li> <li> <p>IOD Generic RX </p> </li> <li> <p>Dynamic Delay Control </p> </li> <li> <p>IOD Generic TX </p> </li> </ul> <p>Parent topic:Generic IOD Interface Implementation</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D0FB7A0B-AB16-4F66-8705-9D5CC6BD0C1B/","title":"Output Register","text":"<p>The following illustration shows the output register.</p> <p></p> <p>The following table lists the output register pins and their descriptions.</p> Ports Types Descriptions TX_CLK Input Clock input D/DR Input Data input Q/QR Output Data output OUTFF_EN Input Clock enable (active high) OUTFF_SL Input Synchronous load (active high) LAT Input Latch enable (active high) SD_B Input Synchronous data AD_B Input Asynchronous data (active low) <p>Parent topic:I/O Registers</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D101E186-02C7-4BC5-9AEC-D4355D6BD288/","title":"IOD Templates","text":"<p>Many IOD templates are available for ease entry of interface settings. The interfaces (see Generic I/O Interfaces) are captured by the templates. Select a desired preset in the left pane and right-click. Click Apply to load the related interface configuration to the GUI. Click View to see the specific configuration settings. When applied, the templates auto-fills the Configuration settings within the tab for the applied template. This is a simple method of applying legal combinations for IOD configurations. Modify according to specific requirement. It also navigates the user to use the available configurations.</p> <p>Parent topic:I/O Interface Configurators</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D597A3C6-75FB-4245-B9B9-1470BEFB1C2C/","title":"Low-Voltage TTL (LVTTL)","text":"<p>LVTTL is a general-purpose standard (EIA/JESD8-B) for 3.3V applications. It uses an LVTTL input buffer and a push-pull output buffer. GPIO supports the LVTTL I/O standards, and the LVTTL output buffer can have up to six different programmable drive strengths. For more information about programmable drive strength control, see Table \u2000 1.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D5FF1F14-7586-4A49-8E04-D7C69E2F688E/","title":"Interface Ports","text":"<p>The following table lists the RX_DDR_B_C and RX_DDR_B_A interface mode ports.</p> Port I/O Description RX Input Input DDR data. Supports up to 128-bits for _G interfaces and 11-bit for _R interfaces. RX_CLK Input Input DDR clock. ARST_N Input Asynchronous reset to IOD and lane controller. ARST_N inputs are independent asynchronous resets to both the Rx and Tx IOD blocks. HS_IO_CLK_PAUSE Input Toggling the HS_IO_PAUSE:\u2013 Resets the IOD RX state machines. This reset re-synchronizes pattern to HS_IO_CLK (bank clock) and RXCLK.\u2013 Resets any adjustment done through SLIP operation.\u2013 Resets the IOD TX state machines. This reset synchronizes HS_IO_CLK and TXCLK.\u2013 HS_IO_CLK_PAUSE must be pulsed after PLL lock is asserted in fractional aligned mode allowing the I/O Gearing state machine to detect the phase difference between fabric clock and clock coming out of PLL.\u2013 HS_IO_PAUSE does not disrupt delay line value settings. L#_RX_DATA[m:0] Output DDR output to FPGA fabric. \u2018m\u2019 equals the output pins from the geared DDR component to the fabric where the even numbered pin is the rising edge data and the odd numbered pin is the falling edge data of the DDR signal. The number of fabric pins are based on the number of I/Os and the gearing ratio.L# is associated with the # of external input pins up to 128 maximum. RX_CLK_R/\u2028RX_CLK_G Output Receive clock to FPGA fabric using a global (G) or regional (R) clock. Global and regional can be used for aligned interfaces. Center-aligned interfaces can only use global clock. (1) Other pins are visible when advanced options are used. See Generic IOD Interface Implementation. <p>Parent topic:RX_DDRX_B_G_C and RX_DDRX_B_G_A/RX_DDRX_B_R_A Interfaces with Static Delays</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D61D4214-76F1-4099-BEB2-749C2686A38D/","title":"Latency","text":"<p>The latency listed in the following table is an approximation and based on a specific fixed relationship for HSIO_CLKS clocks and regional clocks. Due to the flexibility and training associated with the DDR interfaces, the latency can be different than that listed by \u00b11 cycle.</p> IOD Mode Direction Latency Cycle (Rx/Tx CLK) RX_DDRX1 Input 1 RX_DDRX2 Input 4 RX_DDRX3P5 Input 6 RX_DDRX4 Input 7 RX_DDRX5 Input 9 TX_DDRX1 Output 2.5 TX_DDRX2 Output 5.5 TX_DDRX3P5 Output 6 TX_DDRX4 Output 10.5 TX_DDRX5 Output 13.5 <p>Parent topic:IOD Features and User Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D63DCB8B-CB32-46DD-8691-5D41B5D46899/","title":"CoreBclkSclkAlign Training Ports","text":"<p>The following table lists the clock alignment common signals required for CoreBclkSclkAlign.</p>   Port Name    Type    Description    **Clocks and Reset**     SCLK    Input    Fabric clock    RESETN    Input    Active low asynchronous reset    **Data Bus and Control Signals \u2013 PLL and ICB Mode**    BCLKSCLK\\_TRAIN\\_START    Input    Set to 1 to start the clock training It is level-based; it must be driven high to start either PLL or ICB clock training mode .   BCLKSCLK\\_TRAIN\\_DONE    Output    Set to 1 at the end of the clock training and Reset to 0 when BCLKSCLK\\_TRAIN\\_START is 0  It is level-based; the DUT drives high at the end of clock training in PLL or ICB clock training mode.   BCLKSCLK\\_ALGN\\_PAUSE    Output    Set to 1 to reset the lane controller during start or rotate reached eight times \\(retrain\\) or at the completion of the clock training in both PLL and ICB mode.    CLK\\_ALGN\\_RSTRT    Input    0 \u2013 Disable HOLD-based training 1 \u2013 RESTART PLL-based or ICB-based training It is level-based; it must be driven high to restart the PLL or ICB clock training mode. This parameter is used in common for PLL/ICB mode and used internally in the DUT-based on BCLKSCLK\\_TRN\\_MODE to connect either PLL or ICB Block   CLK\\_ALGN\\_SKIP    Input    0 \u2013 Disable HOLD-based training 1 \u2013 SKIP PLL / ICB-based training It is level-based; it must be driven high to SKIP the PLL/ICB clock training mode. CLK\\_ALGN\\_SKIP\\_TRNG - parameter must be set to enable this feature. This parameter is used in common for PLL / ICB Mode and used internally in the DUT-based on BCLKSCLK\\_TRN\\_MODE to connect either PLL or ICB Block    CLK\\_ALGN\\_HOLD    Input    0 \u2013 Disable HOLD-based training 1 \u2013HOLD PLL-based / ICB-based training It is level-based; it must be driven high to HOLD the PLL/ICB clock training mode. CLK\\_ALGN\\_HOLD\\_TRNG - parameter must be set to enable this feature. This parameter is used in common for PLL/ICB mode and used internally in the DUT-based on BCLKSCLK\\_TRN\\_MODE to connect either PLL or ICB Block.   **Data Bus and Control Signals \u2013 PLL Mode Alone**    BCLK\\_IGEAR\\_RX\\[\\*-1:0\\]    Input    IOG\\_IOD RX\\_N for BCLK transition detection The parameter width must be set to either DDR2 or DDR4 fabric ratio to parametrize the width this input as required   PLL\\_BCLKPHS\\_OFFSET\\[2:0\\]    Input    BCLK VCO phase required for SCLK , BCLK , and BCLK90 clock relationship.   BCLKSCLK\\_BCLK\\_VCOPHSEL\\[6:0\\]    Output    The final phase used by the DUT is driven out and is mainly used in DEBUG mode for the PLL Clock Training mode.    PLL\\_VCOPHSEL\\_SCLK\\_SEL    Output    PLL VCO Phase select for SCLK    PLL\\_VCOPHSEL\\_BCLK\\_SEL    Output    PLL VCO Phase select for BCLK    PLL\\_VCOPHSEL\\_BCLK90\\_SEL    Output    PLL VCO Phase select for BCLK90    PLL\\_VCOPHSEL\\_MCLK\\_SEL    Output    PLL VCO Phase select for memory clock    PLL\\_LOADPHS    Output    PLL Phase load default values    PLL\\_PHS\\_ROTATE    Output    PLL Phase rotate Based on PLL\\_VCOPHSEL\\_X, the corresponding clock rotates in 45\u00b0 shift for VCO/8 phase delays in forward or backward direction.  BCLKSCLK\\_TRN\\_DIR parameter is used to select the direction. 0 - Backward Direction 1 - Forward Direction   PLL\\_PHS\\_DIRECTION    Output    -   1: Rotate phase forward. This is the default value. -   0: Rotate phase backward.   **Note:** The algorithm uses the rotate phase in backward direction.     **Data Bus and Control Signals \u2013used for ICB Mode Alone**    IOD\\_EARLY    Input    Data eye monitor early flag    IOD\\_LATE    Input    Data eye monitor late flag    IOD\\_OOR    Input    Out of range flag for delay line    ICB\\_BCLKPHS\\_OFFSET\\[7:0\\]    Input    Used for BCLK Phase Alignment  The value is used as added TAP delays in the IP for alignment   ICB\\_CLK\\_ALGN\\_CLR\\_FLGS    Output    Clear Early/Late flags    ICB\\_CLK\\_ALGN\\_LOAD    Output    PLL Load default values    ICB\\_CLK\\_ALGN\\_DIR    Output    Delay line up/down direction 1 \u2013 up \\(increment 1 tap\\) \\(default\\)   ICB\\_CLK\\_ALGN\\_MOV    Output    Increment the delay on move pulse    ICB\\_CLK\\_ALGN\\_ERR    Output    0 \u2013 No Error ICB Delay-based training 1 \u2013 Timeout Error in ICB Delay-based training   ICB\\_CLK\\_ALGN\\_TAPDLY\\[7:0\\]    Output    The final calculated TAP delays and ICB\\_BCLKPHS\\_OFFSET\\[7:0\\] is driven out by the DUT and is mainly used in DEBUG mode for ICB clock training mode.   <p>The following table lists all the valid and invalid training use cases of the COREBCLKSCLKALGN IP.</p> <p>|COREBCLKSCLKALGN IP Skip/Hold/Restart Feature| |Parameter|Ports|Use Case|Notes| |CLK_ALGN_SKIP_TRNG|CLK_ALGN_HOLD_TRNG|CLK_ALGN_SKIP|CLK_ALGN_HOLD|CLK_ALGN_RSTRT| |-----------------------------------------------------------------| |---------|-----|--------|-----| |---------------------|---------------------|---------------|---------------|----------------| |1|1|1|0|0|Valid|Skip training| |1|1|1|0|1|Invalid|Training is skipped completely, then Restart training is not a valid use case.| |1|1|1|1|0|Invalid|Training is skipped completely, then Hold training is not a valid use case.| |1|1|1|1|1|Invalid|Training is skipped completely, then Hold/Restart training is not a valid use case.| |1|1|0|1|0|Valid|Hold training whenever CLK_TRAIN_DONE is \u201c0\u201d.| |1|1|0|1|1|Invalid|Both Hold/Restart training cannot occur at the same time.| |1|1|0|0|1|Valid|Restart training whenever required.|</p> <p>Parent topic:CoreBclkSclkAlign Coarse Training Timing Diagram</p> <p></p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D858030B-07A9-4A6B-A7B6-5B0AAC9F507A/","title":"RX DDR Interfaces","text":"<p>The IOD block are assembled using a combination of modules\u2014Delay, IREG or IGEAR, FIFO, Gearing, Lane Controller, and Soft Training IP (TIP, not built automatically by Libero SoC). The I/O makes a direct use of clock topologies around the perimeter of the I/O ring to build synchronous I/O interfaces including lane clocks and bank (HS_IO_CLKs) clocks, local, and global clocks.</p> <p>Purpose built input capture circuitry uses DDR registers, which captures incoming data on both the rising and falling edges of the clock incoming clock. The RX DDR interfaces are constructed in several input widths and clocking variations using the Libero SoC I/O interface configurators.</p> <p>In FPGA generic I/O interfaces, there are three types of external interface definitions\u2014centered, aligned, and fractional-aligned. In a centered I/O interface\u2014at the device input pins\u2014the clock is centered in the data opening. In an aligned external interface\u2014at the device pins\u2014the clock and data transition are aligned or edge-on-edge. Fractional aligned IOD mode is used when the receive clock is a fraction of the data rate. Interfaces use either a static or dynamic optimization methods to achieve specific data rate targets. Static uses Libero SoC generated data and clock delay tunings. Using constraints, you can adjust the data delay of a static interface. Dynamic uses IOD capabilities to adapt the interface for optimal performance. Static interfaces are turn-key using Libero SoC whereas dynamic requires user integration to optimize the interface for maximum performance.</p> <p>The clock source in both types of interfaces can be sourced for a global, regional, or lane clock. For more information about clocking topologies, see PolarFire Family Clocking Resources User Guide.</p> <p>The Generic I/O Interfaces use a naming convention as follows:</p> <ul> <li>Direction_Gearing_Capture clock_Fabric clock_Clock to data relationship</li> <li>TX (direction), DDR (gearing), R (regional), C (Centered) ==&gt; TX_DDR_R_C</li> <li>DDRX (direction), B (HS_IO_CLK), FA (Fractional Clock Aligned), DYN (Dynamic alignment), FDYN (Fractional Clock with dynamic alignment)</li> </ul> <p>Both the device families include the following generic RX DDR interface types.</p> Name Clock Type Gearing Ratio Description RX_DDR_G_A Continuous 1 Rx DDR w/Global aligned RX_DDR_R_A Continuous 1 Rx DDR w/Regional clock aligned RX_DDR_G_C Continuous 1 Rx DDR w/Global centered RX_DDR_R_C Continuous 1 Rx DDR w/Regional clock centered RX_DDRX_B_G_A Continuous 2, 3.5, 4, 5 Rx DDR geared w/Bank aligned using Global clock RX_DDRX_B_G_C Continuous 2, 3.5, 4, 5 Rx DDR geared w/Bank centered using Global clock RX_DDRX_B_R_A Continuous 2, 3.5, 4, 5 Rx DDR geared w/Bank aligned using Regional clock RX_DDRX_B_R_C Continuous 2, 3.5, 4, 5 Rx DDR geared w/Bank centered using Regional clock <p>Note:</p> <ol> <li>For more information about maximum operating frequency, see respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</li> <li>Regional clock interfaces use the generated HS_IO_CLK to capture the data and then transfer to the regional clock within the FPGA fabric.</li> </ol> <p>Parent topic:Generic I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D8F23F3F-9899-455D-BCEC-B423A3A232E8/","title":"Scalable Low-Voltage Signaling Emulated (SLVSE15) Output Mode","text":"<p>GPIO and HSIO support SLVS transmitter with external terminations. The following illustration shows an example of SLVSE implementation. This implementation requires 100\u03a9, 82\u03a9, and 18\u03a9 external termination. Additionally, all driver output levels in the implementation are level-shifted by approximately 18%.</p> <p></p> <p>Parent topic:Implementing Emulated Standards for Outputs</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-D967C2C5-FC68-4454-9B87-6DA4328B1DF5/","title":"Low-Voltage Differential Signal (LVDS)","text":"<p>LVDS (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. The voltage swing between two signal lines is approximately 350 mV. GPIO supports LVDS receive and transmit modes. HSIO supports LVDS receive mode with an external 100\u03a9 board termination, see I/O External Termination for more information.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-DD47D6B9-C518-4919-BEDA-AA8751E0515A/","title":"I/O Gearing","text":"<p>I/O gearing handles serial-to-parallel and parallel-to-serial conversion of multiple FPGA fabric signals to and from a single device I/O based on user clock settings, as shown in the following illustration. The gearbox either deserializes and transfers input data to a lower core clock speed, or transfers lower-speed data from the fabric to the high-speed output clock domain, and serializes it in the process. Libero SoC automatically configures these gearboxes based on the application settings. Generic IOD interfaces provide a complete solution from the I/O pins to the fabric. Generic IOD is supported by construction using Libero SoC configurators and limited to the defined list of use cases. See Generic I/O Interfaces for available support.</p> <p>The following illustration shows the I/O gearing example, where high-speed serial data is passed from I/O to fabric through four signals at lower speed.</p> <p></p> <p>Parent topic:IOD Block Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-DF2804F1-1A0F-4609-8F4A-E22C0ED06578/","title":"Global Clock Resource","text":"<p>Each IOD has two global clock inputs from the fabric: one for the receive block (Receive IOD) and the other for the transmit block (Transmit IOD and Enable IOD). Libero SoC automatically routes the clock signals through the global clock network and connects to the two global clock inputs of the IOD block, if they are driven from the specified resources. The global clock network can be driven by any of the following:</p> <ul> <li>Preferred clock inputs (CLKIN_z_w)</li> <li>Oscillator clocks</li> <li>CCC (PLL/DLL)</li> <li>Fabric routing</li> <li>Clock dividers</li> <li>NGMUXs</li> <li>Transceiver reference clock inputs</li> </ul> <p>For more information about global clock architecture, see PolarFire Family Clocking Resources User Guide.</p> <p>Parent topic:I/O Clock Networks</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-DF812732-FB51-4F1C-B73D-E3F2FC0374C8/","title":"Interface Selection Rules","text":"<p>The following rules apply when assigning a pin to the RX_DDR_G_C centered interface:</p> <ul> <li>Up to 12 single-ended data I/O and six differential data I/O.</li> <li>RX_CLK input must be placed in an I/O with the CLKIN_z_w function in the same bank as other I/Os.</li> <li>One IOD per data I/Os.</li> <li>One IOA per data and clock I/Os.</li> <li>RX IOA can be freely placed.</li> </ul> <p>The following rules apply when assigning a pin to the RX_DDR_R_C centered interface:</p> <ul> <li>Up to 11 single-ended data I/O and five differential data I/O.</li> <li>Uses one LANECTRL to connect to regional clock.</li> <li>Uses one regional clock.</li> <li>RX and RX_CLK I/Os must be placed in the same I/O lane.</li> <li>RX_CLK input must be placed in the P side I/O with the DQS function in the lane.</li> <li>RX and RX_CLK I/Os must be placed in the same bank (exception on device with bank7, I/Os can be either in both bank0 and bank7).</li> <li>One IOD per data I/Os.</li> <li>One IOA per data and clock I/Os.</li> </ul> <p>Parent topic:RX_DDR_G_C and RX_DDR_R_C\u2014Centered Interfaces with Static Delays</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-DFEE93D7-5860-4AA0-AF91-04B2925C08F5/","title":"CoreBclkSclkAlign Training Parameters","text":"<p>The following table lists the parameter and its description.</p>   Parameter    Description    BCLKSCLK\\_TRN\\_DIR    -   1: BCLKSCLK training performed in the forward direction. -   0: BCLKSCLK training performed in the backward direction.   **Note:** This parameter is used only for PLL-based clock training. The change in direction can mitigate potential divider pulse glitches as the backward direction lengthens the pulse width, thus reducing the likelihood of glitch occurrences.     BCLKSCLK\\_TRN\\_MODE    0 \u2013 PLL-based training \\(default\\) 1 \u2013 ICB Delay-based training    IOG\\_FABRIC\\_RATIO    2 \u2013 DDR by 2 mode 4 \u2013 DDR by 4 mode    CLK\\_ALGN\\_SKIP\\_TRNG    0 \u2013 ICB Delay-based training 1 \u2013 SKIP ICB Delay-based training This parameter is used in common for PLL/ICB Mode and used internally in the DUT-based on BCLKSCLK\\_TRN\\_MODE to connect either PLL or ICB block.   CLK\\_ALGN\\_HOLD\\_TRNG    0 \u2013 ICB Delay-based training 1 \u2013 HOLD ICB Delay-based training This parameter is used in common for PLL/ICB Mode and used internally in the DUT-based on BCLKSCLK\\_TRN\\_MODE to connect either PLL or ICB block.   BCLKSCLK\\_ICB\\_MODE    0 \u2013 128 Tap delay-based training  1 \u2013 256 Tap delay-based training \\(default\\) This parameter is used only for ICB-based clock training.    BCLKSCLK\\_ICB\\_TAP\\_WAIT\\_CNT    3 \u2013 Width of the tap delay counter \\(default\\) This parameter is used only for ICB-based clock training. <p>Parent topic:CoreBclkSclkAlign Coarse Training Timing Diagram</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-E299111A-950F-4984-9E69-25E8479D7D33/","title":"HS_IO_CLK Generation Using PF_IOD_CDR_CCC","text":"<p>The PF_IOD_CDR receive interface is sourced by a single PLL driving four bank clocks of 0, 90, 180, and 270 degrees running at the data rate. PF_IOD_CDR_CCC is available in the Libero SoC IP catalog. The PF_IOD_CDR transmit interface uses fabric clock on OUT0 port of the PLL and generates the transmit clock.</p> <p>The following illustration shows the PF_IOD_CDR interface connected to the IOD_CDR_CCC and fabric logic.</p> <p></p> <p>Parent topic:IOD CDR Clocking</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-E4CCFB30-5F92-4FF7-AAFA-076A7A30FE4A/","title":"IOD Block Features","text":"<ul> <li>Programmable input and/or output delay chain</li> <li>I/O register for data-in, data-out, and output enable signals</li> <li>Up to 1:10 input deserialization (input digital)</li> <li>Up to 10:1 output serialization (output digital)</li> <li>Support for DDR and SDR interfaces</li> <li>Word alignment with a slip control</li> <li>High-speed and low-skew I/O clock networks</li> <li>Clock recovery for serial protocols and other similar interfaces</li> <li>Low-power mode support to latch state of input or output data</li> </ul> <p>Parent topic:IOD Features and User Modes</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-E7F38A66-B6E4-406B-9D50-739EC42000CF/","title":"Clock Sharing","text":"<p>The same PLL is shared between the PF_IOD_CDR receive and transmit interfaces, as shown in Figure \u2000 1. In addition, multiple PF_IOD_CDR interfaces can share the same PLL on the adjacent vertical and horizontal edges. For instance, the PLL_SW_0 interface can drive the PF_IOD_CDR interface on the southern and western edges (see PolarFire Family I/O Banks).</p> <p>The following illustration shows multiple PF_IOD_CDR transmit and receive interfaces.</p> <p></p> <ul> <li> <p>Interface Selection Rules </p> </li> <li> <p>Full Duplex 1GbE and SGMII IOCDR </p> </li> </ul> <p>Parent topic:PF_IOD_CDR</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-E8251634-7B15-4073-A103-5A5F128B8699/","title":"Microchip Devices Code Protection Feature","text":"<p>Note the following details of the code protection feature on Microchip products:</p> <ul> <li>Microchip products meet the specifications contained in their particular Microchip Data Sheet.</li> <li>Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.</li> <li>Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.</li> <li>Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is \u201cunbreakable\u201d. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.</li> </ul> <p>Parent topic:Microchip Information</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-EA304B8A-9051-4238-B564-BC65AE85378B/","title":"I/O Register Combining","text":"<p>I/O register combining is supported on enable, input, and output of any I/O. This support is available using the set_i off command, which is included in a Compile Netlist Constraint (*.ndc) file and passed to the Libero SoC Compile engine for netlist optimization after synthesis.</p> <p>Syntax:\u2028</p> <pre><code>set_ioff -port_name {portname} \\\n-IN_REG true/1|false/0 \\\u2028\n-OUT_REG true/1|false/0 \\\u2028\n-EN_REG true/1|false/0\n</code></pre> <p>Arguments</p> <ul> <li> <p>&lt;portname&gt;: specifies the name of the I/O port to be combined with a register. The port can be an input, output, or in-out port.</p> </li> <li> <p>IN_REG: specifies whether the input register is combined into the port &lt;portname&gt;.</p> </li> <li> <p>OUT_REG: specifies whether the output register is combined into the port</p> </li> <li> <p>EN_REG: specifies whether the enable register is combined into the port &lt;portname&gt;.</p> </li> </ul> <p>I/O register combining is only permitted with one FF with an I/O. The FF needs to be connected to the I/O with a fanout of one. A bidirectional I/O where both D and Y pins are driven with registered signals can only allow one of the registers to be moved into the I/O pad.</p> <p>There is another option to allow automatic I/O register combining. This option is enabled from the Place and Route configuration settings. Right-click Place and Route in the project navigator and select the I/O Register Combining checkbox. Enable this option to combine any register directly connected to an I/O when it has a timing Constraint. If there are multiple registers directly connected to a (bi-directional) I/O, select one register to combine in the following order: input-data, output-data, output-enable. Users can use the NDC constraint for more tightly controlling the use of I/O register combining.</p> <p>Important: This feature is OFF by default. Users must turn it ON to enable combining.</p> <p>Every I/O has several embedded registers that you can use for faster clock-to-out timing, and external hold and setup. When combining these registers at the I/O buffer, some design rules must be met.</p> <p>This feature is supported by all I/O standards.</p> <p>Following are the rules to combining the I/O registers:</p> <ul> <li>You can combine only one register with an I/O IN, OUT, or EN.</li> <li>An input register cannot be combined to different I/Os.</li> <li>For input registers (INFF), the Y pin of an I/O needs to drive the D pin of a register with fanout of 1.</li> <li>For output registers (OUTFF), the Q pin of a register needs to drive the D pin of an I/O with fanout of 1.</li> <li>For enable registers (ENFF), the Q pin of a register needs to drive the E pin of an I/O with fanout of 1.</li> </ul> <p></p> <p>Parent topic:I/O Registers</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-EA8EA594-6224-417D-BF62-A1120CC5854F/","title":"RX_DDR Fractional Aligned/Fractional Dynamic Interfaces","text":"<p>The DDR fractional aligned IOD mode is used when the receive clock is a fraction of the data rate. A CCC PLL is inserted by Libero SoC into the clock path with a multiplier of 1, 2, 4, 8, or 10 to match data bit rate. For example, source synchronous clock input RX_CLK (which is data-rate / 4) is provided as a reference clock to a fabric PLL, and generates the HS_IO_CLK which is 2X the RX_CLK. With statically trained interface, the static delays to ensure the HS_IO_CLK clock edge alignment within the RXD data bit window. This pre-instantiated PLL also generates the fabric clock (equal to the RX_CLK or data-rate / 4), which is used by the user logic in the fabric to clock the RX_DATA bits coming out of the IOD macro into the fabric.</p> <p>Both RX_DDRX_FA and RX_DDRX_FDYN include PLLs as required to receive a clock that is slower than the data rate. RX_DDRX_FA IOD macro use Libero predefined static settings to adjust the clock and data alignment. RX_DDRX_FDYN IOD macro is similar but it also includes the control and status ports required for the alignment which is controlled by the training IP. Both operate similarly except for the training aspect of the RX_DDRX_FDYN. The following figure shows functional waveforms for RX_DDRX_FA and RX_DDRX_FDYN.</p> <p>The following figures shows the waveform diagram of fractional aligned data and clock.</p> <p></p> <ul> <li> <p>Interface Ports </p> </li> <li> <p>Interface Selection Rules </p> </li> </ul> <p>Parent topic:Generic I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-EBF50653-A4DE-4D63-91A1-E295651C71D4/","title":"Common Mode Voltage (Vcm) Settings","text":"<p>GPIO and HSIO inputs allow common mode settings for differential receivers. It assists in preventing common-mode mismatches between devices.</p> <p>The following table lists the programmable differential termination control support and settings. For more information about common mode voltage levels for various I/O standards, see respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</p>   I/O Standards    Supported I/O Types    Differential Termination Type[1](#GUID-DFD0740D-5BFD-4A7C-A8D5-334B4CBB85CD)    SSTL18    GPIO, HSIO    Mid    HSUL18    GPIO, HSIO    Mid    SSTL15    GPIO, HSIO    Off, Low, Mid    HSTL15    GPIO, HSIO    Off, Low, Mid    SSTL135    HSIO    Off, Low, Mid    HSTL135    HSIO    Off, Low[1](#GUID-DFD0740D-5BFD-4A7C-A8D5-334B4CBB85CD), Mid    HSUL12I    HSIO    Off, Low, Mid    HSTL12    HSIO    Low, Mid    POD12    HSIO    Off, Low, Mid    SSTL25    GPIO    \u2014    SLVS25    GPIO, HSIO    MID \\(HSIO\\)Low, Mid \\(GPIO\\)**Note:** The default is MID.    HCSL25    GPIO, HSIO    MID \\(HSIO\\)Low, Mid \\(GPIO\\)**Note:** The default is MID.    SLVSE    GPIO, HSIO    Off, Mid \\(HSIO\\)Off, Low, Mid \\(GPIO\\)**Note:** The default is MID.    PPDS25    GPIO, HSIO    Mid \\(HSIO\\)Off, Low, Mid \\(GPIO\\)**Note:** The default is MID.    MLVDSE    GPIO    Off, Low, Mid**Note:** The default is MID.    BUSLVDS    GPIO    Off, Low, Mid**Note:** The default is MID.    LVPECL    GPIO    Low, Mid**Note:** The default is MID.    LVDS    GPIO, HSIO    Mid \\(HSIO\\)Off, Low, Mid \\(GPIO\\)**Note:** The default is MID.    RSDS    GPIO, HSIO    Mid \\(HSIO\\)Off, Low, Mid \\(GPIO\\)**Note:** The default is MID.    MINILVDS    GPIO, HSIO    Mid \\(HSIO\\)Off, Low, Mid \\(GPIO\\)**Note:** The default is MID.   <p>Note:</p> <ol> <li>For more information about low and mid differential termination types, see respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</li> </ol> <p>Important: For GPIO banks, whenever a mixture of Low and Mid input common mode ranges (VCM_RANGE) are used for true differential inputs within the same GPIO bank, the input pairs that also enable the internal 100\u03a9 On-Die Termination (ODT) resistor have a resistor accuracy tolerance percentage that follows the maximum percentage tolerance of the two ranges, as per the differential termination accuracy specifications in the datasheet. If a smaller termination resistor tolerance is desired on a particular differential input pair, use an external termination resistor on the board and disable the internal differential ODT.</p> <p>The programmable differential termination control values can be programmed by using the I/O attribute editor in Libero SoC or by using the following PDC command:</p> <pre><code>set_io \u2013VCM_RANGE &lt;value&gt;\n</code></pre> <p>Value can be set as listed in Table \u2000 1.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-ECC04582-897C-4D21-BCBE-2197C4CC1B44/","title":"Mini-LVDS","text":"<p>Mini-LVDS is a unidirectional interface from the timing controller to the column drivers in TFT LCD displays, and is specified in Texas Instruments standard, SLDA007A. GPIO supports mini-LVDS in both receive and transmit modes. HSIO supports mini-LVDS only in the receive mode and requires an external resistor.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-EE9E592A-E5D5-4D6E-B15D-2A944FDD5242/","title":"High-Speed I/O Bank Clock Resource (HS_IO_CLK)","text":"<p>High-speed I/O bank clock networks are integrated into I/O banks and distribute clocks along the entire I/O bank with low-skew. They are used to clock data in and out of the I/O logic when implementing the high-speed interfaces. The high-speed I/O clock networks are located on the east corner of the FPGA fabric. Each I/O bank can have six high-speed I/O clocks. High-speed I/O clocks from adjacent banks on the same edge can be bridged to build large I/O interfaces. HS_IO_CLK bridging is allowed only for fractional IOD Rx interfaces (See RX_DDR Fractional Aligned/Fractional Dynamic Interfaces).</p> <p>High-speed I/O clock networks are driven either from I/Os or CCCs. The high-speed clocks can be configured to feed reference clock inputs of adjacent CCCs. HS_IO_CLKs are transparent as they are setup by Libero SoC based on configuration.</p> <p></p> <p>Parent topic:I/O Clock Networks</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F26037E0-FD9D-4CCD-9443-2EDF6B8CB6BF/","title":"Point-to-Point Differential Signaling (PPDS)","text":"<p>PPDS is the next generation of the RSDS standards introduced by National Semiconductor Corporation, and is used to interface to next-generation LCD row and column drivers. PPDS inputs require a parallel termination resistor.</p> <p>GPIO supports PPDS in both receive and transmit modes. HSIO supports PPDS only in receive mode and requires an external resistor.</p> <p>Parent topic:I/O Standard Descriptions</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F322963C-7751-4F5E-A91B-836C6E7782D9/","title":"Open Drain GPIO","text":"<p>GPIO can be used to create an open-drain output when VDDI is below the required high output level. In this case, the GPIO pin only drives a LOW output. When not driving LOW, it is externally pulled up to a maximum of 3.3V through an external 200\u2126 pull-up resistor. This is accomplished by selecting the CLAMP = OFF and the internal RES_PULL = NONE. The actual voltage at the PAD output will be lower than 3.3V, depending on the value of the pull-up resistor. The user must drive the enable pin of the tristate buffer through an inverter to reflect the user logic High at the PAD Output.</p> <p></p> <p>Important: External pull-up values of 250\u2126 are suggested up to 33 MHz operations. 200\u2126 pull-up is suggested for up to 50 MHz. The external pull-up resistor acts as a voltage divider between 3.3V and the bank VDDI. Based on the pull-up resistor value and bank VDDI chosen, the PAD output voltage will accordingly be lower than 3.3V.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F3D5CCA0-B473-416C-976E-79B4AC3A27AE/","title":"Supply Voltages for I/O Banks","text":"<p>Multiple I/O banks require the following bank power supplies listed in the table.</p> Name Description Nominal Operating Voltage VDDIx Supply for I/O circuits in a bank For JTAG bank\u20141.8V/2.5V/3.3VFor GPIO bank\u20141.2V/1.5V/1.8V/2.5V/3.3VFor HSIO bank\u20141.2V/1.5V/1.8V VDD25 Power for corner PLLs and PNVM 2.5V VDD18 Power for programming and HSIO receiver 1.8V VDDAUXx Auxiliary supply for I/O circuits. Auxiliary supply voltage must be set to 2.5 V or 3.3 V and must be always equal to or higher than VDDIx. See Table \u2000 3 GPIO Mixed Reference Receiver Mode for legal VDDI and VDDAUX combinations. Greater than or equal to VDDI. In cases where VDDI and VDDAUX in a given GPIO bank are both 2.5V or 3.3V, they must be tied together to the same supply. VREF VREF is the supply reference voltage for reference receivers. Each bank can have only one VREF value. VREF can be externally supplied or internally generated, see Supply Voltages for I/O Banks for VREF assignment use model for more information. Depends on the I/O standards VDDIx MSSIO Banks1 Supply for MSS I/O circuits in a bank 1.2V/1.5V/1.8V/2.5V/3.3V VDDIx MSS-SGMII Banks1 Supply for MSS-SGMII circuits in a bank 2.5V/3.3V VDDIx MSS-DDR Banks1 Supply for MSS-DDR circuits in a bank 1.2V/1.5V/1.8V <p>Note:</p> <ol> <li>For PolarFire SoC and RT PolarFire SoC FPGA only.</li> </ol> <p>Important: For information about unused condition, see respective PolarFire FPGA Board Design User Guide, PolarFire SoC FPGA Board Design Guidelines User Guide, or RT PolarFire FPGA Board Design User Guide and PPAT.</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F70058C5-84DC-4CC4-970B-ACE6DD487352/","title":"Schmitt Trigger Input Hysteresis","text":"<p>GPIO and HSIO can be configured as a Schmitt Trigger input that, when enabled, exhibits a hysteresis that helps to filter out the noise at the receiver and prevents double-glitching caused by noisy input edges.</p> <p>The following table lists the I/O standards that support the Schmitt Trigger feature. For more information about hysteresis values for different I/O standards when Schmitt Trigger mode is enabled, see respective PolarFire FPGA Datasheet, PolarFire SoC FPGA Datasheet, RT PolarFire FPGA Datasheet, or RT PolarFire SoC Datasheet.</p>   I/O Standards    Supported I/O Types    Options    -   LVTTL -   LVCMOS33 -   LVCMOS25 -   PCI     GPIO \\(input only\\)    -   ON -   OFF   The default is \u201cOFF\u201d.  -   LVCMOS15 -   LVCMOS18     HSIO \\(input only\\)    -   ON -   OFF   The default is \u201cOFF\u201d. <p>Schmitt Trigger mode is enabled by using the I/O attribute editor in Libero SoC or by using the following PDC command:</p> <pre><code>set_io -SCHMITT_TRIGGER &lt;value&gt;\n</code></pre> <p>The value can be set as ON or OFF.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F7C87131-B3E8-4CC6-AFF3-FBF5C26C07E5/","title":"Programmable Weak Pull- Up/Down and Bus-Keeper (Hold) Circuits","text":"<p>PolarFire family FPGAs have a programmable weak pull-down (20 K\u03a9 typical), pull-up (20 K\u03a9 typical), and bus-keeper circuit on every I/O pad when in input and output mode. Weak pull-up and pull-down circuits create a default setting for an input when it is not driven. For outputs, the weak pull-up and pull-down can be optionally programmed to set an initial level on the output pad before being actively driven. The bus-keeper circuit is used to weakly hold the signal on an I/O pin at its last driven state, keeping it at a valid level with minimal power dissipation. The bus-keeper circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended oscillation. See device/package specific PPAT spreadsheet for default programming of weak pull-up/pull-down for unused pins from Libero SoC.</p> <p>The following table lists the I/O standards that support weak pull-up/down and bus-keeper control.</p> I/O Standards Supported I/O Types Options LVTTLLVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, and LVCMOS12PCI GPIO (input only) OFFWeak pull-downWeak pull-upBus-keeper LVCMOS18, LVCMOS15, and LVCMOS12 HSIO (input only) OFFWeak pull-downWeak pull-upBus-keeper <p>The programmable weak pull-down, pull-up, and bus-keeper settings are controlled by using the I/O attribute editor in Libero SoC or by using the following PDC command:</p> <pre><code>set_io \u2013RES_PULL &lt;value&gt;\n</code></pre> <p>The value can be set as up, down, hold, or none.</p> <p>Weak pull-up/pull-down is optionally available with PDC or I/O Editor for differential inputs. Optional pull-up/pull-down resistors might interfere with signal integrity. Users must simulate LVDS communications when using pull-up/pull-down options.</p> <p>The following table lists the acceptable values for the <code>-RES_PULL</code> attribute for the input buffer.</p> I/O Standards Value Description Single I/Os: LVTTL, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, LVCMOS12, and PCI Up Includes a weak resistor for pull-up of the input buffer Down Includes a weak resistor for pull-down of the input buffer Hold Holds the last value None Does not include a weak resistor Differential I/Os: PPDS25, PPDS33, HCSL33, HCSL25, BUSLVDSE25, LVDS33, LVDS25, LVDS18G, MINILVDS33, MINILVDS25, RSDS33, RSDS25, LVPECL33, SUBLVDS33, SUBLVDS25, LCMDS33, and LCMDS25 Up Includes a weak resistor for pull-up of the input buffer Down Includes a weak resistor for pull-down of the input buffer <p>Important: The default value of the <code>-RES_PULL</code> attribute for input buffer is \u201cUp\u201d.</p> <p>The following table lists the acceptable values for the <code>-RES_PULL</code> attribute for the output buffer.</p> I/O Standards Value Description Single I/Os: LVTTL, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, LVCMOS12, and PCI Up Includes a weak resistor for pull-up of the output buffer Down Includes a weak resistor for pull-down of the output buffer None Does not include a weak resistor <p>Important: The default value of the <code>-RES_PULL</code> attribute for output buffer is \u201cNone\u201d.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F7DE9451-C525-4975-9053-9CDCAAA2E884/","title":"I/O FIFO","text":"<p>The IOD block contains an I/O FIFO for phase compensation clock domain transfers. In DDR applications, the I/O FIFO is used for high-speed transfer data from the external DQS domain to the internal data clock domain. Libero SoC and Microchip memory controller cores configure the I/O FIFO based on the application settings.</p> <p>Parent topic:IOD Block Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F8878616-7DDC-4EC3-A0F4-A77EEC61E198/","title":"LVDS 7:1","text":"<p>A typical source-synchronous interface application is the 7:1 LVDS video interface (used in Channel Link, Flat Link, and Camera Link). This has become a common standard in many products including consumer devices, industrial control, medical, and automotive telematics. The display interface is a source synchronous LVDS interface. Seven data bits are serialized for each cycle of the low-speed clock. Typically, the interface consists of four (three data, one clock) or five (four data, one clock) LVDS pairs. The four pairs translate to 21 parallel data bits and five pairs translate to 28 parallel data bits.</p> <p></p> <ul> <li> <p>7:1 LVDS Receive Interface </p> </li> <li> <p>7:1 LVDS Transmit Interface </p> </li> </ul> <p>Parent topic:Protocol-Specific I/O Interfaces</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F8FDFD2E-AA92-4C22-BA0D-871BC635AB42/","title":"Lane Clock Resources","text":"<p>Each lane has several clock networks in the I/O lane. The lane clock resources are distributed from each lane controller to each of the 12 IODs within a lane. The lane clock resource is not controllable as Libero SoC automatically uses the lane clock resource based on the I/O configuration.</p> <p></p> <p>Parent topic:I/O Clock Networks</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-F9E8644D-8930-49C1-924E-F09489B8A991/","title":"Programmable Output Impedance Control","text":"<p>For voltage reference I/O standards, I/Os provide the option to control the driver impedance for certain I/O standards such as SSTL, HSUL, HSTL, POD, and LVSTL.</p> <p>The following table lists the programmable output impedance support and settings.</p> I/O Standards Supported I/O Types Impedance (\u2126) SSTL25I GPIO 48, 60, 80, 120 SSTL25II GPIO 34, 40, 48, 60 SSTL18I GPIO and HSIO 40, 48, 60, 80 SSTL18II GPIO and HSIO 30, 34, 40, 48 SSTL15I GPIO and HSIO 40, 48 SSTL15II GPIO and HSIO 27, 30, 34 SSTL135I HSIO 40, 48 SSTL135II HSIO 27, 30, 34 HSUL18I GPIO and HSIO 34, 40, 55, 60 HSUL18II GPIO and HSIO 22, 25, 27, 30 HSTL15I GPIO and HSIO 34, 40, 50, 60 HSTL15II GPIO and HSIO 22, 25, 27, 30 HSTL135I HSIO 34, 40, 50, 60 HSTL135II HSIO 22, 25, 27, 30 HSUL12I HSIO 34, 40, 48, 60, 80, 120 POD12I HSIO 40, 48, 60 POD12II HSIO 27, 30, 34 LVSTLI HSIO 30, 34, 40, 48, 60, 80, 120, 240 LVSTLII HSIO 30, 34, 40, 48, 60, 80, 120, 240 <p>The output impedance values can be programmed by using the I/O attribute editor in Libero SoC or by using the following PDC command:</p> <pre><code>set_io \u2013IMPEDANCE &lt;value&gt;\n</code></pre> <p>Values can be set as listed in Table \u2000 1.</p> <p>Parent topic:I/O Analog (IOA) Buffer Programmable Features</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-FCDE3A68-38A2-4B9B-80EB-A856E5842715/","title":"I/O Digital (IOD)","text":"<p>The IOD block interfaces with the FPGA fabric on one side and the IOA buffers on the other side. It deserializes and transfers input data to a lower core clock speed, or transfers lower-speed data from the fabric to the high-speed output clock domain, serializing it in the process. The I/O digital block works in conjunction with fast and low-skew clock networks. It also includes special clock dividers and other supported circuits to guarantee clock domain crossings. The I/O digital block deserializes high-speed DDR input data and transfers to FPGA fabric at lower speeds, and also serializes the lower speed FPGA fabric data and transfers to high-speed DDR output. For more information about IOD buffer and its use models, see IOD Features and User Modes, page 38.</p> <p>Parent topic:I/O Overview</p>"},{"location":"Hardware/SiliconUserGuides/PolarFire%20Family%20IO%20User%20Guide/GUID-FD9A5AB3-1D65-424A-ADE6-80CD589F8937/","title":"Transceiver Receivers, Transmitters, and Reference Clock Inputs","text":"<p>For information about Transceiver (XCVR) input receivers and output transmitters, see PolarFire Family Transceiver User Guide.</p> <p>Reference Clock (REF_CLK) Inputs dedicated to transceivers are similar to FPGA GPIO. However, some features and capabilities do differ. For information, see PolarFire Family Transceiver User Guide.</p> <p>Parent topic:I/O Implementation Considerations</p>"},{"location":"Hardware/Whitepapers/","title":"Whitepapers (Hardware)","text":"<p>List of whitepapers for hardware. </p>"},{"location":"IP/","title":"IP Documentation","text":"<p>Welcome to the IP documentation section.</p>"},{"location":"IP/#sections","title":"Sections","text":"<ul> <li>IP User Guides</li> <li>Reference Guides </li> </ul>"},{"location":"IP/IPReferenceGuides/","title":"Reference Guides (IP)","text":"<p>List of reference guides for IP. </p>"},{"location":"IP/IPUserGuides/","title":"IP User Guides (IP)","text":"<p>List of IP user guides. </p> <ul> <li>CoreTSE IP User Guide</li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/","title":"CoreTSE_Parent_map","text":"<ul> <li>Introduction</li> <li>Features</li> <li>Functional Description<ul> <li>Triple Speed MAC</li> <li>PAUSE Flow Control</li> <li>Jumbo Frame Support</li> <li>Inter-Frame-Gap</li> <li>Address Detect</li> <li>Hash Table Support</li> <li>Length Checking and Maximum Length Enforcement</li> <li>Internal Loopback at G/MII</li> <li>WoL</li> <li>MDIO Management</li> <li>MAC FIFO</li> <li>Station Address Logic for Frame Filtering</li> <li>Statistics Counters Logic</li> <li>SGMII/Ten-Bit Interface</li> <li>COMMA Alignment Logic</li> </ul> </li> <li>Functional Overview<ul> <li>Transmit Operation</li> <li>Receive Operation</li> </ul> </li> <li>CoreTSE Parameters and Interface Signals<ul> <li>Configuration Settings</li> <li>Inputs and Outputs Signals</li> </ul> </li> <li>Implementation of CoreTSE in Libero Design Suite<ul> <li>SmartDesign<ul> <li>Configuring CoreTSE in SmartDesign</li> <li>Simulation Flows</li> <li>Synthesis in Libero SoC</li> <li>Place-and-Route in Libero SoC</li> <li>System Integration</li> </ul> </li> <li>Verification<ul> <li>Testbench<ul> <li>User Testbench<ul> <li>TBI Mode</li> <li>G/MII Mode</li> </ul> </li> </ul> </li> </ul> </li> </ul> </li> <li>Clocks and Reset<ul> <li>Clocks</li> <li>Reset</li> </ul> </li> <li>Design Constraints<ul> <li>Timing Constraints</li> </ul> </li> <li>Register Map and Descriptions<ul> <li>TXPF</li> <li>TXCL</li> <li>TXCF</li> <li>TUND</li> <li>TSCL</li> <li>TSBECC</li> <li>TRMGV</li> <li>TRMAX</li> <li>TR64</li> <li>TR255</li> <li>TR511</li> <li>TR1K</li> <li>TR127</li> <li>TPKT</li> <li>TOVR</li> <li>TNCL</li> <li>TMCL</li> <li>TMCA</li> <li>TLCL</li> <li>TJBR</li> <li>TFRG</li> <li>TFCS</li> <li>Test_Register</li> <li>TEDF</li> <li>TDFR</li> <li>TDRP</li> <li>TDBEDC</li> <li>TBYT</li> <li>TBCA</li> <li>Status</li> <li>Station_Address_Lower_Register</li> <li>Station_Address_Higher_Register</li> <li>SGMII Ten_Bit_Interface_Control</li> <li>RXUO</li> <li>RXPF</li> <li>RXCF</li> <li>RUND</li> <li>RSBECC</li> <li>RPKT</li> <li>ROVR</li> <li>RMCA</li> <li>RJBR</li> <li>RFRG</li> <li>RFLR</li> <li>RFCS</li> <li>RDRP</li> <li>RDBEDC</li> <li>RCSE</li> <li>RCDE</li> <li>RBYT</li> <li>RBCA</li> <li>RALN</li> <li>Misc_Status_register</li> <li>Misc_Control_register</li> <li>MIIMgmt_Status</li> <li>MIIMgmt_Indicators</li> <li>MIIMgmt_Control</li> <li>MIIMgmt_Configuration</li> <li>MIIMgmt_Command</li> <li>MIIMgmt_Address</li> <li>Maximum_Frame_Length</li> <li>MACConfiguration2</li> <li>Jitter_Diagnostics</li> <li>MACConfiguration1</li> <li>IPG</li> <li>Interface_Status</li> <li>Interface_Control</li> <li>Hash_Table_Register3</li> <li>Hash_Table_Register2</li> <li>Hash_Table_Register1</li> <li>Hash_Table_Register0</li> <li>Half-Duplex</li> <li>Framefiltercontrols</li> <li>Extended_Status</li> <li>Control_Frame_parameter</li> <li>Control</li> <li>Control_Frame_extended_parameter</li> <li>CAR2</li> <li>CAM2</li> <li>CAR1</li> <li>AN_Next_Page_Transmit(1000BASE-X)</li> <li>CAM1</li> <li>AN_Link_Partner_Base_Page_Ability(1000BASE-T)</li> <li>AN_Link_Partner_Ability_Next_Page(1000BASE-X)</li> <li>AN_Expansion(1000BASE-T)</li> <li>AN_Advertisement(1000BASE-T)</li> <li>A-MCXFIFRAMAccess7</li> <li>A-MCXFIFRAMAccess6</li> <li>A-MCXFIFRAMAccess5</li> <li>A-MCXFIFRAMAccess4</li> <li>A-MCXFIFRAMAccess3</li> <li>A-MCXFIFRAMAccess2</li> <li>A-MCXFIFRAMAccess1</li> <li>A-MCXFIFRAMAccess0</li> <li>A-MCXFIF5</li> <li>A-MCXFIF4</li> <li>A-MCXFIF3</li> <li>A-MCXFIF1</li> <li>A-MCXFIF2</li> <li>A-MCXFIF0</li> </ul> </li> <li>Firmware Support</li> <li>Application Design Example</li> <li>Testing of IP</li> <li>Additional References<ul> <li>Known Issues and Workarounds</li> <li>Discontinued Features and Devices</li> <li>Ordering Codes</li> <li>Migration</li> </ul> </li> <li>Glossary</li> <li>Device Utilization and Performance</li> <li>Revision History</li> <li>Microchip FPGA Support</li> <li>Microchip Information<ul> <li>The Microchip Website</li> <li>Product Change Notification Service</li> <li>Customer Support</li> <li>Microchip Devices Code Protection Feature</li> <li>Legal Notice</li> <li>Trademarks</li> <li>Quality Management System</li> <li>Worldwide Sales and Service</li> </ul> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-012197AB-8C22-4683-BC4A-A6EB24363458/","title":"SGMII/Ten-Bit Interface","text":"<p>This module takes the transmit G/MII data stream, encodes it into 10-bit symbols and presents 10-bit interface data to Transceiver. Packet data replication is used to match data rates for the different modes of the MII to the transmit clock. In the receive direction de-serialized 10-bit symbols are decoded and converted into the receive G/MII signal set. Packet data under sampling is used to match data rates for the different modes of the MII to the TBI receive clock.</p> <p>The design uses transmit, receive, and synchronization state machines as specified in Clause 36 of IEEE 802.3z. Also included auto-negotiation (AN) for 1000BASE-X, which is used to exchange information between the link partners. This module is managed and monitored through the MDIO management interface. The extended set of management registers is provided.</p> <p>Both the transmit and receive paths leverage the physical coding sub layer and the Auto-negotiation sub-layers of the IEEE 802.3z specification, as contained in Clauses 36 and 37. For complete clock domain isolation of the TBI from the MAC, both transmit and receive elasticity FIFOs are used.</p> <p>The control information exchanged differs from the IEEE specification. Instead of using the ability advertisement, the PHY sends the control information through its Tx_config_Reg [15:0], as listed in following table. Upon receiving control information, the MAC acknowledges the update of the control information by asserting bit 14 of its Tx_config_Reg [15:0].</p> <p></p> <p>To maintain a constant clock frequency at the PHY interface for all MAC speeds, the MII bus data must be replicated internally to the TBI. Nibble packet data transmitted by a 100 Mbps MAC must be aligned, concatenated, and replicated 10 times. Nibble packet data transmitted by a 10 Mbps MAC must be aligned, concatenated, and replicated 100 times.</p>   Bit    Tx\\_config from PHY to MAC    Tx\\_config from MAC to PHY    15    Link:-   1: Link up -   0: link down    0: Reserved    14    Reserved for AN ACK.    1    13    0: Reserved    0: Reserved    12    Duplex mode:-   1: Full -   0: Half    0: Reserved    \\[11:10\\]    Speed:-   00:10 Mbps -   01:100 Mbps -   10:1000 Mbps -   11: Reserved    0: Reserved    \\[9:1\\]    0: Reserved    0: Reserved    0    1    1   <p>Packet data received by the TBI through the PHY must be under sampled by a factor of 10 before being sent to a 100 Mbps MAC. Packet data received by the TBI through the PHY must be under sampled by a factor of 100 before being sent to a 10 Mbps MAC. For half-duplex functionality, carrier sense is inferred from RXDV, and collision is derived from the simultaneous assertion of TXEN and RXDV.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/","title":"Status","text":"<p>Status</p> <p>Status</p> <p>Address Offset : 0x001</p> <p>Size : 16</p> <p>Access : Read-only</p> <p>Reset Value : 0x149</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#status_1","title":"Status","text":"Bit\u00a0 15 14 13 12 11 10 9 8 EXTENDED STATUS Access\u00a0 R Reset\u00a0 1 Bit\u00a0 7 6 5 4 3 2 1 0 MF PREMABLE SUPPRESSION ENABLE AUTO-NEGOTIATION COMPLETE REMOTE FAULT AUTO-NEGOTIATION ABILITY LINK STATUS EXTENDED CAPABILITY Access\u00a0 R R R R R R Reset\u00a0 1 0 0 1 0 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#extended-status","title":"EXTENDED STATUS","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#mf-premable-suppression-enable","title":"MF PREMABLE SUPPRESSION ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 6</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#auto-negotiation-complete","title":"AUTO-NEGOTIATION COMPLETE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#remote-fault","title":"REMOTE FAULT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#auto-negotiation-ability","title":"AUTO-NEGOTIATION ABILITY","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#link-status","title":"LINK STATUS","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0269D112-C964-4F70-A9FA-5C1FC35FF705/#extended-capability","title":"EXTENDED CAPABILITY","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-02A694CF-88A5-4ADA-8785-7EEEC62D66EA/","title":"Worldwide Sales and Service","text":"AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE  Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:  Web Address:  Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Austin, TX Tel: 512-257-3370 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-848-4000 Houston, TX Tel: 281-894-5983 Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078  Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040  India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100  Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra\u2019anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820 <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-033195DC-AB4E-49A2-8748-709971EC6A74/","title":"RUND","text":"<p>RUND</p> <p>RUND - Receive Undersize Packet Counter</p> <p>Address Offset : 0x0CC</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-033195DC-AB4E-49A2-8748-709971EC6A74/#rund_1","title":"RUND","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE UNDERSIZE PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE UNDERSIZE PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-033195DC-AB4E-49A2-8748-709971EC6A74/#receive-undersize-packet-counter","title":"RECEIVE UNDERSIZE PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-04288E1E-72FA-46D3-B94D-DB526DC57E85/","title":"TLCL","text":"<p>TLCL</p> <p>TLCL- Transmit Late Collision Packet Counter</p> <p>Address Offset : 0x104</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-04288E1E-72FA-46D3-B94D-DB526DC57E85/#tlcl_1","title":"TLCL","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT LATE COLLISION PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT LATE COLLISION PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-04288E1E-72FA-46D3-B94D-DB526DC57E85/#transmit-late-collision-packet-counter","title":"TRANSMIT LATE COLLISION PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-06973F2D-1B8C-494B-8B84-ABF92C808B32/","title":"RXUO","text":"<p>RXUO</p> <p>RXUO - Receive Unknown OPCode Packet Counter</p> <p>Address Offset : 0x0B8</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-06973F2D-1B8C-494B-8B84-ABF92C808B32/#rxuo_1","title":"RXUO","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE UNKNOWN OPCODE PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE UNKNOWN OPCODE PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-06973F2D-1B8C-494B-8B84-ABF92C808B32/#receive-unknown-opcode-packet-counter","title":"RECEIVE UNKNOWN OPCODE PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-07985EED-D525-413B-AEFE-78B563328687/","title":"Quality Management System","text":"<p>For information regarding Microchip\u2019s Quality Management Systems, please visit https://www.microchip.com/quality.</p> <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0AEE1F67-C68D-4293-B599-0962FFF4886D/","title":"IPG","text":"<p>IPG</p> <p>IPG / IFG</p> <p>Address Offset : 0x008</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x5060</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0AEE1F67-C68D-4293-B599-0962FFF4886D/#ipg_1","title":"IPG","text":"Bit\u00a0 31 30 29 28 27 26 25 24 NON_BACK_TO_BACK INTER_PACKET_GAP PART1 (IPGR1)[6:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 NON_BACK_TO_BACK INTER_PACKET_GAP PART2 (IPGR2)[6:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 MINIMUM IFG ENFORCEMENT[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 1 0 1 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 BACK_TO_BACK INTER_PACKET_GAP[6:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0AEE1F67-C68D-4293-B599-0962FFF4886D/#non_back_to_back-inter_packet_gap-part1-ipgr1","title":"NON_BACK_TO_BACK INTER_PACKET_GAP PART1 (IPGR1)","text":"<p>Bit Field Width : 7</p> <p>Bit Field Offset : 24</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0AEE1F67-C68D-4293-B599-0962FFF4886D/#non_back_to_back-inter_packet_gap-part2-ipgr2","title":"NON_BACK_TO_BACK INTER_PACKET_GAP PART2 (IPGR2)","text":"<p>Bit Field Width : 7</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0AEE1F67-C68D-4293-B599-0962FFF4886D/#minimum-ifg-enforcement","title":"MINIMUM IFG ENFORCEMENT","text":"<p>Bit Field Width : 8</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0AEE1F67-C68D-4293-B599-0962FFF4886D/#back_to_back-inter_packet_gap","title":"BACK_TO_BACK INTER_PACKET_GAP","text":"<p>Bit Field Width : 7</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/","title":"CAR2","text":"<p>CAR2</p> <p>CAR2 - Carry Register Two Register</p> <p>Address Offset : 0x134</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#car2_1","title":"CAR2","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 CARRY REGISTER 2 TSBECC COUNTER CARRY BIT CARRY REGISTER 2 TDBEDC COUNTER CARRY BIT CARRY REGISTER 2 TJBR COUNTER CARRY BIT CARRY REGISTER 2 TXFC COUNTER CARRY BIT CARRY REGISTER 2 TXCF COUNTER CARRY BIT CARRY REGISTER 2 TOVR COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 CARRY REGISTER 2 TUND COUNTER CARRY BIT CARRY REGISTER 2 TFRG COUNTER CARRY BIT CARRY REGISTER 2 TBYT COUNTER CARRY BIT CARRY REGISTER 2 TPKT COUNTER CARRY BIT CARRY REGISTER 2 TMCA COUNTER CARRY BIT CARRY REGISTER 2 TBCA COUNTER CARRY BIT CARRY REGISTER 2 TXPF COUNTER CARRY BIT CARRY REGISTER 2 TDFR COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 CARRY REGISTER 2 TEDF COUNTER CARRY BIT CARRY REGISTER 2 TSCL COUNTER CARRY BIT CARRY REGISTER 2 TMCL COUNTER CARRY BIT CARRY REGISTER 2 TLCL COUNTER CARRY BIT CARRY REGISTER 2 TXCL COUNTER CARRY BIT CARRY REGISTER 2 TNCL COUNTER CARRY BIT CARRY REGISTER 2 TPFH COUNTER CARRY BIT CARRY REGISTER 2 TDRP COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tsbecc-counter-carry-bit","title":"CARRY REGISTER 2 TSBECC COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 21</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tdbedc-counter-carry-bit","title":"CARRY REGISTER 2 TDBEDC COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 20</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tjbr-counter-carry-bit","title":"CARRY REGISTER 2 TJBR COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 19</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-txfc-counter-carry-bit","title":"CARRY REGISTER 2 TXFC COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 18</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-txcf-counter-carry-bit","title":"CARRY REGISTER 2 TXCF COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 17</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tovr-counter-carry-bit","title":"CARRY REGISTER 2 TOVR COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tund-counter-carry-bit","title":"CARRY REGISTER 2 TUND COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tfrg-counter-carry-bit","title":"CARRY REGISTER 2 TFRG COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tbyt-counter-carry-bit","title":"CARRY REGISTER 2 TBYT COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tpkt-counter-carry-bit","title":"CARRY REGISTER 2 TPKT COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tmca-counter-carry-bit","title":"CARRY REGISTER 2 TMCA COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tbca-counter-carry-bit","title":"CARRY REGISTER 2 TBCA COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-txpf-counter-carry-bit","title":"CARRY REGISTER 2 TXPF COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 9</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tdfr-counter-carry-bit","title":"CARRY REGISTER 2 TDFR COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tedf-counter-carry-bit","title":"CARRY REGISTER 2 TEDF COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 7</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tscl-counter-carry-bit","title":"CARRY REGISTER 2 TSCL COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 6</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tmcl-counter-carry-bit","title":"CARRY REGISTER 2 TMCL COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tlcl-counter-carry-bit","title":"CARRY REGISTER 2 TLCL COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-txcl-counter-carry-bit","title":"CARRY REGISTER 2 TXCL COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tncl-counter-carry-bit","title":"CARRY REGISTER 2 TNCL COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tpfh-counter-carry-bit","title":"CARRY REGISTER 2 TPFH COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0C962EA8-AFF8-43C9-B8FE-A41F895C8AAF/#carry-register-2-tdrp-counter-carry-bit","title":"CARRY REGISTER 2 TDRP COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0DDE96A8-59F1-4C8C-93B4-D81278D21DD5/","title":"TDRP","text":"<p>TDRP</p> <p>TDRP- Transmit Drop Frame Counter</p> <p>Address Offset : 0x114</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0DDE96A8-59F1-4C8C-93B4-D81278D21DD5/#tdrp_1","title":"TDRP","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT DROP FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT DROP FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0DDE96A8-59F1-4C8C-93B4-D81278D21DD5/#transmit-drop-frame-counter","title":"TRANSMIT DROP FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B/","title":"Microchip Information","text":"<ul> <li> <p>The Microchip Website </p> </li> <li> <p>Product Change Notification Service </p> </li> <li> <p>Customer Support </p> </li> <li> <p>Microchip Devices Code Protection Feature </p> </li> <li> <p>Legal Notice </p> </li> <li> <p>Trademarks </p> </li> <li> <p>Quality Management System </p> </li> <li> <p>Worldwide Sales and Service </p> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-11536AC0-8D91-4FAE-8D7F-04245E0B78E3/","title":"RFLR","text":"<p>RFLR</p> <p>RFLR - Receive Frame Length Error Counter</p> <p>Address Offset : 0x0C0</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-11536AC0-8D91-4FAE-8D7F-04245E0B78E3/#rflr_1","title":"RFLR","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE FRAME LENGTH ERROR COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE FRAME LENGTH ERROR COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-11536AC0-8D91-4FAE-8D7F-04245E0B78E3/#receive-frame-length-error-counter","title":"RECEIVE FRAME LENGTH ERROR COUNTER","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-125F1A93-76CC-4BD7-BACA-01844FBD5F4F/","title":"Legal Notice","text":"<p>This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.</p> <p>THIS INFORMATION IS PROVIDED BY MICROCHIP \"AS IS\". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.</p> <p>IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.</p> <p>Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.</p> <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/","title":"SGMII Ten_Bit_Interface_Control","text":"<p>SGMII Ten_Bit_Interface_Control</p> <p>SGMII/Ten Bit Interface Control</p> <p>Address Offset : 0x011</p> <p>Size : 16</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/#sgmii-ten_bit_interface_control_1","title":"SGMII Ten_Bit_Interface_Control","text":"Bit\u00a0 15 14 13 12 11 10 9 8 SOFT RESET SHORTCUT LINK TIMER DISABLE RECEIVE RUNNING DISPARITY DISABLE TRANSMIT RUNNING DISPARITY GO LINK TIMER VALUE CONTROL AUTO-NEGOTIATION SENSE Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 Access\u00a0 Reset"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/#soft-reset","title":"SOFT RESET","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/#shortcut-link-timer","title":"SHORTCUT LINK TIMER","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/#disable-receive-running-disparity","title":"DISABLE RECEIVE RUNNING DISPARITY","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/#disable-transmit-running-disparity","title":"DISABLE TRANSMIT RUNNING DISPARITY","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/#go-link-timer-value-control","title":"GO LINK TIMER VALUE CONTROL","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1268C303-8621-4BDA-A9B0-E3438CDCB3D5/#auto-negotiation-sense","title":"AUTO-NEGOTIATION SENSE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-13A776DB-946B-4CCB-BA95-2ECDD20C7838/","title":"A-MCXFIF1","text":"<p>A-MCXFIF1</p> <p>A-MCXFIF Configuration Register 1</p> <p>Address Offset : 0x04C</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0xfffffff</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-13A776DB-946B-4CCB-BA95-2ECDD20C7838/#a-mcxfif1_1","title":"A-MCXFIF1","text":"Bit\u00a0 31 30 29 28 27 26 25 24 SYSTEM RECEIVE FOR CUT THROUGH THRESHOLD (CFGSRTH) [11:8] Access\u00a0 R/W R/W R/W R/W Reset\u00a0 1 1 1 1 Bit\u00a0 23 22 21 20 19 18 17 16 SYSTEM RECEIVE FOR CUT THROUGH THRESHOLD (CFGSRTH) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 15 14 13 12 11 10 9 8 NUMBER OF PAUSE QUANTAS BEFORE XOFF RETRANSMISSION (CFGXOFFRTX) [15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 NUMBER OF PAUSE QUANTAS BEFORE XOFF RETRANSMISSION (CFGXOFFRTX) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-13A776DB-946B-4CCB-BA95-2ECDD20C7838/#system-receive-for-cut-through-threshold-cfgsrth","title":"SYSTEM RECEIVE FOR CUT THROUGH THRESHOLD (CFGSRTH)","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-13A776DB-946B-4CCB-BA95-2ECDD20C7838/#number-of-pause-quantas-before-xoff-retransmission-cfgxoffrtx","title":"NUMBER OF PAUSE QUANTAS BEFORE XOFF RETRANSMISSION (CFGXOFFRTX)","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-15119800-F939-409D-BCB4-2EB785D3B0E7/","title":"MIIMgmt_Configuration","text":"<p>MIIMgmt_Configuration</p> <p>MII Mgmt: Configuration</p> <p>Address Offset : 0x020</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-15119800-F939-409D-BCB4-2EB785D3B0E7/#miimgmt_configuration_1","title":"MIIMgmt_Configuration","text":"Bit\u00a0 31 30 29 28 27 26 25 24 RESET MDIO MGMT Access\u00a0 R/W Reset\u00a0 0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 SCAN AUTO INCREMENT PREAMBLE SUPPRESSION MGMT CLOCK SELECT[2:0] Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-15119800-F939-409D-BCB4-2EB785D3B0E7/#reset-mdio-mgmt","title":"RESET MDIO MGMT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-15119800-F939-409D-BCB4-2EB785D3B0E7/#scan-auto-increment","title":"SCAN AUTO INCREMENT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-15119800-F939-409D-BCB4-2EB785D3B0E7/#preamble-suppression","title":"PREAMBLE SUPPRESSION","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-15119800-F939-409D-BCB4-2EB785D3B0E7/#mgmt-clock-select","title":"MGMT CLOCK SELECT","text":"<p>ValueDescription3b000/3b001Source clock divided by 43b010Source clock divided by 63b011Source clock divided by 83b100Source clock divided by 103b101Source clock divided by 143b110Source clock divided by 203b111Source clock divided by 28</p> <p>Bit Field Width : 3</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-16274426-1F9B-40E2-B8AF-A8EFEEAFE21F/","title":"WoL","text":"<p>The MAC-WoL is based on AMD\u2019s Magic Packet Detection technology.</p> <p>The first step of the detection procedure is to scan the first twelve bytes of the frame, which contain Destination and Station addresses. Magic Packet detection is only carried out when the incoming frame's destination address matches the MAC's station address, or if the frame's destination address is a multicast or broadcast address.</p> <p>After the first twelve bytes of the frame have matched, core searches for the Magic Packet technology's defined preamble of six continuous aligned bytes with all bits asserted (0xFFh). Following a valid Magic Packet preamble, core immediately expects 16 back-to-back repetitions of the six-byte MAC station address. Failure to achieve this exact pattern by a single byte at any time during the frame resets the circuitry back to the preamble search state.</p> <p>After successful recognition of the Magic Packet payload or a successful compare of the MAC's station address with the incoming frame\u2019s destination address, the Interface STATUS Register (bit field Wake on Lane Detected) is asserted and status bit can only be cleared through assertion of the Wake on Lane Detected Clear bit field of Interface Control register.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1BAB86F3-BCC9-4642-8588-E068011EA2DD/","title":"Control","text":"<p>Control</p> <p>Control</p> <p>Address Offset : 0x000</p> <p>Size : 16</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1BAB86F3-BCC9-4642-8588-E068011EA2DD/#control_1","title":"Control","text":"Bit\u00a0 15 14 13 12 11 10 9 8 PHY RESET LOOP BACK AUTO-NEGOTIATION ENABLE RESTART AUTO-NEGOTIATION Access\u00a0 R/W R/W R/W R/W Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 Access\u00a0 Reset"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1BAB86F3-BCC9-4642-8588-E068011EA2DD/#phy-reset","title":"PHY RESET","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1BAB86F3-BCC9-4642-8588-E068011EA2DD/#loop-back","title":"LOOP BACK","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1BAB86F3-BCC9-4642-8588-E068011EA2DD/#auto-negotiation-enable","title":"AUTO-NEGOTIATION ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1BAB86F3-BCC9-4642-8588-E068011EA2DD/#restart-auto-negotiation","title":"RESTART AUTO-NEGOTIATION","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 9</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1DF3649A-D1B6-4032-BF77-E072F8D8F7FC/","title":"Functional Description","text":"<p>This section describes the functionality of the CoreTSE.</p> <ul> <li> <p>Triple Speed MAC </p> </li> <li> <p>PAUSE Flow Control </p> </li> <li> <p>Jumbo Frame Support </p> </li> <li> <p>Inter-Frame-Gap </p> </li> <li> <p>Address Detect </p> </li> <li> <p>Hash Table Support </p> </li> <li> <p>Length Checking and Maximum Length Enforcement </p> </li> <li> <p>Internal Loopback at G/MII </p> </li> <li> <p>WoL </p> </li> <li> <p>MDIO Management </p> </li> <li> <p>MAC FIFO </p> </li> <li> <p>Station Address Logic for Frame Filtering </p> </li> <li> <p>Statistics Counters Logic </p> </li> <li> <p>SGMII/Ten-Bit Interface </p> </li> <li> <p>COMMA Alignment Logic </p> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-1EE29317-4286-4EF7-8558-17904F8EF9B7/","title":"SmartDesign","text":"<p>CoreTSE is available through the Libero SoC IP catalog. Download it from a remote web-based repository and install into your local vault to make it ready to use. Once installed in the Libero software, the core is instantiated, configured, connected, and generated using the SmartDesign tool.</p> <p>An example instantiated view is shown in the following figure.</p> <p></p> <p>For more information on using SmartDesign to instantiate and generate cores, see Libero SoC v12.0 and later or Libero SoC v11.9 and earlier .</p> <ul> <li> <p>Configuring CoreTSE in SmartDesign </p> </li> <li> <p>Simulation Flows </p> </li> <li> <p>Synthesis in Libero SoC </p> </li> <li> <p>Place-and-Route in Libero SoC </p> </li> <li> <p>System Integration </p> </li> </ul> <p>Parent topic:Implementation of CoreTSE in Libero Design Suite</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-21750586-F9F2-4E33-87FB-8F2994BF4744/","title":"Trademarks","text":"<p>The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.</p> <p>AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.</p> <p>Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.</p> <p>SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.</p> <p>The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.</p> <p>GestIC is a registered trademark of Microchip Technology Germany II GmbH &amp; Co. KG, a subsidiary of Microchip Technology Inc., in other countries.</p> <p>All other trademarks mentioned herein are property of their respective companies.</p> <p>\u00a9 , Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.</p> <p>ISBN: </p> <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-22D43A88-19CC-450E-B70A-76C91023016C/","title":"Timing Constraints","text":"<p>This section provides the information on the timing constraints required for this IP core.</p> <p>It is recommended to you to use false path constraints for the reset synchronizers used in the core. Reset synchronizers are used in the core to synchronize the PRESETN reset input to all the clock domains except PCLK clock domain.</p> <ul> <li> <p>Constraints required for RTG4 device family:</p> <p>Following constraints are required in both TBI and GMII modes (RTG4).</p> <pre><code>set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_ft_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_fr_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_rx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/ftrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/frrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/wtrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/strst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/srrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtmc_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrmc_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtfn_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrfn_* } ]\nFollowing constraints are required in TBI mode only (RTG4).\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_tx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_rx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.tx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.rx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.gtx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.pma_rx_clkrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rtex_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rrex_* } ]\n</code></pre> <p>Following constraints are required in TBI mode only (RTG4).</p> <pre><code>set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_tx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_rx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.tx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.rx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.gtx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.pma_rx_clkrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rtex_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rrex_* } ]\n</code></pre> </li> <li> <p>Constraints required for all supported device families except RTG4:</p> <p>Following constraints are required in both TBI and GMII modes (non-RTG4).</p> <pre><code>set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_ft_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_fr_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_tx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_rx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/ftrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/frrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/wtrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/strst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/srrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtmc_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrmc_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtfn_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrfn_* } ]\n</code></pre> <p>Following constraints are required in TBI mode only (non-RTG4).</p> <pre><code>set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_tbi_tx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_tbi_rx_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.tx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.rx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.gtx_clkirst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.pma_rx_clkrst_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rtex_* } ]\nset_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rrex_* } ]\n</code></pre> </li> </ul> <p>It is recommended to use the generated clock constraints for the management clock. PCLK is the source clock. The MGMT CLOCK SELECT field of the MDIO Mgmt: Configuration register (address 0x020) determines the frequency of this clock. An example is shown in the following code block for division factor 8 (MGMT CLOCK SELECT = 3\u2019b011).</p> <pre><code>create_generated_clock -name {MGMT_CLK} -add  -master_clock  PCLK -divide_by 8 -source [ get_ports { PCLK } ] [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PEMGT_1/mdc/Q } ] \n</code></pre> <p>It is recommended to use the false path constraints between the clock domains of the CoreTSE IP. The false path constraint is not required between the PCLK and the management clock.</p> <p>Note: In all the timing constraints provided here, 'CORETSE_C0_0' is the instance name of CoreTSE IP in the Libero Smart Design. User shall replace the instance name while using these timing constraint in the user design.</p> <p>Parent topic:Design Constraints</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-262C6651-AC14-46D8-8D35-A9C826026F81/","title":"TPKT","text":"<p>TPKT</p> <p>TPKT- Transmit Packet Counter</p> <p>Address Offset : 0x0E4</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-262C6651-AC14-46D8-8D35-A9C826026F81/#tpkt_1","title":"TPKT","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT PACKET COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT PACKET COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-262C6651-AC14-46D8-8D35-A9C826026F81/#transmit-packet-counter","title":"TRANSMIT PACKET COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-268BD551-C204-4906-8332-9DCF7DA5CADA/","title":"TUND","text":"<p>TUND</p> <p>TUND- Transmit Under size Frame Counter</p> <p>Address Offset : 0x128</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-268BD551-C204-4906-8332-9DCF7DA5CADA/#tund_1","title":"TUND","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT UNDER SIZE FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT UNDER SIZE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-268BD551-C204-4906-8332-9DCF7DA5CADA/#transmit-under-size-frame-counter","title":"TRANSMIT UNDER SIZE FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-29004AAA-1F53-4A2F-985A-59D13920BC3D/","title":"MDIO Management","text":"<p>Control and status is provided to and from the PHY through the two-wire MDIO management interface described in IEEE802.3u Clause22.</p> <p>The MDIO write/read cycles are requested through the APB target. MAC performs a write cycle using the MDIO_PHYID, register address and 16-bit write data. MAC performs a read cycle using the MDIO_PHYID register address and updates the sixteen-bit read data into the MDIO Management STATUS Register, which can be read through APB target.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-298765A9-55A5-4A53-81AB-27396F45D25E/","title":"Clocks and Reset","text":"<p>This section describes the clocks and reset of the CoreTSE.</p> <ul> <li> <p>Clocks </p> </li> <li> <p>Reset </p> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2A9D4144-5DB2-46C7-AFDC-368A9AA27EFD/","title":"TRMGV","text":"<p>TRMGV</p> <p>TRMGV-Transmit &amp; Receive 1519 to 1522 Byte VLAN Frame Counter</p> <p>Address Offset : 0x098</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2A9D4144-5DB2-46C7-AFDC-368A9AA27EFD/#trmgv_1","title":"TRMGV","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT AND RECEIVE 1519 TO 1522 BYTE VLAN FRAME COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT AND RECEIVE 1519 TO 1522 BYTE VLAN FRAME COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT AND RECEIVE 1519 TO 1522 BYTE VLAN FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2A9D4144-5DB2-46C7-AFDC-368A9AA27EFD/#transmit-and-receive-1519-to-1522-byte-vlan-frame-counter","title":"TRANSMIT AND RECEIVE 1519 TO 1522 BYTE VLAN FRAME COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B19C404-F8B9-46E5-B6F4-ABC10C927004/","title":"Receive Operation","text":"<p>The core asserts the MRXRDY along with MRXSOF and MRXDAT (receive data) and waits for the MRXACPT. MRXDAT word is available on rising edge of MRXCLK from the MAC receive FIFO until MRXEOF (end of frame date). MRXBYTEVALID indicates the byte enables of the MRXDAT last word.</p> <p>Parent topic:Functional Overview</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B8FAE14-A481-4A3C-8828-7086F9DF1D8B/","title":"A-MCXFIFRAMAccess4","text":"<p>A-MCXFIFRAMAccess4</p> <p>A-MCXFIF FIFO RAM Access* Register 4</p> <p>Address Offset : 0x070</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B8FAE14-A481-4A3C-8828-7086F9DF1D8B/#a-mcxfiframaccess4_1","title":"A-MCXFIFRAMAccess4","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST RECEIVE RAM WRITE REQUEST (HSTRRAMWREQ) HOST RECEIVE RAM WRITE ACKNOWLEDGE (HSTRRAMWACK) Access\u00a0 R/W R Reset\u00a0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT[39:32]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST RECEIVE RAM WRITE ADDRESS (HSTTRAMWADX[(RABITS+2):0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST RECEIVE RAM WRITE ADDRESS (HSTTRAMWADX[(RABITS+2):0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B8FAE14-A481-4A3C-8828-7086F9DF1D8B/#host-receive-ram-write-request-hstrramwreq","title":"HOST RECEIVE RAM WRITE REQUEST (HSTRRAMWREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B8FAE14-A481-4A3C-8828-7086F9DF1D8B/#host-receive-ram-write-acknowledge-hstrramwack","title":"HOST RECEIVE RAM WRITE ACKNOWLEDGE (HSTRRAMWACK)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 30</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B8FAE14-A481-4A3C-8828-7086F9DF1D8B/#host-receive-ram-write-data-hstrramwdat3932","title":"HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT[39:32])","text":"<p>ValueDescriptionhstrramwdat [39:36]unusedhstrramwdat [35]System receive start of frame.hstrramwdat [34]System receive end of frame.hstrramwdat [33:32]data valid Byte enable and applicable only for the last word of the frame.hstrramwdat [33:32] = 0Indicates all bytes in the word are valid.hstrramwdat [33:32] = 1Indicates the LSB 3 bytes are valid [23:0] bits.hstrramwdat [33:32] = 2Indicates the LSB 2 bytes are valid [15:0] bits.hstrramwdat [33:32] = 3Indicates the LSB 1 bytes are valid [7:0] bits.</p> <p>Bit Field Width : 8</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B8FAE14-A481-4A3C-8828-7086F9DF1D8B/#host-receive-ram-write-address-hsttramwadxrabits20","title":"HOST RECEIVE RAM WRITE ADDRESS (HSTTRAMWADX[(RABITS+2):0])","text":"<p>Bit Field Width : 15</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B964363-64C6-4195-97A6-760286DF4843/","title":"Test_Register","text":"<p>Test_Register</p> <p>Test Register</p> <p>Address Offset : 0x01C</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B964363-64C6-4195-97A6-760286DF4843/#test_register_1","title":"Test_Register","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 MAXIMUM BACKOFF REGISTERED TRANSMIT FLOW ENABL TEST PAUSE SHORTCUT SLOT TIME Access\u00a0 R/W R/W R/W R/W Reset\u00a0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B964363-64C6-4195-97A6-760286DF4843/#maximum-backoff","title":"MAXIMUM BACKOFF","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B964363-64C6-4195-97A6-760286DF4843/#registered-transmit-flow-enabl","title":"REGISTERED TRANSMIT FLOW ENABL","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B964363-64C6-4195-97A6-760286DF4843/#test-pause","title":"TEST PAUSE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2B964363-64C6-4195-97A6-760286DF4843/#shortcut-slot-time","title":"SHORTCUT SLOT TIME","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/","title":"A-MCXFIF0","text":"<p>A-MCXFIF0</p> <p>A-MCXFIF Configuration Register 0</p> <p>Address Offset : 0x048</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x1f</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#a-mcxfif0_1","title":"A-MCXFIF0","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 FABRIC TRANSMIT MODULE ENABLE STATUS (FTFENRPLY) SYSTEM TRANSMIT MODULE ENABLE STATUS (STFENRPLY) FABRIC RECEIVE MODULE ENABLE STATUS (FRFENRPLY) SYSTEM RECEIVE MODULE ENABLE STATUS (SRFENRPLY) WATER MARK MODULE ENABLE STATUS(WTMENRPLY) Access\u00a0 R R R R R Reset\u00a0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 FABRIC TRANSMIT MODULE ENABLE REQUEST(FTFENREQ) SYSTEM TRANSMIT MODULE ENABLE REQUEST (STFENREQ) FABRIC RECEIVE MODULE ENABLE REQUEST(FRFENREQ) SYSTEM RECEIVE MODULE ENABLE REQUEST(SRFENREQ) WATER MARK MODULE ENABLE REQUEST(WTMENREQ) Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST FABRIC TRANSMIT MODULE RESET (HSTRSTFT) HOST MAC TRANSMIT MODULE RESET (HSTRSTST) HOST FABRIC RECEIVE MODULE RESET (HSTRSTFR) HOST MAC RECEIVE MODULE RESET (HSTRSTSR) HOST TRANSMIT WATERMARK MODULE RESET (HSTRSTWT) Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#fabric-transmit-module-enable-status-ftfenrply","title":"FABRIC TRANSMIT MODULE ENABLE STATUS (FTFENRPLY)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 20</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#system-transmit-module-enable-status-stfenrply","title":"SYSTEM TRANSMIT MODULE ENABLE STATUS (STFENRPLY)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 19</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#fabric-receive-module-enable-status-frfenrply","title":"FABRIC RECEIVE MODULE ENABLE STATUS (FRFENRPLY)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 18</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#system-receive-module-enable-status-srfenrply","title":"SYSTEM RECEIVE MODULE ENABLE STATUS (SRFENRPLY)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 17</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#water-mark-module-enable-statuswtmenrply","title":"WATER MARK MODULE ENABLE STATUS(WTMENRPLY)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#fabric-transmit-module-enable-requestftfenreq","title":"FABRIC TRANSMIT MODULE ENABLE REQUEST(FTFENREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#system-transmit-module-enable-request-stfenreq","title":"SYSTEM TRANSMIT MODULE ENABLE REQUEST (STFENREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#fabric-receive-module-enable-requestfrfenreq","title":"FABRIC RECEIVE MODULE ENABLE REQUEST(FRFENREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#system-receive-module-enable-requestsrfenreq","title":"SYSTEM RECEIVE MODULE ENABLE REQUEST(SRFENREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 9</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#water-mark-module-enable-requestwtmenreq","title":"WATER MARK MODULE ENABLE REQUEST(WTMENREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#host-fabric-transmit-module-reset-hstrstft","title":"HOST FABRIC TRANSMIT MODULE RESET (HSTRSTFT)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#host-mac-transmit-module-reset-hstrstst","title":"HOST MAC TRANSMIT MODULE RESET (HSTRSTST)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#host-fabric-receive-module-reset-hstrstfr","title":"HOST FABRIC RECEIVE MODULE RESET (HSTRSTFR)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#host-mac-receive-module-reset-hstrstsr","title":"HOST MAC RECEIVE MODULE RESET (HSTRSTSR)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-2FADA843-3FA5-4B90-8975-9C38077E414F/#host-transmit-watermark-module-reset-hstrstwt","title":"HOST TRANSMIT WATERMARK MODULE RESET (HSTRSTWT)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-32805274-3FA7-46DF-AD1E-A893A2912852/","title":"Transmit Operation","text":"<p>The MTXDAT (transmit data) word is recorded into MAC transmit FIFO on rising edge of MTXCLK upon the assertion of MTXRDY and MTXACPT and the MTXSOF should be asserted for the first word transfer of the frame. Transmit data stored into MAC transmit FIFO until MTXEOF (end of frame date). MTXBYTEVALID indicates the byte enables of the MTXDAT last word. MTXACPT is asserted when CoreTSE is capable of receiving at least one word from the MAC data path transmit interface. MTXACPT should be\u00a0monitored\u00a0for every transmission.</p> <p>Parent topic:Functional Overview</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-3391BE5C-F501-4FAF-BA18-1C3748A12A15/","title":"TR255","text":"<p>TR255</p> <p>TR255 - Transmit &amp; Receive 128 to 255 Byte Frame Counter</p> <p>Address Offset : 0x088</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-3391BE5C-F501-4FAF-BA18-1C3748A12A15/#tr255_1","title":"TR255","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT AND RECEIVE 128 TO 255 BYTE FRAME COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT AND RECEIVE 128 TO 255 BYTE FRAME COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT AND RECEIVE 128 TO 255 BYTE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-3391BE5C-F501-4FAF-BA18-1C3748A12A15/#transmit-and-receive-128-to-255-byte-frame-counter","title":"TRANSMIT AND RECEIVE 128 TO 255 BYTE FRAME COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-343CD60D-40FB-4803-9629-C56FEDBDDC98/","title":"Features","text":"<p>CoreTSE has the following features:</p> <ul> <li>10/100/1000 Mbps Operation</li> <li>Full-duplex Support at 10/100/1000 Mbps</li> <li>Half-duplex Support at 10/100 Mbps</li> <li>Standard G/MII Interface</li> <li>MDIO Interface for PHY Register access</li> <li>SGMII Ten Bit Interface (TBI)</li> <li>Wake on LAN (WoL) with Magic Packet Detection</li> <li>Frame Statistics Counters</li> <li>Destination Address-Based Filtering</li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-354DAA71-04FB-4221-8750-ADBE8088B6A9/","title":"RBYT","text":"<p>RBYT</p> <p>RBYT - Receive Byte Counter</p> <p>Address Offset : 0x09C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-354DAA71-04FB-4221-8750-ADBE8088B6A9/#rbyt_1","title":"RBYT","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 RECEIVE BYTE COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE BYTE COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE BYTE COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-354DAA71-04FB-4221-8750-ADBE8088B6A9/#receive-byte-counter","title":"RECEIVE BYTE COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-36BA0FE0-BF48-405D-97B6-8B08408B9F15/","title":"Configuring CoreTSE in SmartDesign","text":"<p>The core is configured using the configuration GUI within SmartDesign. The example of the GUI is as shown in following figure.</p> <p></p> <p>Parent topic:SmartDesign</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-449D0D1A-197E-4EF3-ABF8-EBBFDF945104/","title":"RCSE","text":"<p>RCSE</p> <p>RCSE - Receive Carrier Sense Error Counter</p> <p>Address Offset : 0x0C8</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-449D0D1A-197E-4EF3-ABF8-EBBFDF945104/#rcse_1","title":"RCSE","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE CARRIER SENSE ERROR COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE CARRIER SENSE ERROR COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-449D0D1A-197E-4EF3-ABF8-EBBFDF945104/#receive-carrier-sense-error-counter","title":"RECEIVE CARRIER SENSE ERROR COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/","title":"MACConfiguration1","text":"<p>MACConfiguration1</p> <p>MAC Configuration # 1</p> <p>Address Offset : 0x000</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x80000000</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#macconfiguration1_1","title":"MACConfiguration1","text":"Bit\u00a0 31 30 29 28 27 26 25 24 SOFT RESET Access\u00a0 R/W Reset\u00a0 1 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 LOOP BACK Access\u00a0 R/W Reset\u00a0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE FLOW CONTROL ENABLE TRANSMIT FLOW CONTROL ENABLE SYNCHRONIZED RECEIVE ENABLE RECEIVE ENABLE SYNCHRONIZED TRANSMIT ENABLE TRANSMIT ENABLE Access\u00a0 R/W R/W R R/W R R/W Reset\u00a0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#soft-reset","title":"SOFT RESET","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#loop-back","title":"LOOP BACK","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#receive-flow-control-enable","title":"RECEIVE FLOW CONTROL ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#transmit-flow-control-enable","title":"TRANSMIT FLOW CONTROL ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#synchronized-receive-enable","title":"SYNCHRONIZED RECEIVE ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#receive-enable","title":"RECEIVE ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#synchronized-transmit-enable","title":"SYNCHRONIZED TRANSMIT ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-45F9DA22-F66E-4291-959C-F3FD76A335B5/#transmit-enable","title":"TRANSMIT ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/","title":"MACConfiguration2","text":"<p>MACConfiguration2</p> <p>MAC Configuration # 2</p> <p>Address Offset : 0x004</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x7200</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#macconfiguration2_1","title":"MACConfiguration2","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 PREAMBLE LENGTH[3:0] INTERFACE MODE[1:0] Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 1 1 1 1 0 Bit\u00a0 7 6 5 4 3 2 1 0 RX CRC DISABLE HUGE FRAME ENABLE LENGTH FIELD CHECKING PAD/CRC ENABLE CRC ENABLE FULL-DUPLEX Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#preamble-length","title":"PREAMBLE LENGTH","text":"<p>Bit Field Width : 4</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#interface-mode","title":"INTERFACE MODE","text":"<p>ValueDescription2b00MAC Tx/Rx represents MII 10Mbps interface (Nibble Mode).2b01MAC Tx/Rx represents MII 100Mbps interface (Nibble Mode).2b10MAC Tx/Rx represents GMII 1000Mbps interface (Byte Mode).2b11Reserved.</p> <p>Bit Field Width : 2</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#rx-crc-disable","title":"RX CRC DISABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 6</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#huge-frame-enable","title":"HUGE FRAME ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#length-field-checking","title":"LENGTH FIELD CHECKING","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#padcrc-enable","title":"PAD/CRC ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#crc-enable","title":"CRC ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B0625BA-BBE0-418B-9F6F-2642844E31E4/#full-duplex","title":"FULL-DUPLEX","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/","title":"Half-Duplex","text":"<p>Half-Duplex</p> <p>Half-Duplex</p> <p>Address Offset : 0x00C</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0xa1f037</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#half-duplex_1","title":"Half-Duplex","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 ALTERNATE BINARY EXPONENTIAL BACKOFF TRUNCATION[3:0] ALTERNATE BINARY EXPONENTIAL BACKOFF ENABLE BACKPRESSURE NO BACKOFF NO BACKOFF EXCESSIVE DEFER Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 0 1 0 0 0 0 1 Bit\u00a0 15 14 13 12 11 10 9 8 RETRANSMISSION MAXIMUM[3:0] COLLISION WINDOW[9:8] Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 COLLISION WINDOW[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 1 1 0 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#alternate-binary-exponential-backoff-truncation","title":"ALTERNATE BINARY EXPONENTIAL BACKOFF TRUNCATION","text":"<p>Bit Field Width : 4</p> <p>Bit Field Offset : 20</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#alternate-binary-exponential-backoff-enable","title":"ALTERNATE BINARY EXPONENTIAL BACKOFF ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 19</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#backpressure-no-backoff","title":"BACKPRESSURE NO BACKOFF","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 18</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#no-backoff","title":"NO BACKOFF","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 17</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#excessive-defer","title":"EXCESSIVE DEFER","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#retransmission-maximum","title":"RETRANSMISSION MAXIMUM","text":"<p>Bit Field Width : 4</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4B965B8B-7A06-4922-8423-58440B763360/#collision-window","title":"COLLISION WINDOW","text":"<p>Bit Field Width : 10</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4F1B3828-9472-4228-A6A4-024D459F6A5C/","title":"Hash_Table_Register2","text":"<p>Hash_Table_Register2</p> <p>Hash Table Register2</p> <p>Address Offset : 0x1CC</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4F1B3828-9472-4228-A6A4-024D459F6A5C/#hash_table_register2_1","title":"Hash_Table_Register2","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HASH TABLE REGISTER2 [31:24] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HASH TABLE REGISTER2 [23:16] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HASH TABLE REGISTER2 [15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HASH TABLE REGISTER2 [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4F1B3828-9472-4228-A6A4-024D459F6A5C/#hash-table-register2","title":"HASH TABLE REGISTER2","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4FC30297-E5FE-464B-A4F2-DCAD78BA382B/","title":"MIIMgmt_Indicators","text":"<p>MIIMgmt_Indicators</p> <p>MII Mgmt: Indicators</p> <p>Address Offset : 0x034</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4FC30297-E5FE-464B-A4F2-DCAD78BA382B/#miimgmt_indicators_1","title":"MIIMgmt_Indicators","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 NOT VALID SCANNING BUSY Access\u00a0 R R R Reset\u00a0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4FC30297-E5FE-464B-A4F2-DCAD78BA382B/#not-valid","title":"NOT VALID","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4FC30297-E5FE-464B-A4F2-DCAD78BA382B/#scanning","title":"SCANNING","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-4FC30297-E5FE-464B-A4F2-DCAD78BA382B/#busy","title":"BUSY","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-50342181-C5DF-4C0B-ABE4-EF908E9F7904/","title":"A-MCXFIFRAMAccess5","text":"<p>A-MCXFIFRAMAccess5</p> <p>A-MCXFIF FIFO RAM Access* Register 5</p> <p>Address Offset : 0x074</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-50342181-C5DF-4C0B-ABE4-EF908E9F7904/#a-mcxfiframaccess5_1","title":"A-MCXFIFRAMAccess5","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-50342181-C5DF-4C0B-ABE4-EF908E9F7904/#host-receive-ram-write-data-hstrramwdat-310","title":"HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0])","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-521EA668-4C02-4A74-927B-B4C8D92B9489/","title":"Register Map and Descriptions","text":"Offset Name Bit Pos. 7 6 5 4 3 2 1 0 0x00 MACConfiguration1 7:0 RECEIVE FLOW CONTROL ENABLE TRANSMIT FLOW CONTROL ENABLE SYNCHRONIZED RECEIVE ENABLE RECEIVE ENABLE SYNCHRONIZED TRANSMIT ENABLE TRANSMIT ENABLE 15:8 LOOP BACK 23:16 31:24 SOFT RESET 0x00 Control 7:0 15:8 PHY RESET LOOP BACK AUTO-NEGOTIATION ENABLE RESTART AUTO-NEGOTIATION 0x01 Status 7:0 MF PREMABLE SUPPRESSION ENABLE AUTO-NEGOTIATION COMPLETE REMOTE FAULT AUTO-NEGOTIATION ABILITY LINK STATUS EXTENDED CAPABILITY 15:8 EXTENDED STATUS 0x04 MACConfiguration2 7:0 RX CRC DISABLE HUGE FRAME ENABLE LENGTH FIELD CHECKING PAD/CRC ENABLE CRC ENABLE FULL-DUPLEX 15:8 PREAMBLE LENGTH[3:0] INTERFACE MODE[1:0] 23:16 31:24 0x04 AN_Advertisement(1000BASE-T) 7:0 THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION.[7:0] 15:8 LINK UP ACK FULL-DUPLEX LINK SPEED[1:0] THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION.[9:8] 0x05 AN_Link_Partner_Base_Page_Ability(1000BASE-T) 7:0 THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION[7:0] 15:8 LINK UP AUTO-NEGOTIATION ACK AS SPECIFIED IN 802.3Z FULL-DUPLEX LINK SPEED[1:0] THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION[9:8] 0x06 AN_Expansion(1000BASE-T) 7:0 NEXT PAGE ABLE PAGE RECEIVED 15:8 0x07 AN_Next_Page_Transmit(1000BASE-X) 7:0 MESSAGE/UNFORMATTED CODE FIELD[7:0] 15:8 NEXT PAGE MESSAGE PAGE ACKNOWLEDGE 2 TOGGLE MESSAGE/UNFORMATTED CODE FIELD[10:8] 0x08 IPG 7:0 BACK_TO_BACK INTER_PACKET_GAP[6:0] 15:8 MINIMUM IFG ENFORCEMENT[7:0] 23:16 NON_BACK_TO_BACK INTER_PACKET_GAP PART2 (IPGR2)[6:0] 31:24 NON_BACK_TO_BACK INTER_PACKET_GAP PART1 (IPGR1)[6:0] 0x08 AN_Link_Partner_Ability_Next_Page(1000BASE-X) 7:0 MESSAGE OR UNFORMATTED CODE FIELD[7:0] 15:8 NEXT PAGE MESSAGE PAGE ACKNOWLEDGE 2 TOGGLE MESSAGE OR UNFORMATTED CODE FIELD[10:8] 0x0C Half-Duplex 7:0 COLLISION WINDOW[7:0] 15:8 RETRANSMISSION MAXIMUM[3:0] COLLISION WINDOW[9:8] 23:16 ALTERNATE BINARY EXPONENTIAL BACKOFF TRUNCATION[3:0] ALTERNATE BINARY EXPONENTIAL BACKOFF ENABLE BACKPRESSURE NO BACKOFF NO BACKOFF EXCESSIVE DEFER 31:24 0x0F Extended_Status 7:0 15:8 1000BASE-X FULL-DUPLEX 1000BASE-X HALF-DUPLEX 1000BASE-T FULL-DUPLEX 1000BASE-T HALF-DUPLEX 0x10 Maximum_Frame_Length 7:0 MAXIMUM FRAME LENGTH[7:0] 15:8 MAXIMUM FRAME LENGTH[15:8] 23:16 31:24 0x10 Jitter_Diagnostics 7:0 CUSTOM JITTER PATTERN[7:0] 15:8 JITTER DIAGNOSTIC ENABLE JITTER PATTERN SELECT[2:0] CUSTOM JITTER PATTERN[9:8] 0x11 SGMII Ten_Bit_Interface_Control 7:0 15:8 SOFT RESET SHORTCUT LINK TIMER DISABLE RECEIVE RUNNING DISPARITY DISABLE TRANSMIT RUNNING DISPARITY GO LINK TIMER VALUE CONTROL AUTO-NEGOTIATION SENSE 0x14 Control_Frame_extended_parameter 7:0 CFEP[7:0] 15:8 CFEP[15:8] 23:16 31:24 0x18 Control_Frame_parameter 7:0 CFPT[7:0] 15:8 CFPT[15:8] 23:16 31:24 0x1C Test_Register 7:0 MAXIMUM BACKOFF REGISTERED TRANSMIT FLOW ENABL TEST PAUSE SHORTCUT SLOT TIME 15:8 23:16 31:24 0x20 MIIMgmt_Configuration 7:0 SCAN AUTO INCREMENT PREAMBLE SUPPRESSION MGMT CLOCK SELECT[2:0] 15:8 23:16 31:24 RESET MDIO MGMT 0x24 MIIMgmt_Command 7:0 SCAN CYCLE READ CYCLE 15:8 23:16 31:24 0x28 MIIMgmt_Address 7:0 REGISTER ADDRESS[4:0] 15:8 PHY ADDRESS[4:0] 23:16 31:24 0x2C MIIMgmt_Control 7:0 MDIO MGMT CONTROL (PHY CONTROL)[7:0] 15:8 MDIO MGMT CONTROL (PHY CONTROL)[15:8] 23:16 31:24 0x30 MIIMgmt_Status 7:0 MDIO MGMT STATUS (PHY STATUS)[7:0] 15:8 MDIO MGMT STATUS (PHY STATUS)[15:8] 23:16 31:24 0x34 MIIMgmt_Indicators 7:0 NOT VALID SCANNING BUSY 15:8 23:16 31:24 0x38 Interface_Control 7:0 WOL: UNICAST MATCH ENABLE WOL: MAGIC PACKET DETECTION ENABLE WOL: WAKE ON LANE DETECTED CLEAR STATUS CLEAR STATS COUNTERS : AUTO CLEAR COUNTERS ON READ STATS COUNTERS : CLEAR ALL COUNTERS STATS COUNTERS : MODULE ENABLE 15:8 23:16 31:24 0x3C Interface_Status 7:0 LINK FAIL 15:8 WAKE ON LANE DETECTED EXCESS DEFER 23:16 31:24 0x40 Station_Address_Lower_Register 7:0 FOURTH OCTET OF THE DA IN THE FRAME[7:0] 15:8 THIRD OCTET OF THE DA IN THE FRAME[7:0] 23:16 SECOND OCTET OF THE DA IN THE FRAME[7:0] 31:24 FIRST OCTET OF THE DA IN THE FRAME[7:0] 0x44 Station_Address_Higher_Register 7:0 15:8 23:16 SIXTH OCTET OF THE DA IN THE FRAME[7:0] 31:24 FIFTH OCTET OF THE DA IN THE FRAME[7:0] 0x48 A-MCXFIF0 7:0 HOST FABRIC TRANSMIT MODULE RESET (HSTRSTFT) HOST MAC TRANSMIT MODULE RESET (HSTRSTST) HOST FABRIC RECEIVE MODULE RESET (HSTRSTFR) HOST MAC RECEIVE MODULE RESET (HSTRSTSR) HOST TRANSMIT WATERMARK MODULE RESET (HSTRSTWT) 15:8 FABRIC TRANSMIT MODULE ENABLE REQUEST(FTFENREQ) SYSTEM TRANSMIT MODULE ENABLE REQUEST (STFENREQ) FABRIC RECEIVE MODULE ENABLE REQUEST(FRFENREQ) SYSTEM RECEIVE MODULE ENABLE REQUEST(SRFENREQ) WATER MARK MODULE ENABLE REQUEST(WTMENREQ) 23:16 FABRIC TRANSMIT MODULE ENABLE STATUS (FTFENRPLY) SYSTEM TRANSMIT MODULE ENABLE STATUS (STFENRPLY) FABRIC RECEIVE MODULE ENABLE STATUS (FRFENRPLY) SYSTEM RECEIVE MODULE ENABLE STATUS (SRFENRPLY) WATER MARK MODULE ENABLE STATUS(WTMENRPLY) 31:24 0x4C A-MCXFIF1 7:0 NUMBER OF PAUSE QUANTAS BEFORE XOFF RETRANSMISSION (CFGXOFFRTX) [7:0] 15:8 NUMBER OF PAUSE QUANTAS BEFORE XOFF RETRANSMISSION (CFGXOFFRTX) [15:8] 23:16 SYSTEM RECEIVE FOR CUT THROUGH THRESHOLD (CFGSRTH) [7:0] 31:24 SYSTEM RECEIVE FOR CUT THROUGH THRESHOLD (CFGSRTH) [11:8] 0x50 A-MCXFIF2 7:0 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [7:0] 15:8 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [12:8] 23:16 MAX WORDS IN RECEIVE FIFO (CFGHWM) [7:0] 31:24 MAX WORDS IN RECEIVE FIFO (CFGHWM) [12:8] 0x54 A-MCXFIF3 7:0 FABRIC TRANSMIT CUT THROUGH THRESHOLD (CFGFTTH) [7:0] 15:8 FABRIC TRANSMIT CUT THROUGH THRESHOLD (CFGFTTH) [12:8] 23:16 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [7:0] 31:24 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [12:8] 0x58 A-MCXFIF4 7:0 HOST FILTER FRAMES (HSTFLTRFRM) [7:0] 15:8 HOST FILTER FRAMES (HSTFLTRFRM) [15:8] 23:16 HOST FILTER FRAMES (HSTFLTRFRM) [17:16] 31:24 0x5C A-MCXFIF5 7:0 HOST DONT CARE FOR FILTERING OF FRMES (HSTFLTRFRMDC) [7:0] 15:8 HOST DONT CARE FOR FILTERING OF FRMES (HSTFLTRFRMDC) [15:8] 23:16 HALF DUPLEX INDICATOR (CFGHDPLX) SYSTEM RECEIVE FIFO FULL (SRFULL) HOST CLEAR SYSTEM RECEIVE FIFO FULL (HSTSRFULLCLR) ONE BYTE TRANSFER PER SYSTEM CLOCK (CFGBYTMODE) HOST DROP FRAMES LESS THAN 64 BYTES (HSTDRPLT64) HOST DONT CARE FOR FILTERING OF FRMES (HSTFLTRFRMDC) [17:16] 31:24 0x60 A-MCXFIFRAMAccess0 7:0 HOST TRANSMIT RAM WRITE ADDRESS (HSTTRAMWADX [12:0]) 15:8 HOST TRANSMIT RAM WRITE ADDRESS (HSTTRAMWADX [12:0]) 23:16 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[39:32]) 31:24 HOST TRANSMIT RAM WRITE REQUEST (HSTTRAMWREQ) HOST TRANSMIT RAM WRITE ACKNOWLEDGE (HSTTRAMWACK) 0x64 A-MCXFIFRAMAccess1 7:0 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) 15:8 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) 23:16 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) 31:24 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) 0x68 A-MCXFIFRAMAccess2 7:0 HOST TRANSMIT RAM READ ADDRESS (HSTTRAMRADX[12:0]) 15:8 HOST TRANSMIT RAM READ ADDRESS (HSTTRAMRADX[12:0]) 23:16 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[39:32]) 31:24 HOST TRANSMIT RAM READ REQUEST. (HSTTRAMRREQ) HOST TRANSMIT RAM READ ACKNOWLEDGE (HSTTRAMRACK) 0x6C A-MCXFIFRAMAccess3 7:0 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) 15:8 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) 23:16 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) 31:24 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) 0x70 A-MCXFIFRAMAccess4 7:0 HOST RECEIVE RAM WRITE ADDRESS (HSTTRAMWADX[(RABITS+2):0]) 15:8 HOST RECEIVE RAM WRITE ADDRESS (HSTTRAMWADX[(RABITS+2):0]) 23:16 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT[39:32]) 31:24 HOST RECEIVE RAM WRITE REQUEST (HSTRRAMWREQ) HOST RECEIVE RAM WRITE ACKNOWLEDGE (HSTRRAMWACK) 0x74 A-MCXFIFRAMAccess5 7:0 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) 15:8 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) 23:16 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) 31:24 HOST RECEIVE RAM WRITE DATA (HSTRRAMWDAT [31:0]) 0x78 A-MCXFIFRAMAccess6 7:0 HOST RECEIVE RAM READ ADDRESS (HSTRRAMRADX[31:0]) 15:8 HOST RECEIVE RAM READ ADDRESS (HSTRRAMRADX[31:0]) 23:16 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[39:32]) 31:24 HOST RECEIVE RAM READ REQUEST (HSTRRAMRREQ) HOST RECEIVE RAM READ ACKNOWLEDGE (HSTRRAMRACK) 0x7C A-MCXFIFRAMAccess7 7:0 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) 15:8 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) 23:16 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) 31:24 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) 0x80 TR64 7:0 TRANSMIT AND RECEIVE 64 BYTE FRAME COUNTER [7:0] 15:8 TRANSMIT AND RECEIVE 64 BYTE FRAME COUNTER [15:8] 23:16 TRANSMIT AND RECEIVE 64 BYTE FRAME COUNTER [17:16] 31:24 0x84 TR127 7:0 TRANSMIT AND RECEIVE 65 TO 127 BYTE FRAME COUNTER [7:0] 15:8 TRANSMIT AND RECEIVE 65 TO 127 BYTE FRAME COUNTER [15:8] 23:16 TRANSMIT AND RECEIVE 65 TO 127 BYTE FRAME COUNTER [17:16] 31:24 0x88 TR255 7:0 TRANSMIT AND RECEIVE 128 TO 255 BYTE FRAME COUNTER [7:0] 15:8 TRANSMIT AND RECEIVE 128 TO 255 BYTE FRAME COUNTER [15:8] 23:16 TRANSMIT AND RECEIVE 128 TO 255 BYTE FRAME COUNTER [17:16] 31:24 0x8C TR511 7:0 TRANSMIT AND RECEIVE 256 TO 511 BYTE FRAME COUNTER [7:0] 15:8 TRANSMIT AND RECEIVE 256 TO 511 BYTE FRAME COUNTER [15:8] 23:16 TRANSMIT AND RECEIVE 256 TO 511 BYTE FRAME COUNTER [17:16] 31:24 0x90 TR1K 7:0 TRANSMIT AND RECEIVE 512 TO 1023 BYTE FRAME COUNTER [7:0] 15:8 TRANSMIT AND RECEIVE 512 TO 1023 BYTE FRAME COUNTER [15:8] 23:16 TRANSMIT AND RECEIVE 512 TO 1023 BYTE FRAME COUNTER [17:16] 31:24 0x94 TRMAX 7:0 TRANSMIT AND RECEIVE 1024 TO 1518 BYTE FRAME COUNTER [7:0] 15:8 TRANSMIT AND RECEIVE 1024 TO 1518 BYTE FRAME COUNTER [15:8] 23:16 TRANSMIT AND RECEIVE 1024 TO 1518 BYTE FRAME COUNTER [17:16] 31:24 0x98 TRMGV 7:0 TRANSMIT AND RECEIVE 1519 TO 1522 BYTE VLAN FRAME COUNTER [7:0] 15:8 TRANSMIT AND RECEIVE 1519 TO 1522 BYTE VLAN FRAME COUNTER [15:8] 23:16 TRANSMIT AND RECEIVE 1519 TO 1522 BYTE VLAN FRAME COUNTER [17:16] 31:24 0x9C RBYT 7:0 RECEIVE BYTE COUNTER [7:0] 15:8 RECEIVE BYTE COUNTER [15:8] 23:16 RECEIVE BYTE COUNTER [17:16] 31:24 0xA0 RPKT 7:0 RECEIVE PACKET COUNTER [7:0] 15:8 RECEIVE PACKET COUNTER [15:8] 23:16 RECEIVE PACKET COUNTER [17:16] 31:24 0xA4 RFCS 7:0 RECEIVE FCS ERROR COUNTER [7:0] 15:8 RECEIVE FCS ERROR COUNTER [15:8] 23:16 RECEIVE FCS ERROR COUNTER [17:16] 31:24 0xA8 RMCA 7:0 RECEIVE MULTICAST PACKET COUNTER [7:0] 15:8 RECEIVE MULTICAST PACKET COUNTER [15:8] 23:16 RECEIVE MULTICAST PACKET COUNTER [17:16] 31:24 0xAC RBCA 7:0 RECEIVE BROADCAST PACKET COUNTER [7:0] 15:8 RECEIVE BROADCAST PACKET COUNTER [15:8] 23:16 RECEIVE BROADCAST PACKET COUNTER [17:16] 31:24 0xB0 RXCF 7:0 RECEIVE CONTROL FRAME PACKET COUNTER [7:0] 15:8 RECEIVE CONTROL FRAME PACKET COUNTER [15:8] 23:16 RECEIVE CONTROL FRAME PACKET COUNTER [17:16] 31:24 0xB4 RXPF 7:0 RECEIVE PAUSE CONTROL FRAME COUNTER [7:0] 15:8 RECEIVE PAUSE CONTROL FRAME COUNTER [11:8] 23:16 31:24 0xB8 RXUO 7:0 RECEIVE UNKNOWN OPCODE PACKET COUNTER [7:0] 15:8 RECEIVE UNKNOWN OPCODE PACKET COUNTER [11:8] 23:16 31:24 0xBC RALN 7:0 RECEIVE ALIGNMENT ERROR COUNTER [7:0] 15:8 RECEIVE ALIGNMENT ERROR COUNTER [11:8] 23:16 31:24 0xC0 RFLR 7:0 RECEIVE FRAME LENGTH ERROR COUNTER [7:0] 15:8 RECEIVE FRAME LENGTH ERROR COUNTER [15:8] 23:16 31:24 0xC4 RCDE 7:0 RECEIVE CODE ERROR COUNTER [7:0] 15:8 RECEIVE CODE ERROR COUNTER [11:8] 23:16 31:24 0xC8 RCSE 7:0 RECEIVE CARRIER SENSE ERROR COUNTER [7:0] 15:8 RECEIVE CARRIER SENSE ERROR COUNTER [11:8] 23:16 31:24 0xCC RUND 7:0 RECEIVE UNDERSIZE PACKET COUNTER [7:0] 15:8 RECEIVE UNDERSIZE PACKET COUNTER [11:8] 23:16 31:24 0xD0 ROVR 7:0 RECEIVE OVERSIZE PACKET COUNTER [7:0] 15:8 RECEIVE OVERSIZE PACKET COUNTER [11:8] 23:16 31:24 0xD4 RFRG 7:0 RECEIVE FRAGMENTS COUNTER [7:0] 15:8 RECEIVE FRAGMENTS COUNTER [11:8] 23:16 31:24 0xD8 RJBR 7:0 RECEIVE JABBER COUNTER [7:0] 15:8 RECEIVE JABBER COUNTER [11:8] 23:16 31:24 0xDC RDRP 7:0 RECEIVE DROP [7:0] 15:8 RECEIVE DROP [11:8] 23:16 31:24 0xE0 TBYT 7:0 TRANSMIT BYTE COUNTER [7:0] 15:8 TRANSMIT BYTE COUNTER [15:8] 23:16 TRANSMIT BYTE COUNTER [23:16] 31:24 0xE4 TPKT 7:0 TRANSMIT PACKET COUNTER [7:0] 15:8 TRANSMIT PACKET COUNTER [15:8] 23:16 TRANSMIT PACKET COUNTER [17:16] 31:24 0xE8 TMCA 7:0 TRANSMIT MULTICAST PACKET COUNTER [7:0] 15:8 TRANSMIT MULTICAST PACKET COUNTER [15:8] 23:16 TRANSMIT MULTICAST PACKET COUNTER [17:16] 31:24 0xEC TBCA 7:0 TRANSMIT BROADCAST PACKET COUNTER [7:0] 15:8 TRANSMIT BROADCAST PACKET COUNTER [15:8] 23:16 TRANSMIT BROADCAST PACKET COUNTER [17:16] 31:24 0xF0 TXPF 7:0 TRANSMIT PAUSE CONTROL FRAME COUNTER [7:0] 15:8 TRANSMIT PAUSE CONTROL FRAME COUNTER [11:8] 23:16 31:24 0xF4 TDFR 7:0 TRANSMIT DEFERRAL PACKET COUNTER [7:0] 15:8 TRANSMIT DEFERRAL PACKET COUNTER [11:8] 23:16 31:24 0xF8 TEDF 7:0 TRANSMIT EXCESSIVE DEFERRAL PACKET COUNTER [7:0] 15:8 TRANSMIT EXCESSIVE DEFERRAL PACKET COUNTER [11:8] 23:16 31:24 0xFC TSCL 7:0 TRANSMIT SINGLE COLLISION PACKET COUNTER [7:0] 15:8 TRANSMIT SINGLE COLLISION PACKET COUNTER [11:8] 23:16 31:24 0x0100 TMCL 7:0 TRANSMIT MULTIPLE COLLISION PACKET COUNTER [7:0] 15:8 TRANSMIT MULTIPLE COLLISION PACKET COUNTER [11:8] 23:16 31:24 0x0104 TLCL 7:0 TRANSMIT LATE COLLISION PACKET COUNTER [7:0] 15:8 TRANSMIT LATE COLLISION PACKET COUNTER [11:8] 23:16 31:24 0x0108 TXCL 7:0 TRANSMIT EXCESSIVE COLLISION PACKET COUNTER [7:0] 15:8 TRANSMIT EXCESSIVE COLLISION PACKET COUNTER [11:8] 23:16 31:24 0x010C TNCL 7:0 TRANSMIT TOTAL COLLISION COUNTER [7:0] 15:8 TRANSMIT TOTAL COLLISION COUNTER [12:8] 23:16 31:24 0x0110 ...  0x0113 Reserved 0x0114 TDRP 7:0 TRANSMIT DROP FRAME COUNTER [7:0] 15:8 TRANSMIT DROP FRAME COUNTER [11:8] 23:16 31:24 0x0118 TJBR 7:0 TRANSMIT JABBER FRAME COUNTER [7:0] 15:8 TRANSMIT JABBER FRAME COUNTER [11:8] 23:16 31:24 0x011C TFCS 7:0 TRANSMIT FCS ERROR COUNTER [7:0] 15:8 TRANSMIT FCS ERROR COUNTER [11:8] 23:16 31:24 0x0120 TXCF 7:0 TRANSMIT CONTROL FRAME COUNTER [7:0] 15:8 TRANSMIT CONTROL FRAME COUNTER [11:8] 23:16 31:24 0x0124 TOVR 7:0 TRANSMIT OVERSIZE FRAME COUNTER [7:0] 15:8 TRANSMIT OVERSIZE FRAME COUNTER [11:8] 23:16 31:24 0x0128 TUND 7:0 TRANSMIT UNDER SIZE FRAME COUNTER [7:0] 15:8 TRANSMIT UNDER SIZE FRAME COUNTER [11:8] 23:16 31:24 0x012C TFRG 7:0 TRANSMIT FRAGMENTS FRAME COUNTER [7:0] 15:8 TRANSMIT FRAGMENTS FRAME COUNTER [11:8] 23:16 31:24 0x0130 CAR1 7:0 CARRY REGISTER 1 RFLR COUNTER CARRY BIT CARRY REGISTER 1 RCDE COUNTER CARRY BIT CARRY REGISTER 1 RCSE COUNTER CARRY BIT CARRY REGISTER 1 RUND COUNTER CARRY BIT CARRY REGISTER 1 ROVR COUNTER CARRY BIT CARRY REGISTER 1 RFRG COUNTER CARRY BIT CARRY REGISTER 1 RJBR COUNTER CARRY BIT CARRY REGISTER 1 RDRP COUNTER CARRY BIT 15:8 CARRY REGISTER 1 RPKT COUNTER CARRY BIT CARRY REGISTER 1 RFCS COUNTER CARRY BIT CARRY REGISTER 1 RMCA COUNTER CARRY BIT CARRY REGISTER 1 RBCA COUNTER CARRY BIT CARRY REGISTER 1 RXCF COUNTER CARRY BIT CARRY REGISTER 1 RXPF COUNTER CARRY BIT CARRY REGISTER 1 RXUO COUNTER CARRY BIT CARRY REGISTER 1 RALN COUNTER CARRY BIT 23:16 CARRY REGISTER 1 RSBECC COUNTER CARRY BIT CARRY REGISTER 1 RDBEDC COUNTER CARRY BIT CARRY REGISTER 1 RBYT COUNTER CARRY BIT 31:24 CARRY REGISTER 1 TR64 COUNTER CARRY BIT CARRY REGISTER 1 TR127 COUNTER CARRY BIT CARRY REGISTER 1 TR255 COUNTER CARRY BIT CARRY REGISTER 1 TR511 COUNTER CARRY BIT CARRY REGISTER 1 TR1K COUNTER CARRY BIT CARRY REGISTER 1 TRMAX COUNTER CARRY BIT CARRY REGISTER 1 TRMGV COUNTER CARRY BIT 0x0134 CAR2 7:0 CARRY REGISTER 2 TEDF COUNTER CARRY BIT CARRY REGISTER 2 TSCL COUNTER CARRY BIT CARRY REGISTER 2 TMCL COUNTER CARRY BIT CARRY REGISTER 2 TLCL COUNTER CARRY BIT CARRY REGISTER 2 TXCL COUNTER CARRY BIT CARRY REGISTER 2 TNCL COUNTER CARRY BIT CARRY REGISTER 2 TPFH COUNTER CARRY BIT CARRY REGISTER 2 TDRP COUNTER CARRY BIT 15:8 CARRY REGISTER 2 TUND COUNTER CARRY BIT CARRY REGISTER 2 TFRG COUNTER CARRY BIT CARRY REGISTER 2 TBYT COUNTER CARRY BIT CARRY REGISTER 2 TPKT COUNTER CARRY BIT CARRY REGISTER 2 TMCA COUNTER CARRY BIT CARRY REGISTER 2 TBCA COUNTER CARRY BIT CARRY REGISTER 2 TXPF COUNTER CARRY BIT CARRY REGISTER 2 TDFR COUNTER CARRY BIT 23:16 CARRY REGISTER 2 TSBECC COUNTER CARRY BIT CARRY REGISTER 2 TDBEDC COUNTER CARRY BIT CARRY REGISTER 2 TJBR COUNTER CARRY BIT CARRY REGISTER 2 TXFC COUNTER CARRY BIT CARRY REGISTER 2 TXCF COUNTER CARRY BIT CARRY REGISTER 2 TOVR COUNTER CARRY BIT 31:24 0x0138 CAM1 7:0 MASK REGISTER 1 RFLR COUNTER CARRY BIT MASK REGISTER 1 RCDE COUNTER CARRY BIT MASK REGISTER 1 RCSE COUNTER CARRY BIT MASK REGISTER 1 RUND COUNTER CARRY BIT MASK REGISTER 1 ROVR COUNTER CARRY BIT MASK REGISTER 1 RFRG COUNTER CARRY BIT MASK REGISTER 1 RJBR COUNTER CARRY BIT MASK REGISTER 1 RDRP COUNTER CARRY BIT 15:8 MASK REGISTER 1 RPKT COUNTER CARRY BIT MASK REGISTER 1 RFCS COUNTER CARRY BIT MASK REGISTER 1 RMCA COUNTER CARRY BIT MASK REGISTER 1 RBCA COUNTER CARRY BIT MASK REGISTER 1 RXCF COUNTER CARRY BIT MASK REGISTER 1 RXPF COUNTER CARRY BIT MASK REGISTER 1 RXUO COUNTER CARRY BIT MASK REGISTER 1 RALN COUNTER CARRY BIT 23:16 MASK REGISTER 1 RSBECC COUNTER CARRY BIT MASK REGISTER 1 RDBEDC COUNTER CARRY BIT MASK REGISTER 1 RBYT COUNTER CARRY BIT 31:24 MASK REGISTER 1 TR64 COUNTER CARRY BIT MASK REGISTER 1 TR127 COUNTER CARRY BIT MASK REGISTER 1 TR255 COUNTER CARRY BIT MASK REGISTER 1 TR511 COUNTER CARRY BIT MASK REGISTER 1 TR1K COUNTER CARRY BIT MASK REGISTER 1 TRMAX COUNTER CARRY BIT MASK REGISTER 1 TRMGV COUNTER CARRY BIT 0x013C CAM2 7:0 MASK REGISTER 2 TEDF COUNTER CARRY BIT MASK REGISTER 2 TSCL COUNTER CARRY BIT MASK REGISTER 2 TMCL COUNTER CARRY BIT MASK REGISTER 2 TLCL COUNTER CARRY BIT MASK REGISTER 2 TXCL COUNTER CARRY BIT MASK REGISTER 2 TNCL COUNTER CARRY BIT MASK REGISTER 2 TPFH COUNTER CARRY BIT MASK REGISTER 2 TDRP COUNTER CARRY BIT 15:8 MASK REGISTER 2 TUND COUNTER CARRY BIT MASK REGISTER 2 TFRG COUNTER CARRY BIT MASK REGISTER 2 TBYT COUNTER CARRY BIT MASK REGISTER 2 TPKT COUNTER CARRY BIT MASK REGISTER 2 TMCA COUNTER CARRY BIT MASK REGISTER 2 TBCA COUNTER CARRY BIT MASK REGISTER 2 TXPF COUNTER CARRY BIT MASK REGISTER 2 TDFR COUNTER CARRY BIT 23:16 MASK REGISTER 2 TSBECC COUNTER CARRY BIT MASK REGISTER 2 TDBEDC COUNTER CARRY BIT MASK REGISTER 2 TJBR COUNTER CARRY BIT MASK REGISTER 2 TXFC COUNTER CARRY BIT MASK REGISTER 2 TXCF COUNTER CARRY BIT MASK REGISTER 2 TOVR COUNTER CARRY BIT 31:24 0x0140 TSBECC 7:0 TRANSMIT ECC SEC COUNTER [7:0] 15:8 TRANSMIT ECC SEC COUNTER [15:8] 23:16 31:24 0x0144 TDBEDC 7:0 TRANSMIT ECC DED COUNTER [7:0] 15:8 TRANSMIT ECC DED COUNTER [15:8] 23:16 31:24 0x0148 RSBECC 7:0 RECEIVER ECC SEC COUNTER [7:0] 15:8 RECEIVER ECC SEC COUNTER [15:8] 23:16 31:24 0x014C RDBEDC 7:0 RECEIVER ECC DED COUNTER [7:0] 15:8 RECEIVER ECC DED COUNTER [15:8] 23:16 31:24 0x0150 ...  0x01BF Reserved 0x01C0 Framefiltercontrols 7:0 FRAME FILTER CONTROLS[5:0] 15:8 23:16 31:24 0x01C4 Hash_Table_Register0 7:0 HASH TABLE REGISTER0 [7:0] 15:8 HASH TABLE REGISTER0 [15:8] 23:16 HASH TABLE REGISTER0 [23:16] 31:24 HASH TABLE REGISTER0 [31:24] 0x01C8 Hash_Table_Register1 7:0 HASH TABLE REGISTER1 [7:0] 15:8 HASH TABLE REGISTER1 [15:8] 23:16 HASH TABLE REGISTER1 [23:16] 31:24 HASH TABLE REGISTER1 [31:24] 0x01CC Hash_Table_Register2 7:0 HASH TABLE REGISTER2 [7:0] 15:8 HASH TABLE REGISTER2 [15:8] 23:16 HASH TABLE REGISTER2 [23:16] 31:24 HASH TABLE REGISTER2 [31:24] 0x01D0 Hash_Table_Register3 7:0 HASH TABLE REGISTER3 [7:0] 15:8 HASH TABLE REGISTER3 [15:8] 23:16 HASH TABLE REGISTER3 [23:16] 31:24 HASH TABLE REGISTER3 [31:24] 0x01D4 Misc_Control_register 7:0 15:8 23:16 31:24 0x01D8 Misc_Status_register 7:0 15:8 23:16 31:24 <ul> <li>TXPF TXPF</li> <li>TXCL TXCL</li> <li>TXCF TXCF</li> <li>TUND TUND</li> <li>TSCL TSCL</li> <li>TSBECC TSBECC</li> <li>TRMGV TRMGV</li> <li>TRMAX TRMAX</li> <li>TR64 TR64</li> <li>TR255 TR255</li> <li>TR511 TR511</li> <li>TR1K TR1K</li> <li>TR127 TR127</li> <li>TPKT TPKT</li> <li>TOVR TOVR</li> <li>TNCL TNCL</li> <li>TMCL TMCL</li> <li>TMCA TMCA</li> <li>TLCL TLCL</li> <li>TJBR TJBR</li> <li>TFRG TFRG</li> <li>TFCS TFCS</li> <li>Test_Register Test_Register</li> <li>TEDF TEDF</li> <li>TDFR TDFR</li> <li>TDRP TDRP</li> <li>TDBEDC TDBEDC</li> <li>TBYT TBYT</li> <li>TBCA TBCA</li> <li>Status Status</li> <li>Station_Address_Lower_Register Station_Address_Lower_Register</li> <li>Station_Address_Higher_Register Station_Address_Higher_Register</li> <li>SGMII Ten_Bit_Interface_Control SGMII Ten_Bit_Interface_Control</li> <li>RXUO RXUO</li> <li>RXPF RXPF</li> <li>RXCF RXCF</li> <li>RUND RUND</li> <li>RSBECC RSBECC</li> <li>RPKT RPKT</li> <li>ROVR ROVR</li> <li>RMCA RMCA</li> <li>RJBR RJBR</li> <li>RFRG RFRG</li> <li>RFLR RFLR</li> <li>RFCS RFCS</li> <li>RDRP RDRP</li> <li>RDBEDC RDBEDC</li> <li>RCSE RCSE</li> <li>RCDE RCDE</li> <li>RBYT RBYT</li> <li>RBCA RBCA</li> <li>RALN RALN</li> <li>Misc_Status_register Misc_Status_register</li> <li>Misc_Control_register Misc_Control_register</li> <li>MIIMgmt_Status MIIMgmt_Status</li> <li>MIIMgmt_Indicators MIIMgmt_Indicators</li> <li>MIIMgmt_Control MIIMgmt_Control</li> <li>MIIMgmt_Configuration MIIMgmt_Configuration</li> <li>MIIMgmt_Command MIIMgmt_Command</li> <li>MIIMgmt_Address MIIMgmt_Address</li> <li>Maximum_Frame_Length Maximum_Frame_Length</li> <li>MACConfiguration2 MACConfiguration2</li> <li>Jitter_Diagnostics Jitter_Diagnostics</li> <li>MACConfiguration1 MACConfiguration1</li> <li>IPG IPG</li> <li>Interface_Status Interface_Status</li> <li>Interface_Control Interface_Control</li> <li>Hash_Table_Register3 Hash_Table_Register3</li> <li>Hash_Table_Register2 Hash_Table_Register2</li> <li>Hash_Table_Register1 Hash_Table_Register1</li> <li>Hash_Table_Register0 Hash_Table_Register0</li> <li>Half-Duplex Half-Duplex</li> <li>Framefiltercontrols Framefiltercontrols</li> <li>Extended_Status Extended_Status</li> <li>Control_Frame_parameter Control_Frame_parameter</li> <li>Control Control</li> <li>Control_Frame_extended_parameter Control_Frame_extended_parameter</li> <li>CAR2 CAR2</li> <li>CAM2 CAM2</li> <li>CAR1 CAR1</li> <li>AN_Next_Page_Transmit(1000BASE-X) AN_Next_Page_Transmit(1000BASE-X)</li> <li>CAM1 CAM1</li> <li>AN_Link_Partner_Base_Page_Ability(1000BASE-T) AN_Link_Partner_Base_Page_Ability(1000BASE-T)</li> <li>AN_Link_Partner_Ability_Next_Page(1000BASE-X) AN_Link_Partner_Ability_Next_Page(1000BASE-X)</li> <li>AN_Expansion(1000BASE-T) AN_Expansion(1000BASE-T)</li> <li>AN_Advertisement(1000BASE-T) AN_Advertisement(1000BASE-T)</li> <li>A-MCXFIFRAMAccess7 A-MCXFIFRAMAccess7</li> <li>A-MCXFIFRAMAccess6 A-MCXFIFRAMAccess6</li> <li>A-MCXFIFRAMAccess5 A-MCXFIFRAMAccess5</li> <li>A-MCXFIFRAMAccess4 A-MCXFIFRAMAccess4</li> <li>A-MCXFIFRAMAccess3 A-MCXFIFRAMAccess3</li> <li>A-MCXFIFRAMAccess2 A-MCXFIFRAMAccess2</li> <li>A-MCXFIFRAMAccess1 A-MCXFIFRAMAccess1</li> <li>A-MCXFIFRAMAccess0 A-MCXFIFRAMAccess0</li> <li>A-MCXFIF5 A-MCXFIF5</li> <li>A-MCXFIF4 A-MCXFIF4</li> <li>A-MCXFIF3 A-MCXFIF3</li> <li>A-MCXFIF1 A-MCXFIF1</li> <li>A-MCXFIF2 A-MCXFIF2</li> <li>A-MCXFIF0 A-MCXFIF0</li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-52B2DF53-7587-404F-B4CB-6E6332655F2E/","title":"TXPF","text":"<p>TXPF</p> <p>TXPF- Transmit PAUSE Control Frame Counter</p> <p>Address Offset : 0x0F0</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-52B2DF53-7587-404F-B4CB-6E6332655F2E/#txpf_1","title":"TXPF","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT PAUSE CONTROL FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT PAUSE CONTROL FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-52B2DF53-7587-404F-B4CB-6E6332655F2E/#transmit-pause-control-frame-counter","title":"TRANSMIT PAUSE CONTROL FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-53DDCAAB-FD27-4AD9-B364-0A91D4CD493D/","title":"RJBR","text":"<p>RJBR</p> <p>RJBR - Receive Jabber Counter</p> <p>Address Offset : 0x0D8</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-53DDCAAB-FD27-4AD9-B364-0A91D4CD493D/#rjbr_1","title":"RJBR","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE JABBER COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE JABBER COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-53DDCAAB-FD27-4AD9-B364-0A91D4CD493D/#receive-jabber-counter","title":"RECEIVE JABBER COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-56B83F1E-EE51-4A49-9B78-2220937C1402/","title":"MIIMgmt_Address","text":"<p>MIIMgmt_Address</p> <p>MII Mgmt: Address</p> <p>Address Offset : 0x028</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-56B83F1E-EE51-4A49-9B78-2220937C1402/#miimgmt_address_1","title":"MIIMgmt_Address","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 PHY ADDRESS[4:0] Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 REGISTER ADDRESS[4:0] Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-56B83F1E-EE51-4A49-9B78-2220937C1402/#phy-address","title":"PHY ADDRESS","text":"<p>Bit Field Width : 5</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-56B83F1E-EE51-4A49-9B78-2220937C1402/#register-address","title":"REGISTER ADDRESS","text":"<p>Bit Field Width : 5</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-56D3BB6F-1EC5-4103-A484-1FE9670FC5DC/","title":"Ordering Codes","text":"<p>CoreTSE v3.2 can be ordered through Microchip\u00ae local Sales Representative. It should be ordered using the following number scheme: CoreTSE-XX, where XX is listed in the following table.</p> XX Description OM RTL for obfuscated RTL source \u2014 multiple-use license <p>Parent topic:Additional References</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5A4020F7-D767-4C7D-8584-607C8266647E/","title":"AN_Next_Page_Transmit(1000BASE-X)","text":"<p>AN_Next_Page_Transmit(1000BASE-X)</p> <p>AN Next Page Transmit (1000BASE-X)</p> <p>Address Offset : 0x007</p> <p>Size : 16</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5A4020F7-D767-4C7D-8584-607C8266647E/#an_next_page_transmit1000base-x_1","title":"AN_Next_Page_Transmit(1000BASE-X)","text":"Bit\u00a0 15 14 13 12 11 10 9 8 NEXT PAGE MESSAGE PAGE ACKNOWLEDGE 2 TOGGLE MESSAGE/UNFORMATTED CODE FIELD[10:8] Access\u00a0 R/W R/W R/W R R R R Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 MESSAGE/UNFORMATTED CODE FIELD[7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5A4020F7-D767-4C7D-8584-607C8266647E/#next-page","title":"NEXT PAGE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5A4020F7-D767-4C7D-8584-607C8266647E/#message-page","title":"MESSAGE PAGE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5A4020F7-D767-4C7D-8584-607C8266647E/#acknowledge-2","title":"ACKNOWLEDGE 2","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5A4020F7-D767-4C7D-8584-607C8266647E/#toggle","title":"TOGGLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5A4020F7-D767-4C7D-8584-607C8266647E/#messageunformatted-code-field","title":"MESSAGE/UNFORMATTED CODE FIELD","text":"<p>Bit Field Width : 11</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5BCE069A-DB26-476B-A13D-4B02B19C2EEC/","title":"Configuration Settings","text":"<p>The register transfer level (RTL) code for CoreTSE has parameters for configuring the core. While working with the core in the SmartDesign tool, a configuration GUI is used to set the values of these parameters. CoreTSE parameters are described in the following table.</p>   Name    Valid Range    Default    Description    GMII\\_TBI    0 or 1    0    -   0: G/MII is Active -   1: SGMII/TBI is Active     PACKET\\_SIZE    256 Bytes to 32 KB    8KB    PACKET\\_SIZE parameter in the design is transmit FIFO address width and supported PACKET\\_SIZE choices are:-   256 Bytes -   512 Bytes -   1 KB -   2 KB -   4 KB -   8 KB -   16 KB -   32 KB    SAL    0 or 1    1    Include Station Address filtering Logic \\(SAL\\):-   0: Disable -   1: Enable    WoL    0 or 1    1    Include Wake on LAN \\(WoL\\) detection logic [1](#NOTE1):-   0: Disable -   1: Enable    STATS    0 or 1    1    Include Statistics counters logic:-   0: Disable -   1: Enable    MDIO\\_PHYID    0 to 31    18    MDIO Physical Address, it is an integer value [2](#NOTE2).    SLIP\\_ENABLE    0 or 1    0    Include receive slip logic [3](#NOTE3) and [4](#NOTE4):-   0: Disable -   1: Enable   <p>Important:</p> <ol> <li>Supports Wake on LAN using AMD\u2019s Magic Packet\u2122 Detection technology.</li> <li>This parameter is available for configuration only when GMII_TBI parameter is set to 1 (TBI mode).</li> <li>This parameter is available for configuration only in PolarFire\u00ae and PolarFire SoC device families and when GMII_TBI parameter is set to 1 (TBI mode).</li> <li>This parameter should be enabled only if CDR Bit-Slip port is enabled in Transceiver.</li> </ol> <p>Parent topic:CoreTSE Parameters and Interface Signals</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5D29E917-FA77-4742-B825-F0F38E200852/","title":"COMMA Alignment Logic","text":"<p>The PHY layer includes COMMA alignment logic in the receive path. This logic detects COMMA data and aligns the 10-bit data to the proper word boundary before passing the data to the receive path.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5DE9840F-10BA-4A65-B1E7-6B7C56A89142/","title":"PAUSE Flow Control","text":"<p>MAC transmit logic (MACTL) provides native support for PAUSE flow control frames. PAUSE frames are control frames (frames with 0x8808 as the Ether Type) with a particular DA (01-80-c2-00-00-01) and the Opcode 0x0001. The FIFO-logic automatically Request-to-Send a PAUSE frame by pulsing transmit-control-request (TCRQ) and provides the pause time value available on control-frame-register (CFPT [15:0]). Pause frame payload contains CFPT and Control Frame Extended Parameter (CFEP). Once a frame is received and detected as a control frame, MAC checks for the DA and the Opcode fields. If the DA is either the reserved multicast address used by PAUSE (01-80-c2-00-00-01) or the station\u2019s unique address, and the Opcode is 0x0001, then the control frame is considered to be a PAUSE Control frame.</p> <p>When a PAUSE control frame is received:</p> <ul> <li>The MAC receive logic (MACRL) module indicates the MACTL to pause the stream of data frames and allows control frames transmission to the link partner. When either a PAUSE frame with a zero-value pause time is received or the MACRL pause timer expires, MACTL is considered to be unpaused and normal data frames gets resumed.</li> <li>The pause time value is loaded into the PERMC pause timer. This pause timer is a 16-bit down counter that decrements every pause quanta (a speed-independent constant of 64 byte-times). Whenever the pause time counter is nonzero, the MAC is considered to be paused and no data frames are sent.</li> </ul> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5E1B9C87-DE32-46CC-B8CD-F591A260E7C9/","title":"RDBEDC","text":"<p>RDBEDC</p> <p>RDBEDC Receiver ECC DED counter</p> <p>Address Offset : 0x14C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5E1B9C87-DE32-46CC-B8CD-F591A260E7C9/#rdbedc_1","title":"RDBEDC","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVER ECC DED COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVER ECC DED COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5E1B9C87-DE32-46CC-B8CD-F591A260E7C9/#receiver-ecc-ded-counter","title":"RECEIVER ECC DED COUNTER","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5EF9B0DD-72F6-44EA-AC35-4C960A04980D/","title":"A-MCXFIFRAMAccess7","text":"<p>A-MCXFIFRAMAccess7</p> <p>A-MCXFIF FIFO RAM Access* Register 7</p> <p>Address Offset : 0x07C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5EF9B0DD-72F6-44EA-AC35-4C960A04980D/#a-mcxfiframaccess7_1","title":"A-MCXFIFRAMAccess7","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5EF9B0DD-72F6-44EA-AC35-4C960A04980D/#host-receive-ram-read-data-hstrramrdat310","title":"HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[31:0])","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5F720AF0-B3DB-4619-9AD7-0DE79A56B961/","title":"RCDE","text":"<p>RCDE</p> <p>RCDE- Receive Code Error Counter</p> <p>Address Offset : 0x0C4</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5F720AF0-B3DB-4619-9AD7-0DE79A56B961/#rcde_1","title":"RCDE","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE CODE ERROR COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE CODE ERROR COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5F720AF0-B3DB-4619-9AD7-0DE79A56B961/#receive-code-error-counter","title":"RECEIVE CODE ERROR COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5F98EBB4-BBE1-4285-A81A-99D4900D32C1/","title":"Synthesis in Libero SoC","text":"<p>To run synthesis, perform the following steps:</p> <ol> <li> <p>Set the design root to the SmartDesign IP component instance.</p> </li> <li> <p>Click Synthesize option in the Libero Design Flow pane. This invokes Synplify Pro and automatically runs the synthesis.</p> </li> </ol> <p>Parent topic:SmartDesign</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5FB71151-5DBF-40B7-BD09-AB5E12835482/","title":"A-MCXFIFRAMAccess3","text":"<p>A-MCXFIFRAMAccess3</p> <p>A-MCXFIF FIFO RAM Access* Register 3</p> <p>Address Offset : 0x06C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5FB71151-5DBF-40B7-BD09-AB5E12835482/#a-mcxfiframaccess3_1","title":"A-MCXFIFRAMAccess3","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-5FB71151-5DBF-40B7-BD09-AB5E12835482/#host-transmit-ram-read-data-hsttramrdat310","title":"HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[31:0])","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-60244BBB-7EE8-49C6-8F21-6E20140D1E3F/","title":"A-MCXFIF4","text":"<p>A-MCXFIF4</p> <p>A-MCXFIF Configuration Register 4</p> <p>Address Offset : 0x058</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x8</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-60244BBB-7EE8-49C6-8F21-6E20140D1E3F/#a-mcxfif4_1","title":"A-MCXFIF4","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST FILTER FRAMES (HSTFLTRFRM) [17:16] Access\u00a0 R/W R/W Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST FILTER FRAMES (HSTFLTRFRM) [15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST FILTER FRAMES (HSTFLTRFRM) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 1 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-60244BBB-7EE8-49C6-8F21-6E20140D1E3F/#host-filter-frames-hstfltrfrm","title":"HOST FILTER FRAMES (HSTFLTRFRM)","text":"<p>ValueDescription17Unicast frame detected but did not match configured station address.16Receive Frame Truncated.15Receive Long Event.14Receive VLAN Tag Detected: Frames length/type field contained 0x8100 which is the VLAN Protocol Identifier.13Receive Unsupported Op-code: Current Frame was recognized as a Control frame by the PEMCS, but it contains an unknown Op-code.12Receive PAUSE Control Frame: Current frame was recognized as a Control frame containing a valid PAUSE Frame Op-code and a valid address.11Receive Control Frame: Current Frame was recognized as a Control frame for having a valid Type-Length designation.10Receive Dribble Nibble: Indicates that after the end of the packet an additional 1 to 7 bits were received. A single nibble, called the dribble nibble, is formed but not sent to the system (10/100 Mbps only).9Receive Broadcast: Packets destination address contained the broadcast address.8Receive Multicast: Packets destination address contained a multicast address.7Receive OK. Frame contained a valid CRC and did not have a code error.6Receive Length Out of Range: Indicates that frames length was larger than 1,518 bytes but smaller than the hosts maximum frame length value (type field).5Receive Length Check Error: Indicates that frame length field value in the packet does not match the actual data byte length and is not a type field.4Receive CRC Error: Packets CRC did not match the internally generated CRC.3Receive Code Error: One or more nibbles were signaled as errors during the reception of the packet.2Receive False Carrier: Indicates that at some time since the last receive statistics vector, a false carrier was detected, noted, and reported with this the next receive statistics. The false carrier is not associated with this packet. False carrier is an activity on the receive channel that does not result in a packet receive attempt being made. Defined to be RXER = 1, RXDV = 0, RXD[3:0] = 0xE (RXD[7:0] = 0x0E).1Receive RXDV Event: Indicates that the last receive event seen was not long enough to be a valid packet.0Receive Previous Packet Dropped as IFG is small.</p> <p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-60753284-63AE-46E3-9861-674EFBA7F096/","title":"Testbench","text":"<p>A unified testbench is used to verify and test CoreTSE called as user testbench.</p> <ul> <li>User Testbench </li> </ul> <p>Parent topic:Verification</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-60C3F9B4-CB47-4DF2-9AD9-F213C8ED573E/","title":"Firmware Support","text":"<p>This section describes whether or not the firmware driver is required to use this CoreTSE.</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-637B51C3-5200-42B8-A1A2-04195D7AE1E2/","title":"Inputs and Outputs Signals","text":"<p>The port signals for CoreTSE are described in the following table.</p>   Port Name    Width    Direction    Description    **Clock and Reset**    STBP    1    Input    Set Reset Bypass, used only in test-mode, where all the internal sync-resets are bypassed prior to SCAN testing. For the CoreTSE normal operation STBP must be set to \u20180\u2019.    TXCLK    1    Input    2.5/25/125 MHz transmit clock generated from transmit clock of Transceiver according to 10/100/1000 Mbps support.    RXCLK    1    Input    2.5/25/125 MHz receive clock generated from receive clock of according to 10/100/1000 Mbps support.    **SGMII/TBI PHY Interface Signals**    TBI\\_TX\\_CLK    1    Input    125 MHz TBI from transmit clock of Transceiver    TBI\\_RX\\_CLK    1    Input    125 MHz TBI from receive clock of Transceiver    RCG    10    Input    Receive code group    TCG    10    Output    Transmit code group    ANX\\_STATE    10    Output    Auto negotiation status information as follows:-   0th bit-DISABLE\\_LINK\\_OK state -   First bit-AN\\_ENABLE state -   Second bit-AN\\_RESTART state -   Third bit-ABILITY\\_DETECT state -   Fourth bit-ACKNOWLEDGE\\_DETECT state -   Fifth bit-NEXT\\_PAGE\\_WAIT state -   Sixth bit-COMPLETE\\_ACKNOWLEDGE state -   Seventh bit-IDLE\\_DETECT state -   Eighth bit-LINK\\_OK state -   Ninth bit-Received configuration frame data    SYNC    1    Output    Receive link sync status    SIGNAL\\_DETECT    1    Input    The SIGNAL\\_DETECT is typically provided from the optical module to indicate when an optical signal is valid otherwise that should be driven HIGH.    TBI\\_RX\\_READY    1    Input    RCG valid, recommended to connect with Transceiver receive Ready. For PolarFire\u00ae and PolarFire SoC this signal is available only when parameter SLIP\\_ENABLE is 1.    TBI\\_TX\\_VALID    1    Output    TCG valid, recommended to connect with Transceiver transmit valid.    TBI\\_RX\\_VALID    1    Input    Available only in PolarFire and PolarFire SoC when SLIP\\_ENABLE is 1, recommended to connect with Transceiver receive valid.    RX\\_SLIP    1    Output    Available only in PolarFire and PolarFire SoC when SLIP\\_ENABLE is 1, recommended to connect with receive slip signal of Transceiver.    **G/MII PHY Interface Signals**    GTXCLK    1    Input    125 MHz clock from G/MII PHY    TXD    8    Output    Transmit data-   TXD\\[3:0\\] used for MII 100/10 Mbps \\(Nibble Mode\\). -   TXD\\[7:0\\] used for GMII 1000 Mbps \\(Byte mode\\).    TXEN    1    Output    Transmit enable    TXER    1    Output    Transmit error    RXD    8    Input    Receive data-   RXD\\[3:0\\] used for MII 100/10 Mbps \\(Nibble mode\\). -   RXD\\[7:0\\] used for GMII 1000 Mbps \\(Byte mode\\).    RXDV    1    Input    Receive data valid    RXER    1    Input    Receive error    CRS    1    Input    G/MII carrier sense flag    COL    1    Input    G/MII collision detect flag    **Management Interface MDIO Signals**    MDI    1    Input    MDIO management data input from pad    MDC    1    Output    MDIO management data clock    MDO    1    Output    MDIO management data output    MDOEN    1    Output    MDIO management data output enable    **MAC Data Path Transmit Interface Signals**    MTXCLK    1    Input    MAC Transmit Clock    MTXRDY    1    Input    MAC Transmit Ready    MTXACPT    1    Output    MAC Transmit Accept    MTXSOF    1    Input    MAC Transmit Start of Frame    MTXEOF    1    Input    MAC Transmit End of Frame    MTXDAT    32    Input    MAC Transmit Frame Data    MTXBYTEVALID    2    Input    MAC Transmit data bytes valid indicator, applicable only for the last word of the frame-   0: Indicates all bytes in the word are valid -   1: Indicates the LSB 3 bytes are valid \\(23:0 bits\\) -   2: Indicates the LSB 2 bytes are valid \\(15:0 bits\\) -   3: Indicates the LSB 1 bytes are valid \\(7:0 bits\\)    MTXCFRM    1    Input    MAC Transmit Pause Control FrameAsserted for transfer of a pause control frame. Valid whenever MTXRDY asserted. Transferred whenever MTXRDY and MTXACPT and the rising edge of MTXCLK occur. Should remain constant for duration of frame.    MTXHWM    1    Output    MAC Transmit High WatermarkAsserted whenever the amount of word locations used in the MAC. Transmit Data RAM exceeds configured FIFO register value.    **MAC Data Path Receive Interface**    MRXCLK    1    Input    MAC Receive Clock    MRXRDY    1    Output    MAC Receive Ready    MRXACPT    1    Input    MAC Receive Accept    MRXSOF    1    Output    MAC Receive Start of Frame    MRXEOF    1    Output    MAC Receive End of Frame    MRXDAT    32    Output    MAC Receive Frame Data    MRXBYTEVALID    2    Output    MAC Receive data bytes valid indicator, applicable only for the last word of the frame.-   0: Indicates all bytes in the word are valid -   1: Indicates the LSB 3 bytes are valid \\(23:0 bits\\) -   2: Indicates the LSB 2 bytes are valid \\(15:0 bits\\) -   3: Indicates the LSB 1 bytes are valid \\(7:0 bits\\)    **APB Interface**    PCLK    1    Input    APB System Clock: reference clock for all internal logic    PRESETN    1    Input    APB active-low asynchronous reset    PADDR    32    Input    APB address bus    PSEL    1    Input    APB target select    PENABLE    1    Input    APB enable    PWRITE    1    Input    -   1: APB Write -   0: APB Read     PWDATA    32    Input    APB write data    PRDATA    32    Output    APB read data    PSLVERR    1    Output    APB error signal to indicate the failure of transfer    PREADY    1    Output    APB ready signal    **Miscellaneous Signals**    TSM\\_INTR    2    Output    Interrupt signals. Providing these individual interrupt at top allows user to connect required interrupts to host-processor based on application requirement.-   \\[1\\] Wake on LAN detected interrupt -   \\[0\\] Statistics counter carry interrupt    TSM\\_CONTROL    32    Output    32-bit GPIO output signals mapped to system miscellaneous control register \\(0x1D4\\)    RCG\\_ERROR    1    Output    Indicates the receive code group error   <p>Parent topic:CoreTSE Parameters and Interface Signals</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-64ADE1DA-9F8F-4AE4-8662-BFB56B9E9D2A/","title":"Functional Overview","text":"<p>This section has all the information regarding utilization of the core.</p> <p>The MAC Data interface module is interfaced with MAC transmit FIFO for transmit data and MAC receive FIFO for receive data operations. The transmit and receive operations are described as the following respectively.</p> <ul> <li> <p>Transmit Operation </p> </li> <li> <p>Receive Operation </p> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-65B45C25-D76B-4124-9F97-2C2A22FE9669/","title":"TEDF","text":"<p>TEDF</p> <p>TEDF- Transmit Excessive Deferral Packet Counter</p> <p>Address Offset : 0x0F8</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-65B45C25-D76B-4124-9F97-2C2A22FE9669/#tedf_1","title":"TEDF","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT EXCESSIVE DEFERRAL PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT EXCESSIVE DEFERRAL PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-65B45C25-D76B-4124-9F97-2C2A22FE9669/#transmit-excessive-deferral-packet-counter","title":"TRANSMIT EXCESSIVE DEFERRAL PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-65C74A2D-A2C7-45D9-9576-FF9939486180/","title":"Verification","text":"<p>This section describes verification of the CoreTSE.</p> <ul> <li>Testbench </li> </ul> <p>Parent topic:Implementation of CoreTSE in Libero Design Suite</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6662A406-92F0-4ABE-8F4E-734BC5E73572/","title":"Misc_Control_register","text":"<p>Misc_Control_register</p> <p>Misc Control register</p> <p>Address Offset : 0x1D4</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6662A406-92F0-4ABE-8F4E-734BC5E73572/#misc_control_register_1","title":"Misc_Control_register","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 Access\u00a0 Reset"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-667B8089-2B31-4CBF-ADC0-521A6451FFBA/","title":"TMCA","text":"<p>TMCA</p> <p>TMCA- Transmit Multicast Packet Counter</p> <p>Address Offset : 0x0E8</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-667B8089-2B31-4CBF-ADC0-521A6451FFBA/#tmca_1","title":"TMCA","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT MULTICAST PACKET COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT MULTICAST PACKET COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT MULTICAST PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-667B8089-2B31-4CBF-ADC0-521A6451FFBA/#transmit-multicast-packet-counter","title":"TRANSMIT MULTICAST PACKET COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-66A8BE14-F2BD-4F9F-8F11-360D2442D42C/","title":"TXCF","text":"<p>TXCF</p> <p>TXCF- Transmit Control Frame Counter</p> <p>Address Offset : 0x120</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-66A8BE14-F2BD-4F9F-8F11-360D2442D42C/#txcf_1","title":"TXCF","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT CONTROL FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT CONTROL FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-66A8BE14-F2BD-4F9F-8F11-360D2442D42C/#transmit-control-frame-counter","title":"TRANSMIT CONTROL FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-690CC2A2-A5DD-456E-90C8-B70E3960DA0E/","title":"Introduction","text":"<p>The CoreTSE provides 10/100/1000 Mbps Ethernet Media Access Controller (MAC) with a Gigabit Media Independent Interface (G/MII) or Serial Gigabit Media Independent Interface (SGMII) Ten Bit Interface (TBI) to support 1000BASE-T and 1000BASE-X.</p> <p>The CoreTSE has the following major interfaces:</p> <ul> <li>G/MII or SGMII TBI physical layer (PHY) interface connects to Ethernet PHY</li> <li>Management Data Input or Output (MDIO) interface to communicate with the MDIO Manageable Device (MMD) in the PHY</li> <li>MAC data path interface</li> <li>Advanced Peripheral Bus (APB) - Target interface for MAC configuration registers and status counters access</li> </ul> <p>A triple speed MAC core is responsible for the main functionalities of CoreTSE which are listed as follows:</p> <ul> <li>Statistics gathering - Statistics information is gathered from the data transmitted and received over the Ethernet link.</li> <li>Station address functions - Station address (SAL) feature provides address filtering capability.</li> </ul> <p>The following figure shows the block diagram of CoreTSE.</p> <p></p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-690CC2A2-A5DD-456E-90C8-B70E3960DA0E/#summary","title":"Summary","text":"Core Version    This document applies to CoreTSE version 3.2    Supported Device Families    -   PolarFire\u00ae SoC -   PolarFire -   RTG4\u2122 -   IGLOO\u00ae 2 -   SmartFusion\u00ae 2     Supported Tool Flow    Requires Libero\u00ae SoC vXXXX.y or later releases    Supported Interfaces    TBD    Includes with IP Core    TBD    Licensing    CoreTSE is available in the following license versions: Evaluation, Obfuscated and RTL -   **Evaluation**: Evaluation version is available for free and supports user testbench simulations and four hours of the functionality on silicon. -   **Obfuscated**: Obfuscated version is license locked and supports user testbench simulations and unlimited functionality on silicon. -   **RTL**: Complete encrypted RTL source code is provided for the core.     Installation Instructions    CoreTSE must be installed to the **IP Catalog** of Libero SoC automatically through the IP Catalog update function. Alternatively, CoreTSE could be manually downloaded from the catalog. Once the IP core is installed, it is configured, generated, and instantiated SmartDesign within for inclusion in the project.    Device Utilization and Performance    A summary of utilization and performance information for CoreTSE is listed in[Device Utilization and Performance](GUID-8F09156F-B6ED-4AF9-8403-53214FA2AFBC.md#GUID-AB2B6D52-174B-4A89-96D5-D9F550BE715C)."},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6BA33D34-C65F-4B8B-931B-895F96CE7D1C/","title":"RBCA","text":"<p>RBCA</p> <p>RBCA - Receive Broadcast Packet Counter</p> <p>Address Offset : 0x0AC</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6BA33D34-C65F-4B8B-931B-895F96CE7D1C/#rbca_1","title":"RBCA","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 RECEIVE BROADCAST PACKET COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE BROADCAST PACKET COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE BROADCAST PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6BA33D34-C65F-4B8B-931B-895F96CE7D1C/#receive-broadcast-packet-counter","title":"RECEIVE BROADCAST PACKET COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6C896620-0268-4D80-AC62-BE5FB933BF24/","title":"Station_Address_Lower_Register","text":"<p>Station_Address_Lower_Register</p> <p>Station Address Lower Register</p> <p>Address Offset : 0x040</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6C896620-0268-4D80-AC62-BE5FB933BF24/#station_address_lower_register_1","title":"Station_Address_Lower_Register","text":"Bit\u00a0 31 30 29 28 27 26 25 24 FIRST OCTET OF THE DA IN THE FRAME[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 SECOND OCTET OF THE DA IN THE FRAME[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 THIRD OCTET OF THE DA IN THE FRAME[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 FOURTH OCTET OF THE DA IN THE FRAME[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6C896620-0268-4D80-AC62-BE5FB933BF24/#first-octet-of-the-da-in-the-frame","title":"FIRST OCTET OF THE DA IN THE FRAME","text":"<p>Bit Field Width : 8</p> <p>Bit Field Offset : 24</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6C896620-0268-4D80-AC62-BE5FB933BF24/#second-octet-of-the-da-in-the-frame","title":"SECOND OCTET OF THE DA IN THE FRAME","text":"<p>Bit Field Width : 8</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6C896620-0268-4D80-AC62-BE5FB933BF24/#third-octet-of-the-da-in-the-frame","title":"THIRD OCTET OF THE DA IN THE FRAME","text":"<p>Bit Field Width : 8</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6C896620-0268-4D80-AC62-BE5FB933BF24/#fourth-octet-of-the-da-in-the-frame","title":"FOURTH OCTET OF THE DA IN THE FRAME","text":"<p>Bit Field Width : 8</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE133A2-7212-405D-918C-6BFE125C0A4F/","title":"AN_Link_Partner_Base_Page_Ability(1000BASE-T)","text":"<p>AN_Link_Partner_Base_Page_Ability(1000BASE-T)</p> <p>AN Link Partner Base Page Ability (1000BASE-T)</p> <p>Address Offset : 0x005</p> <p>Size : 16</p> <p>Access : NEEDS_CLEANUP</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE133A2-7212-405D-918C-6BFE125C0A4F/#an_link_partner_base_page_ability1000base-t_1","title":"AN_Link_Partner_Base_Page_Ability(1000BASE-T)","text":"Bit\u00a0 15 14 13 12 11 10 9 8 LINK UP AUTO-NEGOTIATION ACK AS SPECIFIED IN 802.3Z FULL-DUPLEX LINK SPEED[1:0] THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION[9:8] Access\u00a0 R R R R R R/W R/W Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE133A2-7212-405D-918C-6BFE125C0A4F/#link-up","title":"LINK UP","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE133A2-7212-405D-918C-6BFE125C0A4F/#auto-negotiation-ack-as-specified-in-8023z","title":"AUTO-NEGOTIATION ACK AS SPECIFIED IN 802.3Z","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE133A2-7212-405D-918C-6BFE125C0A4F/#full-duplex","title":"FULL-DUPLEX","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE133A2-7212-405D-918C-6BFE125C0A4F/#link-speed","title":"LINK SPEED","text":"<p>ValueDescription2b0010Mbps2b01100Mbps2b101000Mbps2b11Reserve</p> <p>Bit Field Width : 2</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE133A2-7212-405D-918C-6BFE125C0A4F/#these-bits-must-always-be-written-0000000001-for-tbi-operation","title":"THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION","text":"<p>Bit Field Width : 10</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6DE3251D-A599-4E7C-A0A1-1EE08E72D44A/","title":"Statistics Counters Logic","text":"<p>This module has separate counters, which simply counts or accumulate conditions that occur upon packets transmitted and received. These counters support Remote Network Monitoring (RMON) Management Information Base (MIB) group 1, RMON MIB group 2, RMON MIB group 3, RMON MIB group 9, RMON MIB 2, and the dot 3 Ethernet MIB.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-6F1E2DB4-D268-468D-B2AE-346F5C419017/","title":"Glossary","text":"<p>Following are the list of terms and definitions used in the document.</p> Term Definition G/MII Gigabit Media Independent Interface MAC Media Access Controller MDIO Management Data Input or Output MIB Management Information Base MMD MDIO Manageable Device RMON Remote Network Monitoring SFD Start Frame Delimiter SGMII Serial Gigabit Media Independent Interface TBI Ten Bit Interface WoL Wake on LAN"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-70D48D56-0880-4411-8351-935364F8025A/","title":"Simulation Flows","text":"<p>SmartDesign and Libero SoC facilitate running a user testbench for CoreTSE. To run the user testbench, perform the following steps.</p> <ol> <li> <p>Select the User testbench flow in the core configurator GUI. When the core is generated Libero installs the user testbench files. After the files are generated.</p> </li> <li> <p>Set the design root to the CoreTSE top level module in the Libero Design Hierarchy pane</p> </li> <li> <p>Set the CoreTSE testbench top level module as active stimulus in the Libero Stimulus Hierarchy pane, and then click Simulation option in the Libero Design Flow pane. This invokes ModelSim\u00ae and automatically runs the simulation.</p> </li> </ol> <p>Parent topic:SmartDesign</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-71B24455-CB9A-4B2E-9AD7-2369AC4CDFE3/","title":"RFCS","text":"<p>RFCS</p> <p>RFCS - Receive FCS Error Counter</p> <p>Address Offset : 0x0A4</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-71B24455-CB9A-4B2E-9AD7-2369AC4CDFE3/#rfcs_1","title":"RFCS","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 RECEIVE FCS ERROR COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE FCS ERROR COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE FCS ERROR COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-71B24455-CB9A-4B2E-9AD7-2369AC4CDFE3/#receive-fcs-error-counter","title":"RECEIVE FCS ERROR COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-74C82F72-9954-45C8-8938-1075A92B0DB1/","title":"Implementation of CoreTSE in Libero Design Suite","text":"<p>This section describes the implementation of the CoreTSE in Libero Design Suite.</p> <ul> <li> <p>SmartDesign </p> </li> <li> <p>Verification </p> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7551DC67-D79D-4F0C-B56F-7B17E12400E0/","title":"The Microchip Website","text":"<p>Microchip provides online support via our website at https://www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:</p> <ul> <li>Product Support \u2013 Data sheets and errata, application notes and sample programs, design resources, user\u2019s guides and hardware support documents, latest software releases and archived software</li> <li>General Technical Support \u2013 Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing</li> <li>Business of Microchip \u2013 Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives</li> </ul> <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-75B49DB4-5C5F-4FF6-B6B5-99B4B941D1C4/","title":"AN_Link_Partner_Ability_Next_Page(1000BASE-X)","text":"<p>AN_Link_Partner_Ability_Next_Page(1000BASE-X)</p> <p>AN Link Partner Ability Next Page (1000BASE-X)</p> <p>Address Offset : 0x008</p> <p>Size : 16</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-75B49DB4-5C5F-4FF6-B6B5-99B4B941D1C4/#an_link_partner_ability_next_page1000base-x_1","title":"AN_Link_Partner_Ability_Next_Page(1000BASE-X)","text":"Bit\u00a0 15 14 13 12 11 10 9 8 NEXT PAGE MESSAGE PAGE ACKNOWLEDGE 2 TOGGLE MESSAGE OR UNFORMATTED CODE FIELD[10:8] Access\u00a0 R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 MESSAGE OR UNFORMATTED CODE FIELD[7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-75B49DB4-5C5F-4FF6-B6B5-99B4B941D1C4/#next-page","title":"NEXT PAGE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-75B49DB4-5C5F-4FF6-B6B5-99B4B941D1C4/#message-page","title":"MESSAGE PAGE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-75B49DB4-5C5F-4FF6-B6B5-99B4B941D1C4/#acknowledge-2","title":"ACKNOWLEDGE 2","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-75B49DB4-5C5F-4FF6-B6B5-99B4B941D1C4/#toggle","title":"TOGGLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-75B49DB4-5C5F-4FF6-B6B5-99B4B941D1C4/#message-or-unformatted-code-field","title":"MESSAGE OR UNFORMATTED CODE FIELD","text":"<p>Bit Field Width : 11</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-774F3B25-56D6-4BFA-B090-78CE2A4A26DD/","title":"Hash_Table_Register0","text":"<p>Hash_Table_Register0</p> <p>Hash Table Register0</p> <p>Address Offset : 0x1C4</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-774F3B25-56D6-4BFA-B090-78CE2A4A26DD/#hash_table_register0_1","title":"Hash_Table_Register0","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HASH TABLE REGISTER0 [31:24] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HASH TABLE REGISTER0 [23:16] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HASH TABLE REGISTER0 [15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HASH TABLE REGISTER0 [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-774F3B25-56D6-4BFA-B090-78CE2A4A26DD/#hash-table-register0","title":"HASH TABLE REGISTER0","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-78B9B8F6-6329-4E9E-97B7-6011C650F40A/","title":"Place-and-Route in Libero SoC","text":"<p>After design is synthesized, click Place and Route option in the Libero Design Flow pane to run place and route. No special place and route settings are required.</p> <p>Parent topic:SmartDesign</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-79FE25A3-46F8-433D-8602-3583078F7C6D/","title":"A-MCXFIFRAMAccess0","text":"<p>A-MCXFIFRAMAccess0</p> <p>A-MCXFIF FIFO RAM Access* Register 0</p> <p>Address Offset : 0x060</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-79FE25A3-46F8-433D-8602-3583078F7C6D/#a-mcxfiframaccess0_1","title":"A-MCXFIFRAMAccess0","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST TRANSMIT RAM WRITE REQUEST (HSTTRAMWREQ) HOST TRANSMIT RAM WRITE ACKNOWLEDGE (HSTTRAMWACK) Access\u00a0 R/W R Reset\u00a0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[39:32]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST TRANSMIT RAM WRITE ADDRESS (HSTTRAMWADX [12:0]) Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST TRANSMIT RAM WRITE ADDRESS (HSTTRAMWADX [12:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-79FE25A3-46F8-433D-8602-3583078F7C6D/#host-transmit-ram-write-request-hsttramwreq","title":"HOST TRANSMIT RAM WRITE REQUEST (HSTTRAMWREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-79FE25A3-46F8-433D-8602-3583078F7C6D/#host-transmit-ram-write-acknowledge-hsttramwack","title":"HOST TRANSMIT RAM WRITE ACKNOWLEDGE (HSTTRAMWACK)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 30</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-79FE25A3-46F8-433D-8602-3583078F7C6D/#host-transmit-ram-write-data-hsttramwdat3932","title":"HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[39:32])","text":"<p>ValueDescriptionhsttramwdat[39]FIFO Transmit Control Frame (1b1 for control frame)hsttramwdat[38]Reservedhsttramwdat[37]FIFO Transmit Per-Packet PAD Modehsttramwdat[36]FIFO Transmit Per-Packet enablehsttramwdat[35]FIFO Transmit Per-Packet Generate FCShsttramwdat[34]FIFO Transmit end of packethsttramwdat[33:32]FIFO Transmit data valid, applicable only for the last word of the framehsttramwdat[33:32] = 0Indicates all bytes in the word are valid.hsttramwdat[33:32] = 1Indicates the LSB 3 bytes are valid [23:0] bits.hsttramwdat[33:32] = 2Indicates the LSB 2 bytes are valid [15:0] bits.hsttramwdat[33:32] = 3Indicates the LSB 1 bytes are valid [7:0] bits.</p> <p>Bit Field Width : 8</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-79FE25A3-46F8-433D-8602-3583078F7C6D/#host-transmit-ram-write-address-hsttramwadx-120","title":"HOST TRANSMIT RAM WRITE ADDRESS (HSTTRAMWADX [12:0])","text":"<p>Bit Field Width : 13</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7A615522-AA5A-43FD-8F20-2EF69DA85056/","title":"Control_Frame_parameter","text":"<p>Control_Frame_parameter</p> <p>Control Frame parameter (Used for pause Value)</p> <p>Address Offset : 0x018</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0xffff</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7A615522-AA5A-43FD-8F20-2EF69DA85056/#control_frame_parameter_1","title":"Control_Frame_parameter","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 CFPT[15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 CFPT[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7A615522-AA5A-43FD-8F20-2EF69DA85056/#cfpt","title":"CFPT","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7BFA2ECA-6A4E-4BBB-89F3-686918860735/","title":"Internal Loopback at G/MII","text":"<p>Asserting the internal loopback enable bit in MAC Configuration #1 register, enables MAC transmit output\u2019s looped back to the MAC receive inputs at G/MII interface.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7ED7E9F8-6CBB-45ED-84F9-DB837C561806/","title":"MIIMgmt_Command","text":"<p>MIIMgmt_Command</p> <p>MII Mgmt: Command</p> <p>Address Offset : 0x024</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7ED7E9F8-6CBB-45ED-84F9-DB837C561806/#miimgmt_command_1","title":"MIIMgmt_Command","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 SCAN CYCLE READ CYCLE Access\u00a0 R/W R/W Reset\u00a0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7ED7E9F8-6CBB-45ED-84F9-DB837C561806/#scan-cycle","title":"SCAN CYCLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-7ED7E9F8-6CBB-45ED-84F9-DB837C561806/#read-cycle","title":"READ CYCLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80AF93A2-073E-42E9-86E2-F7E9AF839AFC/","title":"AN_Advertisement(1000BASE-T)","text":"<p>AN_Advertisement(1000BASE-T)</p> <p>AN Advertisement (1000BASE-T)</p> <p>Address Offset : 0x004</p> <p>Size : 16</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80AF93A2-073E-42E9-86E2-F7E9AF839AFC/#an_advertisement1000base-t_1","title":"AN_Advertisement(1000BASE-T)","text":"Bit\u00a0 15 14 13 12 11 10 9 8 LINK UP ACK FULL-DUPLEX LINK SPEED[1:0] THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION.[9:8] Access\u00a0 R/W R R/W R/W R/W R R Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION.[7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80AF93A2-073E-42E9-86E2-F7E9AF839AFC/#link-up","title":"LINK UP","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80AF93A2-073E-42E9-86E2-F7E9AF839AFC/#ack","title":"ACK","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80AF93A2-073E-42E9-86E2-F7E9AF839AFC/#full-duplex","title":"FULL-DUPLEX","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80AF93A2-073E-42E9-86E2-F7E9AF839AFC/#link-speed","title":"LINK SPEED","text":"<p>Bit Field Width : 2</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80AF93A2-073E-42E9-86E2-F7E9AF839AFC/#these-bits-must-always-be-written-0000000001-for-tbi-operation","title":"THESE BITS MUST ALWAYS BE WRITTEN 0000000001 FOR TBI OPERATION.","text":"<p>Bit Field Width : 10</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80E6BE20-3936-457E-B127-EAFF3DD0CC95/","title":"RXCF","text":"<p>RXCF</p> <p>RXCF - Receive Control Frame Packet Counter</p> <p>Address Offset : 0x0B0</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80E6BE20-3936-457E-B127-EAFF3DD0CC95/#rxcf_1","title":"RXCF","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 RECEIVE CONTROL FRAME PACKET COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE CONTROL FRAME PACKET COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE CONTROL FRAME PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-80E6BE20-3936-457E-B127-EAFF3DD0CC95/#receive-control-frame-packet-counter","title":"RECEIVE CONTROL FRAME PACKET COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8259F6B9-DC11-49AA-B8E2-85277504EB0C/","title":"Station Address Logic for Frame Filtering","text":"<p>This module provides a mechanism to statistically filter frames not intended for this node.</p> <p>The MAC core performs DA comparison on all the received frames and provides three information signals: UCAD (Perfect DA match), MCAD, and BCAD along with seven most significant bits of the resulting CRC of DA. This information is used to perform a hashing algorithm, compare the result to a programmable hash table and then communicate to the FIFO logic to either delete or store the frame.</p> <p>The programmability allows the user to assert any bits in a 128 bit hash table that corresponds to the desired Ethernet MAC DA. If the corresponding bit in the table is set, the frame is accepted. In addition, hashing can selectively be performed on unicast addresses or multicast addresses.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-83D506B3-387A-465B-BA4A-93B457BF0A17/","title":"G/MII Mode","text":"<p>In G/MII mode, the following test cases are available:</p> <ol> <li>G/MII near end loopback test case<ul> <li>Configures MAC registers for full duplex and specific speed mode of operation.</li> <li>Test case waits few clocks for CoreTSE to transmit and looped back at G/MII interface.</li> <li>MAC Data path RX Target model receives the looped back packet and testbench checks for data integrity.</li> <li>Above steps are repeated for 10/100/1000 speed modes with for loop of few iterations.</li> </ul> </li> </ol> <p>Parent topic:User Testbench</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/","title":"CAM2","text":"<p>CAM2</p> <p>CAM2 - Carry Register Two Mask Register</p> <p>Address Offset : 0x13C</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x3fffff</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#cam2_1","title":"CAM2","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 MASK REGISTER 2 TSBECC COUNTER CARRY BIT MASK REGISTER 2 TDBEDC COUNTER CARRY BIT MASK REGISTER 2 TJBR COUNTER CARRY BIT MASK REGISTER 2 TXFC COUNTER CARRY BIT MASK REGISTER 2 TXCF COUNTER CARRY BIT MASK REGISTER 2 TOVR COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 Bit\u00a0 15 14 13 12 11 10 9 8 MASK REGISTER 2 TUND COUNTER CARRY BIT MASK REGISTER 2 TFRG COUNTER CARRY BIT MASK REGISTER 2 TBYT COUNTER CARRY BIT MASK REGISTER 2 TPKT COUNTER CARRY BIT MASK REGISTER 2 TMCA COUNTER CARRY BIT MASK REGISTER 2 TBCA COUNTER CARRY BIT MASK REGISTER 2 TXPF COUNTER CARRY BIT MASK REGISTER 2 TDFR COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 MASK REGISTER 2 TEDF COUNTER CARRY BIT MASK REGISTER 2 TSCL COUNTER CARRY BIT MASK REGISTER 2 TMCL COUNTER CARRY BIT MASK REGISTER 2 TLCL COUNTER CARRY BIT MASK REGISTER 2 TXCL COUNTER CARRY BIT MASK REGISTER 2 TNCL COUNTER CARRY BIT MASK REGISTER 2 TPFH COUNTER CARRY BIT MASK REGISTER 2 TDRP COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tsbecc-counter-carry-bit","title":"MASK REGISTER 2 TSBECC COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 21</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tdbedc-counter-carry-bit","title":"MASK REGISTER 2 TDBEDC COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 20</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tjbr-counter-carry-bit","title":"MASK REGISTER 2 TJBR COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 19</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-txfc-counter-carry-bit","title":"MASK REGISTER 2 TXFC COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 18</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-txcf-counter-carry-bit","title":"MASK REGISTER 2 TXCF COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 17</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tovr-counter-carry-bit","title":"MASK REGISTER 2 TOVR COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tund-counter-carry-bit","title":"MASK REGISTER 2 TUND COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tfrg-counter-carry-bit","title":"MASK REGISTER 2 TFRG COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tbyt-counter-carry-bit","title":"MASK REGISTER 2 TBYT COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tpkt-counter-carry-bit","title":"MASK REGISTER 2 TPKT COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tmca-counter-carry-bit","title":"MASK REGISTER 2 TMCA COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tbca-counter-carry-bit","title":"MASK REGISTER 2 TBCA COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-txpf-counter-carry-bit","title":"MASK REGISTER 2 TXPF COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 9</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tdfr-counter-carry-bit","title":"MASK REGISTER 2 TDFR COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tedf-counter-carry-bit","title":"MASK REGISTER 2 TEDF COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 7</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tscl-counter-carry-bit","title":"MASK REGISTER 2 TSCL COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 6</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tmcl-counter-carry-bit","title":"MASK REGISTER 2 TMCL COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tlcl-counter-carry-bit","title":"MASK REGISTER 2 TLCL COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-txcl-counter-carry-bit","title":"MASK REGISTER 2 TXCL COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tncl-counter-carry-bit","title":"MASK REGISTER 2 TNCL COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tpfh-counter-carry-bit","title":"MASK REGISTER 2 TPFH COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-849C587B-AD10-40BB-B5AC-92D28B49C742/#mask-register-2-tdrp-counter-carry-bit","title":"MASK REGISTER 2 TDRP COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-86905622-3FC4-452F-809C-527911D4924C/","title":"Additional References","text":"<p>Following is a list of documents referred in this user guide.</p> <ul> <li>SmartFusion2 Microcontroller Subsystem User Guide</li> <li> <p>Third-party documents</p> <p>For more information about the following documents, contact Microchip technical support team.</p> <ul> <li>802.3-2012_section2.pdf</li> <li>802.3-2012_section3.pdf</li> </ul> </li> <li> <p>Known Issues and Workarounds </p> </li> <li> <p>Discontinued Features and Devices </p> </li> <li> <p>Ordering Codes </p> </li> <li> <p>Migration </p> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8877C89D-938A-4564-BD69-87D6C94BC599/","title":"System Integration","text":"<p>This section provides the details to ease the integration of CoreTSE.</p> <p></p> <ul> <li>FABRIC_RESET_N of CORE_RESET_PF_C0 is used as reset for all modules</li> <li>CoreTSE_0 has PCLK, MTXCLK, MRXCLK, TXCLK, RXCLK, TBI_TX_CLK, TBI_RX_CLK, and MDC clocks.</li> <li>PCLK is 50 MHz clock generated from PF_CCC_0</li> <li>MTXCLK and MRXCLK are 125 MHz clocks generated from PF_CCC_0</li> <li>TBI_TX_CLK and TXCLK are connected to 125 MHz LANE0_TX_CLK_R of PF_XCVR_0</li> <li>TBI_RX_CLK and RXCLK are connected to 125 MHz LANE0_RX_CLK_R of PF_XCVR_0</li> <li>2.5 MHz MDC is generated by CoreTSE_0 from PCLK</li> </ul> <p>Run the Libero flow with enabling the timing driven and high effort place and route option. The example design can be obtained from the Microchip technical support team.</p> <p>Parent topic:SmartDesign</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8D1D5F61-C168-4E01-990D-D6EF61286F48/","title":"AN_Expansion(1000BASE-T)","text":"<p>AN_Expansion(1000BASE-T)</p> <p>AN Expansion (1000BASE-T)</p> <p>Address Offset : 0x006</p> <p>Size : 16</p> <p>Access : Read-only</p> <p>Reset Value : 0x4</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8D1D5F61-C168-4E01-990D-D6EF61286F48/#an_expansion1000base-t_1","title":"AN_Expansion(1000BASE-T)","text":"Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 NEXT PAGE ABLE PAGE RECEIVED Access\u00a0 R R Reset\u00a0 1 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8D1D5F61-C168-4E01-990D-D6EF61286F48/#next-page-able","title":"NEXT PAGE ABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8D1D5F61-C168-4E01-990D-D6EF61286F48/#page-received","title":"PAGE RECEIVED","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F09156F-B6ED-4AF9-8403-53214FA2AFBC/","title":"Device Utilization and Performance","text":"<p>Device utilization and performance data is provided in following tables for the supported device families. The TXCLK, RXCLK, TBI_TX_CLK, and TBI_RX_CLK performance is above 125 MHz. The data in the following table is achieved using typical synthesis and layout settings. The data described in the table is only indicative. The overall device utilization and performance of the core is system dependent.</p> <p>CoreTSE Device Utilization</p> <p>The following table describes the CoreTSE device utilization applicable for these (G/MII, PACKET_SIZE = 256 Bytes, SAL-OFF, WoL-OFF, and STATS-OFF) parameters.</p> <p>|Family (Device)|Utilization|Performance (MHz)| |Sequential (DFF)|Combinational (LUT)|Total|%|PCLK|MTXCLK|MRXCLK| |-----------------|-----------|-------------------| |------------------|---------------------|-----|---|----|------|------| |SmartFusion2\u00ae (M2S050)|2347|3211|5558|9.87|190|220|197| |IGLOO2\u00ae (M2GL050)|2347|3211|5558|9.87|190|220|197| |RTG4\u00ae (RT4G150)|2323|3313|5635|3.71|156|186|152| |PolarFire\u00ae (MPF300T)|2287|3143|5430|1.81|297|304|266| |PolarFire SoC (MPFS250T)|2287|3143|5430|2.14|292|340|292|</p> <p>CoreTSE Device Utilization</p> <p>The following table describes the CoreTSE device utilization applicable for these (G/MII, PACKET_SIZE = 32 KB, SAL-ON, WoL-ON, and STATS-ON) parameters.</p> <p>|Family (Device)|Utilization|Performance (MHz)| |Sequential (DFF)|Combinational (LUT)|Total|%|PCLK|MTXCLK|MRXCLK| |-----------------|---------------|-------------------| |------------------|---------------------|-----|---|----|------|------| |SmartFusion\u00ae2 (M2S050)|5564|8267|13831|24.55|140|186|124| |IGLOO\u00ae2 (M2GL050)|5564|8267|13831|24.55|140|186|124| |RTG4\u2122 (RT4G150)|5579|8662|14241|9.38|115|146|91| |PolarFire\u00ae (MPF300T)|5299|8568|13867|4.63|220|248|187| |PolarFire SoC (MPFS250T)|5299|8568|13867|5.46|203|256|174|</p> <p>CoreTSE Device Utilization</p> <p>The following table describes the CoreTSE device utilization applicable for these (TBI, PACKET_SIZE = 256 Bytes, SAL-OFF, WoL-OFF, and STATS-OFF) parameters.</p> <p>|Family (Device)|Utilization|Performance (MHz)| |Sequential (DFF)|Combinational (LUT)|Total|%|PCLK|MTXCLK|MRXCLK| |-----------------|-----------|-------------------| |------------------|---------------------|-----|---|----|------|------| |SmartFusion\u00ae2 (M2S050)|3408|5271|8679|15.40|177|221|184| |IGLOO\u00ae2 (M2GL050)|3408|5271|8679|15.40|177|221|184| |RTG4\u2122 (RT4G150)|3374|5324|8698|5.73|162|163|154| |PolarFire\u00ae (MPF300T)|3329|5113|8442|2.82|288|358|301| |PolarFire SoC (MPFS250T)|3329|5113|8442|3.32|292|340|292|</p> <p>CoreTSE Device Utilization</p> <p>The following table describes the CoreTSE device utilization applicable for these (TBI, PACKET_SIZE = 32 KB, SAL-ON, WoL-ON, and STATS-ON) parameters.</p> <p>|Family (Device)|Utilization|Performance (MHz)| |Sequential (DFF)|Combinational (LUT)|Total|%|PCLK|MTXCLK|MRXCLK| |-----------------|-----------|-------------------| |------------------|---------------------|-----|---|----|------|------| |SmartFusion\u00ae2 (M2S050)|6623|10206|16829|29.87|136|166|126| |IGLOO\u00ae2 (M2GL050)|6623|10206|16829|29.87|136|166|126| |RTG4\u2122 (RT4G150)|6633|10718|17315|11.43|120|127|90| |PolarFire\u00ae (MPF300T)|6341|10529|16870|5.63|207|290|191| |PolarFire SoC (MPFS250T)|6341|10529|16870|6.64|203|256|174|</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/","title":"Interface_Control","text":"<p>Interface_Control</p> <p>Interface Control</p> <p>Address Offset : 0x038</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/#interface_control_1","title":"Interface_Control","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 WOL: UNICAST MATCH ENABLE WOL: MAGIC PACKET DETECTION ENABLE WOL: WAKE ON LANE DETECTED CLEAR STATUS CLEAR STATS COUNTERS : AUTO CLEAR COUNTERS ON READ STATS COUNTERS : CLEAR ALL COUNTERS STATS COUNTERS : MODULE ENABLE Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/#wol-unicast-match-enable","title":"WOL: UNICAST MATCH ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 7</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/#wol-magic-packet-detection-enable","title":"WOL: MAGIC PACKET DETECTION ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 6</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/#wol-wake-on-lane-detected-clear-status-clear","title":"WOL: WAKE ON LANE DETECTED CLEAR STATUS CLEAR","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/#stats-counters-auto-clear-counters-on-read","title":"STATS COUNTERS : AUTO CLEAR COUNTERS ON READ","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/#stats-counters-clear-all-counters","title":"STATS COUNTERS : CLEAR ALL COUNTERS","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-8F0E8127-C5AA-41CF-A1E7-B59C866A5664/#stats-counters-module-enable","title":"STATS COUNTERS : MODULE ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-90EEFC9A-4B20-49B6-99F0-BC7193F3D891/","title":"TFRG","text":"<p>TFRG</p> <p>TFRG- Transmit Fragments Frame Counter</p> <p>Address Offset : 0x12C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-90EEFC9A-4B20-49B6-99F0-BC7193F3D891/#tfrg_1","title":"TFRG","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT FRAGMENTS FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT FRAGMENTS FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-90EEFC9A-4B20-49B6-99F0-BC7193F3D891/#transmit-fragments-frame-counter","title":"TRANSMIT FRAGMENTS FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9325C220-6901-41E5-97A1-ED095EC7671E/","title":"TXCL","text":"<p>TXCL</p> <p>TXCL- Transmit Excessive Collision Packet Counter</p> <p>Address Offset : 0x108</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9325C220-6901-41E5-97A1-ED095EC7671E/#txcl_1","title":"TXCL","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT EXCESSIVE COLLISION PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT EXCESSIVE COLLISION PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9325C220-6901-41E5-97A1-ED095EC7671E/#transmit-excessive-collision-packet-counter","title":"TRANSMIT EXCESSIVE COLLISION PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-939867CD-39B7-4F19-AEB2-1AEF5104F2FD/","title":"ROVR","text":"<p>ROVR</p> <p>ROVR - Receive Oversize Packet Counter</p> <p>Address Offset : 0x0D0</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-939867CD-39B7-4F19-AEB2-1AEF5104F2FD/#rovr_1","title":"ROVR","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE OVERSIZE PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE OVERSIZE PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-939867CD-39B7-4F19-AEB2-1AEF5104F2FD/#receive-oversize-packet-counter","title":"RECEIVE OVERSIZE PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-93CACD3D-952A-484F-8FCE-0414CDF496B7/","title":"Discontinued Features and Devices","text":"<p>Parent topic:Additional References</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9588A447-3730-4018-BC53-41BA4D198E19/","title":"TJBR","text":"<p>TJBR</p> <p>TJBR-TransmitJabberFrameCounter</p> <p>Address Offset : 0x118</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9588A447-3730-4018-BC53-41BA4D198E19/#tjbr_1","title":"TJBR","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT JABBER FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT JABBER FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9588A447-3730-4018-BC53-41BA4D198E19/#transmit-jabber-frame-counter","title":"TRANSMIT JABBER FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-95F71A16-0CB1-4590-97B1-5A4D8BE0E50C/","title":"Testing of IP","text":""},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9694ED13-B878-424A-8F93-8881FB9E4F6F/","title":"Hash_Table_Register3","text":"<p>Hash_Table_Register3</p> <p>Hash Table Register3</p> <p>Address Offset : 0x1D0</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9694ED13-B878-424A-8F93-8881FB9E4F6F/#hash_table_register3_1","title":"Hash_Table_Register3","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HASH TABLE REGISTER3 [31:24] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HASH TABLE REGISTER3 [23:16] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HASH TABLE REGISTER3 [15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HASH TABLE REGISTER3 [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9694ED13-B878-424A-8F93-8881FB9E4F6F/#hash-table-register3","title":"HASH TABLE REGISTER3","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-969A1725-80AE-4C5F-88EA-8374687F06F3/","title":"TBI Mode","text":"<p>In TBI mode, the following test case is available:</p> <ol> <li>Auto negotiation test case<ul> <li>Configure MDIO registers using APB Target register interface for Auto negotiation restart &amp; enable.</li> <li>Waits for auto negotiation completion.</li> <li>Verifies the Auto negation status in MDIO registers and ANX_STATE port status.</li> </ul> </li> <li>TBI near end loopback test case<ul> <li>Configures MAC registers for full duplex and specific speed mode of operation</li> <li>Test case waits few clocks for\u00a0 CoreTSE to transmit and looped back at TBI interface</li> <li>MAC Data path RX Target model receives the looped back packet and testbench checks for data integrity.</li> <li>Above steps are repeated for 10/100/1000 speed modes with for loop of few iterations.</li> </ul> </li> </ol> <p>Parent topic:User Testbench</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286/","title":"Microchip FPGA Support","text":"<p>Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.</p> <p>Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.</p> <p>Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.</p> <ul> <li>From North America, call 800.262.1060</li> <li>From the rest of the world, call 650.318.4460</li> <li>Fax, from anywhere in the world, 650.318.8044</li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9AF0BD00-B45D-4AEF-9E8D-6EFB40B95C89/","title":"CoreTSE Parameters and Interface Signals","text":"<p>This section describes the parameters in the CoreTSE GUI Configurator and Input and Output signals.</p> <ul> <li> <p>Configuration Settings </p> </li> <li> <p>Inputs and Outputs Signals </p> </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9C60FE8A-E57D-4A09-BF37-09409EEF3651/","title":"Jitter_Diagnostics","text":"<p>Jitter_Diagnostics</p> <p>Jitter Diagnostics</p> <p>Address Offset : 0x010</p> <p>Size : 16</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9C60FE8A-E57D-4A09-BF37-09409EEF3651/#jitter_diagnostics_1","title":"Jitter_Diagnostics","text":"Bit\u00a0 15 14 13 12 11 10 9 8 JITTER DIAGNOSTIC ENABLE JITTER PATTERN SELECT[2:0] CUSTOM JITTER PATTERN[9:8] Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 CUSTOM JITTER PATTERN[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9C60FE8A-E57D-4A09-BF37-09409EEF3651/#jitter-diagnostic-enable","title":"JITTER DIAGNOSTIC ENABLE","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9C60FE8A-E57D-4A09-BF37-09409EEF3651/#jitter-pattern-select","title":"JITTER PATTERN SELECT","text":"<p>Bit Field Width : 3</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9C60FE8A-E57D-4A09-BF37-09409EEF3651/#custom-jitter-pattern","title":"CUSTOM JITTER PATTERN","text":"<p>Bit Field Width : 10</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9DE481B9-A8C4-4716-80C4-9A7D58542C5A/","title":"TSCL","text":"<p>TSCL</p> <p>TSCL- Transmit Single Collision Packet Counter</p> <p>Address Offset : 0x0FC</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9DE481B9-A8C4-4716-80C4-9A7D58542C5A/#tscl_1","title":"TSCL","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT SINGLE COLLISION PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT SINGLE COLLISION PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9DE481B9-A8C4-4716-80C4-9A7D58542C5A/#transmit-single-collision-packet-counter","title":"TRANSMIT SINGLE COLLISION PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9E667444-AF99-4069-8A3C-719C1D718724/","title":"TBYT","text":"<p>TBYT</p> <p>TBYT- Transmit Byte Counter</p> <p>Address Offset : 0x0E0</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9E667444-AF99-4069-8A3C-719C1D718724/#tbyt_1","title":"TBYT","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT BYTE COUNTER [23:16] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT BYTE COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT BYTE COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9E667444-AF99-4069-8A3C-719C1D718724/#transmit-byte-counter","title":"TRANSMIT BYTE COUNTER","text":"<p>Bit Field Width : 24</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9EF1AC26-3110-4998-922E-AB458AB20D02/","title":"Hash Table Support","text":"<p>MACRL supports hash table with up to 128 entries. Seven bits of the Cyclic Redundancy Check (CRC) of the DA are used as the Hash Value (HASHV [6:0]).</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9FB34C49-4410-4F46-98C8-2C69B5B09F42/","title":"TRMAX","text":"<p>TRMAX</p> <p>TRMAX - Transmit &amp; Receive 1024 to 1518 Byte Frame Counter</p> <p>Address Offset : 0x094</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9FB34C49-4410-4F46-98C8-2C69B5B09F42/#trmax_1","title":"TRMAX","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT AND RECEIVE 1024 TO 1518 BYTE FRAME COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT AND RECEIVE 1024 TO 1518 BYTE FRAME COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT AND RECEIVE 1024 TO 1518 BYTE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-9FB34C49-4410-4F46-98C8-2C69B5B09F42/#transmit-and-receive-1024-to-1518-byte-frame-counter","title":"TRANSMIT AND RECEIVE 1024 TO 1518 BYTE FRAME COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A042B96F-7485-4CF4-90DD-26628BE6D424/","title":"A-MCXFIFRAMAccess1","text":"<p>A-MCXFIFRAMAccess1</p> <p>A-MCXFIF FIFO RAM Access* Register 1</p> <p>Address Offset : 0x064</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A042B96F-7485-4CF4-90DD-26628BE6D424/#a-mcxfiframaccess1_1","title":"A-MCXFIFRAMAccess1","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A042B96F-7485-4CF4-90DD-26628BE6D424/#host-transmit-ram-write-data-hsttramwdat310","title":"HOST TRANSMIT RAM WRITE DATA (HSTTRAMWDAT[31:0])","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A2254123-E682-4BBE-8BC8-5D1FBFA77CA7/","title":"TR127","text":"<p>TR127</p> <p>TR127 - Transmit &amp; Receive 65 to 127 Byte Frame Counter</p> <p>Address Offset : 0x084</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A2254123-E682-4BBE-8BC8-5D1FBFA77CA7/#tr127_1","title":"TR127","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT AND RECEIVE 65 TO 127 BYTE FRAME COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT AND RECEIVE 65 TO 127 BYTE FRAME COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT AND RECEIVE 65 TO 127 BYTE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A2254123-E682-4BBE-8BC8-5D1FBFA77CA7/#transmit-and-receive-65-to-127-byte-frame-counter","title":"TRANSMIT AND RECEIVE 65 TO 127 BYTE FRAME COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A25EFA61-0D0F-494B-945B-D59B9BFD53E2/","title":"MIIMgmt_Status","text":"<p>MIIMgmt_Status</p> <p>MII Mgmt: Status</p> <p>Address Offset : 0x030</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A25EFA61-0D0F-494B-945B-D59B9BFD53E2/#miimgmt_status_1","title":"MIIMgmt_Status","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 MDIO MGMT STATUS (PHY STATUS)[15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 MDIO MGMT STATUS (PHY STATUS)[7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A25EFA61-0D0F-494B-945B-D59B9BFD53E2/#mdio-mgmt-status-phy-status","title":"MDIO MGMT STATUS (PHY STATUS)","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A2A89B41-2BE3-448A-924A-CC4B57E11CD2/","title":"Length Checking and Maximum Length Enforcement","text":"<p>MACRL can optionally compare the length field with the actual length of the data field portion of the frame. This is enabled through the MAC Configuration #2 register. MACRL first determines if the length/type field is a valid length. If so, it is compared with the data field length and any mismatches are updated to the receive statistics.</p> <p>MACRL can limit the length of receive frames passed to the system. The maximum length is programmed through the Maximum Frame Length register. Frames which exceed this maximum are truncated.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A5A63F65-302F-44C1-9F95-317C996E06DD/","title":"RALN","text":"<p>RALN</p> <p>RALN - Receive Alignment Error Counter</p> <p>Address Offset : 0x0BC</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A5A63F65-302F-44C1-9F95-317C996E06DD/#raln_1","title":"RALN","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE ALIGNMENT ERROR COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE ALIGNMENT ERROR COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A5A63F65-302F-44C1-9F95-317C996E06DD/#receive-alignment-error-counter","title":"RECEIVE ALIGNMENT ERROR COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A6F44811-B022-4DED-96E3-9673B6D5CB57/","title":"Control_Frame_extended_parameter","text":"<p>Control_Frame_extended_parameter</p> <p>Control Frame extended parameter (Used for pause frame)</p> <p>Address Offset : 0x014</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A6F44811-B022-4DED-96E3-9673B6D5CB57/#control_frame_extended_parameter_1","title":"Control_Frame_extended_parameter","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 CFEP[15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 CFEP[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A6F44811-B022-4DED-96E3-9673B6D5CB57/#cfep","title":"CFEP","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A9D09F9F-1522-44FB-8311-7A742B61024F/","title":"RXPF","text":"<p>RXPF</p> <p>RXPF - Receive PAUSE Control Frame Counter</p> <p>Address Offset : 0x0B4</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A9D09F9F-1522-44FB-8311-7A742B61024F/#rxpf_1","title":"RXPF","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE PAUSE CONTROL FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE PAUSE CONTROL FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-A9D09F9F-1522-44FB-8311-7A742B61024F/#receive-pause-control-frame-counter","title":"RECEIVE PAUSE CONTROL FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AA9204EF-8EA8-4E49-A2BE-67A1603DB921/","title":"Jumbo Frame Support","text":"<p>The CoreTSE supports jumbo frames that exceed the 1500 byte maximum of the standard Ethernet frame. When using jumbo frames the amount of idles that are present in the systems reduced and therefore the frequency of clock compensation events are lower. When supporting jumbo frames the clocking tolerance between the transmit clock and the receive clock is required to be 0 ppm to account for the reduction in idles.</p> <p>The Jumbo frame length transmitted/received by the CoreTSE is according to Maximum Frame Length (0x010) register configuration and supports up to 4000 bytes only.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AC0D7C19-7DF4-42A2-A9BD-41525FE4A64B/","title":"Revision History","text":"<p>The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.</p>   Revision    Date    Description    D    02/2024    -    C    02/2022    The following is the list of changes in revision C of the document:-   Updated [](). -   Updated [\\#GUID-978BBB6E-828B-495E-B015-50455438B73E](#GUID-978BBB6E-828B-495E-B015-50455438B73E) in [](). -   Updated [\\#TABLE\\_RRN\\_MGK\\_ZRB](#TABLE_RRN_MGK_ZRB) in [](). -   Updated [\\#TABLE\\_FKF\\_F2K\\_ZRB](#TABLE_FKF_F2K_ZRB) in [](). -   Updated [](). -   Updated [Figure \u2000 1](GUID-1EE29317-4286-4EF7-8558-17904F8EF9B7.md#_REF461553330) in [SmartDesign](GUID-1EE29317-4286-4EF7-8558-17904F8EF9B7.md). -   Updated [Figure \u2000 1](GUID-36BA0FE0-BF48-405D-97B6-8B08408B9F15.md#_REF474254028) in [Configuring CoreTSE in SmartDesign](GUID-36BA0FE0-BF48-405D-97B6-8B08408B9F15.md). -   Updated [Reset](GUID-CE2FC941-FF1B-4A3B-A715-FF2141A929DA.md).    B    01/2022    The following is the list of changes in revision B of the document:-   Updated [](). -   Updated [SGMII/Ten-Bit Interface](GUID-012197AB-8C22-4683-BC4A-A6EB24363458.md). -   Updated [](). -   Updated [Timing Constraints](GUID-22D43A88-19CC-450E-B70A-76C91023016C.md). -   Updated [System Integration](GUID-8877C89D-938A-4564-BD69-87D6C94BC599.md).    A    12/2021    The following is the list of changes in revision A of the document:-   The document was migrated to the Microchip template. -   The document number was updated to DS50003245A from 50200549. -   Added [Clocks and Reset](GUID-298765A9-55A5-4A53-81AB-27396F45D25E.md) and [Design Constraints](GUID-AFB2B238-81A2-4ACF-83FC-BFDE802A227F.md). -   Updated [](). -   Updated [](). -   Updated [Table \u2000 1](GUID-012197AB-8C22-4683-BC4A-A6EB24363458.md#_REF474251994) in [SGMII/Ten-Bit Interface](GUID-012197AB-8C22-4683-BC4A-A6EB24363458.md). -   Updated [\\#GUID-978BBB6E-828B-495E-B015-50455438B73E](#GUID-978BBB6E-828B-495E-B015-50455438B73E) in [](). -   Updated [\\#GUID-ACBFDECA-A9EF-4B9D-BD79-A6FC20AE9D9D](#GUID-ACBFDECA-A9EF-4B9D-BD79-A6FC20AE9D9D) in [](). -   Updated [\\#TABLE\\_RRN\\_MGK\\_ZRB](#TABLE_RRN_MGK_ZRB) in [](). -   Updated [\\#TABLE\\_FKF\\_F2K\\_ZRB](#TABLE_FKF_F2K_ZRB) in [](). -   Updated [Figure \u2000 1](GUID-1EE29317-4286-4EF7-8558-17904F8EF9B7.md#_REF461553330) in [SmartDesign](GUID-1EE29317-4286-4EF7-8558-17904F8EF9B7.md). -   Updated [Figure \u2000 1](GUID-36BA0FE0-BF48-405D-97B6-8B08408B9F15.md#_REF474254028) in [Configuring CoreTSE in SmartDesign](GUID-36BA0FE0-BF48-405D-97B6-8B08408B9F15.md). -   Updated [Simulation Flows](GUID-70D48D56-0880-4411-8351-935364F8025A.md). -   Updated [Synthesis in Libero SoC](GUID-5F98EBB4-BBE1-4285-A81A-99D4900D32C1.md). -   Updated [Place-and-Route in Libero SoC](GUID-78B9B8F6-6329-4E9E-97B7-6011C650F40A.md). -   Replaced Transceiver with XCVR throughout the document. -   Removed the Ordering Information section.    4    \u2014    Updated changes related to CoreTSE v3.2.    3    \u2014    Updated changes related to CoreTSE v3.1.    2    \u2014    Updated changes related to CoreTSE v3.0.    1    \u2014    Revision 1.0 was the first publication of this document. Created for CoreTSE v2.0."},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AE8E3545-6746-4367-AD63-90754EE49E93/","title":"TFCS","text":"<p>TFCS</p> <p>TFCS- Transmit FCS Error Counter</p> <p>Address Offset : 0x11C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AE8E3545-6746-4367-AD63-90754EE49E93/#tfcs_1","title":"TFCS","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT FCS ERROR COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT FCS ERROR COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AE8E3545-6746-4367-AD63-90754EE49E93/#transmit-fcs-error-counter","title":"TRANSMIT FCS ERROR COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEBD5320-1D49-42E0-96AE-D293EC82EA97/","title":"Interface_Status","text":"<p>Interface_Status</p> <p>Interface Status</p> <p>Address Offset : 0x03C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEBD5320-1D49-42E0-96AE-D293EC82EA97/#interface_status_1","title":"Interface_Status","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 WAKE ON LANE DETECTED EXCESS DEFER Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 LINK FAIL Access\u00a0 R Reset\u00a0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEBD5320-1D49-42E0-96AE-D293EC82EA97/#wake-on-lane-detected","title":"WAKE ON LANE DETECTED","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEBD5320-1D49-42E0-96AE-D293EC82EA97/#excess-defer","title":"EXCESS DEFER","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 9</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEBD5320-1D49-42E0-96AE-D293EC82EA97/#link-fail","title":"LINK FAIL","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEEF9AB2-4327-42DB-A1C1-DCF18E7EE6CA/","title":"Station_Address_Higher_Register","text":"<p>Station_Address_Higher_Register</p> <p>Station Address Higher Register</p> <p>Address Offset : 0x044</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEEF9AB2-4327-42DB-A1C1-DCF18E7EE6CA/#station_address_higher_register_1","title":"Station_Address_Higher_Register","text":"Bit\u00a0 31 30 29 28 27 26 25 24 FIFTH OCTET OF THE DA IN THE FRAME[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 SIXTH OCTET OF THE DA IN THE FRAME[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 Access\u00a0 Reset"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEEF9AB2-4327-42DB-A1C1-DCF18E7EE6CA/#fifth-octet-of-the-da-in-the-frame","title":"FIFTH OCTET OF THE DA IN THE FRAME","text":"<p>Bit Field Width : 8</p> <p>Bit Field Offset : 24</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AEEF9AB2-4327-42DB-A1C1-DCF18E7EE6CA/#sixth-octet-of-the-da-in-the-frame","title":"SIXTH OCTET OF THE DA IN THE FRAME","text":"<p>Bit Field Width : 8</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-AFB2B238-81A2-4ACF-83FC-BFDE802A227F/","title":"Design Constraints","text":"<p>This section describes the design constraints of the CoreTSE.</p> <ul> <li>Timing Constraints </li> </ul>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-B23229D8-DE6F-41EA-A7CC-2F715E360614/","title":"RDRP","text":"<p>RDRP</p> <p>RDRP - Receive Drop</p> <p>Address Offset : 0x0DC</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-B23229D8-DE6F-41EA-A7CC-2F715E360614/#rdrp_1","title":"RDRP","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE DROP [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE DROP [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-B23229D8-DE6F-41EA-A7CC-2F715E360614/#receive-drop","title":"RECEIVE DROP","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-B2527FAC-EEAA-45E8-ACD4-64531E6CF9C9/","title":"TDBEDC","text":"<p>TDBEDC</p> <p>TDBEDC Transmit ECC DED Counter</p> <p>Address Offset : 0x144</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-B2527FAC-EEAA-45E8-ACD4-64531E6CF9C9/#tdbedc_1","title":"TDBEDC","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT ECC DED COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT ECC DED COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-B2527FAC-EEAA-45E8-ACD4-64531E6CF9C9/#transmit-ecc-ded-counter","title":"TRANSMIT ECC DED COUNTER","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-B54548F3-444D-4594-B389-4EC769303949/","title":"Known Issues and Workarounds","text":"<p>Parent topic:Additional References</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C111422F-D82C-4DCE-A58D-B5C9BDC2501D/","title":"TBCA","text":"<p>TBCA</p> <p>TBCA- Transmit Broadcast Packet Counter</p> <p>Address Offset : 0x0EC</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C111422F-D82C-4DCE-A58D-B5C9BDC2501D/#tbca_1","title":"TBCA","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT BROADCAST PACKET COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT BROADCAST PACKET COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT BROADCAST PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C111422F-D82C-4DCE-A58D-B5C9BDC2501D/#transmit-broadcast-packet-counter","title":"TRANSMIT BROADCAST PACKET COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C1E45849-D6A1-4E24-925C-8F2BB3F720C6/","title":"TNCL","text":"<p>TNCL</p> <p>TNCL- Transmit Total Collision Counter</p> <p>Address Offset : 0x10C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C1E45849-D6A1-4E24-925C-8F2BB3F720C6/#tncl_1","title":"TNCL","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT TOTAL COLLISION COUNTER [12:8] Access\u00a0 R R R R R Reset\u00a0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT TOTAL COLLISION COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C1E45849-D6A1-4E24-925C-8F2BB3F720C6/#transmit-total-collision-counter","title":"TRANSMIT TOTAL COLLISION COUNTER","text":"<p>Bit Field Width : 13</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C418A52B-E488-4DE6-8D6F-81AFAB8FDD66/","title":"Extended_Status","text":"<p>Extended_Status</p> <p>Extended Status</p> <p>Address Offset : 0x00F</p> <p>Size : 16</p> <p>Access : Read-only</p> <p>Reset Value : 0xa000</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C418A52B-E488-4DE6-8D6F-81AFAB8FDD66/#extended_status_1","title":"Extended_Status","text":"Bit\u00a0 15 14 13 12 11 10 9 8 1000BASE-X FULL-DUPLEX 1000BASE-X HALF-DUPLEX 1000BASE-T FULL-DUPLEX 1000BASE-T HALF-DUPLEX Access\u00a0 R R R R Reset\u00a0 1 0 1 0 Bit\u00a0 7 6 5 4 3 2 1 0 Access\u00a0 Reset"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C418A52B-E488-4DE6-8D6F-81AFAB8FDD66/#1000base-x-full-duplex","title":"1000BASE-X FULL-DUPLEX","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C418A52B-E488-4DE6-8D6F-81AFAB8FDD66/#1000base-x-half-duplex","title":"1000BASE-X HALF-DUPLEX","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C418A52B-E488-4DE6-8D6F-81AFAB8FDD66/#1000base-t-full-duplex","title":"1000BASE-T FULL-DUPLEX","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C418A52B-E488-4DE6-8D6F-81AFAB8FDD66/#1000base-t-half-duplex","title":"1000BASE-T HALF-DUPLEX","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C584B9DA-1B57-4BAC-BF34-FA144DAF1987/","title":"User Testbench","text":"<p>A simplified block diagram of the user testbench is shown in the following figure. The user testbench instantiates the CoreTSE with near end loopback at TBI/G/MII interface. Testbench provides behavioral, non-synthesizable MAC data path interface models for descriptors and MAC configurations.</p> <p></p> <p>Testbench has task based library models for MAC data interface, MAC data transmit, MAC data receive, MAC link transmit, MAC link receive, and generic testbench to check and report errors.</p> <ul> <li> <p>TBI Mode </p> </li> <li> <p>G/MII Mode </p> </li> </ul> <p>Parent topic:Testbench</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C5CF5D8D-DB74-4F8F-951C-46FB50E3489E/","title":"Address Detect","text":"<p>MACRL scans the frame and determine its address type. The 48-bit programmed station address is compared to each receive frame\u2019s DA. When they match, the unicast address detect (UCAD) is asserted. If the broadcast address is detected, MACRL asserts broadcast address detect (BCAD). If a multicast address is detected, the MAC asserts multicast address detect (MCAD).</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C6CCC259-EAA3-4F86-BE31-DE53A430AC91/","title":"Application Design Example","text":""},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C8047C6C-D4DD-4F6C-8280-325B984043B9/","title":"TDFR","text":"<p>TDFR</p> <p>TDFR- Transmit Deferral Packet Counter</p> <p>Address Offset : 0x0F4</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C8047C6C-D4DD-4F6C-8280-325B984043B9/#tdfr_1","title":"TDFR","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT DEFERRAL PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT DEFERRAL PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C8047C6C-D4DD-4F6C-8280-325B984043B9/#transmit-deferral-packet-counter","title":"TRANSMIT DEFERRAL PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9B2993D-2A7C-452F-B4A7-6D99C0528E57/","title":"A-MCXFIFRAMAccess6","text":"<p>A-MCXFIFRAMAccess6</p> <p>A-MCXFIF FIFO RAM Access* Register 6</p> <p>Address Offset : 0x078</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9B2993D-2A7C-452F-B4A7-6D99C0528E57/#a-mcxfiframaccess6_1","title":"A-MCXFIFRAMAccess6","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST RECEIVE RAM READ REQUEST (HSTRRAMRREQ) HOST RECEIVE RAM READ ACKNOWLEDGE (HSTRRAMRACK) Access\u00a0 R/W R/W Reset\u00a0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[39:32]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST RECEIVE RAM READ ADDRESS (HSTRRAMRADX[31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST RECEIVE RAM READ ADDRESS (HSTRRAMRADX[31:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9B2993D-2A7C-452F-B4A7-6D99C0528E57/#host-receive-ram-read-request-hstrramrreq","title":"HOST RECEIVE RAM READ REQUEST (HSTRRAMRREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9B2993D-2A7C-452F-B4A7-6D99C0528E57/#host-receive-ram-read-acknowledge-hstrramrack","title":"HOST RECEIVE RAM READ ACKNOWLEDGE (HSTRRAMRACK)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 30</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9B2993D-2A7C-452F-B4A7-6D99C0528E57/#host-receive-ram-read-data-hstrramrdat3932","title":"HOST RECEIVE RAM READ DATA (HSTRRAMRDAT[39:32])","text":"<p>ValueDescriptionhstrramwdat [39:36]unused.hstrramwdat [35]System receive start of frame.hstrramwdat [34]System receive end of frame.hstrramwdat [33:32]Data valid byte enable and applicable only for the last word of the frame.hstrramwdat [33:32] = 0Indicates all bytes in the word are valid.hstrramwdat [33:32] = 1Indicates the LSB 3 bytes are valid [23:0] bits.hstrramwdat [33:32] = 2Indicates the LSB 2 bytes are valid [15:0] bits.hstrramwdat [33:32] = 3Indicates the LSB 1 bytes are valid [7:0] bits.</p> <p>Bit Field Width : 8</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9B2993D-2A7C-452F-B4A7-6D99C0528E57/#host-receive-ram-read-address-hstrramradx310","title":"HOST RECEIVE RAM READ ADDRESS (HSTRRAMRADX[31:0])","text":"<p>Bit Field Width : 14</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9BBC604-7CCD-416A-B840-BFBAA347A091/","title":"MIIMgmt_Control","text":"<p>MIIMgmt_Control</p> <p>MII Mgmt: Control</p> <p>Address Offset : 0x02C</p> <p>Size : 32</p> <p>Access : Write-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9BBC604-7CCD-416A-B840-BFBAA347A091/#miimgmt_control_1","title":"MIIMgmt_Control","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 MDIO MGMT CONTROL (PHY CONTROL)[15:8] Access\u00a0 W W W W W W W W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 MDIO MGMT CONTROL (PHY CONTROL)[7:0] Access\u00a0 W W W W W W W W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-C9BBC604-7CCD-416A-B840-BFBAA347A091/#mdio-mgmt-control-phy-control","title":"MDIO MGMT CONTROL (PHY CONTROL)","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB03591B-8ECB-49C2-BEA5-90696061D218/","title":"Misc_Status_register","text":"<p>Misc_Status_register</p> <p>Misc Status register</p> <p>Address Offset : 0x1D8</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB03591B-8ECB-49C2-BEA5-90696061D218/#misc_status_register_1","title":"Misc_Status_register","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 Access\u00a0 Reset"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/","title":"CAR1","text":"<p>CAR1</p> <p>CAR1 - Carry Register One</p> <p>Address Offset : 0x130</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#car1_1","title":"CAR1","text":"Bit\u00a0 31 30 29 28 27 26 25 24 CARRY REGISTER 1 TR64 COUNTER CARRY BIT CARRY REGISTER 1 TR127 COUNTER CARRY BIT CARRY REGISTER 1 TR255 COUNTER CARRY BIT CARRY REGISTER 1 TR511 COUNTER CARRY BIT CARRY REGISTER 1 TR1K COUNTER CARRY BIT CARRY REGISTER 1 TRMAX COUNTER CARRY BIT CARRY REGISTER 1 TRMGV COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 CARRY REGISTER 1 RSBECC COUNTER CARRY BIT CARRY REGISTER 1 RDBEDC COUNTER CARRY BIT CARRY REGISTER 1 RBYT COUNTER CARRY BIT Access\u00a0 R/W R/W R/W Reset\u00a0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 CARRY REGISTER 1 RPKT COUNTER CARRY BIT CARRY REGISTER 1 RFCS COUNTER CARRY BIT CARRY REGISTER 1 RMCA COUNTER CARRY BIT CARRY REGISTER 1 RBCA COUNTER CARRY BIT CARRY REGISTER 1 RXCF COUNTER CARRY BIT CARRY REGISTER 1 RXPF COUNTER CARRY BIT CARRY REGISTER 1 RXUO COUNTER CARRY BIT CARRY REGISTER 1 RALN COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 CARRY REGISTER 1 RFLR COUNTER CARRY BIT CARRY REGISTER 1 RCDE COUNTER CARRY BIT CARRY REGISTER 1 RCSE COUNTER CARRY BIT CARRY REGISTER 1 RUND COUNTER CARRY BIT CARRY REGISTER 1 ROVR COUNTER CARRY BIT CARRY REGISTER 1 RFRG COUNTER CARRY BIT CARRY REGISTER 1 RJBR COUNTER CARRY BIT CARRY REGISTER 1 RDRP COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-tr64-counter-carry-bit","title":"CARRY REGISTER 1 TR64 COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-tr127-counter-carry-bit","title":"CARRY REGISTER 1 TR127 COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 30</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-tr255-counter-carry-bit","title":"CARRY REGISTER 1 TR255 COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 29</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-tr511-counter-carry-bit","title":"CARRY REGISTER 1 TR511 COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 28</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-tr1k-counter-carry-bit","title":"CARRY REGISTER 1 TR1K COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 27</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-trmax-counter-carry-bit","title":"CARRY REGISTER 1 TRMAX COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 26</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-trmgv-counter-carry-bit","title":"CARRY REGISTER 1 TRMGV COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 25</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rsbecc-counter-carry-bit","title":"CARRY REGISTER 1 RSBECC COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 18</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rdbedc-counter-carry-bit","title":"CARRY REGISTER 1 RDBEDC COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 17</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rbyt-counter-carry-bit","title":"CARRY REGISTER 1 RBYT COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rpkt-counter-carry-bit","title":"CARRY REGISTER 1 RPKT COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rfcs-counter-carry-bit","title":"CARRY REGISTER 1 RFCS COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rmca-counter-carry-bit","title":"CARRY REGISTER 1 RMCA COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rbca-counter-carry-bit","title":"CARRY REGISTER 1 RBCA COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rxcf-counter-carry-bit","title":"CARRY REGISTER 1 RXCF COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rxpf-counter-carry-bit","title":"CARRY REGISTER 1 RXPF COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rxuo-counter-carry-bit","title":"CARRY REGISTER 1 RXUO COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 9</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-raln-counter-carry-bit","title":"CARRY REGISTER 1 RALN COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rflr-counter-carry-bit","title":"CARRY REGISTER 1 RFLR COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 7</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rcde-counter-carry-bit","title":"CARRY REGISTER 1 RCDE COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 6</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rcse-counter-carry-bit","title":"CARRY REGISTER 1 RCSE COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rund-counter-carry-bit","title":"CARRY REGISTER 1 RUND COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rovr-counter-carry-bit","title":"CARRY REGISTER 1 ROVR COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rfrg-counter-carry-bit","title":"CARRY REGISTER 1 RFRG COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rjbr-counter-carry-bit","title":"CARRY REGISTER 1 RJBR COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB7B5706-6AE2-42AF-B9BF-4636E96D40B4/#carry-register-1-rdrp-counter-carry-bit","title":"CARRY REGISTER 1 RDRP COUNTER CARRY BIT","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CB8F23E3-2634-4F31-A9F6-227AB443BE18/","title":"Inter-Frame-Gap","text":"<p>MACRL provides the capability to filter frames that have less than a certain inter-frame-gap. The standard states that the inter-frame-gap should be 160 bit-times. This includes 96 bits of inter packet gap (IPG), 56 bits of preamble and 8 bits of start frame delimiter (SFD). To protect downstream logic from over-running, MACRL can be programmed with a minimum inter frame gap (IFG) parameter. The second of two back-to-back frames to violate the minimum IFG is dropped.</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CDA512D8-0DE4-4672-8716-04CAC681CB38/","title":"Product Change Notification Service","text":"<p>Microchip\u2019s product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.</p> <p>To register, go to https://www.microchip.com/pcn and follow the registration instructions.</p> <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CE2FC941-FF1B-4A3B-A715-FF2141A929DA/","title":"Reset","text":"<p>Following reset is used in the IP core:</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-CE2FC941-FF1B-4A3B-A715-FF2141A929DA/#presetn","title":"PRESETN","text":"<p>Active-Low reset input. This reset is asserted asynchronously, but de-asserted synchronous to PCLK.</p> <p>For all clock domains except PCLK clock domain, PRESETN reset input is synchronized to the respective clock domain and used within that clock domain.</p> <p>In SmartFusion2, IGLOO2, PolarFire, and PolarFire SoC device families, reset is used as asynchronous reset. In RTG4 device family, reset is used as synchronous reset.</p> <p>In RTG4 device family, all the clock inputs shall be available and stable before reset assertion. And the reset shall be asserted for atleast three clock cycles of the slowest clock used in this IP.</p> <p>Parent topic:Clocks and Reset</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-D667B36A-A894-48C2-9018-589D0FAB4CCA/","title":"RPKT","text":"<p>RPKT</p> <p>RPKT- Receive Packet Counter</p> <p>Address Offset : 0x0A0</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-D667B36A-A894-48C2-9018-589D0FAB4CCA/#rpkt_1","title":"RPKT","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 RECEIVE PACKET COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE PACKET COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-D667B36A-A894-48C2-9018-589D0FAB4CCA/#receive-packet-counter","title":"RECEIVE PACKET COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-D6E0201F-213F-43FF-9D83-2E9A73889E9E/","title":"A-MCXFIF2","text":"<p>A-MCXFIF2</p> <p>A-MCXFIF Configuration Register 2</p> <p>Address Offset : 0x050</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x1fff1fff</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-D6E0201F-213F-43FF-9D83-2E9A73889E9E/#a-mcxfif2_1","title":"A-MCXFIF2","text":"Bit\u00a0 31 30 29 28 27 26 25 24 MAX WORDS IN RECEIVE FIFO (CFGHWM) [12:8] Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 Bit\u00a0 23 22 21 20 19 18 17 16 MAX WORDS IN RECEIVE FIFO (CFGHWM) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 15 14 13 12 11 10 9 8 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [12:8] Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-D6E0201F-213F-43FF-9D83-2E9A73889E9E/#max-words-in-receive-fifo-cfghwm","title":"MAX WORDS IN RECEIVE FIFO (CFGHWM)","text":"<p>Bit Field Width : 13</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-D6E0201F-213F-43FF-9D83-2E9A73889E9E/#min-words-in-receive-fifo-before-cfglwm","title":"MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM)","text":"<p>Bit Field Width : 13</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DC55854E-C75B-4541-99AF-5217562A9072/","title":"A-MCXFIF3","text":"<p>A-MCXFIF3</p> <p>A-MCXFIF Configuration Register 3</p> <p>Address Offset : 0x054</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0xfff0fff</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DC55854E-C75B-4541-99AF-5217562A9072/#a-mcxfif3_1","title":"A-MCXFIF3","text":"Bit\u00a0 31 30 29 28 27 26 25 24 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [12:8] Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 1 1 1 1 Bit\u00a0 23 22 21 20 19 18 17 16 MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 15 14 13 12 11 10 9 8 FABRIC TRANSMIT CUT THROUGH THRESHOLD (CFGFTTH) [12:8] Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 1 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 FABRIC TRANSMIT CUT THROUGH THRESHOLD (CFGFTTH) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DC55854E-C75B-4541-99AF-5217562A9072/#min-words-in-receive-fifo-before-cfglwm","title":"MIN WORDS IN RECEIVE FIFO BEFORE (CFGLWM)","text":"<p>Bit Field Width : 13</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DC55854E-C75B-4541-99AF-5217562A9072/#fabric-transmit-cut-through-threshold-cfgftth","title":"FABRIC TRANSMIT CUT THROUGH THRESHOLD (CFGFTTH)","text":"<p>Bit Field Width : 13</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DF421E09-089E-40C1-9EDB-4B94130F9412/","title":"TR1K","text":"<p>TR1K</p> <p>TR1K - Transmit &amp; Receive 512 to 1023 Byte Frame Counter</p> <p>Address Offset : 0x090</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DF421E09-089E-40C1-9EDB-4B94130F9412/#tr1k_1","title":"TR1K","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT AND RECEIVE 512 TO 1023 BYTE FRAME COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT AND RECEIVE 512 TO 1023 BYTE FRAME COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT AND RECEIVE 512 TO 1023 BYTE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DF421E09-089E-40C1-9EDB-4B94130F9412/#transmit-and-receive-512-to-1023-byte-frame-counter","title":"TRANSMIT AND RECEIVE 512 TO 1023 BYTE FRAME COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DFF676A8-2440-4644-961E-FC0F8E51DC6D/","title":"RMCA","text":"<p>RMCA</p> <p>RMCA - Receive Multicast Packet Counter</p> <p>Address Offset : 0x0A8</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DFF676A8-2440-4644-961E-FC0F8E51DC6D/#rmca_1","title":"RMCA","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 RECEIVE MULTICAST PACKET COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE MULTICAST PACKET COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE MULTICAST PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-DFF676A8-2440-4644-961E-FC0F8E51DC6D/#receive-multicast-packet-counter","title":"RECEIVE MULTICAST PACKET COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E2D78F19-D991-4BCC-A95B-4771D9B2B35E/","title":"Triple Speed MAC","text":"<p>This core is a full-featured 10/100/1000 Mbps MAC with standard G/MII. The MAC has built in G/MII to TBI converter, which supports 1000 Mbps with TBI. The core is capable of full-duplex operation at 10, 100, or 1000 Mbps and of half duplex operation at 10 and 100 Mbps.</p> <p>In half-duplex mode, the MAC adheres to the Carrier Sense Multiple Access/Collision Detect Access method as defined in IEEE 802.3 and its several supplements including IEEE 802.3u. In full-duplex mode, the MAC follows IEEE 802.3x, which ignores both carrier and collisions. Following each packet transmission or abortion, a transmit statistics vector is used for statistics collection.</p> <p>The external PHY device presents packets to the MAC. The MAC scans the preamble searching for the Start Frame Delimiter (SFD). When the SFD is found, the preamble and SFD are stripped and the frame is passed to the system. Following each frame reception, a Receive Statistics Vector (RSV) is used for frame filtering and statistics collection.</p> <p>CoreTSE supports PAUSE control frames. This core also includes optional support for Wake-on-LAN (WoL) module. The WoL module detects both IEEE 802.3-compliant unicast frames with a destination address that matches the station address and packets that use AMD\u2019s Magic Packet\u2122 Detection technology. The detection functionality can be enabled or disabled.</p> <p></p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E56AC0D6-10B3-4D2F-8AA8-17F20F76119C/","title":"Clocks","text":"<p>The IP core uses the following clocks:</p> <ul> <li>PCLK \u2013 Clock input for APB interface.</li> <li>MTXCLK \u2013 Clock input for MAC data path transmit interface.</li> <li>MRXCLK \u2013 Clock input for MAC data path receive interface.</li> <li>TBI_TX_CLK \u2013 125 MHz clock input for TBI transmit interface. This clock is connected to the Transmit clock from the Transceiver. This clock is available only in TBI mode.</li> <li>TXCLK \u2013 125/25/2.5 MHz clock input for G/MII interface/MAC operations in 1000/100/10 Mbps data-rate respectively. In TBI mode, this clock is generated from TBI_TX_CLK. In G/MII mode, this clock is connected to the Transmit clock from the G/MII PHY.</li> <li>TBI_RX_CLK \u2013 125 MHz clock input for TBI receive interface. This clock is connected to the Receive clock from the Transceiver. This clock is available only in TBI mode.</li> <li>RXCLK \u2013 125/25/2.5 MHz clock input for G/MII interface/MAC operations in 1000/100/10 Mbps data-rate respectively. In TBI mode, this clock is generated from TBI_RX_CLK. In G/MII mode, this clock is connected to the Receive clock from the G/MII PHY.</li> <li>MDC \u2013 Management clock output for MDIO interface. This clock is generated by the IP core. PCLK is the source clock. The MGMT CLOCK SELECT field of MDIO Mgmt: Configuration register (address 0x020) determines the frequency of this clock.</li> </ul> <p>Parent topic:Clocks and Reset</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E65D3DAB-28FD-47A0-A3B5-D7522CC9A32E/","title":"MAC FIFO","text":"<p>This core provides data queuing for increased throughput and sits between back-end, user-interface logic, and MAC core. The core provides clock-domain crossing, automatic pause frame handshaking, and graceful frame dropping.</p> <p>The data is buffered between the system-interface and the MAC core by transmit and receive FIFOs. The FIFO size can be configured with PACKET_SIZE parameter.</p> <p></p> <p>Each RAM has additional associated control bits, which are additional to maximum frame data size.</p> <p>|PACKET_SIZE Parameter (Bytes)|Transmit RAM|Receive RAM| |RAM Size in Bits|Number of Address bits (TABITS)|RAM Size in Bits|Number of Address bits (RABITS)| |--------------------------------|------------|-----------| |----------------|---------------------------------|----------------|---------------------------------| |256|64 x 39|6|128 x 36|7| |512|128 x 39|7|256 x 36|8| |1K|256 x 39|8|512 x 36|9| |2K|512 x 39|9|1K x 36|10| |4K|1K x 39|10|2K x 36|11| |8K| 2K x 39|11|4K x 36|12| |16K| 4K x 39|12|8K x 36|13| |32K| 8K x 39|13|16K x 36|14|</p> <p>Parent topic:Functional Description</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/","title":"CAM1","text":"<p>CAM1</p> <p>CAM1 - Carry Register One Mask Register</p> <p>Address Offset : 0x138</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0xFE07FFFF</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#cam1_1","title":"CAM1","text":"Bit\u00a0 31 30 29 28 27 26 25 24 MASK REGISTER 1 TR64 COUNTER CARRY BIT MASK REGISTER 1 TR127 COUNTER CARRY BIT MASK REGISTER 1 TR255 COUNTER CARRY BIT MASK REGISTER 1 TR511 COUNTER CARRY BIT MASK REGISTER 1 TR1K COUNTER CARRY BIT MASK REGISTER 1 TRMAX COUNTER CARRY BIT MASK REGISTER 1 TRMGV COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 Bit\u00a0 23 22 21 20 19 18 17 16 MASK REGISTER 1 RSBECC COUNTER CARRY BIT MASK REGISTER 1 RDBEDC COUNTER CARRY BIT MASK REGISTER 1 RBYT COUNTER CARRY BIT Access\u00a0 R/W R/W R/W Reset\u00a0 1 1 1 Bit\u00a0 15 14 13 12 11 10 9 8 MASK REGISTER 1 RPKT COUNTER CARRY BIT MASK REGISTER 1 RFCS COUNTER CARRY BIT MASK REGISTER 1 RMCA COUNTER CARRY BIT MASK REGISTER 1 RBCA COUNTER CARRY BIT MASK REGISTER 1 RXCF COUNTER CARRY BIT MASK REGISTER 1 RXPF COUNTER CARRY BIT MASK REGISTER 1 RXUO COUNTER CARRY BIT MASK REGISTER 1 RALN COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 MASK REGISTER 1 RFLR COUNTER CARRY BIT MASK REGISTER 1 RCDE COUNTER CARRY BIT MASK REGISTER 1 RCSE COUNTER CARRY BIT MASK REGISTER 1 RUND COUNTER CARRY BIT MASK REGISTER 1 ROVR COUNTER CARRY BIT MASK REGISTER 1 RFRG COUNTER CARRY BIT MASK REGISTER 1 RJBR COUNTER CARRY BIT MASK REGISTER 1 RDRP COUNTER CARRY BIT Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-tr64-counter-carry-bit","title":"MASK REGISTER 1 TR64 COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-tr127-counter-carry-bit","title":"MASK REGISTER 1 TR127 COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 30</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-tr255-counter-carry-bit","title":"MASK REGISTER 1 TR255 COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 29</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-tr511-counter-carry-bit","title":"MASK REGISTER 1 TR511 COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 28</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-tr1k-counter-carry-bit","title":"MASK REGISTER 1 TR1K COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 27</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-trmax-counter-carry-bit","title":"MASK REGISTER 1 TRMAX COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 26</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-trmgv-counter-carry-bit","title":"MASK REGISTER 1 TRMGV COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 25</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rsbecc-counter-carry-bit","title":"MASK REGISTER 1 RSBECC COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 18</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rdbedc-counter-carry-bit","title":"MASK REGISTER 1 RDBEDC COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 17</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rbyt-counter-carry-bit","title":"MASK REGISTER 1 RBYT COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rpkt-counter-carry-bit","title":"MASK REGISTER 1 RPKT COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 15</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rfcs-counter-carry-bit","title":"MASK REGISTER 1 RFCS COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 14</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rmca-counter-carry-bit","title":"MASK REGISTER 1 RMCA COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 13</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rbca-counter-carry-bit","title":"MASK REGISTER 1 RBCA COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 12</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rxcf-counter-carry-bit","title":"MASK REGISTER 1 RXCF COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 11</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rxpf-counter-carry-bit","title":"MASK REGISTER 1 RXPF COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 10</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rxuo-counter-carry-bit","title":"MASK REGISTER 1 RXUO COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 9</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-raln-counter-carry-bit","title":"MASK REGISTER 1 RALN COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 8</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rflr-counter-carry-bit","title":"MASK REGISTER 1 RFLR COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 7</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rcde-counter-carry-bit","title":"MASK REGISTER 1 RCDE COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 6</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rcse-counter-carry-bit","title":"MASK REGISTER 1 RCSE COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 5</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rund-counter-carry-bit","title":"MASK REGISTER 1 RUND COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 4</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rovr-counter-carry-bit","title":"MASK REGISTER 1 ROVR COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 3</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rfrg-counter-carry-bit","title":"MASK REGISTER 1 RFRG COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 2</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rjbr-counter-carry-bit","title":"MASK REGISTER 1 RJBR COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 1</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E7B448DB-4542-4633-8E9B-535CC192CCC5/#mask-register-1-rdrp-counter-carry-bit","title":"MASK REGISTER 1 RDRP COUNTER CARRY BIT","text":"<p>ValueDescription0Unmask the counter carry bit1Mask the counter carry bit.</p> <p>Bit Field Width : 1</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-E8251634-7B15-4073-A103-5A5F128B8699/","title":"Microchip Devices Code Protection Feature","text":"<p>Note the following details of the code protection feature on Microchip products:</p> <ul> <li>Microchip products meet the specifications contained in their particular Microchip Data Sheet.</li> <li>Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.</li> <li>Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.</li> <li>Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is \u201cunbreakable\u201d. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.</li> </ul> <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EAAF3C36-D4B1-482F-86CF-B3A7B6C4114D/","title":"RFRG","text":"<p>RFRG</p> <p>RFRG -Receive Fragments Counter</p> <p>Address Offset : 0x0D4</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EAAF3C36-D4B1-482F-86CF-B3A7B6C4114D/#rfrg_1","title":"RFRG","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVE FRAGMENTS COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVE FRAGMENTS COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EAAF3C36-D4B1-482F-86CF-B3A7B6C4114D/#receive-fragments-counter","title":"RECEIVE FRAGMENTS COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EB516446-460A-4BED-9E23-98B7D137963A/","title":"Maximum_Frame_Length","text":"<p>Maximum_Frame_Length</p> <p>Maximum Frame Length</p> <p>Address Offset : 0x010</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x7d0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EB516446-460A-4BED-9E23-98B7D137963A/#maximum_frame_length_1","title":"Maximum_Frame_Length","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 MAXIMUM FRAME LENGTH[15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 MAXIMUM FRAME LENGTH[7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 0 1 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EB516446-460A-4BED-9E23-98B7D137963A/#maximum-frame-length","title":"MAXIMUM FRAME LENGTH","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EBD91EAE-DC51-4DCD-AF46-3DCD9998105F/","title":"A-MCXFIFRAMAccess2","text":"<p>A-MCXFIFRAMAccess2</p> <p>A-MCXFIF FIFO RAM Access* Register 2</p> <p>Address Offset : 0x068</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EBD91EAE-DC51-4DCD-AF46-3DCD9998105F/#a-mcxfiframaccess2_1","title":"A-MCXFIFRAMAccess2","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HOST TRANSMIT RAM READ REQUEST. (HSTTRAMRREQ) HOST TRANSMIT RAM READ ACKNOWLEDGE (HSTTRAMRACK) Access\u00a0 R/W R Reset\u00a0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[39:32]) Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HOST TRANSMIT RAM READ ADDRESS (HSTTRAMRADX[12:0]) Access\u00a0 R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HOST TRANSMIT RAM READ ADDRESS (HSTTRAMRADX[12:0]) Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EBD91EAE-DC51-4DCD-AF46-3DCD9998105F/#host-transmit-ram-read-request-hsttramrreq","title":"HOST TRANSMIT RAM READ REQUEST. (HSTTRAMRREQ)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 31</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EBD91EAE-DC51-4DCD-AF46-3DCD9998105F/#host-transmit-ram-read-acknowledge-hsttramrack","title":"HOST TRANSMIT RAM READ ACKNOWLEDGE (HSTTRAMRACK)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 30</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EBD91EAE-DC51-4DCD-AF46-3DCD9998105F/#host-transmit-ram-read-data-hsttramrdat3932","title":"HOST TRANSMIT RAM READ DATA (HSTTRAMRDAT[39:32])","text":"<p>ValueDescriptionhsttramrdat[39]1/0 - Control Frame/ non control frame.hsttramrdat[38:37]FIFO receive Per-Packet PAD Mode.hsttramrdat[38:37]FIFO receive Per-Packet PAD Mode.hsttramrdat[35]FIFO receive Per-Packet Generate FCS.hsttramrdat[34]FIFO receive end of frame.hsttramrdat[33:32]Valid byte enables and applicable only for the last word of the frame.hsttramrdat[33:32] = 0Indicates all bytes in the word are valid.hsttramrdat[33:32] = 1Indicates the LSB 3 bytes are valid [23:0] bits.hsttramrdat[33:32] = 2Indicates the LSB 2 bytes are valid [15:0] bits.hsttramrdat[33:32] = 3Indicates the LSB 1 bytes are valid [7:0] bits.</p> <p>Bit Field Width : 8</p> <p>Bit Field Offset : 16</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EBD91EAE-DC51-4DCD-AF46-3DCD9998105F/#host-transmit-ram-read-address-hsttramradx120","title":"HOST TRANSMIT RAM READ ADDRESS (HSTTRAMRADX[12:0])","text":"<p>Bit Field Width : 13</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EE2713D2-D5D9-405D-9A4F-B674FEB6ACE1/","title":"Migration","text":"<p>Parent topic:Additional References</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/","title":"A-MCXFIF5","text":"<p>A-MCXFIF5</p> <p>A-MCXFIF Configuration Register 5</p> <p>Address Offset : 0x05C</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0xbfff7</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/#a-mcxfif5_1","title":"A-MCXFIF5","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 HALF DUPLEX INDICATOR (CFGHDPLX) SYSTEM RECEIVE FIFO FULL (SRFULL) HOST CLEAR SYSTEM RECEIVE FIFO FULL (HSTSRFULLCLR) ONE BYTE TRANSFER PER SYSTEM CLOCK (CFGBYTMODE) HOST DROP FRAMES LESS THAN 64 BYTES (HSTDRPLT64) HOST DONT CARE FOR FILTERING OF FRMES (HSTFLTRFRMDC) [17:16] Access\u00a0 R/W R R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 1 0 1 1 Bit\u00a0 15 14 13 12 11 10 9 8 HOST DONT CARE FOR FILTERING OF FRMES (HSTFLTRFRMDC) [15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 1 1 1 1 Bit\u00a0 7 6 5 4 3 2 1 0 HOST DONT CARE FOR FILTERING OF FRMES (HSTFLTRFRMDC) [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 1 1 1 1 0 1 1 1"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/#half-duplex-indicator-cfghdplx","title":"HALF DUPLEX INDICATOR (CFGHDPLX)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 22</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/#system-receive-fifo-full-srfull","title":"SYSTEM RECEIVE FIFO FULL (SRFULL)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 21</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/#host-clear-system-receive-fifo-full-hstsrfullclr","title":"HOST CLEAR SYSTEM RECEIVE FIFO FULL (HSTSRFULLCLR)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 20</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/#one-byte-transfer-per-system-clock-cfgbytmode","title":"ONE BYTE TRANSFER PER SYSTEM CLOCK (CFGBYTMODE)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 19</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/#host-drop-frames-less-than-64-bytes-hstdrplt64","title":"HOST DROP FRAMES LESS THAN 64 BYTES (HSTDRPLT64)","text":"<p>Bit Field Width : 1</p> <p>Bit Field Offset : 18</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-EEDA367E-F455-496A-907C-DB3219354276/#host-dont-care-for-filtering-of-frmes-hstfltrfrmdc","title":"HOST DONT CARE FOR FILTERING OF FRMES (HSTFLTRFRMDC)","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F05182E4-B102-4775-A746-1FF37F465312/","title":"Customer Support","text":"<p>Users of Microchip products can receive assistance through several channels:</p> <ul> <li>Distributor or Representative</li> <li>Local Sales Office</li> <li>Embedded Solutions Engineer (ESE)</li> <li>Technical Support</li> </ul> <p>Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.</p> <p>Technical support is available through the website at: https://www.microchip.com/support</p> <p>Parent topic:Microchip Information</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F0C0FA38-D97A-4D3A-B424-0DFDE7DB447A/","title":"TSBECC","text":"<p>TSBECC</p> <p>TSBECC Transmit ECC SEC Counter</p> <p>Address Offset : 0x140</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F0C0FA38-D97A-4D3A-B424-0DFDE7DB447A/#tsbecc_1","title":"TSBECC","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT ECC SEC COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT ECC SEC COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F0C0FA38-D97A-4D3A-B424-0DFDE7DB447A/#transmit-ecc-sec-counter","title":"TRANSMIT ECC SEC COUNTER","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F125648E-8553-4FC9-8219-6CD5655D9809/","title":"RSBECC","text":"<p>RSBECC</p> <p>RSBECC Receiver ECC SEC Counter</p> <p>Address Offset : 0x148</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F125648E-8553-4FC9-8219-6CD5655D9809/#rsbecc_1","title":"RSBECC","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 RECEIVER ECC SEC COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 RECEIVER ECC SEC COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F125648E-8553-4FC9-8219-6CD5655D9809/#receiver-ecc-sec-counter","title":"RECEIVER ECC SEC COUNTER","text":"<p>Bit Field Width : 16</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F178993A-5D81-40D6-93E4-13DACCF97A3F/","title":"Framefiltercontrols","text":"<p>Framefiltercontrols</p> <p>Frame filter controls</p> <p>Address Offset : 0x1C0</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F178993A-5D81-40D6-93E4-13DACCF97A3F/#framefiltercontrols_1","title":"Framefiltercontrols","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 Access\u00a0 Reset\u00a0 Bit\u00a0 7 6 5 4 3 2 1 0 FRAME FILTER CONTROLS[5:0] Access\u00a0 R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-F178993A-5D81-40D6-93E4-13DACCF97A3F/#frame-filter-controls","title":"FRAME FILTER CONTROLS","text":"<p>ValueDescription[5]Pass the frame if the hash table entry matches for Multicast-DA[4]Pass the frame if the hash table entry matches for Unicast-DA[3]Promiscuous mode, allow all the frames to pass[2]Pass the frame if its Unicast-DA matches the configured-DA[1]Pass all multicast frames[0]Pass all broadcast frames</p> <p>Bit Field Width : 6</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FA21093E-EA92-43C8-B355-F259D34D36EC/","title":"TOVR","text":"<p>TOVR</p> <p>TOVR- Transmit Oversize Frame Counter</p> <p>Address Offset : 0x124</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FA21093E-EA92-43C8-B355-F259D34D36EC/#tovr_1","title":"TOVR","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT OVERSIZE FRAME COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT OVERSIZE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FA21093E-EA92-43C8-B355-F259D34D36EC/#transmit-oversize-frame-counter","title":"TRANSMIT OVERSIZE FRAME COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FAA0116D-E304-42C6-B647-81BF65BFEDF7/","title":"Hash_Table_Register1","text":"<p>Hash_Table_Register1</p> <p>Hash Table Register1</p> <p>Address Offset : 0x1C8</p> <p>Size : 32</p> <p>Access : Read/Write</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FAA0116D-E304-42C6-B647-81BF65BFEDF7/#hash_table_register1_1","title":"Hash_Table_Register1","text":"Bit\u00a0 31 30 29 28 27 26 25 24 HASH TABLE REGISTER1 [31:24] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 23 22 21 20 19 18 17 16 HASH TABLE REGISTER1 [23:16] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 HASH TABLE REGISTER1 [15:8] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 HASH TABLE REGISTER1 [7:0] Access\u00a0 R/W R/W R/W R/W R/W R/W R/W R/W Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FAA0116D-E304-42C6-B647-81BF65BFEDF7/#hash-table-register1","title":"HASH TABLE REGISTER1","text":"<p>Bit Field Width : 32</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R/W</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FADAB37B-F4AE-4ED2-8D70-9CF131BE470B/","title":"TR64","text":"<p>TR64</p> <p>TR64 - Transmit &amp; Receive 64 Byte Frame Counter</p> <p>Address Offset : 0x080</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FADAB37B-F4AE-4ED2-8D70-9CF131BE470B/#tr64_1","title":"TR64","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT AND RECEIVE 64 BYTE FRAME COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT AND RECEIVE 64 BYTE FRAME COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT AND RECEIVE 64 BYTE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FADAB37B-F4AE-4ED2-8D70-9CF131BE470B/#transmit-and-receive-64-byte-frame-counter","title":"TRANSMIT AND RECEIVE 64 BYTE FRAME COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FBD0E093-0A5C-44B4-9309-124A0E2ACC02/","title":"TMCL","text":"<p>TMCL</p> <p>TMCL- Transmit Multiple Collision Packet Counter</p> <p>Address Offset : 0x100</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FBD0E093-0A5C-44B4-9309-124A0E2ACC02/#tmcl_1","title":"TMCL","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 Access\u00a0 Reset\u00a0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT MULTIPLE COLLISION PACKET COUNTER [11:8] Access\u00a0 R R R R Reset\u00a0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT MULTIPLE COLLISION PACKET COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FBD0E093-0A5C-44B4-9309-124A0E2ACC02/#transmit-multiple-collision-packet-counter","title":"TRANSMIT MULTIPLE COLLISION PACKET COUNTER","text":"<p>Bit Field Width : 12</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FDE7FF86-DC2A-4025-98FC-2793F6DB1DD6/","title":"TR511","text":"<p>TR511</p> <p>TR511 - Transmit &amp; Receive 256 to 511 Byte Frame Counter</p> <p>Address Offset : 0x08C</p> <p>Size : 32</p> <p>Access : Read-only</p> <p>Reset Value : 0x0</p> <p>Parent topic:Register Map and Descriptions</p>"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FDE7FF86-DC2A-4025-98FC-2793F6DB1DD6/#tr511_1","title":"TR511","text":"Bit\u00a0 31 30 29 28 27 26 25 24 Access\u00a0 Reset\u00a0 Bit\u00a0 23 22 21 20 19 18 17 16 TRANSMIT AND RECEIVE 256 TO 511 BYTE FRAME COUNTER [17:16] Access\u00a0 R R Reset\u00a0 0 0 Bit\u00a0 15 14 13 12 11 10 9 8 TRANSMIT AND RECEIVE 256 TO 511 BYTE FRAME COUNTER [15:8] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0 Bit\u00a0 7 6 5 4 3 2 1 0 TRANSMIT AND RECEIVE 256 TO 511 BYTE FRAME COUNTER [7:0] Access\u00a0 R R R R R R R R Reset\u00a0 0 0 0 0 0 0 0 0"},{"location":"IP/IPUserGuides/CoreTSE%20IP%20User%20Guide/GUID-FDE7FF86-DC2A-4025-98FC-2793F6DB1DD6/#transmit-and-receive-256-to-511-byte-frame-counter","title":"TRANSMIT AND RECEIVE 256 TO 511 BYTE FRAME COUNTER","text":"<p>Bit Field Width : 18</p> <p>Bit Field Offset : 0</p> <p>Bit Field Access : R</p>"},{"location":"Software/","title":"Software Documentation","text":"<p>Welcome! Select a section to browse the software documentation:</p> Release Notes<p>Latest updates, bug fixes, and version information for Libero SoC Design Suite.</p> User Guides<p>Step-by-step guides for getting started and advanced usage of Libero tools.</p> Coming Soon<p>More software documentation sections will appear here.</p> <p>Select a tile above to explore software documentation sections.</p>"},{"location":"Software/ReleaseNotes/","title":"Release Notes","text":"<ul> <li>Libero 2025.1 Release Notes </li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/","title":"Libero 2025-1 Release Notes","text":"<ul> <li>Introduction<ul> <li>Download Libero 2025.1 Software<ul> <li>Verifying Software Downloads Using MD5 and SHA256 Checksum</li> <li>Floating License Daemon\u00a0Support</li> </ul> </li> <li>System Requirements<ul> <li>Supported Operating Systems</li> <li>System Memory Recommendations</li> </ul> </li> </ul> </li> <li>New in This Version<ul> <li>Changes That Address Important Issues<ul> <li>RTG4<ul> <li>PLL Calibration Updates for RTG4FCCCECALIB v2.2.100, FDDR v2.0.200, and SerDes v2.0.200 Cores</li> <li>FDDR 16-bit and 8-bit Width Modes with ECC Enabled</li> </ul> </li> <li>PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC<ul> <li>DDR3, DDR4, LPDDR3 Fabric Core Updates</li> <li>PF_XCVR CDR 3G, HD SDI</li> <li>IOD LANECTRL Isolation from Unrelated Active DLL</li> <li>IOD RX_CLK_ODT_EN for LVDS Failsafe</li> <li>CoreFIR_PF: Constant Coefficient of Inferred MACC_PA_BC_ROM</li> </ul> </li> <li>PolarFire SoC Standalone MSS Configurator<ul> <li>MSS_DDR 16-bit Width with ECC Enabled</li> </ul> </li> <li>RT PolarFire SoC<ul> <li>CG1509 Package Update</li> </ul> </li> </ul> </li> <li>New Device Support<ul> <li>PolarFire<ul> <li>New PolarFire FPGA Core Devices</li> <li>New PolarFire FPGA TS Automotive TGrade2 Devices</li> </ul> </li> <li>PolarFire SoC<ul> <li>New PolarFire SoC Core Devices</li> <li>New PolarFire SoC TS Automotive TGrade2 Devices</li> <li>Military Production Timing and Power</li> </ul> </li> <li>RT PolarFire</li> <li>RT PolarFire SoC</li> </ul> </li> <li>Software Features and Enhancements<ul> <li>Enhanced copy and paste functionality for SmartDesign HDL+ cores</li> <li>Added STAPL Support to Program Micron MT25QL01G SPI-Flash</li> <li>Enhanced the Automatic Programmer Detection Functionality</li> <li>Availability of Multiple Servers in LM_LICENSE_FILE Environment Variable</li> <li>Synplify Pro ME Upgrade</li> <li>Identify ME Tool Upgrade</li> <li>ModelSim ME Pro and QuestaSim Pro ME Simulator Tools Upgrade</li> <li>Improved Smart Time Analysis</li> <li>Improved Error Messages Related to Networking</li> <li>New QT Installer for Libero SoC and Standalone Installers for Program and Debug, PolarFire SoC MSS, and MegaVault</li> </ul> </li> <li>PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC<ul> <li>PF_XCVR: Disable Scrambler in 64b66b</li> <li>Octal DDR PHY DRC Limit Update</li> <li>SUBLVDS 3.3V, 2.5V GPIO: Added 3mA Output Drive Setting</li> <li>PF_IO Updates</li> <li>Improved I/O Delays for QDR, SpaceWire</li> <li>PF_IOD_GENERIC_TX Hold Violations Repair</li> <li>Compile and Layout Reports: I/O Register Usage</li> <li>Board Layout Report Updates</li> <li>I/O Bank Report Updates</li> <li>Ability to Perform Static Timing Analysis at IND Temp-range for MIL and T2 Devices</li> <li>New SPI-Flash Programming Support</li> <li>Simulation Model Enhancements</li> <li>Enhanced SmartDebug</li> </ul> </li> <li>RTG4, SmartFusion2, and IGLOO2<ul> <li>RTG4FCCCECALIB: Update Core Configuration GUI to Dynamically Disable Unused Fields in Specific Modes</li> <li>SERDES Cores: Transmit De-Emphasis Re-calculated Per TX Amplitude Setting</li> <li>Block Design Methodology: Propagate Chip-Level Hardwired Connections to the Top Module</li> <li>SmartFusion2, IGLOO2: eNVM Simulation Model with Silicon Delay</li> <li>SmartFusion2, IGLOO2: Added SVF Programming</li> <li>RTG4 Report State of System Controller Suspend Mode Setting in the Programming Bitstream</li> </ul> </li> </ul> </li> <li>Migrating Designs to Libero SoC<ul> <li>Core Enhancements and Upgrades</li> <li>Updating a Core Version</li> </ul> </li> <li>Resolved Issues</li> <li>Known Issues and Limitations</li> <li>Additional References<ul> <li>Related Release Notes</li> <li>Documents Updated in This Release</li> </ul> </li> <li>Revision History</li> <li>Microchip FPGA Support</li> <li>Microchip Information<ul> <li>Trademarks</li> <li>Legal Notice</li> <li>Microchip Devices Code Protection Feature</li> </ul> </li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-016823E8-4027-43E6-B37A-7253550335D8/","title":"Enhanced copy and paste functionality for SmartDesign HDL+ cores","text":"<p>Starting with the Libero SoC v2025.1 release, HDL+ core instances can be selected and copied from a SmartDesign and pasted into a new SmartDesign in any order, regardless of their original creation and instantiation sequence, without corrupting the SmartDesign canvas component and resulting in crashes.</p> <p>Additionally, crashes related to hierarchical SmartDesign creation with HDL+ core instances being selected have also been resolved.</p> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-036CA596-A2F6-4C14-94A0-EC7E626D6232/","title":"RT PolarFire","text":"<ul> <li>The Libero SoC v2025.1 release introduces a new FC1509 package for RTPF500ZT/ZTS/ZTL/ZTLS devices.</li> <li>SSN analysis is added for CG1509 package for RTPF500ZT/TS/TL/TLS and RTPF500T/TS/TL/TLS devices.</li> </ul> <p>Parent topic:New Device Support</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-088C1712-9A33-467C-9F24-1ED2C4824750/","title":"New SPI-Flash Programming Support","text":"<p>Starting with the Libero SoC v2025.1 release, SPI-Flash programming support has been added for the space-grade MRAM part number, AS302G208-0108X0MCEY, from Avalanche Technology.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-0941169A-1F82-408B-8223-55EFDB82D79C/","title":"SUBLVDS 3.3V, 2.5V GPIO: Added 3mA Output Drive Setting","text":"<p>Starting with the Libero SoC v2025.1 release, Libero I/O editor support has been enhanced to add 3 mA output drive for SUBLVDS25 and SUBLVDS33 drive strength settings.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-09F26287-D222-48F7-A174-780CDD4D79B0/","title":"System Requirements","text":"<p>This section provides information on supported operating systems, system memory requirements, and other recommendations.</p> <ul> <li> <p>Supported Operating Systems </p> </li> <li> <p>System Memory Recommendations </p> </li> </ul> <p>Parent topic:Introduction</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-0D5DCBEA-E2E2-4B21-A0CD-35B8D7928879/","title":"RTG4, SmartFusion2, and IGLOO2","text":"<ul> <li> <p>RTG4FCCCECALIB: Update Core Configuration GUI to Dynamically Disable Unused Fields in Specific Modes </p> </li> <li> <p>SERDES Cores: Transmit De-Emphasis Re-calculated Per TX Amplitude Setting </p> </li> <li> <p>Block Design Methodology: Propagate Chip-Level Hardwired Connections to the Top Module </p> </li> <li> <p>SmartFusion2, IGLOO2: eNVM Simulation Model with Silicon Delay </p> </li> <li> <p>SmartFusion2, IGLOO2: Added SVF Programming </p> </li> <li> <p>RTG4 Report State of System Controller Suspend Mode Setting in the Programming Bitstream </p> </li> </ul> <p>Parent topic:New in This Version</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-0E11F924-BFD2-4329-B668-FC8CE605D512/","title":"Floating License Daemon\u00a0Support","text":"<p>Microchip now supports 64-bit floating licensing daemons with FlexLM v11.19 for Libero SoC Design Suite (actlmgrd) that include Synopsys Synplify Pro/Identity Pro\u00ae ME (snpslmd) and Siemens ModelSim/QuestaSim\u00ae ME (saltd,which replaces the previous mgcld).</p> <p>Before opening Libero SoC v2025.1, perform the following procedure to upgrade your systems:</p> <ol> <li>Upgrade existing daemons from v11.16 to v11.19. The v11.19 daemons available for downloading appear under the Daemons Downloads link on the following Microchip web page: https://www.microchip.com/libero.</li> <li>Install the upgraded license available on your microchipDIRECT account (Microchip updated all existing active floating licenses to support the new saltd daemons): https://www.microchipdirect.com/fpga-software-products.</li> </ol> <p>This bundle is backward-compatible with all previous Libero SoC releases.</p> <p>Starting with Libero SoC v2024.2, the latest 64-bit license daemons with FlexLM v11.19 are required for all floating license users. For all current floating license users who recently received a new license file due to renewal or upgrade, please download and set up the latest daemons as well.</p> <p>Parent topic:Download Libero 2025.1 Software</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B/","title":"Microchip Information","text":"<ul> <li> <p>Trademarks </p> </li> <li> <p>Legal Notice </p> </li> <li> <p>Microchip Devices Code Protection Feature </p> </li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-125F1A93-76CC-4BD7-BACA-01844FBD5F4F/","title":"Legal Notice","text":"<p>This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.</p> <p>THIS INFORMATION IS PROVIDED BY MICROCHIP \u201cAS IS\u201d. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.</p> <p>IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP\u2019S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.</p> <p>Use of Microchip devices in life support and/or safety applications is entirely at the buyer\u2019s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.</p> <p>Parent topic:Microchip Information</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-127778C6-F9B6-4C21-B197-BA65B721CEF3/","title":"ModelSim ME Pro and QuestaSim Pro ME Simulator Tools Upgrade","text":"<p>The Libero SoC v2025.1 release supports the upgraded v2024.3 versions of ModelSim ME Pro and QuestaSim ME simulation tools.</p> <p>To enable better simulation runtime, QuestaSim ME optimizes designs during compilation by default. This optimization can sometimes result in the removal of signals or objects that the user might want to observe during simulation. The historical vsim argument called <code>-novopt</code> is now deprecated; instead, the simulator supports the <code>-voptargs</code> parameter, which allows users to add arguments that specify the level of optimization applied and the level of design object visibility during simulation. For example, the vsim argument <code>-voptargs=+acc</code> can be used to enable access to design objects that might otherwise be optimized away. For additional information, refer to the appropriate user guide from Siemens EDA (formerly Mentor Graphics).</p> <p></p> <p>Note: Libero SoC v2025.1 is the final release to use ModelSim ME Pro as the default simulator.</p> <p></p> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-1E4ADB98-64FE-4D77-9203-6CBEA1FB1F74/","title":"CoreFIR_PF: Constant Coefficient of Inferred MACC_PA_BC_ROM","text":"<p>Synplify Pro versions V-2023.09M (Libero SoC v2024.1) and V-2023.09M-3 (Libero SoC v2024.2) could write a hexadecimal prefix for a binary format constant coefficient of an inferred MACC_PA_BC_ROM instance in the generated VM netlist. This primarily affected user-defined coefficients of CoreFIR_PF components. Synplify Pro version V-2023.09M-5 in Libero SoC v2025.1 now generates proper format of the inferred constant coefficients.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-1E6687A5-0E7D-4A91-8B7C-E8731A9F34B2/","title":"IOD LANECTRL Isolation from Unrelated Active DLL","text":"<p>Enhanced DRC to ensure that IOD LANECTRL instances are isolated from unrelated active DLL instances when a design has multiple IOD interfaces such as MIPI, Generic TX, and Generic RX interfaces.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-1F824647-EE52-4A82-B2D3-0321E8D49197/","title":"CG1509 Package Update","text":"<p>Updated package pin functions for RTPFS460ZT/ZTS/ZTL/ZTLS CG1509.</p> <p>Parent topic:RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-21750586-F9F2-4E33-87FB-8F2994BF4744/","title":"Trademarks","text":"<p>The \u201cMicrochip\u201d name and logo, the \u201cM\u201d logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (\u201cMicrochip Trademarks\u201d). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.</p> <p>ISBN: </p> <p>Parent topic:Microchip Information</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-2437B14E-5405-41D7-AF68-0FA0D8CB4841/","title":"PF_XCVR CDR 3G, HD SDI","text":"<ul> <li>Updated transceiver register presets for \u201cLock to Data with 2X Gain\u201d receiver mode to account for a wider variety of board noise environments.</li> <li>The XCVR CDR PLL mode in the transceiver lane now locks successfully when the Lock Mode is set to Lock to Data with 2x Gain, even under pathological data patterns.</li> </ul> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-2AED1008-D964-455B-9D9A-78C08AD8C85C/","title":"Compile and Layout Reports: I/O Register Usage","text":"<p>Libero SoC v2025.1 clarifies I/O register usage details in the Compile and Layout reports.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-2C63F33E-9338-4C90-9158-DF1095F9EAB0/","title":"Military Production Timing and Power","text":"<p>In the Libero SoC v2025.1 release, the following Military temperature range device achieves production timing and power.</p> <p></p> Device Temp-range Speed-grade Voltage Timing/Power MPFS460TS MIL STD 1.0V, 1.05V Production <p></p> <p>Parent topic:PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-2D61AD74-9817-460A-A042-A56165F3B8EA/","title":"FDDR 16-bit and 8-bit Width Modes with ECC Enabled","text":"<ul> <li>Updated IP core top-level DQ_ECC port bit mapping to device package pin FDDR_DQ_ECC[#] for proper ECC functionality.</li> <li>RTG4 DDR DQ works as expected when SECDED is enabled.</li> <li>When opening a pre-2025.1 RTG4 design that uses the RTG4 FDDR in x16 or x8 modes, the design is invalidated to a pre-synthesis state.</li> <li>Applicable for designs that contain instances of the RTG4FDDRC or RT4FDDRC_INIT core configured for 16-bit or 8-bit DQ width with ECC enabled.</li> <li>The core component must be updated to an RTG4 version 2.0.200 or later and regenerated to continue with the design flow.</li> <li>Review the latest RTG4 Package Pin Assignment Table (PPAT) available on the Microchip website to ensure the board layout has connected the correct FDDR_&lt;E|W&gt;_DQ_ECC&lt;#&gt; package pin to the DDR memory device holding ECC data, depending on the DQ bit-width in use.</li> </ul> <p>Parent topic:RTG4</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-2D8E9E00-73EA-419C-9D25-6A4DC1547336/","title":"Microchip FPGA Support","text":"<p>Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.</p> <p>Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.</p> <p>Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.</p> <ul> <li>From North America, call 800.262.1060</li> <li>From the rest of the world, call 650.318.4460</li> <li>Fax, from anywhere in the world, 650.318.8044</li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-2EB2E1E3-8C57-4DDE-AABA-1A89D9CF8A5A/","title":"Verifying Software Downloads Using MD5 and SHA256 Checksum","text":"<p>To verify software downloads using MD5 and SHA256 checksum, use the appropriate procedure for your operating system:</p> <ul> <li>For Windows\u00ae operating systems, type the following at the command prompt: <code>certutil -hashfile [FILENAME] [HASH]</code></li> <li>For Linux\u00ae operating systems, enter the following command on terminal: <code>md5sum &lt;path_to_installer&gt;</code> or <code>sha256sum &lt;path_to_installer&gt;</code></li> </ul> <p>Parent topic:Download Libero 2025.1 Software</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-322BEA29-FCB7-49FF-BD6F-00AE6FF7CB87/","title":"Revision History","text":"<p>The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.</p> Revision Date Description B 07/2027 In section ModelSim ME Pro and QuestaSim Pro ME Simulator Tools Upgrade, mentioned that QuestaSim ME optimizes designs during compilation by default, but that this optimization can sometimes result in the removal of signals or objects that the user might want to observe during simulation. A 06/2025 Initial Revision"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-33987887-9B0A-4BF8-81DE-054FA779B8DA/","title":"New PolarFire SoC Core Devices","text":"<p>Libero SoC v2025.1 introduces the following PolarFire SoC core devices with programming support.</p> Device Temp-range Speed-grade Voltage Timing/Power MPFS025TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPFS095TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPFS160TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPFS250TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPFS460TC EXT, IND STD 1.0V, 1.05V Production <p>Parent topic:PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-35D5DFA7-C664-4F7F-971E-49A3166C47C8/","title":"PolarFire SoC","text":"<ul> <li> <p>New PolarFire SoC Core Devices </p> </li> <li> <p>New PolarFire SoC TS Automotive TGrade2 Devices </p> </li> <li> <p>Military Production Timing and Power </p> </li> </ul> <p>Parent topic:New Device Support</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-369868EF-11EA-4315-9832-7D197FA2926C/","title":"Ability to Perform Static Timing Analysis at IND Temp-range for MIL and T2 Devices","text":"<p>With the Libero SoC v2025.1 release, projects targeting PolarFire family FPGA and SoC device part numbers offered in MIL or automotive T2 temperature grade now include a Project Settings option for selecting the IND range for Analysis Operating Conditions used by static timing and power analysis. This enhancement allows designers using MIL or T2 devices in systems that do not operate beyond the IND range to analyze static timing and power at more applicable conditions.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-39180160-FCD9-4C94-8684-D02687959808/","title":"Block Design Methodology: Propagate Chip-Level Hardwired Connections to the Top Module","text":"<p>Libero SoC v2025.1 adds support to propagate chip-level hardwired connections (for example, OSC_RC50MHZ, CCC to DELCAL) to the top module in block mode for SmartFusion2, IGLOO2, and RTG4 devices. This support resolves previous compile and layout issues specific to block design methodology.</p> <p>Parent topic:RTG4, SmartFusion2, and IGLOO2</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-469F9AF7-A29A-4B93-B4C1-550B457CC52B/","title":"Enhanced the Automatic Programmer Detection Functionality","text":"<p>The Libero SoC 2025.1 release enhanced the programmer detection functionality in batch mode to automatically use the single programmer that is connected to the machine without having to explicitly specify it in TCL commands.</p> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-4C0202E0-335C-46E1-8E22-7D0711840F36/","title":"RT PolarFire SoC","text":"<ul> <li>Libero SoC v2025.1 introduces a new FC1509 package for RTPFS460ZT/ZTS/ZTL/ZTLS devices.</li> <li>Programming and SmartDebug support have been added for RTPFS460ZT/ZTS/ZTL/ZTLS and RTPFS160ZT/TS/TL/TLS devices.</li> <li>PFSOC_SCSM: SC_WAKE control is enabled by dynamic signals from fabric logic to allow temporary exit from System Controller Suspend mode to perform System Services.</li> </ul> <p>Parent topic:New Device Support</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-4C957695-4D06-42E1-8251-7F04911D4601/","title":"RT PolarFire SoC","text":"<ul> <li>CG1509 Package Update </li> </ul> <p>Parent topic:Changes That Address Important Issues</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-531F5B4D-DE4D-4878-9527-246325F4A09A/","title":"Core Enhancements and Upgrades","text":"<p>The following table lists core enhancements and upgrades in Libero SoC v2025.1. For more information about updating a core version, see section Updating a Core Version.</p> Core 2025.1 Version Status Comments CORESMARTBERT 2.11.100 Production Core update to use the latest XCVR core version. PF_DDR3 2.4.131 Production Core update for ZQCS command, Reinitialization, ODT Removal, CK/CA additive offset value correction and cleaning up simulation warnings. See section PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC. PF_DDR4 2.5.120 Production  Core update for ZQCS command, Reinitialization, ODT Removal, CK/CA additive offset value correction and cleaning up simulation warnings. See section PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC. PF_INIT_MONITOR 2.0.308 Production New FC1509 package added for RTPF500ZT/ZTS/ZTL/ZTLS RT PolarFire devices and for RTPFS460ZT/ZTS/ZTL/ZTLS RT PolarFire SoC devices. PF_IO 2.0.105 Production Core update for the clock edge selection for the RX/TX/OE register. PF_IOD_TX_CCC 1.0.131 Production Core update to produce TX_CLK_G output in 3.5 clock ratio. PF_LPDDR3 2.3.125 Production  Core update for ZQCS command, Reinitialization, ODT Removal, CK/CA additive offset value correction and cleaning up simulation warnings. See section PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC. PF_XCVR_ERM 3.1.206 Production Core updates for XCVR SDI presets - SD, HD and 3G. PFSOC_INIT_MONITOR 1.0.309 Production VDDI and calibration status enabled in PFSOC_INIT_MONITOR IP. RTG4FCCCECALIB 2.2.100 Production Allowed High-VCO frequency selected by the RTG4FCCCECALIB core is limited to the reduced range of 1.25x to 1.5x of the actual-VCO frequency. See section RTG4. RTG4FDDRC Production Fix for DDR x16/x8 w/ ECC issue, FDDR FPLL calibration sequence update. See section RTG4. RTG4FDDRC_INIT 2.0.200 Production Fix for DDR x16/x8 w/ ECC issue, FDDR FPLL calibration sequence update. See section RTG4. RTG4 PCIE_SERDES_IF 2.0.200 Production Updated the enhanced PLL calibration to reduce the High-VCO frequency limit and to reduce the high-VCO dwell time from 150 us to 100 us in the RTG4 SerDes PCIe/XAUI SPLL calibration sequence. See section RTG4. RTG4 PCIE_SERDES_IF_INIT 2.0.200 Production Same as above. RTG4 NPSS_SERDES_IF 2.0.200 Production Same as above. RTG4 NPSS_SERDES_IF_INIT 2.0.200 Production Same as above. <p>Parent topic:Migrating Designs to Libero SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-5A137013-E2A7-41AC-92A1-32885E70D782/","title":"PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC","text":"<ul> <li> <p>DDR3, DDR4, LPDDR3 Fabric Core Updates </p> </li> <li> <p>PF_XCVR CDR 3G, HD SDI </p> </li> <li> <p>IOD LANECTRL Isolation from Unrelated Active DLL </p> </li> <li> <p>IOD RX_CLK_ODT_EN for LVDS Failsafe </p> </li> <li> <p>CoreFIR_PF: Constant Coefficient of Inferred MACC_PA_BC_ROM </p> </li> </ul> <p>Parent topic:Changes That Address Important Issues</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-5AC1189B-B389-452A-AE0F-C664D52A013E/","title":"PolarFire SoC Standalone MSS Configurator","text":"<ul> <li>MSS_DDR 16-bit Width with ECC Enabled </li> </ul> <p>Parent topic:Changes That Address Important Issues</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-631C5460-FE0D-4ABF-98C8-A80D2141964D/","title":"RTG4","text":"<ul> <li> <p>PLL Calibration Updates for RTG4FCCCECALIB v2.2.100, FDDR v2.0.200, and SerDes v2.0.200 Cores </p> </li> <li> <p>FDDR 16-bit and 8-bit Width Modes with ECC Enabled </p> </li> </ul> <p>Parent topic:Changes That Address Important Issues</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-635A2430-0E0F-47AA-8986-6599DBD77DA1/","title":"New PolarFire SoC TS Automotive TGrade2 Devices","text":"<p>Libero SoC v2025.1 introduces the following PolarFire SoC TS Automotive TGrade2 devices.</p> <p></p> Device Temp-range Speed-grade Voltage Timing/Power MPFS025TS TGrade2 STD 1.0V, 1.05V Production MPFS095TS TGrade2 STD, -1 1.0V, 1.05V Production MPFS160TS TGrade2 STD, -1 1.0V, 1.05V Production MPFS250TS TGrade2 STD, -1 1.0V, 1.05V Production <p></p> <p>Parent topic:PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-64C0307B-EE21-4568-8CE8-7DA40A4922CD/","title":"MSS_DDR 16-bit Width with ECC Enabled","text":"<p>Updated MSS Configurator component XML to enable correct ECC byte-lane and ensure successful DDR memory training.</p> <p>Note: MPFS HAL versions later than v2.3.105 is required from the PolarFire SoC GitHub to use this change.</p> <p>Parent topic:PolarFire SoC Standalone MSS Configurator</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-64E61866-F7FF-4455-B2D0-2D79015C9E18/","title":"Introduction","text":"<p>The Libero\u00ae SoC Design Suite offers high productivity with its comprehensive, easy-to-learn, easy-to-adopt development tools for designing with Microchip FPGA and SoC device families. It provides you with an integrated hardware tool suite incorporating RTL entry through bitstream programming, a rich IP library, and complete reference designs and development kits. Libero SoC Design Suite includes SmartHLS\u2122 compiler software for abstracted high-level synthesis development flow, which shortens design time, simplifies verification, and accelerates time to market for designs using our FPGAs.</p> <p>Use Libero SoC v2025.1 for designing with the following Microchip devices:</p> <ul> <li>RT PolarFire, RT PolarFire SoC and RTG4\u2122 Rad-Tolerant FPGAs</li> <li>PolarFire\u00ae SoC and SmartFusion\u00ae 2 SoC FPGAs</li> <li>PolarFire and IGLOO\u00ae 2 FPGAs</li> </ul> <p>To design with older Microchip FPGA family devices, use Libero SoC v11.9 or Libero IDE v9.2 and its subsequent service packs.</p> <p>To access datasheets, silicon user guides, tutorials, and application notes, visit the Microchip website, navigate to the relevant product family page, and then click the Documentation tab. Development kits and boards are listed in the Kits and Hardware tab.</p> <p>Important: Libero SoC v2025.1 does not support Classic Constraint flow. IGLOO2, SmartFusion2, and RTG4 projects using the \u201cClassic\u201d flow cannot be opened in this release. A migration path is available for transitioning from the Classic Constraint Flow to the Enhanced Constraint Flow. For more information, see Migrating an Existing Project Created with Classic Constraint Flow to Enhanced Constraint Flow.</p> <p>Attention: For your reference, Microchip provides a comprehensive library of Libero SoC Design Suite release notes, available here.</p> <ul> <li> <p>Download Libero 2025.1 Software </p> </li> <li> <p>System Requirements </p> </li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-65BB2C37-7B58-46D8-86F3-B688934EAD7B/","title":"Improved Error Messages Related to Networking","text":"<p>Feedback messages from network connectivity checks have been improved. In particular, the messaging for failures related to the download_latest_cores command has been enhanced for better clarity and troubleshooting.</p> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-67269A73-CD33-4839-AD16-45B6DC1859F7/","title":"Synplify Pro ME Upgrade","text":"<p>The Libero SoC v2025.1 release supports Synplify Pro ME version V-2023.09M-5, which introduces additional support for the following features in large memory blocks:</p> <ul> <li>RTG4 Dual-port Write-byte Enable</li> <li>Improved DSP inference report</li> <li>Complete TMR report</li> <li>Enhanced Performance QoR</li> </ul> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-6C80CD57-EC0C-4A7D-9BB7-815D1A32B770/","title":"Related Release Notes","text":"<p>In addition to this release notes, you may find the information in the following release notes helpful.</p> <p></p> <ul> <li>PolarFire SoC MSS Configurator v2025.1 Release Notes</li> <li>Programming and Debug Tools v2025.1 Release Notes</li> <li>SmartHLS Release Notes</li> </ul> <p></p> <p>Parent topic:Additional References</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-6F8199E6-DCA0-42B2-A48D-410F62C80D5B/","title":"Octal DDR PHY DRC Limit Update","text":"<p>Starting with the Libero v2025.1 release, the FMAX for OCTAL_SPI IOD interfaces is increased from 400 Mbps to 500 Mbps for STD and -1 for all the GPIO and HSIO banks.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-71077CCB-EFA6-46A9-8AB6-3BFBA4E78478/","title":"PLL Calibration Updates for RTG4FCCCECALIB v2.2.100, FDDR v2.0.200, and SerDes v2.0.200 Cores","text":"<ul> <li>Updated the rules for selecting the high-VCO frequency used to implement the enhanced PLL calibration introduced along with CN19009 and its addendums.<ul> <li>Prior to v2.2.100, the allowed ratio of high-VCO frequency to actual-VCO frequency used during PLL calibration was between 1.5x to 1.9x of the user configured actual-VCO frequency.</li> <li>Starting with v2.2.100, the allowed High-VCO frequency selected by the RTG4FCCCECALIB core is limited to the reduced range of 1.25x to 1.5x of the actual-VCO frequency. The change was applied to mitigate a rarely encountered loss of lock at cold operating temperatures for specific core configurations using VCO speed-up ratios on the higher side of the previously allowed range.</li> </ul> </li> <li>Reduced the enhanced PLL calibration high-VCO dwell time from 150 us to 100 us in the RTG4 SerDes PCIe/XAUI SPLL calibration sequence used with a CoreABC initialization subsystem, to ensure continued successful PCIe endpoint enumeration on newer generation host CPUs. The same update was applied to the RTG4FCCCECLAIB and FDDR cores to ensure consistency for all cores using PLL calibration.</li> <li> <p>Recommended actions related to the PLL Calibration updates:</p> <ul> <li>No action is required for:<ul> <li>Designs that have successfully completed full functional and system testing on each production unit over the full operating conditions.</li> <li>Designs not using the PLL in RTG4FCCECALIB, the FDDR FPLL, or the SerDes SPLL (PCIe/XAUI).</li> </ul> </li> <li> <p>For ongoing designs using fabric PLLs in systems where the operating temperature can fall below 0\u00b0C, perform the following steps and re-run the design flow:</p> <ul> <li>Upgrade the design to Libero SoC v2025.1, and observe a warning message in the log window.</li> <li>Update instances of RTG4FCCCECALIB to v2.2.100 and regenerate the core.</li> <li>Update instances of RTG4FDDRC or RTG4FDDRC_INIT to v2.0.200 and regenerate the core.<ul> <li>For RTG4FDDRC, manually copy the updated FDDR_init.txt initialization program into the user CoreABC initialization subsystem.</li> </ul> </li> <li> <p>Update instances of RTG4 SerDes cores using the SPLL (for PCIe or XAUI interfaces) to v2.0.200.</p> <ul> <li>Includes RTG4 cores: PCIE_SERDES_IF, PCIE_SERDES_IF_INIT, NPSS_SERDES_IF, NPSS_SERDES_IF_INIT</li> <li>For SERDES cores without auto initialization, including PCIe, copy updated SERDES_*_init_abc.txt program into CoreABC. Note: The Libero SoC v2025.1 design flow will error out during netlist Compile if older core versions are detected.</li> </ul> </li> </ul> </li> <li> <p>For new designs, use Libero SoC v2025.1 and the latest RTG4FCCCECALIB v2.2.100, FDDR v2.0.200, and SerDes v2.0.200 cores.</p> </li> </ul> </li> </ul> <p>Parent topic:RTG4</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-7AF41C99-25D5-483D-9C51-41C32B90056D/","title":"SmartFusion2, IGLOO2: eNVM Simulation Model with Silicon Delay","text":"<p>The Libero SoC 2025.1 release adds parameters to eNVM simulation model that allow users to account for silicon delays stated in the device datasheet.</p> <p>Parent topic:RTG4, SmartFusion2, and IGLOO2</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-7C24B2FE-2423-47CB-8F93-A7B3A2DD47FD/","title":"I/O Bank Report Updates","text":"<p>Starting with the Libero SoC v2025.1 release , the I/O Bank report section has been updated to add auto-calibration information for all PolarFire and PolarFire SoC devices.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-7E18513D-7E78-4B8C-B5D9-6020E04E2C21/","title":"Download Libero 2025.1 Software","text":"<p>You can download the Libero SoC v2025.1 Design Suite and related software from the Libero\u00ae SoC Design Suite 12.x and Later Versions page.</p> <p>Important: Administrative privileges are required for installing the Libero SoC v2025.1 Design Suite software on the Windows operating system.</p> <ul> <li> <p>Verifying Software Downloads Using MD5 and SHA256 Checksum </p> </li> <li> <p>Floating License Daemon\u00a0Support </p> </li> </ul> <p>Parent topic:Introduction</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-80C88B60-BC3D-44BD-AC90-DE0E71F7E220/","title":"DDR3, DDR4, LPDDR3 Fabric Core Updates","text":"<ul> <li>Support for ZQCS command</li> <li>Re-initialization enabled to restart DDR training</li> <li>Fast simulation training IP</li> <li>Removal of ODT activation setting on read</li> <li>Support for CK/CA additive offset \u201c0\u201d value in the configurator for the DDR3/DDR4/LPDDR3 controller. Additionally, the Read ODT option has been removed from the configurator</li> </ul> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-80EF37E8-B747-4DC7-B5D2-9EC06E105441/","title":"IOD RX_CLK_ODT_EN for LVDS Failsafe","text":"<ul> <li>Connected RX_CLK_P to HS_IO_CLK when \u201cClock to Data Relationship\u201d is dynamic, centered, or aligned.</li> <li>New ODT_EN LVDS Failsafe functionality for 'IOD_RX' core allows users to avoid time-zero failures when the clock-to-data relationship is not fractional.</li> </ul> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-8976FFF5-47F8-4CC1-8EA0-8C38E9BE6397/","title":"Added STAPL Support to Program Micron MT25QL01G SPI-Flash","text":"<p>Libero SoC v2025.1 supports the export of STAPL files to program Micron MT25QL01G and MT25QL02G SPI-flash devices.</p> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-8A3114C6-2B16-43E5-8C0D-BF1CCCF87B46/","title":"Improved I/O Delays for QDR, SpaceWire","text":"<p>Libero SoC v2025.1 introduces enhancements to I/O delays for QDR and SpaceWire interfaces using LVDS 2.5V, HSTL 1.2V, and 1.5V standards. These improvements provide more accurate delay estimates for applicable designs.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-8B234657-8B1C-476A-8D2D-9FB046CEC3C4/","title":"New QT Installer for Libero SoC and Standalone Installers for Program and Debug, PolarFire SoC MSS, and MegaVault","text":"<p>The Libero SoC 2025.1 release introduces a new QT-based installer that serves as a single point installation source for all Libero SoC products and, at the same time, significantly reduces installation time. This also addresses an installation issue relating to long paths on Windows.</p> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-969E1701-7443-4CF1-B91B-E49F4C8BF316/","title":"Known Issues and Limitations","text":"<p>For information about currently known issues and limitations related to the Libero SoC Design Suite, visit Libero SoC Design Suite Release Notes - Known Issues and Limitations.</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-9781F699-7B12-4D2A-8232-70B0B638A8F8/","title":"Improved Smart Time Analysis","text":"<p>The Libero SoC 2025.1 release has the following significant enhancements to the SmartTime tool:</p> <ul> <li>Ability to override the jitter value with clock uncertainty</li> <li>Support for Negative Uncertainty Values in SDC Editor</li> <li>Refined exception constraint resolution using get_clocks</li> <li>Generated clock duty-cycle update</li> </ul> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-9EA57F86-44CC-43C1-82B0-44824C038B9B/","title":"Supported Operating Systems","text":"<p>Libero SoC Design Suite supports the following 64-bit operating systems:</p> <ul> <li>Microsoft\u00ae Windows 10.0 and Windows 11.0</li> <li>Red Hat\u00ae Enterprise Linux (RHEL) 8.0-8.10, AlmaLinux\u00ae 8.3-8.10</li> <li>Ubuntu\u00ae 20.04.6 LTS</li> </ul> <p>Attention:</p> <ul> <li>Libero SoC v2025.1 is the last release to support Windows 10.</li> <li>Siemens ModelSim Pro does not directly support the Ubuntu platform. However, users can successfully install and run ModelSim Pro and QuestaSim Pro ME on Ubuntu by installing the necessary libraries. Libero provides the script check_linux_req.sh to install required system packages for Ubuntu.</li> <li>Libero SoC design suite has been tested on x86 and x64 processor-based machines only.</li> </ul> <p>Parent topic:System Requirements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-A2754C67-39AF-4A16-B99A-1CDD31D2FA96/","title":"PF_IO Updates","text":"<p>Starting with the Libero SoC v2025.1 release, the PF_IO configurator enables the clock edge selection for the RX/TX/OE registers for both rising and falling clock edges.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-A4434C60-F587-46B4-BEE0-8A180B25A0CB/","title":"Software Features and Enhancements","text":"<ul> <li> <p>Enhanced copy and paste functionality for SmartDesign HDL+ cores </p> </li> <li> <p>Added STAPL Support to Program Micron MT25QL01G SPI-Flash </p> </li> <li> <p>Enhanced the Automatic Programmer Detection Functionality </p> </li> <li> <p>Availability of Multiple Servers in LM_LICENSE_FILE Environment Variable </p> </li> <li> <p>Synplify Pro ME Upgrade </p> </li> <li> <p>Identify ME Tool Upgrade </p> </li> <li> <p>ModelSim ME Pro and QuestaSim Pro ME Simulator Tools Upgrade </p> </li> <li> <p>Improved Smart Time Analysis </p> </li> <li> <p>Improved Error Messages Related to Networking </p> </li> <li> <p>New QT Installer for Libero SoC and Standalone Installers for Program and Debug, PolarFire SoC MSS, and MegaVault </p> </li> </ul> <p>Parent topic:New in This Version</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-A49EB771-DFC0-4260-B636-1053D1C894B5/","title":"Changes That Address Important Issues","text":"<ul> <li> <p>RTG4 </p> </li> <li> <p>PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC </p> </li> <li> <p>PolarFire SoC Standalone MSS Configurator </p> </li> <li> <p>RT PolarFire SoC </p> </li> </ul> <p>Parent topic:New in This Version</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-A7E76844-C41D-4738-BD85-6645F5B7D5F2/","title":"New PolarFire FPGA Core Devices","text":"<p>Libero SoC v2025.1 introduces the following PolarFire core devices with programming support.</p> Device Temp-range Speed-grade Voltage Timing/Power MPF050TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPF100TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPF200TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPF300TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production MPF500TC EXT, IND, TGrade2 STD 1.0V, 1.05V Production <p>Parent topic:PolarFire</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-A9BB8BC5-D3C8-41DC-B6DD-EA6632F14029/","title":"Updating a Core Version","text":"<p>Perform the following procedure to update a core version:</p> <ol> <li> <p>Download the latest version of the core into your vault.</p> </li> <li> <p>Upgrade each configured core in your design to the latest version by right-clicking the core component in the design hierarchy and selecting Update Component Version. The component is regenerated automatically.</p> <p>Important: The Update Component Version option is now available on instances of core components in a SmartDesign canvas as well. In addition, the selected core version is downloaded automatically from the Update Component Version dialog itself if needed.</p> </li> <li> <p>Review the SmartDesign components and user RTL files in which the core component has been instantiated. If the port-list of the core component is modified after updating to the new core version, right-click the core component's instance in the SmartDesign and select Update Instance to update its port-list. Check for any pin/port disconnections in the SmartDesign or for any new pins exposed on the core component's instance, and then connect them or tie them off as needed and regenerate the SmartDesign component.</p> </li> <li> <p>Build Design Hierarchy and Derive the Timing Constraints again from the Constraint Manager tool to use the latest generated core timing constraints.</p> </li> <li> <p>Rerun the design flow.</p> </li> </ol> <p>Parent topic:Migrating Designs to Libero SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-B029F52B-0D45-441C-BE6A-D25A98F70724/","title":"Availability of Multiple Servers in LM_LICENSE_FILE Environment Variable","text":"<p>Libero SoC v2025.1 supports automatic license checkout from a secondary floating license server specified in the LM_LICENSE_FILE environment variable. If the primary server is exhausted, the secondary server is used to check out a license. A Libero instance can also be opened on another machine using the secondary server.</p> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-B05C2213-C455-4AA9-B63E-B21FEB2A8729/","title":"Board Layout Report Updates","text":"<p>Starting with the Libero SoC v2025.1 release, the unused condition for some package pins has been updated.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-B600C23C-71DB-4D1A-8C66-D472430714F3/","title":"Additional References","text":"<ul> <li> <p>Related Release Notes </p> </li> <li> <p>Documents Updated in This Release </p> </li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-BAC25748-03EA-46D3-95FC-521CD6909F23/","title":"PF_XCVR: Disable Scrambler in 64b66b","text":"<p>The Libero SoC v2025.1 release includes updates to support additional configurations for 64b6xb PCS mode. The new Gear Box option allows users to independently enable the following options for 64B66B / 64B67B modes:</p> <ul> <li>Scrambler/descrambler: This option can include or bypass the embedded scrambled/descrambler.</li> <li>Disparity (64b67b only)</li> <li>BER monitor state machine</li> <li>32-bit data width</li> </ul> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-C2FC30EF-8572-4D99-89A2-E30EB18E171D/","title":"PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC","text":"<ul> <li> <p>PF_XCVR: Disable Scrambler in 64b66b </p> </li> <li> <p>Octal DDR PHY DRC Limit Update </p> </li> <li> <p>SUBLVDS 3.3V, 2.5V GPIO: Added 3mA Output Drive Setting </p> </li> <li> <p>PF_IO Updates </p> </li> <li> <p>Improved I/O Delays for QDR, SpaceWire </p> </li> <li> <p>PF_IOD_GENERIC_TX Hold Violations Repair </p> </li> <li> <p>Compile and Layout Reports: I/O Register Usage </p> </li> <li> <p>Board Layout Report Updates </p> </li> <li> <p>I/O Bank Report Updates </p> </li> <li> <p>Ability to Perform Static Timing Analysis at IND Temp-range for MIL and T2 Devices </p> </li> <li> <p>New SPI-Flash Programming Support </p> </li> <li> <p>Simulation Model Enhancements </p> </li> <li> <p>Enhanced SmartDebug </p> </li> </ul> <p>Parent topic:New in This Version</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-C5D673EB-B97B-4846-86CE-4FB2B1CB1D23/","title":"PolarFire","text":"<ul> <li> <p>New PolarFire FPGA Core Devices </p> </li> <li> <p>New PolarFire FPGA TS Automotive TGrade2 Devices </p> </li> </ul> <p>Parent topic:New Device Support</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-C6E62D0F-446C-42C0-B222-3C01A8391322/","title":"Documents Updated in This Release","text":"<p>Libero documentation is updated frequently. To view the updated information, see Libero SoC Design Suite Help Documentation.</p> <p>Important: To download the Libero SoC Design Suite help documentation and refer to it offline, visit Download Libero SoC Design Suite Help Documentation.</p> <p>Parent topic:Additional References</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-CAF5CA72-9345-461B-BA6C-100F4F7E35E2/","title":"New Device Support","text":"<ul> <li> <p>PolarFire </p> </li> <li> <p>PolarFire SoC </p> </li> <li> <p>RT PolarFire </p> </li> <li> <p>RT PolarFire SoC </p> </li> </ul> <p>Parent topic:New in This Version</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-CBC0C16D-438C-43BC-BDC2-A43275CF4D01/","title":"Identify ME Tool Upgrade","text":"<p>Libero SoC v2025.1 supports Identify ME version V-2023.09M-5, which introduces additional support for RTG4 Pre-arm trigger. This version provides debug support for the following devices as well:</p> <ul> <li>RT PolarFire</li> <li>RT PolarFire SoC</li> </ul> <p>Parent topic:Software Features and Enhancements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-CF1C78F7-EB62-49CA-B862-62C52E1A3270/","title":"System Memory Recommendations","text":"<p>A minimum of 32 GB of Random-Access Memory (RAM) is recommended for implementing designs on MPF500T, MPFS460T, and RT PolarFire FPGA and SoC devices. For all other devices, a minimum of 16 GB of RAM is recommended.</p> <p>Parent topic:System Requirements</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-DB080ED8-B7CB-4D0A-A9E4-76504DFDFF09/","title":"Migrating Designs to Libero SoC","text":"<ul> <li> <p>Core Enhancements and Upgrades </p> </li> <li> <p>Updating a Core Version </p> </li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-DE710646-0516-4607-BEA4-A9BD0CDF317C/","title":"Resolved Issues","text":"<p>The following table lists the customer-reported defects and enhancement requests resolved in Libero SoC v2025.1 that have case numbers. Resolution of previously reported \u201cKnown Issues and Limitations\u201d are also noted in this table.</p>   Case Number    Summary    Resolution    129520    After having constrained the output path with QDR Chip Setup / Hold and skew requirements, Libero layout could not find valid timing windows.    A calculated tightening of the derating for specific IOPADs allowed an improvement of QDR slack:-   OCV deratings tightened based on Monte-Carlo Spice simulations. -   Silicon to software derating tightened to account for IOPAD specificity \\(large drivers and wires\\). -   Deratings limited to HSTL12/HSTL15 output pad \\(QDR\\) and LVDS25 output pad \\(SpaceWire\\).    140419    There was optimization issue for `-ignore_clock_latency` timing constraint.    When using **set\\_max\\_delay -ignore\\_clock\\_latency**, Place and Route ignores the clock path, and tries to minimize the placement for the data path.    141172    -   The report incorrectly referenced timing as relative to the assertion of `FPGA_POR_N` signal, which is an active-low signal. -   The report provided a single PUFT-related timing value without clarifying whether it represents the minimum, maximum, or typical value     The PUFT timing numbers in the Libero Reports have been enhanced and the message related to PUFT timing numbers has been updated.    141478    Different edges were chosen for setup and hold analysis when recompiling the same design without modifications.    An ambiguity has been removed in multicycle calculation when **-start** is used with **-setup** and **-hold** but with a different set of anchors.    141222    Incorrect clock edges were generated for hold analysis with **-invert** switch.    The **-invert** switch is used to correctly select the generated clock edges.    141198    Incorrect master clock was observed when clocks were muxed.    The issue has been fixed during clock propagation where a clock continues past another clock source.    141197    Incorrect information was observed in the CDC report for muxed clocks. There was an issue in the search for common ancestors in the CDC report that reported safe CDC as unsafe.    The issue has been fixed and such scenarios are now properly reported as safe.    140822    Verify timing crashed when a timing constraints file was supplied with 'create\\_generated\\_clock' missing all of the parameters divide\\_by / multiply\\_by or edges.    Validation has been added to the timing constraints to ensure divide\\_by / multiply\\_by or edges is included as a parameter.    140867    PF\\_IO: Libero v2024.2 has unconnected macros in PF\\_IO TRIBUFF / BIBUFF configuration.    The issue has been fixed.    140770    When connected to IOD interfaces, IOPADN:D and IOPADN:E were floating.    IOPADN:D and IOPADN:E are no longer floating and are now connected to their respective IOPADP:D and IOPADP:E pins for outbuf, tribuf and bibuf diff macros, if connected to IOD interfaces.    137818    DDR simulations were failing due to Questasim optimization in Questasim ME Pro 2024.2 version.    This is now fixed in Questasim ME Pro 2024.3 version.    140667    An internal error in c\\_ver.exe occurred in SynplifyPro V202309M \\(Libero 2024.1\\) resulting in synthesis failure.    This is now fixed in SynplifyPro V-2023.09M-5 version.    140977    Output generation delay was specifically observed when both clock and reset signals were toggled at same time.    PF\\_CLK\\_DIV simulation model has been updated to resolve the delay in Output clock Generation after reset is asserted back.    140911    3mA out drive as an option for SUBLVDS25 and SUBLVDS33 GPIOs was missing.    3mA out drive has now been added as an option for SUBLVDS25 and SUBLVDS33 GPIOs.    140361    Libero was crashing during the **Generate FPGA Array** action.    This issue was occurring because the action was trying to open a SmartDesign that was corrupted due to the use of copy / paste functionality to instantiate HDL+ cores within the SmartDesign. This issue related to the copy / paste functionality of HDL+ cores has been resolved.    140306    There was discrepancy between the port name and pin number for the differential I/O in the Global Net report.    This issue has been resolved by indicating always using the P side of the differential I/O port in the report.    140882    In the generated vm netlist, INIT string of MACC\\_PA\\_BC\\_ROM was incorrectly written in binary format, even though it is pre-fixed as 288'h in Synplify V-2023.09M \\(2024.1\\) and Synplify V-2023.09M-3\\(2024.2\\).    This INIT string of MACC\\_PA\\_BC\\_ROM in the generated netlist is now correctly written in hex format in SynplifyPro V-2023.09M-5.    140296    The SSN Analyzer was experiencing crashes when used with the MPF300T-FCG784N device.    This issue has been fixed as the supported SSN Analyzer for FCG784N device used FCG784 SSO data, as both packages are identical in terms of SSO.    140136    Synthesis failed due to an internal error, @E: BN705, during optimization stage.    This is now resolved in SynplifyPro V-2023.09M-5.    140181    Synplify tool incorrectly reported warnings of insufficient block RAM resources even though the design didn't fully utilize block RAMs of the specific device.    This incorrect warning is now removed in SynplifyPro V-2023.09M-5.    140239    There was an issue with reading the DSN value of RTG4 devices at the end of the programming action.    The programming algorithm has been changed to read the DSN value before exiting programming mode.    140082    Disabling ODT for Rank0 in the PolarFire DDR3 controller IP had no effect\u2014the I/O Editor and IBIS model continue to reflect ODT as enabled, resulting in no distinction in generated files or write behavior.    PF\\_ DDR3/DDR4/LPDDR3 core has been updated to remove the \"ODT Activation Settings on Read\" option.    140153    There was an issue with DDR3 IBIS Model generated using Libero SoC V2024.2.    The APIs responsible for dumping the model selector for BIDIR I/Os have been corrected.    140258    There was BA simulation errors with the 'ODT\\_DYNAMIC\\_UNIT' macro.    The 'ODT\\_DYNAMIC\\_UNIT' simulation model has been updated to enable BA simulation.    140041    'Generate bitstream' was failing when using an eNVM client memory file filled with 0s which exceeds 37KB size.    The software has been updated to efficiently check if the first page of eNVM is filled with zeroes.    139884    '\\#N/A' was seen when MPE report was imported in Power Estimator, specifically for Transceiver related fields.    Fix has been added in Power Estimator to correctly identify XCVR lanes as well as populate certain fields with default values in places of updating with \"--\".    139848    In the Aldec simulation flow, the incorrect asim command was getting generating.    The `run.do` generation has been updated to use `PolarFire asim` command for both PolarFire and PolarFireSoC devices. This resolves the previous requirement for manual `vmap` adjustment.    140190    The output clock and data of the PF\\_IOD\\_GENERIC\\_TX were not centered in some cases because of an active DLL.    The issue has been fixed by adding an inactive DLL and connecting to the interface, if needed.    139519    Compile was not checking if some pins were connected to top ports in the block mode.    The check has been added to handle such cases correctly.    139301    Synthesis failed due to an internal error, @E: BN707, during the optimization stage.    This is now resolved in SynplifyPro V-2023.09M-5.    139341    Libero did not error out for invalid SPI-Flash stage 3 key binding in combinations with custom security settings.    Libero now errors out for invalid combinations of SPI-Flash stage 3 key binding with respect to custom security settings.    139180    System Controller Suspend Mode information was missing in the logs.    The System Controller suspend mode information have now been added to the logs.    139229    SmartTime created 2 clock domains when using differential IO.    This issue has been fixed to create only one clock domain in such scenario.    139049    Enabling the **Enable RX\\_CLK\\_ODT\\_EN** for LVDS failsafe option in the RX configurator and selecting \"Clock to data relationship\" as Dynamic, Centered, or Aligned \\(but not Fractional\\), resulted in a non-functional design on silicon.    The issue has been fixed and users should rerun Place and Route to see the fix.    138867    Libero was crashing when trying to generate a SmartDesign component in a design.    This issue was occurring because the action was trying to open a SmartDesign that was corrupted due to the use of copy / paste functionality to instantiate HDL+ cores within the SmartDesign. This issue related to the copy / paste functionality of HDL+ cores has been resolved.    138956    Complie netlist failed because of an issue with the synthesis-generated netlist.    This is now resolved in SynplifyPro V-2023.09M-5.    138852    There were discrepancies in I/O register combining reports between the IOREG, compile and layout reports.    The compile report and layout log have been enhanced to report more details about the IOREG combining and data have been made consistent across all reports.    140526    There was issue with PF\\_DDRx support for ZQCS commands.    The issues in system generated core have been fixed and validation completed for all PF\\_DDRx cores.    138620    Identify Instrumentor failed with Internal Error in c\\_vhdl.exe for certain designs.    This issue has been resolved In Identify V-2023.09M-5.    138631    There were issues with Globals Assigner Convergence.    Optimization objectives have now been relaxed to avoid long runtimes.    138318    **System Suspend Mode** option was shown in the compile report in the RTG4 designs; users were allowed to change it later in the flow leading to confusion.    This option has been removed from the compile report since it can be changed later in the flow.    138226    An error occurred during BA simulation on an MPF design containing a register triggered on the negative edge combined with an output.    PF\\_IOREG simulation model is now updated with missing timing arcs to cover different edges of clocks in BA simulation.    138474    **Generate bitstream** was failing when content was filled with zeros greater than 37 KB present.    The software has been updated to efficiently check if first page of eNVM is filled with zeroes.    141664    Multiple top-level candidates in the design were encountered which stopped the compilation.    Top module information now passes all the time in the `synplify prj` file and all conditional dependencies have been removed.    137765    There was issue with cross-probing from SmartTime to Netlist viewer.    In Libero SoC 11.X releases, the 'Show in Chip Planner' functionality in SmartTime highlighted the selected object in the Floorplan view and created a Logical Cone in the Netlist Viewer with that object in the Chip Planner. In Libero 12.X and 202X.X releases, the cross-probing feature has been retained, but the logical cone creation part has been removed. This is because the cone already exists at the bottom of the SmartTime window. Now, the 'Show in Chip Planner' functionality in SmartTime highlights the selected item on the NLV canvas within the Chip Planner application. Additionally, it ensures that the Zoom and Center toggle is switched on for cross-probing to work as expected.   138111    The Transceiver Configurator-generated settings for 'Lock To Data with 2x gain' for 100T were incorrect.    PF\\_XCVR: The CDR mode lock to data with 2x gain settings has been updated for more robust functionality.    137621    SI values entered in configurators resulted in invalid resolutions without warning users to maintain valid ratio constraints.    The formula to compute values has been enhanced to all the supported Amplitude values \\(100/400/800/1200 mv\\).    137099    There was huge difference in resource utilization for two identical set of HDLs.    The resource utilization of these two identical set of HDLs are now comparable in SynplifyPro V-2023.09M-5.    136902    The constraints were not being considered in a project after unlinking and re-importing the constraint files.    Constraint file references remain part of top module even when the file that caused the issues is deleted. This issue has been resolved.    137134    New SPI Flash Device support with FlashPro 6.    Added support for Space Grade QSPI MRAM AS302G208-0108X0MCEY.    137028    SynplifyPro tool reports incorrect warning about `syn_radhardlevel` directive not being applied inspite of the attribute being implemented correctly    This incorrect warning is now removed in SynplifyPro V-2023.09M-5.    136789    Synthesis fails with internal error in m\\_generic.exe.    This crash is now fixed in SynplifyPro V-2023.09M-5.    136573    'PF\\_IOD\\_TX\\_CCC IP' core with 3.5 clock ratio not producing the 'TX\\_CLK\\_G' output.    This issue was present for clock ratio 3.5 with data rate less than 400 Mbps as the connectivity was missing. This has been fixed.    136216    Generated clocks were not analyzed in SmartTime UI.    This issue has been fixed in SmartTime initialization that prevented generated clock from being calculated.    138338    IO Editor didn't allow different VICM range setting on per IO-pair basis within a bank.    The constraint on different VICM range has been relaxed in I/O Bank Assigner.    135489    RTG4CCCECALIB Spacewire application's Clock recovery mode.    Basic tab's Exact Value for Frequency has been disabled and Actual Value has been removed. The Reference clock frequency is disabled when PLL is in bypass mode.    135423    PF\\_IOD: The **L0\\_LP\\_DATA** and **L0\\_LP\\_DATA\\_N** of the PF\\_IOD\\_GENERIC\\_RX IP were toggling during the high-speed data transition.    PF\\_IOD\\_GENERIC\\_RX simulation model is now updated for a user to control on toggling of **L0\\_LP\\_DATA** and **L0\\_LP\\_DATA\\_N** during high-speed data transition through vsim commands.    135492    New STAPL feature support is added to program Micron MT25QL01G SPI-Flash devices.    A new feature has been added to export STAPL files to program Micron MT25QL01G and MT25QL02G devices.    134870    User control is enabled over page read and write timings. The vsim commands are utilized to emulate silicon-like timing accuracy.    The eNVM simulation model has been updated to offer user control on timings of page read and write operations.    134335    Constraint Manager GUI did not accept negative values for simple clock uncertainty, resulting in negative edge uncertainty values being excluded from detailed timing analysis calculations.    Negative clock uncertainty has been added for jitter calculations.    141243    The design contained modules instantiating themselves that resulted in crash and generated error: 'Unable to find the file '.edf', cannot add it to Libero project'.    This issue is now handled without a crash.    138709    In the FDDR IP with the DQ 16-bit with SECDED enabled, the single DDR memory address location couldn't be accessed and ended up with a trap handler issue in the SoftConsole.    FDDR IP for 16-bit and 8-bit modes with ECC enabled have been updated to map top-level DQ\\_ECC ports correctly to FDDR\\_DQ\\_ECC\\[\\#\\] package pins for proper ECC functionality.    141676    RTG4 FDDR Controller in 8-bit or 16-bit width mode with ECC enabled had a bug.    The bug has been fixed by adding a message in compile for the RTG4 FDDR Controller in 8-bit or 16-bit width mode with ECC enabled to catch the attention of users to check the documentation on how to connect the ECC pins.    131218    Libero crashed when trying to open a project.    This issue was occurring because the action was trying to open a SmartDesign that was corrupted due to the use of copy / paste functionality to instantiate HDL+ cores within the SmartDesign. This issue related to the copy / paste functionality of HDL+ cores has been resolved.    131579    In PF\\_XCVR v3.1.200, enabling the scrambler / descrambler option in 64b / 66b mode had no effect on the generated simulation model, which led to mismatched simulation behavior.    A new Gear Box option for 64B66B / 64B67B modes now adds support for expanded 64b6xb PCS configurations to independently enable scrambler / descrambler, disparity \\(64b/67b only\\), BER monitor, and 32-bit data width.    131051    Libero was crashing when opening a project.    This issue was occurring because the action was trying to open a SmartDesign that was corrupted due to the use of copy / paste functionality to instantiate HDL+ cores within the SmartDesign. This issue related to the copy / paste functionality of HDL+ cores has been resolved.    131060    In x16 ECC configuration, the MSS configurator incorrectly assigned ECC bits to DQ\\[16\u201319\\] instead of DQ\\[32\u201333\\], and misleadingly indicated usage of DQ\\[18\u201319\\] for write calibration, which is handled by the core in both x16 and x32 configurations.    MSS\\_DDR 16-bit with ECC enabled update ensures correct ECC byte-lane assignment in the MSS Configurator component XML and enables proper DDR memory training.    134041    PF\\_IOD: There was timing check issue with the Octal PHY.    The check arcs related to pause and reset have been removed from LANECTRL simulation model to remove the unwanted warnings that appeared during BA simulation.    130222    There was timing check issue with the Octal PHY.    Timing check related to PAUSE / RESET of LANECTRL is not applied in status timing analysis. These check arcs have been removed from timing model.    130074    There was issue with Libero Smart Debug Eye Monitor with PolarFire XCVR design.    Intermittent eye collapse issues have been resolved during lane tests and traffic. Intermittent 0- Eye opening is now observed if there is signal integrity setting mismatch between Tx and Rx.    92700    PF\\_DDR3/4: Warnings were observed in Fast training mode simulations.    PF\\_DDR3 / DDR4 / LPDDR3 cores are now updated to remove simulation warnings related to Read Gate Training &amp; Fast simulation warnings.    127207    Libero crashed when trying to open a project.    This issue was occurring because the action was trying to open a SmartDesign that was corrupted due to the use of copy / paste functionality to instantiate HDL+ cores within the SmartDesign. This issue related to the copy / paste functionality of HDL+ cores has been resolved.    128190    Incorrect error message was printed when 'download\\_latest\\_core' command was called with no internet access.    A functionality has been added to check the internet access. If there is no access, the user is notified.    126645    Libero crashed when trying to open a project.    This issue was occurring because the action was trying to open a SmartDesign that was corrupted due to the use of copy / paste functionality to instantiate HDL+ cores within the SmartDesign. This issue related to the copy / paste functionality of HDL+ cores has been resolved.    124376    Libero does not checkout the license from the 2nd floating server specified in 'LM\\_LICENSE\\_FILE' when all seats of the first floating server are occupied.    See section [Availability of Multiple Servers in LM\\_LICENSE\\_FILE Environment Variable](GUID-B029F52B-0D45-441C-BE6A-D25A98F70724.md).    120591    New feature support to show MSS DDR memory training results.    A new feature is introduced to display MSS DDR memory training results.    123950    The `get_clocks` command has been resolved to registers in exception constraints, resulting in the command ignoring input and output delays.    `get_clocks` command for the **-from** and **-to** options for all exception constraints \\(`set_false_path`, `set_max_delay`, `set_min_delay`, `set_multicycle_path`\\) have been resolved on clock objects instead of all clock pins\\(or data pins for **-to** options\\) of the registers from that clock domain. Resolving `get_clocks` on clock objects solves the exceptions matching on input to register and register to output paths.   <p>The following table lists the customer-reported defects and enhancement requests resolved in Libero SoC v2025.1 that do not have case numbers. Resolution of previously reported \u201cKnown Issues and Limitations\u201d are also noted in this table.</p>   Summary    Resolution    CoreAXI4SRAM is an invisible core in the catalog.    CoreAXI4SRAM is now hidden in the catalog.    Libero web links have been updated from 'Microsemi' to 'Microchip'.    The start page has been updated with new links and the connection checking logic has been changed to support new links.    PF\\_LSRAM simulation model is enhanced to support ECC error injection.    -   Verilog task &amp; Python script-based solution has been introduced to emulate/simulate the ECC flag assertion. -   Users can now use this solution with any existing Libero project but only with 2025.1 simulation libraries. -   The changes in user design afre only limited to `run.do`.     Invalid temperature ranges are now accepted using TCL to generate a new project.    A new check has been added in the TCL command to restrict users from setting a custom range for the PolarFire and PolarFireSoC families. The same check has already been added for UI for hiding the custom range in 'Project' settings.    Programmer Detection should be automatic for new projects and TCL script.    The parameter -programmerfor command auto\\_construct\\_job\\_project is now optional. If the parameter is omitted and a single programmer is connected to the host machine, the command executes successfully.   Libero SmartDebug SI settings persistence shows modified settings in subsequent SmartDebug launches which may not match actual settings in the device.    The SmartDebug SI settings feature now includes a pop-up message prompting users to choose between user-configured settings and modified settings when loading parameters. Additionally, a radio button on the SI settings UI allows users to switch between these two options.    Projects targeting PolarFire family FPGA and SoC device part numbers offered in MIL or automotive T2 temperature grade now supports IND range for Analysis Operating Conditions used by static timing and power analysis.    **Project Settings** option is now used to select the IND range for Analysis Operating Conditions used by static timing and power analysis. This enhancement allows designers using MIL or T2 devices in systems that do not operate beyond the IND range to analyze static timing and power at more applicable conditions.    Lane controller timing model doesn't match user configuration options.    Lane controller timing model is updated by adding delay step into arc delay calculation.    Enabled Repair Hold Violations of Source-sync Interface during P&amp;R with Repair Minimum Delay Violations.    See section [PF\\_IOD\\_GENERIC\\_TX Hold Violations Repair](GUID-E36B05BE-BC0D-4106-ADCB-E14DF527E14C.md).    P&amp;R interpretation of single asynchronous clock group timing constraint.    Clocks belonging to a single asynchronous clock group timing constraint won't be asynchnronous to each other.    Timing of some path constraints on output ports were missing in placer.    Timing propagation has been enabled to handle max / min-delay constraints on output ports. Also, the bus index has been added in importer to locate relevant port names.    Timing analysis ignored generated clock with register clock pins as source.    Generated clock now correctly analyzes in this scenario.    Clock generation was 0 when the source is a bidirectional port.    This issue has been fixed when a generated clock is set on a bidirectional I/O that prevented the clock generation to be calculated correctly in min-delay analysis.    Identify tool to support pre-armed triggers for RTG4 devices.    Identify V-2023.09M-5 now supports pre-configuring or pre-arming triggers that allows capturing error events that occur immediately after reset during startup or initialization before the system is operational.    RAM inference was incorrect and registers were getting inferred in addition to LSRAMs.    Register packing now happens correctly and only LSRAMs are inferred in SynplifyPro V-2023.09M-5.    Simulator and port width mismatches simulation warnings.    PF\\_DDR3/DDR4/LPDDR3 cores are now updated to remove simulation warnings related to Read Gate Training &amp; Fast simulation warnings.    New part numbers added.    The new part numbers, MPFS025TS-FCSG325T2, PolarFireSoC, MPFS025TS, FCSG325, STD, and TGrade2, have been added to the software.    There were issues in meeting min-delay timing without RTL changes.    The search scope has been expanded for inserting delay buffers in min-delay repair.    In the absence of 'sdf' file, the P &amp; N path tool different delay values until they were compared at IODPAP\\_IN\\_VCCI macro &amp; hence, comparison was showing some unknows.    The IOPADN\\_IN\\_VCCI simulation model is updated by correcting the default delay of 10 ps    License checks have been added post creation for partner IPs.    Libero SoC now have licensing checks for partner IPs at the time of creation as well as after creation."},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-E36B05BE-BC0D-4106-ADCB-E14DF527E14C/","title":"PF_IOD_GENERIC_TX Hold Violations Repair","text":"<p>Libero SoC v2025.1 adds support to automatically repair hold violations for source-sync TX interfaces during Place and Route with Repair Minimum Delay Violations enabled. In some low hold violation situations, the repair min-delay violations process checks whether tap delay is OFF, in which case the repair process starts from tap delay 0 instead of expiring without taking any action.</p> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-E4BC5C34-2509-4243-A387-49AD7B343102/","title":"SERDES Cores: Transmit De-Emphasis Re-calculated Per TX Amplitude Setting","text":"<p>The Libero SoC 2025.1 release enhances the GUI option in Serdes configurator to automatically compute correct Signal Integrity register values when the protocol of lane is XAUI/EPCS for SmartFusion2, IGLOO2, and RTG4 families.</p> <p>Parent topic:RTG4, SmartFusion2, and IGLOO2</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-E7562025-E721-46B3-BD0D-0C3F5E5D58DE/","title":"New in This Version","text":"<p>This section contains information about new features, new devices, and enhancements introduced in the Libero Design Suite v2025.1.</p> <ul> <li> <p>Changes That Address Important Issues </p> </li> <li> <p>New Device Support </p> </li> <li> <p>Software Features and Enhancements </p> </li> <li> <p>PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC </p> </li> <li> <p>RTG4, SmartFusion2, and IGLOO2 </p> </li> </ul>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-E8251634-7B15-4073-A103-5A5F128B8699/","title":"Microchip Devices Code Protection Feature","text":"<p>Note the following details of the code protection feature on Microchip products:</p> <ul> <li>Microchip products meet the specifications contained in their particular Microchip Data Sheet.</li> <li>Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.</li> <li>Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.</li> <li>Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is \u201cunbreakable\u201d. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.</li> </ul> <p>Parent topic:Microchip Information</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-EBCAF548-010C-49E2-93AC-2B7CB67137EA/","title":"SmartFusion2, IGLOO2: Added SVF Programming","text":"<p>Libero SoC v2025.1 adds SVF programming support for SmartFusion2 and IGLOO2 devices.</p> <p>Parent topic:RTG4, SmartFusion2, and IGLOO2</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-F4692759-F8FA-41F6-BBF9-C29229E3D6BE/","title":"RTG4FCCCECALIB: Update Core Configuration GUI to Dynamically Disable Unused Fields in Specific Modes","text":"<p>In the Libero SoC v2025.1 release, the RTG4FCCCECALIB core configuration GUI has been enhanced. Frequency fields in the Basic and Advanced tabs are now grayed out and disabled when the requested mode does not use the PLL or GPDs.</p> <p>For example, when using the Clock Recovery Circuit as the source for a specific CCC output, the reference clock and requested output frequency fields are disabled. Similarly, when the PLL is bypassed, such as when using the internal 50MHz RC Oscillator or a direct CCC input as the source for a specific CCC output, the unused Exact Frequency checkbox is disabled.</p> <p>Parent topic:RTG4, SmartFusion2, and IGLOO2</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-F4FDD4A5-8D42-4C48-9937-9F1FF876EA28/","title":"RTG4 Report State of System Controller Suspend Mode Setting in the Programming Bitstream","text":"<p>The Libero SoC 2025.1 release enables the System Controller Suspend Mode project setting used in the design bitstream to be a part of all reports for the following tool actions for RTG4 devices:</p> <ul> <li>Generate Bitstream</li> <li>Export Bitstream</li> <li>Export FlashPro Express job</li> <li>Run PROGRAM action</li> <li>FlashPro Express when running PROGRAM action</li> </ul> <p>Parent topic:RTG4, SmartFusion2, and IGLOO2</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-FA25C7BA-B5EE-4C06-AD77-F28FE50947BC/","title":"Simulation Model Enhancements","text":"<p>The Libero SoC 2025.1 release has the following updates and enhancements to PolarFire Simulation models and addresses a few bugs in simulations:</p> <ul> <li>LSRAM ECC error injection: The PF_TPSRAM configurator now supports ECC error injection during pre-synthesis simulation by setting a defined mask address, as described in the PolarFire Family Fabric User Guide.</li> <li>PF_IOD_GENERIC_RX: Simulation of L0_LP_DATA and L0_LP_DATA_N at high-speed data transition</li> <li>PF_IOD_TX_CCC: Updated 3.5 clock ratio</li> <li>Added post-layout simulation for I/O registers with SDF</li> <li>IOREG BA Simulation Support for inverted clocks with Neg edge register values</li> </ul> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-FC31A796-8E84-420E-970A-D5985085A152/","title":"Enhanced SmartDebug","text":"<p>Libero SoC v2025.1 introduces MSS DDR I/O training results,a new feature to SmartDebug.</p> <p>This release also adds the following enhancements:</p> <ul> <li>Signal integrity settings persistence</li> <li>XCVR eye monitor: Persistent eye plot</li> <li>Fabric DDR I/O margin training results</li> </ul> <p>Parent topic:PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC</p>"},{"location":"Software/ReleaseNotes/Libero%202025.1%20Release%20Notes%3D3%3DMarkdown%3Den-US/GUID-FCC2B229-DC56-4443-BFB5-1E21693087B4/","title":"New PolarFire FPGA TS Automotive TGrade2 Devices","text":"<p>Libero SoC v2025.1 introduces the following PolarFire TS Automotive TGrade2 devices.</p> Device Temp-range Speed-grade Voltage Timing/Power MPF100TS TGrade2 STD, -1 1.0V, 1.05V Production MPF200TS TGrade2 STD, -1 1.0V, 1.05V Production MPF300TS TGrade2 STD, -1 1.0V, 1.05V Production MPF500TS TGrade2 STD, -1 1.0V, 1.05V Production <p>Parent topic:PolarFire</p>"},{"location":"Software/SWUserGuides/","title":"User Guides","text":"<ul> <li>Libero SoC Tcl Command Reference Guide</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/","title":"Libero SoC Tcl Command Reference (Parent Map)","text":"<ul> <li>Introduction</li> <li>Tcl Scripting Overview<ul> <li>Tcl Commands and Supported Families</li> <li>Tcl Command Documentation Conventions<ul> <li>Examples</li> <li>Wildcard Characters</li> <li>Special Characters [ ], { }, and \\</li> <li>Entering Arguments on Separate Lines</li> </ul> </li> <li>Basic Syntax<ul> <li>Special Characters</li> <li>Sample Tcl Script</li> </ul> </li> <li>Types of Tcl Commands<ul> <li>Built-in Commands</li> <li>Procedures Created with the proc Command</li> </ul> </li> <li>Variables</li> <li>Command Substitution</li> <li>Quotes and Braces</li> <li>Filenames</li> <li>Lists and Arrays<ul> <li>Arrays</li> <li>Special Arguments (Command-Line Parameters)</li> </ul> </li> <li>Control Structures<ul> <li>if/else Statements</li> <li>for Loop Statement</li> <li>while Loop Statement</li> <li>catch Statement</li> </ul> </li> <li>Print Statement and Return Values<ul> <li>Print Statement</li> <li>Return Values</li> </ul> </li> <li>Running Tcl Scripts from the Command Line</li> <li>Exporting Tcl Scripts</li> <li>extended_run_lib</li> <li>Sample Tcl Script - Project Manager</li> <li>How to Derive Required Part Information from A \"Part Number\"</li> </ul> </li> <li>Building a Libero Design Using Tcl<ul> <li>HDL to Programming Flow<ul> <li>Importing HDL Files</li> <li>Deriving Constraints</li> <li>Running Pre-Synthesis Simulation</li> <li>Running Synthesis</li> <li>Running Post-Synthesis Simulation</li> <li>Running Place and Route</li> <li>Verifying Timing Closure</li> <li>Verifying Power</li> <li>Programming</li> </ul> </li> <li>Running the Tcl</li> <li>Updating a Project</li> </ul> </li> <li>Project Manager Tcl Commands<ul> <li>add_file_to_library</li> <li>add_library</li> <li>add_modelsim_path</li> <li>add_profile</li> <li>associate_stimulus</li> <li>build_design_hierarchy</li> <li>change_link</li> <li>change_all_links</li> <li>change_vault_location</li> <li>check_fdc_constraints</li> <li>check_hdl</li> <li>check_ndc_constraints</li> <li>check_pdc_constraints</li> <li>check_sdc_constraints</li> <li>cleanall_tool</li> <li>close_design</li> <li>close_project</li> <li>configure_core</li> <li>create_and_configure_core</li> <li>configure_tool</li> <li>create_links</li> <li>create_set</li> <li>create_smartdesign</li> <li>delete_component</li> <li>delete_files</li> <li>download_core</li> <li>download_latest_cores</li> <li>edit_profile</li> <li>edit_post_layout_design</li> <li>export_as_link</li> <li>export_ba_files</li> <li>export_bitstream_file</li> <li>export_bsdl_file</li> <li>export_component_to_tcl</li> <li>export_design_summary</li> <li>export_firmware</li> <li>export_fp_pdc</li> <li>export_ibis_file</li> <li>export_interrupt_map</li> <li>export_io_pdc</li> <li>export_job_data</li> <li>export_netlist_file</li> <li>export_parameter_report</li> <li>export_pin_reports</li> <li>export_profiles</li> <li>export_prog_job</li> <li>export_script</li> <li>export_sdc_file</li> <li>export_smart_debug_data</li> <li>force_update_design_flow</li> <li>generate_component</li> <li>generate_sdc_constraint_coverage</li> <li>get_libero_release</li> <li>get_libero_version</li> <li>get_tool_options</li> <li>get_tool_state</li> <li>import_component</li> <li>import_component_data</li> <li>import_files</li> <li>import_mss_component</li> <li>is_synthesis_enabled</li> <li>new_project</li> <li>one_way_passcode</li> <li>open_project</li> <li>open_smartdesign</li> <li>organize_constraints</li> <li>organize_sources</li> <li>organize_tool_files</li> <li>project_general_settings</li> <li>project_settings</li> <li>publish_block</li> <li>refresh</li> <li>remove_core</li> <li>remove_library</li> <li>remove_profile</li> <li>rename_file</li> <li>rename_library</li> <li>run_tool</li> <li>save_log</li> <li>save_project</li> <li>save_project_as</li> <li>save_smartdesign</li> <li>select_profile</li> <li>set_actel_lib_options</li> <li>set_active_testbench</li> <li>set_as_target</li> <li>set_device</li> <li>set_global_include_file</li> <li>set_global_include_path_order</li> <li>set_modelsim_options</li> <li>set_option</li> <li>set_root</li> <li>set_user_lib_options</li> <li>smartdesign</li> <li>unlink_copy_locally</li> <li>unlink_files</li> <li>unset_as_target</li> <li>unset_global_include_file</li> <li>update_component_version</li> <li>use_source_file</li> <li>update_and_run_tool</li> </ul> </li> <li>SmartDesign Tcl Commands<ul> <li>create_smartdesign_testbench</li> <li>sd_add_pins_to_group</li> <li>sd_apply_presentation</li> <li>sd_clear_pin_attributes</li> <li>sd_configure_core_instance</li> <li>sd_connect_instance_pins_to_ports</li> <li>sd_connect_net_to_pins</li> <li>sd_connect_pins_to_constant</li> <li>sd_connect_pins</li> <li>sd_connect_pin_to_port</li> <li>sd_copy_paste</li> <li>sd_create_bif_net</li> <li>sd_create_bif_port</li> <li>sd_create_bus_net</li> <li>sd_create_bus_port</li> <li>sd_create_pin_group</li> <li>sd_create_pin_slices</li> <li>sd_create_scalar_net</li> <li>sd_create_scalar_port</li> <li>sd_cut_paste</li> <li>sd_delete_bif_pin</li> <li>sd_delete_instances</li> <li>sd_delete_nets</li> <li>sd_delete_pin_group</li> <li>sd_delete_pin_slices</li> <li>sd_delete_ports</li> <li>sd_disconnect_instance</li> <li>sd_disconnect_pins</li> <li>sd_duplicate_instance</li> <li>sd_hide_bif_pins</li> <li>sd_instantiate_component</li> <li>sd_instantiate_core</li> <li>sd_instantiate_hdl_core</li> <li>sd_instantiate_hdl_module</li> <li>sd_instantiate_macro</li> <li>sd_invert_pins</li> <li>sd_mark_pins_unused</li> <li>sd_remove_pins_from_group</li> <li>sd_rename_instance</li> <li>sd_rename_net</li> <li>sd_rename_pin_group</li> <li>sd_rename_port</li> <li>sd_replace_component</li> <li>sd_reset_layout</li> <li>sd_set_port_synth_attr</li> <li>sd_set_net_synth_attr</li> <li>sd_set_inst_synth_attr</li> <li>sd_set_comp_synth_attr</li> <li>sd_remove_port_synth_attr</li> <li>sd_remove_net_synth_attr</li> <li>sd_remove_inst_synth_attr</li> <li>sd_remove_comp_synth_attr</li> <li>sd_save_core_instance_config</li> <li>sd_show_bif_pins</li> <li>sd_update_instance</li> </ul> </li> <li>HDL Tcl Commands<ul> <li>create_hdl_core</li> <li>remove_hdl_core</li> <li>hdl_core_add_bif</li> <li>hdl_core_assign_bif_signal</li> <li>hdl_core_delete_parameters</li> <li>hdl_core_extract_ports_and_parameters</li> <li>hdl_core_remove_bif</li> <li>hdl_core_rename_bif</li> <li>hdl_core_unassign_bif_signal</li> </ul> </li> <li>Command Tools<ul> <li>CONFIGURE_ACTIONS_PROCEDURES</li> <li>CONFIGURE_CHAIN</li> <li>CONFIGURE_PROG_OPTIONS</li> <li>EXPORTNETLIST</li> <li>EXPORTSDF</li> <li>FLASH_FREEZE</li> <li>GENERATEDEBUGDATA</li> <li>GENERATEPROGRAMMINGDATA</li> <li>GENERATEPROGRAMMINGFILE</li> <li>INIT_LOCK</li> <li>IO_PROGRAMMING_STATE</li> <li>PLACEROUTE</li> <li>PROGRAMDEVICE</li> <li>PROGRAMMER_INFO</li> <li>PROGRAM_SPI_FLASH_IMAGE</li> <li>SIM_PRESYNTH</li> <li>SIM_POSTSYNTH</li> <li>SIM_POSTLAYOUT</li> <li>SPM</li> <li>SPM_OTP</li> <li>SYNTHESIZE</li> <li>UPDATE_ENVM</li> <li>USER_PROG_DATA</li> <li>VERIFYPOWER</li> <li>VERIFYTIMING</li> </ul> </li> <li>MSS Tcl Commands<ul> <li>mss_configure_envm</li> <li>mss_configure_instance</li> <li>mss_disable_instance</li> <li>mss_enable_instance</li> <li>mss_save_instance_config</li> </ul> </li> <li>SmartTime Tcl Commands<ul> <li>all_inputs</li> <li>all_outputs</li> <li>all_registers</li> <li>check_constraints</li> <li>clone_scenario</li> <li>create_clock</li> <li>create_generated_clock</li> <li>create_scenario</li> <li>create_set</li> <li>expand_path</li> <li>get_cells</li> <li>get_clocks</li> <li>get_current_scenario</li> <li>get_nets</li> <li>get_pins</li> <li>get_ports</li> <li>list_clock_groups</li> <li>list_clock_latencies</li> <li>list_clock_uncertainties</li> <li>list_clocks</li> <li>list_disable_timings</li> <li>list_false_paths</li> <li>list_generated_clocks</li> <li>list_input_delays</li> <li>list_max_delays</li> <li>list_min_delays</li> <li>list_multicycle_paths</li> <li>list_objects</li> <li>list_output_delays</li> <li>list_paths</li> <li>list_scenario</li> <li>read_sdc</li> <li>remove_all_constraints</li> <li>remove_clock</li> <li>remove_clock_groups</li> <li>remove_clock_latency</li> <li>remove_clock_uncertainty</li> <li>remove_disable_timing</li> <li>remove_false_path</li> <li>remove_generated_clock</li> <li>remove_input_delay</li> <li>remove_max_delay</li> <li>remove_min_delay</li> <li>remove_multicycle_path</li> <li>remove_output_delay</li> <li>remove_scenario</li> <li>remove_set</li> <li>rename_scenario</li> <li>report</li> <li>save</li> <li>set_clock_groups</li> <li>set_clock_latency</li> <li>set_clock_to_output</li> <li>set_clock_uncertainty</li> <li>set_current_scenario</li> <li>set_disable_timing</li> <li>set_external_check</li> <li>set_external_delay</li> <li>set_false_path</li> <li>set_input_delay</li> <li>set_input_jitter</li> <li>set_max_delay</li> <li>set_min_delay</li> <li>set_multicycle_path</li> <li>set_options</li> <li>set_output_delay</li> <li>set_system_jitter</li> <li>write_sdc</li> </ul> </li> <li>SmartPower Tcl Commands<ul> <li>smartpower_add_new_custom_mode</li> <li>smartpower_add_new_scenario</li> <li>smartpower_add_pin_in_domain</li> <li>smartpower_battery_settings</li> <li>smartpower_change_clock_statistics</li> <li>smartpower_change_setofpin_statistics</li> <li>smartpower_commit</li> <li>smartpower_compute_vectorless</li> <li>smartpower_create_domain</li> <li>smartpower_edit_custom_mode</li> <li>smartpower_edit_scenario</li> <li>smartpower_export_mpe_report</li> <li>smartpower_get_temperature</li> <li>smartpower_get_tetaja</li> <li>smartpower_get_thermalmode</li> <li>smartpower_import_vcd</li> <li>smartpower_init_do</li> <li>smartpower_initialize_clock_with_constraints</li> <li>smartpower_init_set_clocks_options</li> <li>smartpower_init_set_combinational_options</li> <li>smartpower_init_setofpins_values</li> <li>smartpower_init_set_othersets_options</li> <li>smartpower_init_set_primaryinputs_options</li> <li>smartpower_init_set_registers_options</li> <li>smartpower_init_set_set_reset_options</li> <li>smartpower_remove_all_annotations</li> <li>smartpower_remove_custom_mode</li> <li>smartpower_remove_domain</li> <li>smartpower_remove_file</li> <li>smartpower_remove_pin_frequency</li> <li>smartpower_remove_pin_of_domain</li> <li>smartpower_remove_pin_probability</li> <li>smartpower_remove_scenario</li> <li>smartpower_report_power</li> <li>smartpower_report_power_activity_map</li> <li>smartpower_report_power_history</li> <li>smartpower_report_power_peak_analyzer</li> <li>smartpower_report_power_sequencer</li> <li>smartpower_restore</li> <li>smartpower_set_cooling</li> <li>smartpower_set_default_io_enable_rate</li> <li>smartpower_set_mode_for_analysis</li> <li>smartpower_set_mode_for_pdpr</li> <li>smartpower_set_operating_conditions</li> <li>smartpower_set_operating_conditions</li> <li>smartpower_set_pin_frequency</li> <li>smartpower_set_pin_probability</li> <li>smartpower_set_preference</li> <li>smartpower_set_process</li> <li>smartpower_set_scenario_for_analysis</li> <li>smartpower_set_tambient</li> <li>smartpower_set_temperature_opcond</li> <li>smartpower_set_thermalmode</li> <li>smartpower_set_voltage_opcond</li> <li>smartpower_temperature_opcond_set_design_wide</li> <li>smartpower_temperature_opcond_set_mode_specific</li> <li>smartpower_voltage_opcond_set_design_wide</li> <li>smartpower_voltage_opcond_set_mode_specific</li> </ul> </li> <li>Programming and Configuration Tcl Commands<ul> <li>configure_design_initialization_data</li> <li>configure_ram</li> <li>configure_envm</li> <li>configure_snvm</li> <li>configure_spiflash</li> <li>configure_uprom</li> <li>export_spiflash_image</li> <li>generate_design_initialization_data</li> <li>generate_initialization_mem_files</li> <li>modified_client</li> <li>nvm_update_serialization_client</li> <li>nvm_update_storage_client</li> <li>remove_permanent_locks</li> <li>select_programmer</li> <li>set_auto_update_mode</li> <li>set_manufacturer</li> <li>set_programming_interface</li> <li>set_cipher_text_auth_client</li> <li>set_plain_text_auth_client</li> <li>set_plain_text_client</li> <li>set_usk_client</li> <li>set_client</li> <li>set_data_storage_client</li> <li>update_storage_client</li> </ul> </li> <li>FlashPro Express Tcl Commands<ul> <li>close_project</li> <li>configure_flashpro3_prg</li> <li>configure_flashpro4_prg</li> <li>configure_flashpro5_prg</li> <li>configure_flashpro6_prg</li> <li>create_job_project</li> <li>auto_construct_job_project</li> <li>get_connected_programmers</li> <li>enable_prg</li> <li>enable_prg_type</li> <li>export_script</li> <li>open_project</li> <li>ping_prg</li> <li>refresh_prg_list</li> <li>remove_prg</li> <li>run_selected_actions</li> <li>save_log</li> <li>save_project</li> <li>scan_chain_prg</li> <li>self_test_prg</li> <li>set_fpexpress_mode</li> <li>set_hsm_params</li> <li>set_prg_name</li> <li>set_programming_action</li> <li>set_programming_file</li> <li>set_programming_interface</li> <li>set_spi_flash_action</li> <li>set_spi_flash_file</li> <li>update_fp6_programmers</li> </ul> </li> <li>Configure JTAG Chain Tcl Commands<ul> <li>add_actel_device</li> <li>select_libero_design_device</li> <li>copy_device</li> <li>cut_device</li> <li>enable_device</li> <li>remove_device</li> <li>set_device_name</li> <li>add_non_actel_device</li> <li>add_non_actel_device_to_database</li> <li>construct_chain_automatically</li> <li>paste_device</li> <li>remove_non_actel_device_from_database</li> <li>set_bsdl_file</li> <li>set_device_ir</li> <li>set_device_order</li> <li>set_device_tck</li> <li>set_device_type</li> </ul> </li> <li>SmartDebug Tcl Commands<ul> <li>Smart Debug Tcl Commands<ul> <li>add_probe_insertion_point</li> <li>add_to_probe_group</li> <li>check_flash_memory</li> <li>close_project</li> <li>complete_debug_job</li> <li>create_probe_group</li> <li>debug_ddr</li> <li>debug_mss_ddr</li> <li>debug_iod</li> <li>ddr_read</li> <li>ddr_write</li> <li>delete_active_probe</li> <li>load_live_probe_list*</li> <li>eye_monitor_power</li> <li>event_counter</li> <li>execute_dfe_calibration</li> <li>export_ddr_training_data</li> <li>export_mss_ddr_training_data</li> <li>fhb_control</li> <li>get_programmer_info</li> <li>get_user_clock_frequencies</li> <li>import_ddc_file</li> <li>load_active_probe_list</li> <li>load_SI_design_defaults</li> <li>loopback_mode</li> <li>loopback_test</li> <li>move_to_probe_group</li> <li>mss_add_register</li> <li>mss_read_register</li> <li>mss_write_register</li> <li>mss_import_register</li> <li>mss_export_register</li> <li>new_project</li> <li>open_project</li> <li>optimize_dfe</li> <li>optimize_receiver</li> <li>pcie_config_space</li> <li>pcie_ltssm_status</li> <li>plot_eye</li> <li>prbs_test</li> <li>process_job_request</li> <li>program_probe_insertion</li> <li>read_active_probe</li> <li>read_envm_memory</li> <li>read_id_code</li> <li>read_device_status</li> <li>read_lsram</li> <li>read_usram</li> <li>read_snvm_memory</li> <li>read_uprom_memory</li> <li>read_flash_memory</li> <li>record_actions</li> <li>remove_from_probe_group</li> <li>remove_probe_insertion_point</li> <li>rescan_programmer</li> <li>run_frequency_monitor</li> <li>save_active_probe_list</li> <li>save_live_probe_list</li> <li>scan_ecc_memories</li> <li>select_active_probe</li> <li>serdes_lane_reset</li> <li>serdes_read_register</li> <li>serdes_write_register</li> <li>set_debug_device</li> <li>set_debug_programmer</li> <li>set_hsm_params</li> <li>set_live_probe</li> <li>signal_integrity_export</li> <li>signal_integrity_import</li> <li>signal_integrity_write</li> <li>smartbert_test</li> <li>static_pattern_transmit</li> <li>transceiver_lane_reset</li> <li>tvs_monitor</li> <li>ungroup</li> <li>unset_live_probe</li> <li>update_fp6_programmers</li> <li>write_active_probe</li> <li>write_lsram</li> <li>write_usram</li> <li>xcvr_add_register</li> <li>xcvr_export_register</li> <li>xcvr_import_register</li> <li>xcvr_read_register</li> <li>xcvr_write_register</li> </ul> </li> </ul> </li> <li>System Builder Tcl Commands<ul> <li>sb_configure_page</li> <li>sb_add_core</li> <li>sb_configure_core</li> <li>sb_configure_core_count</li> <li>sb_move_core</li> <li>sb_enable_core</li> <li>sb_disable_core</li> <li>sb_enable_peripheral</li> <li>sb_disable_peripheral</li> <li>sb_configure_peripheral</li> <li>sb_set_fic_direct_mode</li> <li>sb_configure_envm</li> <li>open_sb_component</li> <li>generate_sb_component</li> <li>close_sb_component</li> </ul> </li> <li>Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands<ul> <li>ssn_analyzer_noise_report</li> <li>ssn_analyzer_rerun_analysis</li> <li>ssn_analyzer_set_dontcare</li> <li>ssn_analyzer_set_pulse_width</li> <li>ssn_analyzer_set_static</li> <li>ssn_analyzer_summary_report</li> </ul> </li> <li>HSM Tcl Commands<ul> <li>list_all_hsm_tickets</li> <li>complete_prog_job</li> <li>get_job_status</li> <li>process_job_request</li> <li>remove_hsm_tickets</li> <li>set_hsm_params</li> </ul> </li> <li>Derive Constraints Tcl Commands<ul> <li>Working with the derive_constraints Utility</li> <li>set_device</li> <li>read_verilog</li> <li>read_vhdl</li> <li>set_top_level</li> <li>read_sdc</li> <li>read_ndc</li> <li>derive_constraints</li> <li>write_sdc</li> <li>write_pdc</li> <li>write_ndc</li> <li>add_include_path</li> </ul> </li> <li>Revision History</li> <li>Microchip FPGA Support</li> <li>Microchip Information<ul> <li>Trademarks</li> <li>Legal Notice</li> <li>Microchip Devices Code Protection Feature</li> </ul> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00629BED-7EA7-4D8F-9E0A-B2C3B6FA2DBC/","title":"GENERATEPROGRAMMINGDATA","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00629BED-7EA7-4D8F-9E0A-B2C3B6FA2DBC/#description","title":"Description","text":"<p>\"GENERATEPROGRAMMINGDATA\" is the name of a command tool used in the run_tool command. The \"run_tool -name {GENERATEPROGRAMMINGDATA}\" Tcl command generates the files needed for generating programming bitstream files.</p> <pre><code>run_tool -name {GENERATEPROGRAMMINGDATA}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00629BED-7EA7-4D8F-9E0A-B2C3B6FA2DBC/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00629BED-7EA7-4D8F-9E0A-B2C3B6FA2DBC/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00629BED-7EA7-4D8F-9E0A-B2C3B6FA2DBC/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00629BED-7EA7-4D8F-9E0A-B2C3B6FA2DBC/#example","title":"Example","text":"<p>The following command generats programming bitstream file:</p> <pre><code>run_tool -name {GENERATEPROGRAMMINGDATA}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00D1CD9B-A111-47EC-82F9-5739677A732C/","title":"sd_instantiate_macro","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00D1CD9B-A111-47EC-82F9-5739677A732C/#description","title":"Description","text":"<p>This tcl command instantiates a Microsemi primitive macro in a SmartDesign component.</p> <pre><code>sd_instantiate_macro -sd_name {smartdesign component name} \\\n                     -macro_name {macro module name} \\\n                     [-instance_name {instance name}] \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00D1CD9B-A111-47EC-82F9-5739677A732C/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. macro_name string Specifies the name of the macro being instantiated in the SmartDesign component. It is mandatory. instance_name string Specifies the instance name of the macro. It is optional. By default, the instance name is &lt;macroname&gt;_&lt;index&gt; (index is an automatically generated integer starting at 0 such that the instance name is unique in the SmartDesign). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00D1CD9B-A111-47EC-82F9-5739677A732C/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'macro_name' is missing. None Required parameter 'sd_name' is missing. None Unable to find macro 'some_macro_name' in the ADLIB database. None The component 'component_name' doesn't exist. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_instantiate_macro -sd_name \"sd_name\" -macro_name \"macro_name\" [-instance_name \"instance_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00D1CD9B-A111-47EC-82F9-5739677A732C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-00D1CD9B-A111-47EC-82F9-5739677A732C/#example","title":"Example","text":"<ul> <li> <p>The following Tcl command shows how to use instance of \"MX2\" multiplexer macro in TOP design:</p> <pre><code>sd_instantiate_macro -sd_name {TOP} -macro_name {MX2} -instance_name {MX2_0}\n</code></pre> </li> <li> <p>The following Tcl command shows how to use instance of \"MX2\" multiplexer macro in TOP design, in this case creates instance with macro name and index(unique number):</p> <pre><code>sd_instantiate_macro -sd_name {TOP} -macro_name {MACC_PA}\n</code></pre> </li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0194CAD6-2999-498B-9F82-6A4C8DA294C8/","title":"smartpower_set_preference","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0194CAD6-2999-498B-9F82-6A4C8DA294C8/#description","title":"Description","text":"<p>This Tcl command sets the following preferences: power unit, frequency unit, operating mode, operating conditions, and toggle. These preferences can also be set from the preferences dialog box.</p> <p>Note: Running the script with invalid argument it will trigger a warning message: Ignoring invalid argument 'argname'.</p> <pre><code>smartpower_set_preference [-powerunit \"W | mW | uW\"] \\\n                          [-frequnit \"Hz | KHz | MHz\"] \\\n                          [-opcond \"Best | Typical | Worst\"] \\\n                          [-opmode \"Active | Static\"] \\\n                          [-toggle \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0194CAD6-2999-498B-9F82-6A4C8DA294C8/#arguments","title":"Arguments","text":"Parameter    Type    Description    powerunit    string    Specifies the unit in which power is set. The acceptable values for this argument are the following: -   W - The power unit is set to watts. -   mW - The power unit is set to milliwatts. -   uW - The power unit is set to microwatts.    frequnit    string    Specifies the unit in which frequency is set. The acceptable values for this argument are the following: -   H - The frequency unit is set to hertz. -   kHz - The frequency unit is set to kilohertz. -   MHz - The frequency unit is set to megahertz.    opmode    string    Specifies the operating mode. The acceptable values for this argument are the following: -   active - The operating mode is set to active. -   static - The operating mode is set to static. -   Flash\\*Freeze - The operating mode is set to Flash\\*Freeze \\(RTG4, SmartFusion 2 and IGLOO 2\\).    opcond    string    Specifies the operating condition. The acceptable values for this argument are the following: -   worst - The operating condition is set to worst-case. -   typical - The operating condition is set to typical case. -   best - The operating condition is set to best case.    toggle    boolean    Specifies the toggle. The acceptable values for this argument are the following: -   TRUE, true or 1 - The toggle is set to true. -   FALSE, false or 0 - The toggle is set to false.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0194CAD6-2999-498B-9F82-6A4C8DA294C8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'powerunit' has illegal value. None powerunit: Invalid argument value: 'value' (expecting W, mW or uW). None frequnit: Invalid argument value: 'value' (expecting Hz, KHz or MHz). None opmode: Invalid argument value: 'value' (expecting Active, Static or Flash*Freeze). None opcond: Invalid argument value: 'value' (expecting Best, Typical or Worst). None toggle: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0194CAD6-2999-498B-9F82-6A4C8DA294C8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0194CAD6-2999-498B-9F82-6A4C8DA294C8/#example","title":"Example","text":"<p>This example sets the frequency of the power unit to \"watts\", the frequency unit to \"Hz\", the operating mode to \"active\", the operating condition to \"typical\", and the toggle to \"true\":</p> <pre><code>smartpower_set_preference -powerunit {w} \\\n                              -frequnit {hz} \\\n                              -opmode {active} \\\n                              -opcond{typical} \\\n                              -toggle {true}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0198E7B6-F04C-494C-B44C-F49B1E6F910F/","title":"sd_configure_core_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0198E7B6-F04C-494C-B44C-F49B1E6F910F/#description","title":"Description","text":"<p>This tcl command configures the parameters of a core instance (Direct Instantiation) in a SmartDesign component. This command can configure multiple core parameters at a time.</p> <pre><code>sd_configure_core_instance -sd_name {smartdesign component name} \\\n                           -instance_name {core instance name} \\\n                           -params {core parameters}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0198E7B6-F04C-494C-B44C-F49B1E6F910F/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the core instance in the SmartDesign which needs to be configured. It is mandatory. params string Specifies the parameters that need to be configured for the core instance. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0198E7B6-F04C-494C-B44C-F49B1E6F910F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'instance_name' is missing. None Parameter 'instance_name' has illegal value. None The component 'comonent_name' doesn't exist. None Parameter 'params' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_configure_core_instance -sd_name \"sd_name\" -instance_name \"instance_name\" [-params \"[params]+\"] ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0198E7B6-F04C-494C-B44C-F49B1E6F910F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0198E7B6-F04C-494C-B44C-F49B1E6F910F/#example","title":"Example","text":"<p>This example configures {COREFIFO_0} instance in the {SD1} SmartDesign component with the following parameters: \"SYNC:0\", \"param2:value2\" and \"param3:value3\".</p> <pre><code>sd_configure_core_instance \\\n               -sd_name {SD1} \\\n               -instance_name {COREFIFO_0} \\\n               -params {\"SYNC:0\" \"param2:value2\" \"param3:value3\"}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-020F8BD3-CA11-4120-A0A6-191881252D03/","title":"Print Statement and Return Values","text":"<p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-020F8BD3-CA11-4120-A0A6-191881252D03/#print-statement","title":"Print Statement","text":"<p>Use the puts command to write a string to an output channel. Predefined output channels are \u201cstdout\u201d and \u201cstderr.\u201d If you do not specify a channel, then puts display text to the stdout channel.</p> <p>Note: The STDIN Tcl command is not supported by Microchip SoC tools.</p> <p>For example:</p> <pre><code>set a [ myprog arg1 arg2 ]\nputs \"the answer from myprog was $a (this text is on stdout)\" \nputs stdout \u201cthis text also is on stdout\u201d\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-020F8BD3-CA11-4120-A0A6-191881252D03/#return-values","title":"Return Values","text":"<p>The return code of a Tcl command is a string. You can use a return value as an argument to another function by enclosing the command with square brackets [ ]. For example:</p> <pre><code>set a [ prog arg1 arg2 ] exec $a\n</code></pre> <p>The Tcl command \u201cexec\u201d will run an external program. The return value of \u201cexec\u201d is the output (on stdout) from the program. For example:</p> <pre><code>set tmp [ exec myprog ] puts stdout $tmp\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-025C96BB-ED44-4499-989C-499B9471D7E1/","title":"sd_disconnect_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-025C96BB-ED44-4499-989C-499B9471D7E1/#description","title":"Description","text":"<p>This tcl command clears all the connections on an instance in a SmartDesign component.</p> <p>Note: This command is not required to build a SmartDesign component. This command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_disconnect_instance -sd_name {smartdesign component name} \\\n                       -instance_name {instance name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-025C96BB-ED44-4499-989C-499B9471D7E1/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance for which all the connections must be cleared. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-025C96BB-ED44-4499-989C-499B9471D7E1/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'instance_name' has illegal value. None Required parameter 'instance_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_disconnect_instance -sd_name \"sd_name\" -instance_name \"[instance_name]+\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-025C96BB-ED44-4499-989C-499B9471D7E1/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-025C96BB-ED44-4499-989C-499B9471D7E1/#example","title":"Example","text":"<p>This example disconnects {RAM1K18_1\" instance.</p> <pre><code>sd_disconnect_instance -sd_name {sd1} -instance_name {RAM1K18_1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-025C96BB-ED44-4499-989C-499B9471D7E1/#see-also","title":"See Also","text":"<ul> <li> <p>sd_rename_instance</p> </li> <li> <p>sd_update_instance</p> </li> <li> <p>sd_delete_instances</p> </li> <li> <p>sd_duplicate_instance</p> </li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/","title":"set_disable_timing","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/#description","title":"Description","text":"<p>Disables timing arcs within a cell (instance) and returns the ID of the created constraint if the command succeeded. To specify a Disable Timing constraint, open the Set Constraint to Disable Timing Arcs dialog box in the following way: From the Constraints menu, click Disable Timing.</p> <p>Note: This constraint is for the Place and Route tool and the Verify Timing tool. It is ignored by the Synthesis tool.</p> <pre><code>set_disable_timing -from value -to value name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> string Specifies the starting point for the timing arc. The <code>-from</code> and <code>-to</code> arguments must either both be present or both omitted for the constraint to be valid. <code>to</code> string Specifies the ending point for the timing arc. The <code>-from</code> and <code>-to</code> arguments must either both be present or both omitted for the constraint to be valid. <code>name</code> string Specifies the instance(cell) name for which the disable timing arc constraint will be created. Return Type Description <code>integer</code> Returns the ID of created constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter _AtclParam0_ is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/#example","title":"Example","text":"<p>The following example disables timing arcs within A to Y.</p> <pre><code>set_disable_timing -from A -to Y\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_disable_timing</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02B5D89E-8C49-464C-BD57-278F85380C73/#see-also","title":"See Also","text":"<ul> <li>remove_disable_timing</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C0DE45-107C-485F-A43B-318BD415CE34/","title":"get_connected_programmers","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C0DE45-107C-485F-A43B-318BD415CE34/#description","title":"Description","text":"<p>This Tcl command returns a list of currently connected programmers which can be parsed and used to enable or disable programmers.</p> <pre><code>get_connected\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C0DE45-107C-485F-A43B-318BD415CE34/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C0DE45-107C-485F-A43B-318BD415CE34/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C0DE45-107C-485F-A43B-318BD415CE34/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C0DE45-107C-485F-A43B-318BD415CE34/#example","title":"Example","text":"<pre><code>{{1380217}} {{FP6 S200XTYQWQ FP5}}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C0DE45-107C-485F-A43B-318BD415CE34/#see-also","title":"See Also","text":"<p>None</p> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C61D31-6FB0-466D-9E8B-190C3D88784E/","title":"sd_delete_nets","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C61D31-6FB0-466D-9E8B-190C3D88784E/#description","title":"Description","text":"<p>This tcl command deletes one or more nets from the SmartDesign component.</p> <p>Important: This command will not delete multiple nets in this release. Support for deleting multiple nets will be provided in the next Libero release. This command is not required to build a SmartDesign component. This command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_delete_nets -sd_name {smartdesign component name} \\\n               -net_names {net names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C61D31-6FB0-466D-9E8B-190C3D88784E/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. net_names string Specifies the net names to be deleted. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C61D31-6FB0-466D-9E8B-190C3D88784E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None The component 'design_name' doesn't exist. None Net 'net_name' does not exist. None Parameter 'net_names' has illegal value. None Required parameter 'net_names' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C61D31-6FB0-466D-9E8B-190C3D88784E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C61D31-6FB0-466D-9E8B-190C3D88784E/#example","title":"Example","text":"<p>This example deletes \"B_REN_0\" net from \"top\" design.</p> <pre><code>sd_delete_nets -sd_name {top} -net_names {B_REN_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C61D31-6FB0-466D-9E8B-190C3D88784E/#see-also","title":"See Also","text":"<ul> <li>sd_create_scalar_net</li> <li>sd_create_bif_net</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/","title":"set_external_check","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/#description","title":"Description","text":"<p>Defines the external setup and hold delays for an input relative to a clock.</p> <pre><code>set_external_check delay_value -clock clock_ref [\u2013setup] [\u2013hold] input_list\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/#arguments","title":"Arguments","text":"Parameter Type Description <code>delay_value</code> integer Specifies the delay at the input port/pin inside the FPGA. <code>clock</code> string Specifies  the reference clock to which the specified external check is related. This is a mandatory argument. <code>setup or hold</code> None Specifies that delay_value refers to the setup/hold check at the specified input. This is a mandatory argument if <code>\u2013hold</code> is not used. You must specify either the <code>\u2013setup</code> or <code>\u2013hold</code> option. <code>input_list</code> list of strings Provides a list of input ports in the current design to which <code>delay_value</code> is assigned. If you need to specify more than one object, enclose the objects in braces ({}). Return Type Description <code>integer</code> Returns the ID of the external setup and hold constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter -clock is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/#example","title":"Example","text":"<p>The following example sets an external setup delay with 0.2 ns for A input port.</p> <pre><code>set_external_check -setup 0.2 -clock { clk } [ get_ports { A } ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_external_check</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-02C78E8B-4DC0-4F79-AFEF-C5198F8B90EE/#see-also","title":"See Also","text":"<ul> <li>set_input_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-04E01584-C4CF-40AE-86FD-482198007E5C/","title":"publish_block","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-04E01584-C4CF-40AE-86FD-482198007E5C/#description","title":"Description","text":"<p>Tcl command publishes a block with the conditions related to place and route. This is the project_setting command. To enable Block Creation for a new project:</p> <ol> <li>Select New Project from the Libero SoC Project menu.</li> <li>Check the Enable Block Creation checkbox.</li> <li>Select the Enhanced Constraint Flow for the new project. In an existing project, from the Project menu, select Project Settings &gt; Design Flow and check the Enable Block Creation checkbox.</li> <li>After Block Creation is enabled, Publish Block appears in the Design Flow window.</li> <li>Expand Publish Design, right-click Publish Block and select Export from the context-menu that appears. By default, this option is not unchecked.</li> </ol> <pre><code>publish_block -file {absolute or relative path} \\\n              [-publish_placement value] \\\n              [-publish_routing value] \\\n              [-publish_region value] \\\n              [-vhdl value ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-04E01584-C4CF-40AE-86FD-482198007E5C/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Specifies the location \\(absolute or relative\\) to publish the block. Default is /designer/&lt;designer\\_name&gt;/&lt;designer\\_name&gt;.cxz.    publish\\_placement    boolean    Valid values are: TRUE, 1, true, FALSE, 0 or false -   FALSE, false, 0 - no placement or routing will be published and preserved. Only the netlist is preserved. -   TRUE, true, 1 - publishes placement if all the macros in your design are placed or assigned to a region. Default this box is checked.    publish\\_routing    boolean    Valid values are: TRUE, 1, true, FALSE, 0 or false -   FALSE, false, 0 - routing will not be published and added to the block. This block will be completely rerouted completely in the top design. -   TRUE, true, 1 - publish routing to be part of the block. `publish_placement` must be 1 for this option to take effect. All the macros should be placed or assigned to a region. Default this box is checked.    publish\\_region    boolean    Valid values are: TRUE, 1, true, FALSE, 0 or false -   FALSE, false, 0 - region constraints are not added to the block published. -   TRUE, true, 1 - Region constraints will be published and preserved. This is not recommended and should be done only if the user wants to keep the regions in the top design. Example: the user wants to see an empty region in the top design. In general, the regions used to control placement should not be part of the block. Default this box is checked.    vhdl    boolean    Valid values are: TRUE, 1, true, FALSE, 0 or false -   FALSE, false, 0 - generates a Verilog netlist to be used for synthesis and simulation. Default value. -   TRUE, true, 1 - generates a VHDL file format."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-04E01584-C4CF-40AE-86FD-482198007E5C/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Required parameter 'publish_placement' is missing. None Required parameter 'publish_routing' is missing. None Required parameter 'publish_region' is missing. None publish_placement: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None publish_routing: Invalid argument value: '' (expecting TRUE, 1, true, FALSE, 0 or false). None publish_region: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None vhdl: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'publish_block -file \"Publish Block file Name\" \\ -publish_placement \"TRUE | FALSE\" \\ -publish_routing \"TRUE | FALSE\" \\ -publish_region \"TRUE | FALSE\" \\ [-vhdl \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-04E01584-C4CF-40AE-86FD-482198007E5C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-04E01584-C4CF-40AE-86FD-482198007E5C/#example","title":"Example","text":"<p>The following example exports Publish Block file in the <code>\\test_block\\designer\\top\\top.cxz</code> file, generates a Verilog netlist. Publishes placement and region if all the macros in your design are placed or assigned to a region:</p> <pre><code>publish_block -file {D:\\test_block\\designer\\top\\top.cxz} \\\n              -publish_placement 1 -publish_routing 1 -publish_region 1 \\\n              -vhdl 0\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-056397EC-832F-4DA2-95C8-486D2F3CD110/","title":"configure_spiflash","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-056397EC-832F-4DA2-95C8-486D2F3CD110/#description","title":"Description","text":"<p>This Tcl command configures the SPI Flash clients in the SPI Flash tab of the Design and Memory Initialization tool. Can specify user SPI FLASH clients using this command.</p> <p>Note: You must run Generate Design Initialization Data (generate_design_initialization_data) after configuring SPI Flash (configure_spiflash) and/or Design Initialization (configure_design_initialization_data).</p> <pre><code>configure_spiflash -cfg_file {path_to_configuration_file.cfg}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-056397EC-832F-4DA2-95C8-486D2F3CD110/#arguments","title":"Arguments","text":"Parameter Type Description cfg_file string Specifies the path to the configuration file of the SPI FLASH client. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-056397EC-832F-4DA2-95C8-486D2F3CD110/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'cfg_file' is missing. None Unable to locate or read SPI Flash configuration file '*SNVM.cfg'. None You have to specify SPI Flash configuration file for 'cfg_file' parameter. None Parameter 'cfg_file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_spiflash -cfg_file \"cfg_file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-056397EC-832F-4DA2-95C8-486D2F3CD110/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-056397EC-832F-4DA2-95C8-486D2F3CD110/#example","title":"Example","text":"<p>This example configures the SPI Flash clients with {<code>./src/spiflash.cfg</code>} file.</p> <pre><code>configure_spiflash -cfg_file {./src/spiflash.cfg}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-057CC238-9EF5-48A0-A21D-D469F07B4FD5/","title":"import_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-057CC238-9EF5-48A0-A21D-D469F07B4FD5/#description","title":"Description","text":"<p>This Tcl command imports a component <code>*.cxf</code> file into the Libero project. After import, the <code>*.cxf</code> file is placed in the <code>&lt;project_folder&gt;/component/work/&lt;component_name&gt;</code> folder.</p> <p>Note: Only the <code>*.cxf</code>file format is supported for component import.</p> <pre><code>import_component -file &lt;path_to_component.cxf&gt; \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-057CC238-9EF5-48A0-A21D-D469F07B4FD5/#arguments","title":"Arguments","text":"Parameter Type Description file string The <code>-file</code> argument specifies the location of the component <code>*.cxf</code> file to import. Both absolute and relative paths are supported."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-057CC238-9EF5-48A0-A21D-D469F07B4FD5/#error-codes","title":"Error Codes","text":"Error Code  Description  None  Could not find the specified core file.  None  Required parameter 'file' is missing.  None  Parameter 'param_name' is not defined."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-057CC238-9EF5-48A0-A21D-D469F07B4FD5/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-057CC238-9EF5-48A0-A21D-D469F07B4FD5/#example","title":"Example","text":"<p>The following example imports a component <code>my_mult.cxf</code> file into the Libero project.</p> <pre><code>import_component -file {D:/test/my_design/my_mult.cxf}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-057CC238-9EF5-48A0-A21D-D469F07B4FD5/#see-also","title":"See Also","text":"<ul> <li>import_component_data</li> <li>delete_component</li> <li>generate_component</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-05C3BD86-AD9B-4FEB-A366-6B46FBEA5EAA/","title":"sb_disable_peripheral","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-05C3BD86-AD9B-4FEB-A366-6B46FBEA5EAA/#description","title":"Description","text":"<p>This Tcl command is used to disable the MSS peripherals in various subsystems of the Peripherals page of the System Builder component.</p> <p>Note: By default, MSS_MMUART_0/1, MSS_I2C_0/1, MSS_SPI_0/1 are enabled in all devices. Use the <code>sb_disable_peripheral</code> command to disable the peripherals that are not needed.</p> <pre><code>sb_disable_peripheral \\\n-component_name {component_name} \\\n[-peripheral_name {peripheral_name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-05C3BD86-AD9B-4FEB-A366-6B46FBEA5EAA/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -peripheral_name {peripheral_name} string Mandatory. Name of the MSS peripheral instance to be disabled."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-05C3BD86-AD9B-4FEB-A366-6B46FBEA5EAA/#example","title":"Example","text":"<pre><code>sb_disable_peripheral -component_name {sb} -peripheral_name {MSS_SPI_0}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-05F3AA42-6941-47FC-B42B-E644BD610E81/","title":"Building a Libero Design Using Tcl","text":"<p>Microchip\u2019s Libero SoC Design Suite enables the rapid development of FPGA designs by offering a comprehensive set of industry-standard third-party tools. It also offers a rich IP library for various applications such as Communications, Networking, Imaging and Video, Industrial, Defense, and Aerospace.</p> <p>Tcl commands help facilitate the end-to-end design flow automation. Libero SoC supports Tcl scripting, which facilitates the automation of end-to-end design flow from HDL to programming. This chapter describes how the HDL to programming flow is executed in the Libero SoC Design Suite using Tcl, how to run the Tcl, and how to update a project with the updated HDL and constraints files.</p> <ul> <li> <p>HDL to Programming Flow </p> </li> <li> <p>Running the Tcl </p> </li> <li> <p>Updating a Project </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC/","title":"associate_stimulus","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC/#description","title":"Description","text":"<p>This Tcl command associates a stimulus file in your project. Before running simulation, you must associate a test bench. If you attempt to run simulation without an associated test bench, the Libero SoC Project Manager asks you to associate a test bench or open the simulator without a test bench.</p> <pre><code>associate_stimulus [-file {absolute path and name of the file}] \\\n                   [-mode \"new | add | remove\" ] -module \"module\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Specifies the absolute path and name of the file to which you want to associate your stimulus files.    mode    string    Specifies whether you are creating a new stimulus association, adding or removing. Possible values are:-   new - creates a new stimulus file association. -   add - adds a stimulus file to an existing association. -   remove - removes a stimulus file association.    module    string    Sets the module, where value is the name of the module. This is mandatory.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC/#error-codes","title":"Error Codes","text":"Error Code Description None 'file' is not in the project. None Required parameter 'module' is missing. None  Parameter 'module' has illegal value. None  Parameter 'param_name' is not defined. Valid command formatting is 'associate_stimulus [-file \"file\"]* [-mode \"new | add | remove\"] -module \"module\" ' None  mode: Invalid argument value: 'value' (expecting new, add or remove)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC/#example","title":"Example","text":"<p>The following example associates a new stimulus file 'stim.vhd' for stimulus.</p> <pre><code>associate_stimulus -file stim.vhd -mode new -module stimulus\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC/#see-also","title":"See Also","text":"<ul> <li>organize_sources</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-06271878-A36C-4722-93BC-46DC055BED0E/","title":"unset_as_target","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-06271878-A36C-4722-93BC-46DC055BED0E/#description","title":"Description","text":"<p>This Tcl command unsets a target file in the Constraints view to not to store constraints. To unset *.sdc *.pdc files as target, click the Manage Constraints tool name from Design Flow.</p> <pre><code>unset_as_target -file { absolute path to file }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-06271878-A36C-4722-93BC-46DC055BED0E/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute path to file to be unset as a target."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-06271878-A36C-4722-93BC-46DC055BED0E/#error-codes","title":"Error Codes","text":"Error Code    Description    None    Parameter 'param\\_name' is not defined. Valid command formatting is 'unset\\_as\\_target -file \"file to unset as target\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-06271878-A36C-4722-93BC-46DC055BED0E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-06271878-A36C-4722-93BC-46DC055BED0E/#example","title":"Example","text":"<p>This command unsets the SDC file &lt;project_folder&gt;/constraint/user.sdc as target to not store SDC command.</p> <pre><code>unset_as_target -file {/prj_path/constraint/user.sdc}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-06271878-A36C-4722-93BC-46DC055BED0E/#see-also","title":"See Also","text":"<ul> <li>set_as_target</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-068B37BE-C31D-4129-9013-0541211EBC2E/","title":"smartpower_add_new_custom_mode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-068B37BE-C31D-4129-9013-0541211EBC2E/#description","title":"Description","text":"<p>This Tcl command creates a new custom mode.</p> <pre><code>smartpower_add_new_custom_mode -name {mode name} \\\n                               -base_mode {base mode} \\\n                               [-description {mode description}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-068B37BE-C31D-4129-9013-0541211EBC2E/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the new custom mode. This parameter is mandatory. base_mode string Specifies the name of the base mode used to create the new custom mode. It must be one of the following: Active, Standby or Flash*Freeze (RTG4, SmartFusion 2, and IGLOO 2). This parameter is mandatory. description string Specifies the description of the new custom mode. This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-068B37BE-C31D-4129-9013-0541211EBC2E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' has illegal value. None base_mode: Invalid argument value: 'mode_name' (expecting Active, Static, new_mode_name1, new_mode_name2 or new_mode_name4). None Parameter 'base_mode' has illegal value. None Required parameter 'base_mode' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_add_new_custom_mode -name \"name\" [-description \"description\"] -base_mode \"Active | Static | new_mode_name1 | new_mode_name2 | new_mode_name4\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-068B37BE-C31D-4129-9013-0541211EBC2E/#supported-families","title":"Supported Families","text":"Supported Families Supported Versions PolarFire\u00ae v12.4+ SmartFusion\u00ae 2 v12.4+ RTG4\u2122 v12.4+ IGLOO\u00ae 2 v12.4+ PolarFire SoC v12.6+"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-068B37BE-C31D-4129-9013-0541211EBC2E/#example","title":"Example","text":"<p>This example creates a new custom mode \"NewCustomMode\" based on the Active mode:</p> <pre><code>smartpower_add_new_custom_mode -name {NewCustomMode} \\\n                               -base_mode {Active} \\\n                               -description {frequency 10 MHz}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-068B37BE-C31D-4129-9013-0541211EBC2E/#see-also","title":"See Also","text":"<ul> <li>smartpower_remove_custom_mode</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0697CB5C-07D4-4128-9ACE-F963DA3EC1C8/","title":"USER_PROG_DATA","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0697CB5C-07D4-4128-9ACE-F963DA3EC1C8/#description","title":"Description","text":"<p>\"USER_PROG_DATA\" is a command tool used in configure_tool. Configure_tool -name {USER_PROG_DATA} sets the Design Version and Silicon Signature in your device.</p> <p>Note: The Configure User Programming Data tool is obsolete. You must now use the Configure Programming Options tool to configure design version and silicon signature.</p> <pre><code>configure_tool -name {USER_PROG_DATA} \\\n                           -params {name:value} \\\n                           -params {name:value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0697CB5C-07D4-4128-9ACE-F963DA3EC1C8/#arguments","title":"Arguments","text":"Parameter Type Description design_version integer Sets the design version. It must be greater than the Back level version in SPM Update Policy. The possible values are integers 0 through 65535. silicon_signature hexadeciml 32-bit (8 hex characters) silicon signature to be programmed into the device. This field can be read from the device using the JTAG USERCODE instruction. The possible values are 8 Hex characters (max length 8 Hex characters) Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0697CB5C-07D4-4128-9ACE-F963DA3EC1C8/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_tool -name \"tool name\" [-params \"params\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0697CB5C-07D4-4128-9ACE-F963DA3EC1C8/#supported-families","title":"Supported Families","text":"SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0697CB5C-07D4-4128-9ACE-F963DA3EC1C8/#example","title":"Example","text":"<p>This example configures the {USER_PROG_DATA} tool with the following parameters.</p> <pre><code>configure_tool -name {USER_PROG_DATA} \\\n               -params {design_version:255} \\\n               -params {silicon_signature:abcdffff}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-07692699-A540-4D50-A299-2B606EC6BDE8/","title":"set_cipher_text_auth_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-07692699-A540-4D50-A299-2B606EC6BDE8/#description","title":"Description","text":"<p>This Tcl command is added to the <code>sNVM.cfg</code> file that is given as the parameter to the configure_snvm command. Cipher-text Authenticated clients have 236 bytes available for user data in each page of sNVM.</p> <pre><code>set_cipher_text_auth_client \\\n              -client_name {name} \\\n              -number_of_bytes {number} \\\n              -content_type {MEMORY_FILE | STATIC_FILL} \\\n              -content_file_format {Microchip-Binary 8/16/32 bit} \\\n              -content_file {path} \\\n              -start_page {number} \\\n              -use_for_simulation {0} \\\n              -reprogram {0 | 1} \\\n              -use_as_rom {0 | 1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-07692699-A540-4D50-A299-2B606EC6BDE8/#arguments","title":"Arguments","text":"Parameter Type Description client_name string The name of the client. Needs to start with an alphabetic letter. Underscores and numerals are allowed at all positions other than the first. number_of_bytes integer The size of the client specified in bytes. content_type string Source of data for the client. This can either be a memory file or all zeros. Allowed values are MEMORY_FILE or STATIC_FILL. content_file_format string Only \u2018Microchip-Binary 8/16/32 bit\u2019 is supported at this time. content_file string Path of the memory file. This can be absolute or relative to the project. start_page integer The page number in sNVM where data for this client will be placed. use_for_simulation integer Only value 0 is allowed. reprogram boolean Specifies whether the client will be programmed into the final design or not. Possible values are 0 or 1. use_as_rom boolean Specifies whether the client will allow only reads or both read and writes. Possible values are 0 or 1. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-07692699-A540-4D50-A299-2B606EC6BDE8/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-07692699-A540-4D50-A299-2B606EC6BDE8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-07692699-A540-4D50-A299-2B606EC6BDE8/#example","title":"Example","text":"<p>The following example adds CipherText Authenticated client:</p> <pre><code>set_cipher_text_auth_client \\\n        -client_name {client1}  \\\n        -number_of_bytes 5 \\\n        -content_type {STATIC_FILL}  \\\n        -content_file_format {Microchip-Binary 8/16/32 bit}  \\\n        -content_file {}  \\\n        -mem_file_base_address {0x00000000}  \\\n        -start_page 100 \\\n        -use_for_simulation 0 \\\n        -reprogram 0 \\\n        -use_as_rom 1\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-07692699-A540-4D50-A299-2B606EC6BDE8/#see-also","title":"See Also","text":"<ul> <li>set_plain_text_client</li> <li>set_plain_text_auth_client</li> <li>set_usk_client</li> </ul> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9/","title":"remove_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9/#description","title":"Description","text":"<p>This Tcl command removes a core from your project.</p> <pre><code>remove_core [-vlnv \"Vendor:Library:Name:Version\" ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9/#arguments","title":"Arguments","text":"Parameter Type Description vlnv string Specifies the version identifier of the core being configured. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9/#error-codes","title":"Error Codes","text":"Error Code Description None The core is not in the vault. None The supplied name is not a valid VNLV core id: 'value'. None Parameter 'vlnv' is missing or has invalid value. None Parameter 'param_name' is not defined. Valid command formatting is 'remove_core [-vlnv \"vlnv\"]+ '"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9/#example","title":"Example","text":"<p>The following example removes Simulation RESET_GENR from project.</p> <pre><code>remove_core -vlnv {Actel:Simulation:RESET_GEN:1.0.1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9/#see-also","title":"See Also","text":"<ul> <li>configure_core</li> <li>download_core</li> <li>create_and_configure_core</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08244CD2-0AA0-42A9-9630-87203775D375/","title":"create_hdl_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08244CD2-0AA0-42A9-9630-87203775D375/#description","title":"Description","text":"<p>This Tcl command is used to create a core component from an HDL core. If an incorrect module name is specified, the command fails.</p> <p>Important: If you are running this command standalone, you need to add the <code>build_design_hierarchy</code> command prior to this command.</p> <pre><code>create_hdl_core -file \"file name\" -module \"module name\" \\\n[-library \"library name\"] [-package \"package name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08244CD2-0AA0-42A9-9630-87203775D375/#arguments","title":"Arguments","text":"Parameter Type Description  file  string  Specify the absolute file path of the module from which you want to create a core component. This is a mandatory argument.  module  string  \u200b\u200b\u200b\u200bSpecify the module name for which you want to create a core component. This is a mandatory argument.  library  string  Specify the library name from which you want to create an HDL core. This is an optional argument.  package  string  Specify the package name from which you want to create a core component. This is an optional argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08244CD2-0AA0-42A9-9630-87203775D375/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'create_hdl_core -file \"file name\" -module \"module name\" [-library \"library\"] [-package \"package\"]'. None Required parameter 'module' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08244CD2-0AA0-42A9-9630-87203775D375/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08244CD2-0AA0-42A9-9630-87203775D375/#example","title":"Example","text":"<p>The following example creates core component for \"test_hdl_core\" module from the \"hdl_core.v\" HDL:</p> <pre><code>create_hdl_core -file {./HDL_CORE_TEST/hdl/hdl_core.v} \\\n-module {test_hdl_core}\n</code></pre> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0877C917-C98C-49C5-8975-FD9F403876D4/","title":"check_pdc_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0877C917-C98C-49C5-8975-FD9F403876D4/#description","title":"Description","text":"<p>This Tcl command checks Physical Design Constraints (PDC) constraint files associated with the Libero Place and Route tool. PDC Tcl is divided between I/O attribute and pin information from all floorplanning and timing constraints.</p> <ul> <li>The I/O Attributes tab allows you to manage I/O attributes/constraints for your design\u2019s Inputs, Outputs and Inouts. All I/O constraint files (PDC) have the *.pdc file extension and are placed in the <code>&lt;project_location&gt;/constraint/io</code> folder.</li> <li>The Floor Planner tab allows you to manage floorplanning constraints. Floorplanning constraints files have the *.pdc file extension and are placed in the <code>&lt;project_location&gt;\\constraint\\fp</code> folder.</li> </ul> <pre><code>check_pdc_constraints -tool {designer}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0877C917-C98C-49C5-8975-FD9F403876D4/#arguments","title":"Arguments","text":"Parameter Type Description tool string The valid value is designer."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0877C917-C98C-49C5-8975-FD9F403876D4/#error-codes","title":"Error Codes","text":"Error Code Description None Please run 'Compile Netlist' before checking the validity of the associated constraint files. None Parameter 'param_name' is not defined. Valid command formatting is 'check_ndc_constraints -tool \"synthesis | designer | physynth | timing | compilenetlist | pnr\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0877C917-C98C-49C5-8975-FD9F403876D4/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0877C917-C98C-49C5-8975-FD9F403876D4/#example","title":"Example","text":"<p>The following command checks PDC constraints files associated with the Libero Place and Route (designer) tool.</p> <pre><code>check_pdc_constraints -tool {designer}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08A0E278-399C-46C3-8AC2-FF1444F223C3/","title":"set_device_tck","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08A0E278-399C-46C3-8AC2-FF1444F223C3/#description","title":"Description","text":"<p>This Tcl command sets the maximum TCK frequency of a non-Microchip device in the chain. Chain programming mode must be set. The device must be a non-Microchip device.</p> <pre><code>set_device_tck -name {name} -tck {tck}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08A0E278-399C-46C3-8AC2-FF1444F223C3/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the non-Microchip device name. tck decimal Specifies the maximum TCK frequency (in MHz). TCK frequency be greater than or equal to 1.000 and less than or equal to 100.000. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08A0E278-399C-46C3-8AC2-FF1444F223C3/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Required parameter 'tck' is missing. None Parameter 'tck' must be greater than or equal to 1.000. None Parameter 'tck' must be less than or equal to 100.000. None Parameter 'tck' has illegal value. None tck: Invalid argument value: '' (expecting decimal value). None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_device_tck -name \"name\" -tck \"decimal value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08A0E278-399C-46C3-8AC2-FF1444F223C3/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08A0E278-399C-46C3-8AC2-FF1444F223C3/#example","title":"Example","text":"<p>The following example sets the maximum TCK frequency of the non-Microchip device 'MyDevice':</p> <pre><code>set_device_tck -name {MyDevice} -tck {2.25}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08B6B1FF-F427-4F40-A1C5-657B5C5AA83D/","title":"remove_profile","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08B6B1FF-F427-4F40-A1C5-657B5C5AA83D/#description","title":"Description","text":"<p>This Tcl command deletes a tool profile.</p> <pre><code>remove_profile -name profilename\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08B6B1FF-F427-4F40-A1C5-657B5C5AA83D/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the profile you wish to delete."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08B6B1FF-F427-4F40-A1C5-657B5C5AA83D/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' has illegal value. None Profile 'profilename' does not exist. None Parameter 'param_name' is not defined. Valid command formatting is 'remove_profile -name \"profile name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08B6B1FF-F427-4F40-A1C5-657B5C5AA83D/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08B6B1FF-F427-4F40-A1C5-657B5C5AA83D/#example","title":"Example","text":"<p>The following command deletes the profile 'custom1'.</p> <pre><code>remove_profile -name \"custom1\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08B6B1FF-F427-4F40-A1C5-657B5C5AA83D/#see-also","title":"See Also","text":"<ul> <li>add_profile</li> <li>select_profile</li> <li>edit_profile</li> <li>export_profiles</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/","title":"sd_set_port_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/#description","title":"Description","text":"<p>This Tcl command sets synthesis attribute to the specified port of the specified SmartDesign. The attribute is added in the HDL file at the component generation.</p> <pre><code>sd_set_port_synth_attr \\\n        -sd_name {SmartDesign component name} \\\n        -port_name {port name} \\\n        -attr_name {synthesis attribute name} \\\n        -attr_value {synthesis attribute value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign component in which the port synthesis attribute is set. This is a mandatory argument. port_name string Name of the port in SmartDesign that synthesis attribute is added to. This is a mandatory argument. attr_name string Synthesis attribute to be added. This is a mandatory argument. attr_value string Value of the attribute. Some attributes do not require values. This is a mandatory argument."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/#error-codes","title":"Error Codes","text":"Error Code Description SDCTRL05 Pin 'port_name' does not exist. None Parameter 'port_name' has illegal value. None Required parameter 'port_name' is missing. None Parameter 'attr_value' has illegal value. None Required parameter 'attr_value' is missing. None Parameter 'attr_name' has illegal value. None Required parameter 'attr_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_set_port_synth_attr -sd_name \"sd_name\" -attr_name \"attr_name\" -attr_value \"attr_value\" -port_name \"port_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/#example","title":"Example","text":"<p>This example sets \"syn_keep\" attribute with \"false\" value on the \"PRESETN\" port in the \"top\" design.</p> <pre><code>sd_set_port_synth_attr -sd_name {top} -attr_name {syn_keep} \\\n                       -attr_value {false} -port_name {PRESETN}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87/#see-also","title":"See Also","text":"<ul> <li>sd_remove_port_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08CCDB62-60DD-43B1-957F-D1F61B4B8E34/","title":"set_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08CCDB62-60DD-43B1-957F-D1F61B4B8E34/#description","title":"Description","text":"<p>Use the following Tcl command to specify the client that will be added to the SPI Flash memory configuration file along with the <code>configure_spiflash</code> command.</p> <pre><code>set_client -client_name {client name} \\\n           -client_type {FILE_SPI | FILE_SPI_GOLDEN | FILE_SPI_UPDATE | FILE_DATA_STORAGE_INTELHEX} \\\n           -content_type {MEMORY_FILE | STATIC_FILL} \\\n           -content_file {} \\\n           -start_address {} \\\n           -client_size {} \\\n           -program {0|1}\n</code></pre> <p>Use the following Tcl command to specify the client that will be added to the fabric RAM configuration file along with the <code>configure_ram</code> command.</p> <pre><code>set_client \\\n   -logical_instance_name  {RAM user defined instance name}  \\\n   -storage_type { Initialization client storage type}  \\\n   -content_type { NO_CONTENT | MEMORY_FILE } \\\n   -memory_file_format { Intel-Hex | Motorola-S | Simple-Hex | Microsemi-Binary}  \\\n   -memory_file {path}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08CCDB62-60DD-43B1-957F-D1F61B4B8E34/#arguments","title":"Arguments","text":"Parameter    Type    Description    client\\_name    string    The name of the client. Maximum of 32 characters, letters or numbers or \u201c-\u201c or \u201c\\_\u201d.    client\\_type    string    The -client\\_type can be FILE\\_SPI, FILE\\_SPI\\_GOLDEN, FILE\\_SPI\\_UPDATE orFILE\\_DATA\\_STORAGE\\_INTELHEX. -   FILE\\_SPI - SPI Bitstream. -   FILE\\_SPI\\_GOLDEN - Recovery/Golden SPI Bitstream. -   FILE\\_SPI\\_UPDATE - Auto Update SPI Bitstream, available only if Auto Update is enabled. See set\\_auto\\_update\\_mode. -   FILE\\_DATA\\_STORAGE\\_INTELHEX - Data Storage client.    content\\_type    string    Specifies the type of memory content: -   MEMORY\\_FILE - content\\_file parameter must be specified. -   STATIC\\_FILL - client memory will be filled with 1s, no content memory file. -   NO\\_CONTENT - no content memory file.    content\\_file    string    Absolute or relative path to the content memory file.    start\\_address    integer    The client start address. Note that some space is reserved for the SPI Flash Memory directory. This is a decimal value of bytes.    client\\_size    integer    Client\u2019s size in bytes. If a content file is specified, the size must be equal to or larger than the file size. This is a decimal value.    program    boolean    Only program \\| 1 is supported in this release.    logical\\_instance\\_name    string    Specifies the name for the user defined memory instance.    storage\\_type    string    Specifies storage type to initialize RAM: -   SNVM -   UPROM -   SPI    memory\\_file\\_format    string    Specifies the memory file format:-   Intel-Hex -   Motorola-S -   Simple-Hex -   Microchip-Binary    memory\\_file    string    Specifies the absolute or relative path of the memory file.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08CCDB62-60DD-43B1-957F-D1F61B4B8E34/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08CCDB62-60DD-43B1-957F-D1F61B4B8E34/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-08CCDB62-60DD-43B1-957F-D1F61B4B8E34/#example","title":"Example","text":"<p>The following examples show the <code>set_client</code> Tcl command for SPI Flash.</p> <pre><code>set_client -client_name {golden} \\\n           -client_type {FILE_SPI_GOLDEN} \\\n           -content_type {MEMORY_FILE} \\\n           -content_file {E:\\top_design_ver_1.spi} \\\n           -start_address {1024} \\\n           -client_size {9508587} \\\n           -program {1}\n</code></pre> <pre><code>set_client -client_name {cl1} \\\n           -client_type {FILE_DATA_STORAGE_INTELHEX} \\\n           -content_type {STATIC_FILL} \\\n           -content_file {} \\\n           -start_address {1024} \\\n           -client_size {100} \\\n           -program {1}\n</code></pre> <p>The following examples show the <code>set_client</code> Tcl command for the fabric RAM configuration file.</p> <pre><code>set_client \\\n   -logical_instance_name  {PF_TPSRAM_C0_0/PF_TPSRAM_C0_0}  \\\n   -storage_type {SNVM}  \\\n   -content_type {MEMORY_FILE}  \\\n   -memory_file_format {}  \\\n   -memory_file {Y:/DP_mem/DPRAM_1k_20/hexmod.hex}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-091D06E2-63BF-41DE-A4B8-038DECD72FE4/","title":"get_job_status","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-091D06E2-63BF-41DE-A4B8-038DECD72FE4/#description","title":"Description","text":"<p>This Tcl command exports status of current open job. The job status contains a number of devices left for each HSM ticket. If job status file is not specified, the information is printed in the log window.</p> <pre><code>get_job_status [-job_status_file \"job status file\"] [-archive \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-091D06E2-63BF-41DE-A4B8-038DECD72FE4/#arguments","title":"Arguments","text":"Parameter    Type    Description    job\\_status\\_file    string    Path to the output FlashPro Express job status container. The job status file can be sent to the Job Manager application and Certificates of Conformance \\(if available\\) validated using the U-HSM. This parameter is optional.    archive    boolean    Moves the HSM ticket log files from the HSM ticket database to the HSM ticket archive. The archive folder is specified during HSM installation and setup. This parameter is optional. **Note:** If no `job_status_file` is specified, the archive option prints the Certificates of Conformance in the log window without exporting them.   Return Type Description Integer Returns a number of devices."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-091D06E2-63BF-41DE-A4B8-038DECD72FE4/#error-codes","title":"Error Codes","text":"Error Code Description None Fpeng error: Chain manager not set None Parameter 'param_name' is not defined. Valid command formatting is 'get_job_status [-job_status_file \"job status file\"] \\ [-archive \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-091D06E2-63BF-41DE-A4B8-038DECD72FE4/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-091D06E2-63BF-41DE-A4B8-038DECD72FE4/#example","title":"Example","text":"<p>The following example displays the status of current open job status:</p> <pre><code>puts [get_job_status]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-091D06E2-63BF-41DE-A4B8-038DECD72FE4/#see-also","title":"See Also","text":"<ul> <li>create_job_project</li> </ul> <p>Parent topic:HSM Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0950CBD0-564F-4931-A877-286AFEF62950/","title":"check_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0950CBD0-564F-4931-A877-286AFEF62950/#description","title":"Description","text":"<p>Checks all timing constraints in the current scenario for validity. This command performs the same checks as when the constraint is entered through SDC or Tcl.</p> <p>When a constraint file is checked, the Constraint Checker does the following:</p> <ul> <li>Checks the syntax.</li> <li>Compares the design objects (pins, cells, nets, ports) in the constraint file versus the design objects in the netlist (RTL or post-layout ADL netlist). Any discrepancy (for example, constraints on a design object which does not exist in the netlist) are flagged as errors and reported in the <code>*_sdc.log</code> file.</li> </ul> <pre><code>check_constraints\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0950CBD0-564F-4931-A877-286AFEF62950/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0950CBD0-564F-4931-A877-286AFEF62950/#example","title":"Example","text":"<p>The following example checks timing constraints in the current scenario.</p> <pre><code>check_constraints\n</code></pre> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-097BAA8F-0C78-4A7D-9266-CFE58C3968A8/","title":"check_flash_memory","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-097BAA8F-0C78-4A7D-9266-CFE58C3968A8/#description","title":"Description","text":"<p>The command performs diagnostics of the page status and data information as follows: \u2022 Page Status \u2013 includes ECC2 check of the page status information, write count \u2022 Page Data - ECC2 check</p> <pre><code>check_flash_memory [-name { device_name }] \\\n                   [-startpage { integer_value }] \\\n                   [-endpage { integer_value }] \\\n                   [-access { all | status | data }] \\\n                   [-show { summary | pages }] \\\n                   [-file { filename }]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-097BAA8F-0C78-4A7D-9266-CFE58C3968A8/#arguments","title":"Arguments","text":"Parameter Type Description name string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. startpage integer Startpage value must be an integer. You must specify a \u2013endpage along with this argument. endpage integer Endpage value must be an integer. You must specify a \u2013startpage along with this argument. access string You must set -startpage and -endpage before use. Specifies what NVM information to check: page status, data or both.All: Shows the number of pages with corruption status, data corruption and out-of-range write count (default).Status: Shows the number of pages with corruption status and the number of pages with out-of-range write count.Data: Shows only the number of pages with data corruption. show string This is an optional argument. You must set -startpage and -endpage before use. Specifies output level, as explained in the table below.Summary: Displays the summary for all checked pages (default).Pages: Displays the check results for each checked page. file string\u200b This is an optional argument.You must set -startpage and -endpage before use. Specifies name of output file for memory check. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-097BAA8F-0C78-4A7D-9266-CFE58C3968A8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'show' has illegal value. None Parameter 'file' has illegal value. None Parameter 'endpage' has illegal value. None Missing '-endpage' argument for page range. Specify a page range with both a -startpage and an -endpage argument. None Parameter 'startpage' has illegal value. None Missing '-startpage' argument for page range. Specify a page range with both a -startpage and an -endpage argument. None Parameter 'param_name' is not defined. Valid command formatting is'check_flash_memory [-deviceName \"device name\"] [-block \"integer value\"] [-client \"client name\"] [-startpage \"integer value\"] [-endpage \"integer value\"] [-access \"all | status | data\"] [-show \"summary | pages\"] [-file \"filename\"]'. None\u200b Invalid value for -show: 'show_value'. Value should be 'summary' or 'pages'. None\u200b endpage: Invalid argument value: 'endpage_value' (expecting integer value). None\u200b startpage: Invalid argument value: 'startpage_value' (expecting integer value). None Invalid value for -access: 'access_value'. Value should be 'all' or 'status' or 'data'. None Missing specification for Flash Memory area. Use one of:-client [-block ]or-startpage -endpage -block."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-097BAA8F-0C78-4A7D-9266-CFE58C3968A8/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2\\*    RTG4\\*"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-097BAA8F-0C78-4A7D-9266-CFE58C3968A8/#example","title":"Example","text":"<p>This example checks flash memory form pages 0 to 1 and saves their pages to check_flash_memory.txt file:</p> <pre><code>check_flash_memory -startpage 0 -endpage 1 \\\n                   -file {check_flash_memory.txt} \\\n                   -show {pages}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-097BAA8F-0C78-4A7D-9266-CFE58C3968A8/#see-also","title":"See Also","text":"<ul> <li>read_flash_memory</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-098589EB-5449-4FD5-A3A7-68B66B1C6F75/","title":"add_non_actel_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-098589EB-5449-4FD5-A3A7-68B66B1C6F75/#description","title":"Description","text":"<p>This Tcl command adds a non-Actel device in the chain. Either the file or (-tck and -ir) parameters must be specified. The Chain programming mode must have been set.</p> <pre><code>add_non_actel_device [-file \"file\"] \\\n                     [-ir \"integer value\"] \\\n                     [-tck \"decimal value\"] \\\n                     [-name \"name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-098589EB-5449-4FD5-A3A7-68B66B1C6F75/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies a BSDL file. ir integer Specifies the IR length. tck integer Specifies the maximum TCK frequency (in MHz). name string Specifies the device user name. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-098589EB-5449-4FD5-A3A7-68B66B1C6F75/#error-codes","title":"Error Codes","text":"Error Code Description None You must either specify the 'file' or the 'ir' and 'tck' parameters. None Parameter 'file' has illegal value. None Parameter 'ir' has illegal value. None Parameter 'tck' has illegal value. None Parameter 'name' has illegal value. None tck: Invalid argument value: '' (expecting decimal value). None Parameter 'tck' must be greater than or equal to 1.000 None Parameter 'tck' must be less than or equal to 100.000. None ir: Invalid argument value: '' (expecting integer value). None Parameter 'ir' must be greater than or equal to 2. None Parameter 'param_name' is not defined. Valid command formatting is 'add_non_actel_device [-file \"file\"] [-ir \"integer value\"] [-tck \"decimal value\"] [-name \"name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-098589EB-5449-4FD5-A3A7-68B66B1C6F75/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-098589EB-5449-4FD5-A3A7-68B66B1C6F75/#example","title":"Example","text":"<p>This example adds {MyDevice} non actel device in the chain:</p> <pre><code>add_non_actel_device -ir {8} -tck {5} -name {MyDevice}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/","title":"ssn_analyzer_set_pulse_width","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/#description","title":"Description","text":"<p>This Tcl command is specific to the Simultaneous Switching Noise (SSN) Analyzer. It sets the pulse width for SSN calculation.</p> <pre><code>ssn_analyzer_set_pulse_width -pulseWidth {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/#supported-diepackage","title":"Supported Die/Package","text":"Family Die Package SmartFusion\u00ae 2 M2S150|T|TS 1152 FC M2S090|T|TS 676 FBGA M2S060|T|TS 676 FBGA M2S050|T|TS|T_ES 896 FBGA M2S025|T|TS 484 FBGA M2S025|T|TS 400 VF M2S010|T|TS 484 FBGA IGLOO\u00ae 2 M2GL150|T|TS 1152 FC M2GL090|T|TS 676 FBGA M2GL060|T|TS 676 FBGA M2GL050|T|TS 896 FBGA M2GL025|T|TS 484 FBGA M2GL025|T|TS 400 VF M2GL010|T|TS 484 FBGA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/#not-supported-diepackage","title":"Not Supported Die/Package","text":"Family Die Package RTG4\u2122 RT4G150|L 1657 FCG PolarFire\u00ae MPF200TS FCS325 MPF300TS FC484/FCS536/FCV484 MPF300XT FCG484 MPF500TS FC1152/FC784 RTPF500T|TL|TS|TLS CG1509 <p>Important: 1 ns pulse width is only supported for MPF300XT/FCG1152.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/#arguments","title":"Arguments","text":"Parameter Type Description pulseWidth decimal Specifies the threshold value for pulse width. The signal bounce pulse width must reach this value before the signal bounce can be recognized for SSN Analysis. Valid values are 0 ns or 1 ns. A value of 0ns means any signal bounce with pulse width over 0 ns is recognized for SSN analysis. A value of 1 ns means only signal bounces with pulse width at or above 1 ns are recognized for SSN analysis. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/#error-codes","title":"Error Codes","text":"Error Code Description None pulseWidth: Invalid argument value: 'value' (expecting integer value). None Parameter 'pulseWidth' must be a positive integer value. None Parameter 'pulseWidth' has illegal value. None Required parameter 'pulseWidth' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'set_pulse_width -pulseWidth \"integer value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0A9B5721-119C-489A-9AB4-F2A39FE3634B/#example","title":"Example","text":"<p>This Tcl command sets the pulse width threshold value to be 1.0 ns.</p> <pre><code>ssn_analyzer_set_pulse_width -pulseWidth 1.0\n</code></pre> <p>Parent topic:Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AB914FC-2A2F-494B-8151-81DD2E59278F/","title":"export_design_summary","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AB914FC-2A2F-494B-8151-81DD2E59278F/#description","title":"Description","text":"<p>This Tcl command exports an HTML file containing information about your root SmartDesign in your project. The HTML report provides information on:</p> <ul> <li>Generated Files</li> <li>I/Os</li> <li>Hardware Instances</li> <li>Firmware</li> <li>Memory Map</li> </ul> <pre><code>export_design_summary -file {absolute or relative path and name of HTML file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AB914FC-2A2F-494B-8151-81DD2E59278F/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute or relative path and name of file where you wish to export the HTML file. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AB914FC-2A2F-494B-8151-81DD2E59278F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AB914FC-2A2F-494B-8151-81DD2E59278F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AB914FC-2A2F-494B-8151-81DD2E59278F/#example","title":"Example","text":"<p>The following example exports an HTML to specified file which contains information about your root SmartDesign.</p> <pre><code>export_design_summary -file {D:/Designs/test/sd1.html}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220/","title":"mss_add_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220/#description","title":"Description","text":"<p>This tcl command records whenever registers are selected in the tool.</p> <pre><code>mss_add_register -reg_name {register name} -reset {0|1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. reg_name string Specifies name of the register. reset boolean When set to 1, all the previously selected registers will be cleared from the list and the new ones will be added. If 0, then adds the register to the old list. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220/#error-codes","title":"Error Codes","text":"Error Code Description None Enter register names and reset value. Params are \"reg_name\" and \"reset\". None Parameter 'reg_name' has illegal value. None register is not found in the valid list provided in pfsoc_regmap.htm file. None Parameter 'reset' has illegal value. None reset: Invalid argument value: '' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is'mss_add_register [-deviceName \"device name\"] \\[-reg_name \"Add Register Names\"]* \\[-reset \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220/#supported-families","title":"Supported Families","text":"PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220/#example","title":"Example","text":"<p>This example adds the following registers into mss register list.</p> <pre><code>mss_add_register \\\n-reg_name {ATHENA:CSRMAIN} \\\n-reg_name {ATHENA:CSRMERRS} \\\n-reg_name {ATHENA:CSRMERRT0} \\\n-reg_name {ATHENA:CSRMERRT1} \\\n-reg_name {ATHENA:CSRMERRV} \\\n-reset 0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220/#see-also","title":"See Also","text":"<ul> <li> <p>mss_read_register</p> </li> <li> <p>mss_write_register\u200b</p> </li> <li> <p>mss_export_register\u200b</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0C689E1A-CF0B-4C73-99EC-CA9D9F876941/","title":"copy_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0C689E1A-CF0B-4C73-99EC-CA9D9F876941/#description","title":"Description","text":"<p>This Tcl command copies a device in the chain to the clipboard. Chain programming mode must be set. See the paste_device command for more information.</p> <pre><code>copy_device -name {name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0C689E1A-CF0B-4C73-99EC-CA9D9F876941/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the device name. You can repeat this argument to copy multiple devices. This paramater is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0C689E1A-CF0B-4C73-99EC-CA9D9F876941/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None The device with name 'test_name' doesn't exist. None Parameter 'param_name' is not defined. Valid command formatting is 'copy_device [-name \"name\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0C689E1A-CF0B-4C73-99EC-CA9D9F876941/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0C689E1A-CF0B-4C73-99EC-CA9D9F876941/#example","title":"Example","text":"<p>The example copies the device 'MyDevice1' to the same location with a new name 'MyDevice2'.</p> <pre><code>copy_device -name {MyDevice1} -name {MyDevice2}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0C689E1A-CF0B-4C73-99EC-CA9D9F876941/#see-also","title":"See Also","text":"<ul> <li>paste_device</li> </ul> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D21B9C2-13C9-4F71-899A-89DB41A9CB77/","title":"process_job_request","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D21B9C2-13C9-4F71-899A-89DB41A9CB77/#description","title":"Description","text":"<p>Processes a job request received from Job Manager. It is part of the Job Ticket generation process.</p> <p>Note: The HSM server name must be specified using the HSM_SERVER_NAME DEF variable.</p> <pre><code>process_job_request -request_file \"job request file\"  -reply_file \"job reply file\" [-overwrite_reply \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D21B9C2-13C9-4F71-899A-89DB41A9CB77/#arguments","title":"Arguments","text":"Parameter    Type    Description    request\\_file    string    Specifies the full file name of the job request file. This argument is mandatory.    reply\\_file    string    Specifies the full job name of the job reply file.    overwrite\\_reply    string    Optional parameter. -   1: overwrites any pre-existing reply\\_file. -   0: prevents overwriting of any pre-existing reply\\_file."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D21B9C2-13C9-4F71-899A-89DB41A9CB77/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter \"request_file\" is missing. None\u200b None Required parameter \"reply_file\" is missing. None\u200b Parameter \"request_file\" : the file \"/request_file_name\" does not exist. None\u200b overwrite_reply: Invalid argument value: \"value\" (expecting TRUE, 1, true, FALSE, 0 or false). None Cannot get HSM. None Parameter \"param_name\" is not defined. Valid command formatting is \"process_job_request -request_file \"job request file\" \\ -reply_file \"job reply file\" \\ [-overwrite_reply \"TRUE | FALSE\"]\"."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D21B9C2-13C9-4F71-899A-89DB41A9CB77/#supported-families","title":"Supported Families","text":"PolarFire    SmartFusion 2    IGLOO 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D21B9C2-13C9-4F71-899A-89DB41A9CB77/#example","title":"Example","text":"<p>This example processes a job request.</p> <pre><code>process_job_request \\\n                 -request_file {D:/flashpro_files/jobmgr_project/cm_request.req} \\\n                 -reply_file {D:/flashpro_files/jobmgr_project/cm_reply.rep} \\\n                 -overwrite_reply {TRUE}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D965FA6-759F-4E2B-96FD-6369B349D7F9/","title":"smartpower_set_tambient","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D965FA6-759F-4E2B-96FD-6369B349D7F9/#description","title":"Description","text":"<p>Enter description here</p> <p>Note: Command 'smartpower_set_tambient' is deprecated, but it is still executable. Use \"smartpower_temperature_opcond_set_design_wide\" instead.</p> <pre><code>smartpower_set_tambient -temp \"decimal value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D965FA6-759F-4E2B-96FD-6369B349D7F9/#arguments","title":"Arguments","text":"Parameter Type Description temp decimal \u2014 Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D965FA6-759F-4E2B-96FD-6369B349D7F9/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'temp' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_tambient -temp \"decimal value\"'. None Parameter 'temp' must be less than or equal to 125.000. None temp: Invalid argument value: 'value' (expecting decimal value)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D965FA6-759F-4E2B-96FD-6369B349D7F9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0D965FA6-759F-4E2B-96FD-6369B349D7F9/#example","title":"Example","text":"<p>Enter example description here</p> <pre><code>smartpower_set_tambient -temp \"5\"\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0DC3709A-514F-4553-A533-3D04737AE3CC/","title":"list_output_delays","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0DC3709A-514F-4553-A533-3D04737AE3CC/#description","title":"Description","text":"<p>Returns details about all of the output delay constraints in the current timing constraint scenario.</p> <pre><code>list_output_delays\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0DC3709A-514F-4553-A533-3D04737AE3CC/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Details about all of the output delay constraints in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0DC3709A-514F-4553-A533-3D04737AE3CC/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0DC3709A-514F-4553-A533-3D04737AE3CC/#example","title":"Example","text":"<p>With this command we get the details about all of the output delay constraints in the current timing constraint scenario.</p> <pre><code>puts [list_output_delays]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0DC3709A-514F-4553-A533-3D04737AE3CC/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_output_delays</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0DC3709A-514F-4553-A533-3D04737AE3CC/#see-also","title":"See Also","text":"<ul> <li>remove_output_delay</li> <li>set_output_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0E700E27-BF4C-41C7-B52F-96D424B9BF9E/","title":"smartpower_set_scenario_for_analysis","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0E700E27-BF4C-41C7-B52F-96D424B9BF9E/#description","title":"Description","text":"<p>This Tcl command sets the scenario for cycle-accurate power analysis.</p> <pre><code>smartpower_set_scenario_for_analysis -scenario {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0E700E27-BF4C-41C7-B52F-96D424B9BF9E/#arguments","title":"Arguments","text":"Parameter Type Description scenario string Specifies the mode for cycle-accurate power analysis. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0E700E27-BF4C-41C7-B52F-96D424B9BF9E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'scenario' is missing. None scenario: Invalid argument value: 'ScenarioName' (expecting existing_scenario_name). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_scenario_for_analysis -scenario \"MyScenario.\""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0E700E27-BF4C-41C7-B52F-96D424B9BF9E/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0E700E27-BF4C-41C7-B52F-96D424B9BF9E/#example","title":"Example","text":"<p>The following example sets the scenario for analysis to \"my_scenario\" custom scenario:</p> <pre><code>smartpower_set_scenario_for_analysis -scenario {my_scenario}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0E700E27-BF4C-41C7-B52F-96D424B9BF9E/#see-also","title":"See Also","text":"<ul> <li>smartpower_add_new_scenario</li> <li>smartpower_remove_scenario</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0EB21282-1EBF-431E-8141-CD29079507F9/","title":"delete_files","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0EB21282-1EBF-431E-8141-CD29079507F9/#description","title":"Description","text":"<p>This Tcl command deletes files in your Libero SoC project.</p> <pre><code>delete_files -file {value} [-from_disk {TRUE | FALSE}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0EB21282-1EBF-431E-8141-CD29079507F9/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the file you wish to delete from the project. This parameter is required for this Tcl command. It does not delete the file from the disk. from_disk boolean Specifies if the file will be deleted from disk or not. The default value is 'False'. This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0EB21282-1EBF-431E-8141-CD29079507F9/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'delete_files [-file \"file\"]+ [-from_disk \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0EB21282-1EBF-431E-8141-CD29079507F9/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0EB21282-1EBF-431E-8141-CD29079507F9/#example","title":"Example","text":"<p>Delete the files file1.vhd and file2.vhd from the project.</p> <pre><code>delete_files -file {./project/hdl/file1.vhd} -from_disk {TRUE}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FAFF9D7-8C21-4972-9CE3-228DA0BADCBF/","title":"clone_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FAFF9D7-8C21-4972-9CE3-228DA0BADCBF/#description","title":"Description","text":"<p>Creates a timing scenario with the new_scenario_name, which includes a copy of all constraints in the original scenario. The new scenario is then added to the list of scenarios. You must provide a unique name (that is, it cannot already be used by another timing scenario).</p> <p>Note: It is recommended to use the <code>organize_tool_files</code> command instead of <code>clone_scenario</code>.</p> <pre><code>clone_scenario original new_scenario_name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FAFF9D7-8C21-4972-9CE3-228DA0BADCBF/#arguments","title":"Arguments","text":"Parameter Type Description <code>original</code> string Specifies the name of the source timing scenario to clone (copy). The source must be a valid, existing timing scenario. <code>new_scenario_name</code> string Specifies the name of the new scenario to be created."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FAFF9D7-8C21-4972-9CE3-228DA0BADCBF/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FAFF9D7-8C21-4972-9CE3-228DA0BADCBF/#example","title":"Example","text":"<p>The following example creates a new timing scenario with the name <code>my_new_scenario</code> by duplicating an existing one (primary).</p> <pre><code>clone_scenario primary my_new_scenario\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FAFF9D7-8C21-4972-9CE3-228DA0BADCBF/#see-also","title":"See Also","text":"<ul> <li>create_scenario</li> <li>remove_scenario</li> <li>rename_scenario</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FAFF9D7-8C21-4972-9CE3-228DA0BADCBF/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>clone-scenario</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B/","title":"Microchip Information","text":"<ul> <li> <p>Trademarks </p> </li> <li> <p>Legal Notice </p> </li> <li> <p>Microchip Devices Code Protection Feature </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FC7DCBA-74E2-48DF-A495-32CCED28172A/","title":"create_smartdesign","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FC7DCBA-74E2-48DF-A495-32CCED28172A/#description","title":"Description","text":"<p>This Tcl command creates a SmartDesign to your project. To create design, click the Create SmartDesign tool name from Design Flow.</p> <pre><code>create_smartdesign -sd_name \"smartdesign_component_name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FC7DCBA-74E2-48DF-A495-32CCED28172A/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component to be created. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FC7DCBA-74E2-48DF-A495-32CCED28172A/#error-codes","title":"Error Codes","text":"Error Code Description None Cannot create SmartDesign ' smartdesign_component_name' because it violates HDL naming rules. Please specify a different name. None Required parameter 'sd_name' is missing. None Parameter 'component' is missing or has invalid value. None Parameter 'param_name' is not defined. Valid command formatting is 'create_smartdesign -sd_name \"sd_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FC7DCBA-74E2-48DF-A495-32CCED28172A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FC7DCBA-74E2-48DF-A495-32CCED28172A/#example","title":"Example","text":"<p>Creates new design component with \"top\" name.</p> <pre><code>create_smartdesign -sd_name {top}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FCA9E80-20C3-429B-9825-93F5A603BC4A/","title":"change_all_links","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FCA9E80-20C3-429B-9825-93F5A603BC4A/#description","title":"Description","text":"<p>This Tcl command changes the source of all the linked files in your project.</p> <pre><code>change_all_links -current_path {current source path} \\\n                 -new_path {new source path}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FCA9E80-20C3-429B-9825-93F5A603BC4A/#arguments","title":"Arguments","text":"Parameter Type Description current_path string Current source path of linked files. It is mandatory. new_path string New source path of linked files. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FCA9E80-20C3-429B-9825-93F5A603BC4A/#error-codes","title":"Error Codes","text":"Error Code Description None No files are linked in the project from the specified current path. Please check the path. None Param 'new_path' should not be empty. None Parameter 'new_path' has illegal value. None Required parameter 'new_path' is missing. None Parameter 'current_path' has illegal value. None Required parameter 'new_path' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'change_all_links -current_path \"current_path\" -new_path \"new_path\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FCA9E80-20C3-429B-9825-93F5A603BC4A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FCA9E80-20C3-429B-9825-93F5A603BC4A/#example","title":"Example","text":"<p>Change the source of all the link files in project from \u201c./src/link_source_old\u201d to \u201c./src/link_source_new\u201d</p> <pre><code>change_all_links -current_path {./src/link_source_old} \\\n                 -new_path {./src/link_source_new }\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FF73C7B-C9C3-4BD3-A69E-AC607B65A495/","title":"add_non_actel_device_to_database","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FF73C7B-C9C3-4BD3-A69E-AC607B65A495/#description","title":"Description","text":"<p>This Tcl command imports settings via a BSDL file that adds non-Actel or non-Microchip devices to the device database so that they are recognized during scan chain and auto-construction operations.</p> <pre><code>add_non_actel_device_to_database -file {file path to the *.bsdl}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FF73C7B-C9C3-4BD3-A69E-AC607B65A495/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the path to the BSDL file and the BSDL filename add to the database. You can repeat this argument for specifing multiple BSDL files. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FF73C7B-C9C3-4BD3-A69E-AC607B65A495/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'file' is missing or has invalid value. None Parameter 'file' has illegal value. None Failed to import '*.bsd'. None Parameter 'param_name' is not defined. Valid command formatting is 'add_non_actel_device_to_database [-file \"file\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FF73C7B-C9C3-4BD3-A69E-AC607B65A495/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FF73C7B-C9C3-4BD3-A69E-AC607B65A495/#example","title":"Example","text":"<p>The following example uses a BSDL file to add a non-Microchip device to the device database:</p> <pre><code>add_non_actel_device_to_database -file {./src/top.bsd}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-0FF73C7B-C9C3-4BD3-A69E-AC607B65A495/#see-also","title":"See Also","text":"<ul> <li>remove_non_actel_device_from_database</li> </ul> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2/","title":"tvs_monitor","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2/#description","title":"Description","text":"<p>This Tcl command reads the Temperature and Voltage Sensor (TVS) values from device and saves the values in a <code>.csv</code> user specified extension file.</p> <p>Important: This command is valid only when the TVS IP is presented in Libero Design.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string  Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. start none Starts the TVS monitor. stop none Stops the TVS monitor. interval integer Specifies the duration in Seconds. The allowed limit is 1 sec to 60 sec. This parameter is optional. The default interval is 1 sec. file string Specify the name of the file where output is redirected. This argument is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2/#error-codes","title":"Error Codes","text":"Error Code Description None TVS Monitor feature is not available for this design. None Failed to read TVS Channels values. None Parameters are absent. Either -start or -stop should be passed as a parameter."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2/#example","title":"Example","text":"<p>This tcl example reads the TVS.</p> <pre><code>tvs_monitor -start -file {./temp.csv}\ntvs_monitor -start -interval 10 -file {./temp.csv}\ntvs_monitor -stop\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-104B5D4C-AD1F-406A-B2DA-5B321AFBE506/","title":"set_input_jitter","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-104B5D4C-AD1F-406A-B2DA-5B321AFBE506/#description","title":"Description","text":"<p>Sets the input jitter for a given clock.</p> <pre><code>set_input_jitter &lt;input_jitter&gt; &lt;clock&gt;\n</code></pre> <p>Important:</p> <ul> <li>This constraint is not supported as a Tcl command. Enter it as part of a timing constraint (<code>.sdc</code>) file.</li> <li>The SynplifyPro synthesis software ignores the <code>set_input_jitter</code> SDC constraint.</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-104B5D4C-AD1F-406A-B2DA-5B321AFBE506/#arguments","title":"Arguments","text":"Parameter Type Description <code>&lt;input_jitter&gt;</code> floating point Specifies the input jitter value in nanoseconds. This value must be greater than zero. The input_jitter value allows the user to specify the clock jitter on the external clock. For RTG4\u2122 FPGAs, the user must include the larger of the external clock jitter or the RTG4 Input Buffer jitter data sheet specifications using this constraint. Furthermore for RTG4 FPGAs, if the input port is a Strobe input to the RTG4 CCC SpaceWire clock and data recovery circuit, use this constraint to account for the CCC SpaceWire effective recovered clock jitter data sheet specification during STA. <code>&lt;input clock&gt;</code> string Specifies the clock on which to apply the input clock jitter value. The user must ensure there is also a create_clock SDC constraint applied to the same clock input port to define that input as a clock for Static Timing Analysis (STA)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-104B5D4C-AD1F-406A-B2DA-5B321AFBE506/#example","title":"Example","text":"<p>The following example sets the input jitter to 2.1 nanosecond.</p> <p>Important: The clock used to set the jitter is the clock name that is defined in the <code>create_clock</code> command. CLK is the clock port name.</p> <pre><code>create_clock -name { clockName }-period 20 -waveform {0 10 } [ get_ports { CLK } ]\nset_input_jitter 2.1 [ get_clocks { clockName } ] \n</code></pre> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-10530553-19EF-4FD3-AD30-16866EB59729/","title":"close_design","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-10530553-19EF-4FD3-AD30-16866EB59729/#description","title":"Description","text":"<p>This Tcl command closes the current design and brings Designer to a fresh state to work on a new design. This is equivalent to selecting the Close command from the File menu.</p> <pre><code>close_design -component \"smartdesign component name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-10530553-19EF-4FD3-AD30-16866EB59729/#arguments","title":"Arguments","text":"Parameter Type Description component string Specifies the name of the SmartDesign component to be closed. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-10530553-19EF-4FD3-AD30-16866EB59729/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'component' is missing. None Parameter 'component' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-10530553-19EF-4FD3-AD30-16866EB59729/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-10530553-19EF-4FD3-AD30-16866EB59729/#example","title":"Example","text":"<p>The following example checks is the \"Top\" design component successfully closed or no.</p> <pre><code>if {[ catch {close_design -component {Top}} ]} {\n    puts \u201cFailed to close design\u201d\n# Handle Failure\n} else {\n    puts \u201cDesign closed successfully\u201d\n# Proceed with processing a new design\n}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-10530553-19EF-4FD3-AD30-16866EB59729/#see-also","title":"See Also","text":"<ul> <li>create_smartdesign</li> <li>open_smartdesign</li> <li>save_smartdesign</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-110D159C-3673-4728-AC2C-841360352BBB/","title":"read_active_probe","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-110D159C-3673-4728-AC2C-841360352BBB/#description","title":"Description","text":"<p>This Tcl command reads active probe values from the device. The target probe points are selected by the select_active_probe command.</p> <p>Note:</p> <p>\u200bWhen the user tries to read at least one signal from the bus/group, the complete bus or group is read. The user is presented with the latest value for all the signals in the bus/group.</p> <pre><code>read_active_probe [-deviceName device_name ] \\\n                  [-name probe_name ] \\\n                  [-group_name bus_name | group_name ] \\\n                  [-value_type b|h] \\\n                  [-file file_path ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-110D159C-3673-4728-AC2C-841360352BBB/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Parameter is optional if only one device is available in the current configuration. name string Instead of all probes, read only the probes specified. The probe name should be prefixed with bus or group name if the probe is in the bus or group. group_name string Instead of all probes, reads only the specified buses or groups specified here. value_type string Optional parameter, used when the read value is stored into a variable as a string.b = binaryh = hex file string Optional. If specified, redirects output with probe point values read from the device to the specified file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-110D159C-3673-4728-AC2C-841360352BBB/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Parameter 'value_type' has illegal value. None Parameter 'name' has illegal value. None Parameter 'group_name' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-110D159C-3673-4728-AC2C-841360352BBB/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-110D159C-3673-4728-AC2C-841360352BBB/#example","title":"Example","text":"<p>This example reads active probes of {group1}.</p> <pre><code>read_active_probe -group_name {group1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-110D159C-3673-4728-AC2C-841360352BBB/#see-also","title":"See Also","text":"<ul> <li> <p>select_active_probe</p> </li> <li> <p>write_active_probe</p> </li> <li> <p>delete_active_probe</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-116B8A18-6E12-436D-87EE-E593F5DD7A89/","title":"hdl_core_delete_parameters","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-116B8A18-6E12-436D-87EE-E593F5DD7A89/#description","title":"Description","text":"<p>This Tcl command deletes parameters from a HDL core definition. After this command usage It will be impossible to configure parameters of HDL core.</p> <p>The command will fail if the module name or parameter list are not specified or are incorrect.</p> <pre><code>hdl_core_delete_parameters -hdl_core_name { module_name } \\\n-parameters { parameter_list }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-116B8A18-6E12-436D-87EE-E593F5DD7A89/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specify the HDL core name from which you want to delete parameters. This is a mandatory argument. parameters list of strings Specify the list of parameters from a HDL core. This is typically done to remove parameters from the list of parameters that was automatically extracted using the \"hdl_core_extract_ports_and_params\" command. This is a mandatory argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-116B8A18-6E12-436D-87EE-E593F5DD7A89/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None Required parameter 'parameters' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'hdl_core_delete_parameters -hdl_core_name \"hdl core name\" -parameters \"[parameter list]+\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-116B8A18-6E12-436D-87EE-E593F5DD7A89/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-116B8A18-6E12-436D-87EE-E593F5DD7A89/#example","title":"Example","text":"<p>The following example deletes \"WIDTH\" parameters from a \"test_hdl_core\" HDL core definition:</p> <pre><code>hdl_core_delete_parameters -hdl_core_name {test_hdl_core} \\\n-parameters {WIDTH}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-116B8A18-6E12-436D-87EE-E593F5DD7A89/#see-also","title":"See Also","text":"<ul> <li>hdl_core_extract_ports_and_parameter</li> </ul> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-11729B53-0174-472A-9552-104B3FD319B2/","title":"set_programming_interface","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-11729B53-0174-472A-9552-104B3FD319B2/#description","title":"Description","text":"<p>This Tcl command is used to select JTAG or SPI_SLAVE interface for programming.</p> <pre><code>set_programming_interface -interface {interface}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-11729B53-0174-472A-9552-104B3FD319B2/#arguments","title":"Arguments","text":"Parameter Type Description interface string Specifies JTAG or SPI_SLAVE programming. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-11729B53-0174-472A-9552-104B3FD319B2/#error-codes","title":"Error Codes","text":"Error Code Description"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-11729B53-0174-472A-9552-104B3FD319B2/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-11729B53-0174-472A-9552-104B3FD319B2/#example","title":"Example","text":"<p>The following example selects SPI_SLAVE programming:</p> <pre><code>set_programming_interface -interface {spi_slave}\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-125F1A93-76CC-4BD7-BACA-01844FBD5F4F/","title":"Legal Notice","text":"<p>This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.</p> <p>THIS INFORMATION IS PROVIDED BY MICROCHIP \u201cAS IS\u201d. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.</p> <p>IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP\u2019S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.</p> <p>Use of Microchip devices in life support and/or safety applications is entirely at the buyer\u2019s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.</p> <p>Parent topic:Microchip Information</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-126EB06D-BA60-4BCE-8BBF-0F9A095637ED/","title":"ping_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-126EB06D-BA60-4BCE-8BBF-0F9A095637ED/#description","title":"Description","text":"<p>This is the FlashPro-specific tcl command that pings one or more programmers. Right-click a programmer and choose Ping.</p> <p>Note: You can click the Refresh/Rescan for Programmers button to quickly ping new programmers.</p> <pre><code>ping_prg -name {name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-126EB06D-BA60-4BCE-8BBF-0F9A095637ED/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the programmer to be pinged. Repeat this argument for multiple programmers. See example below. This is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-126EB06D-BA60-4BCE-8BBF-0F9A095637ED/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' is missing or has invalid value. None The programmer with name does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-126EB06D-BA60-4BCE-8BBF-0F9A095637ED/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-126EB06D-BA60-4BCE-8BBF-0F9A095637ED/#example","title":"Example","text":"<p>The following example pings the programmers 'FP300085' and 'FP30086':</p> <pre><code>ping_prg -name {FP300085} -name {FP300086}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-126EB06D-BA60-4BCE-8BBF-0F9A095637ED/#see-also","title":"See Also","text":"<ul> <li>ping_prg</li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/","title":"set_input_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/#description","title":"Description","text":"<p>Creates an input delay on a port list by defining the arrival time of an input relative to a clock in the current scenario.</p> <p>The <code>set_input_delay</code> command sets input path delays on input ports relative to a clock edge. This usually represents a combinational path delay from the clock pin of a register external to the current design. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds input delay to path delay for paths starting at primary inputs.</p> <p>A clock is a singleton that represents the name of a defined clock constraint. This can be:</p> <ul> <li>a single port name used as source for a clock constraint.</li> <li>a single pin name used as source for a clock constraint; for instance <code>reg1:CLK</code>. This name can be hierarchical (for instance, <code>toplevel/block1/reg2:CLK</code>).</li> <li>an object accessor that will refer to one clock: <code>[get_clocks {clk}]</code>.</li> </ul> <p>Note:</p> <ul> <li>The behavior of the -add_delay option is identical to that of PrimeTime(TM).</li> <li>If, using the <code>-add_delay</code> mechanism, multiple constraints are otherwise identical, except they specify different <code>-max</code> or <code>-min</code> values<ul> <li>The surviving <code>-max</code> constraint will be the maximum of the <code>-max</code> values.</li> <li>The surviving <code>-min</code> constraint will be the minimum of the <code>-min</code> values.</li> </ul> </li> </ul> <pre><code>set_input_delay delay_value -clock clock_ref [\u2013max] [\u2013min] [\u2013clock_fall] [-rise] [-fall] [-add_delay] \\\ninput_list\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/#arguments","title":"Arguments","text":"Parameter Type Description <code>delay_value</code> real Specifies the arrival time in nanoseconds that represents the amount of time for which the signal is available at the specified input after a clock edge. <code>clock</code> string Specifies the clock reference to which the specified input delay is related. This is a mandatory argument. <code>max</code> None Specifies that the <code>delay_value</code>refers to the longest path arriving at the specified input. If you do not specify <code>-max</code> or <code>-min</code> options, the tool assumes maximum and minimum input delays to be equal. <code>min</code> None Specifies that the <code>delay_value</code> refers to the shortest path arriving at the specified input. If you do not specify <code>-max</code> or <code>-min</code> options, the tool assumes maximum and minimum input delays to be equal. <code>clock_fall</code> None Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge. <code>rise</code> None Specifies that the delay is relative to a rising transition on the specified port(s). If <code>-rise</code> or <code>-fall</code> is not specified, then rising and falling delays are assumed to be equal. <code>fall</code> None Specifies that the delay is relative to a falling transition on the specified port(s). If <code>-rise</code> or <code>-fall</code> is not specified, then rising and falling delays are assumed to be equal. <code>add_delay</code> None Specifies that this input delay constraint should be added to an existing constraint on the same port(s). The <code>-add_delay</code> option capture information on multiple paths with different clocks or clock edges leading to the same input port(s). <code>input_list</code> list of string Provides a list of input ports in the current design to which <code>delay_value</code> is assigned. If you need to specify more than one object, enclose the objects in braces ({}). Return Type Description <code>integer</code> Returns the ID of the clock input delay constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/#error-codes","title":"Error Codes","text":"Error Code Description Error: SDC0004 clk does not match any clock name or source. Error: SDC0015 port list [get_ports {CLK_0_D}] is incorrect. Error: SDC0054 Invalid IO delay constraint: the min delay is greater than max delay. Error: SDC0061 Parameter _AtclParam0_ has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/#example","title":"Example","text":"<p>The following example sets an input delay of 1.2 ns for port data1 relative to the rising edge of <code>CLK1</code>.</p> <pre><code>set_input_delay 1.2 -clock [get_clocks CLK1] [get_ports data1]\n</code></pre> <p>The following example sets a different maximum and minimum input delay for port IN1 relative to the falling edge of <code>CLK2</code>.</p> <pre><code>set_input_delay 1.0 -clock_fall -clock CLK2 \u2013min {IN1}\n</code></pre> <pre><code>set_input_delay 1.4 -clock_fall -clock CLK2 \u2013max {IN1}\n</code></pre> <p>The following example demonstrates an override condition of two constraints. The first constraint is overridden because the second constraint specifies a different clock for the same input.</p> <pre><code>set_input_delay 1.0 -clock CLK1 \u2013max {IN1}\n</code></pre> <pre><code>set_input_delay 1.4 -clock CLK2 \u2013max {IN1}\n</code></pre> <p>The next example is almost the same as the previous one, however, in this case, the user has specified <code>-add_delay</code>, so both constraints will be honored.</p> <pre><code>set_input_delay 1.0 -clock CLK1 \u2013max {IN1}\n</code></pre> <pre><code>set_input_delay 1.4 -add_delay -clock CLK2 \u2013max {IN1}\n</code></pre> <p>The following example is more complex:</p> <ul> <li>All constraints are for an input to port PAD1 relative to a rising edge clock <code>CLK2</code>. Each combination of <code>{-rise, -fall} x {-max, -min}</code> generates an independent constraint. But the max rise delay of 5 and the max rise delay of 7 interfere with each other.</li> <li>For a -max option, the maximum value overrides all lower values. Thus the first constraint will be overridden and the max rise delay of 7 will survive.</li> </ul> <pre><code>set_input_delay 5 -max -rise -add_delay [get_clocks CLK2] [get_ports PAD1] # will be overridden\n</code></pre> <pre><code>set_input_delay 3 -min -fall -add_delay [get_clocks CLK2] [get_ports PAD1]\n</code></pre> <pre><code>set_input_delay 3 -max -fall -add_delay [get_clocks CLK2] [get_ports PAD1]\n</code></pre> <pre><code>set_input_delay 7 -max -rise -add_delay [get_clocks CLK2] [get_ports PAD1]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_input_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-12FAC9A3-79DE-4CC8-8B3C-132B48D04A77/#see-also","title":"See Also","text":"<ul> <li>set_output_delay</li> <li>remove_input_delay</li> <li>remove_output_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1/","title":"mss_read_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1/#description","title":"Description","text":"<p>This tcl command reads all selected registers by their register names and displays the values. The values are in hexadecimal format.</p> <pre><code>mss_read_register [-deviceName \"device name\"]  \\\n                  [-reg_name {register name}\"] \\\n                  [-axiQos \"interger value\"] \\\n                  [-axiProt \"integer value\"] \\\n                  [-axiCache \"integer value\"] \\\n                  [-axiLock \"integer value\"] \\\n                  [-silent \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. reg_name string This is an optional argument, that specifies the name of the register according to the hierarchy seen in the UI separated by colon. axiQos integer This is an optional parameter that specifies the value of the attribute QoS on Axi interface. axiCache integer This is an optional parameter that specifies the value of the attribute Cache on Axi interface. axiProt integer This is an optional parameter that specifies the value of the attribute Protocol on Axi interface. axiLock integer This is an optional parameter that specifies the value of the attribute Lock on Axi interface. Return Type Description Hexadecimal Reads all selected registers by their register names and displays the values."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1/#error-codes","title":"Error Codes","text":"Error Code Description None Register is not found in the valid list provided in pfsoc_regmap.htm file. None Parameter 'reg_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'mss_read_register [-deviceName \"device name\"] \\[-reg_name \"Register Name\"]* \\[-axiQos \"integer value\"] \\[-axiProt \"integer value\"] \\[-axiCache \"integer value\"] \\[-axiLock \"integer value\"] \\[-silent \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1/#supported-families","title":"Supported Families","text":"PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1/#example","title":"Example","text":"<p>Read register with parameters. Read with {ATHENA:CSRMAIN} and {ATHENA:CSRMERRS} registers:</p> <pre><code>mss_read_register \\\n    -reg_name {ATHENA:CSRMAIN} \\\n    -reg_name {ATHENA:CSRMERRS} \n</code></pre> <p>Register read without parameters (reads all the selected registers that are added using mss_add_register command):</p> <pre><code>mss_read_register\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1/#see-also","title":"See Also","text":"<ul> <li> <p>mss_write_register</p> </li> <li> <p>mss_export_register</p> </li> <li> <p>mss_add_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-13A86E86-473E-49D6-B217-D8B2F4437882/","title":"CONFIGURE_ACTIONS_PROCEDURES","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-13A86E86-473E-49D6-B217-D8B2F4437882/#description","title":"Description","text":"<p>CONFIGURE_ACTIONS_PROCEDURES is a command tool used in configure_tool. It configures action with optional or recommended procedures for a Libero target device.</p> <p>Tip:</p> <ul> <li>Available actions and their procedures depend on current bit stream components selected in the Generate Bitstream and Configure Options tools.</li> <li>Changing procedures for the action selected to run invalidates the Run Action tool state. Changing any other action does not affect the Run Action tool state.</li> </ul> <pre><code>configure_tool -name {CONFIGURE_ACTIONS_PROCEDURES} \\\n-params \\\n{-prog_optional_procedures:act1|proc1|proc2;act2|proc1|proc2|proc3;} \\\n-params \\\n{-skip_recommended_procedures:act1|proc1|proc2;act2|proc1|proc2|proc3;}\n</code></pre> <p>For more information about programming actions and supported procedures, see Libero SoC Design Flow User Guide.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-13A86E86-473E-49D6-B217-D8B2F4437882/#arguments","title":"Arguments","text":"Parameter Type Description prog_optional_procedures string Specifies optional procedures and actions to configue action with optional procedures. skip_recommended_procedures string Specifies recommended procedures and actions to configure action with recommended procedures. Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-13A86E86-473E-49D6-B217-D8B2F4437882/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-13A86E86-473E-49D6-B217-D8B2F4437882/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-13A86E86-473E-49D6-B217-D8B2F4437882/#example","title":"Example","text":"<p>The following example configures \"DO_VERIFY\" action with the optional \"PROGRAM\" procedure, programs all selected family features: FPGA Array, targeted eNVM clients, and security settings:</p> <pre><code>configure_tool \\\n    -name {CONFIGURE_ACTION_PROCEDURES} \\\n    -params {prog_optional_procedures:PROGRAM|DO_VERIFY;} \\\n    -params {skip_recommended_procedures:}\n</code></pre> <p>The following example configures \"DO_ENABLE_FABRIC\" action with the recommended \"VERIFY_DIGEST\" procedure, calculates the digests for the components:</p> <pre><code>configure_tool \\\n    -name {CONFIGURE_ACTION_PROCEDURES} \\\n    -params {prog_optional_procedures:} \\                      \n    -params {skip_recommended_procedures:VERIFY_DIGEST|DO_ENABLE_FABRIC;}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/","title":"remove_input_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#description","title":"Description","text":"<p>Removes an input delay by specifying both the clocks and port names or the ID of the input delay constraint to remove. If the clocks and port names do not match an input delay constraint in the current scenario, or if the specified ID does not refer to an input delay constraint, this command fails.</p> <p>Do not specify both the clock and port names and the constraint ID.</p> <pre><code>remove_input_delay -clock clock_name port_pin_list | -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#arguments","title":"Arguments","text":"Parameter Type Description <code>clock</code> <code>string</code> Specifies the clock name to which the specified input delay value is assigned. You must specify clock name as {CLK}, not [get_clocks {CLK}]. <code>port_pin_list</code> <code>list of strings</code> Specifies the port names to which the specified input delay value is assigned. <code>id</code> <code>integer</code> Specifies the ID of the clock with the input_delay value to remove from the current scenario. You must specify either both a clock name and list of port names or the input_delay constraint ID."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter <code>-clock</code> has illegal value. None Invalid clock/port arguments. None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock or port names, either alone or in an accessor command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#example","title":"Example","text":"<p>The following example removes the input delay from CLK1 on port data1.</p> <pre><code>remove_input_delay -clock [get_clocks CLK1] [get_ports data1]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_input_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1408ED8A-4B4C-43EC-A130-1E3132FC03A3/#see-also","title":"See Also","text":"<ul> <li>set_input_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14507AAF-898C-41A9-84B3-A4EDFBACC36B/","title":"sd_connect_instance_pins_to_ports","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14507AAF-898C-41A9-84B3-A4EDFBACC36B/#description","title":"Description","text":"<p>This tcl command connects all pins of an instance to new SmartDesign top level ports.</p> <pre><code>sd_connect_instance_pins_to_ports -sd_name {smartdesign component name} \\\n                                  -instance_name {instance name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14507AAF-898C-41A9-84B3-A4EDFBACC36B/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the instance name for which all the pins must be connected to top level ports. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14507AAF-898C-41A9-84B3-A4EDFBACC36B/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'instance_name' has illegal value. None Required parameter 'instance_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_connect_instance_pins_to_ports -sd_name \"sd_name\" -instance_name \"instance_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14507AAF-898C-41A9-84B3-A4EDFBACC36B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14507AAF-898C-41A9-84B3-A4EDFBACC36B/#example","title":"Example","text":"<p>This example connects pins to ports of the instance {CORESPI_C0_0}.</p> <pre><code>sd_connect_instance_pins_to_ports -sd_name {top} \\\n                                  -instance_name {CORESPI_C0_0}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14546953-002B-42A4-9FCB-40670632E822/","title":"cleanall_tool","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14546953-002B-42A4-9FCB-40670632E822/#description","title":"Description","text":"<p>This Tcl command cleans all the tools till the tool name passed as the argument to the command. All the remaining child tools if any that are in Pass state will be converted to Out of Date state.</p> <pre><code>cleanall_tool -name {tool_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14546953-002B-42A4-9FCB-40670632E822/#arguments","title":"Arguments","text":"Parameter Type Description name string Tool_name is the tool passed as the argument till which all the tools are cleaned. All the remaining child tools after tool_name if any that are in Pass state will be converted to Out of Date state. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14546953-002B-42A4-9FCB-40670632E822/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'name' has illegal value. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'cleanall_tool -name \"tool name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14546953-002B-42A4-9FCB-40670632E822/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14546953-002B-42A4-9FCB-40670632E822/#example","title":"Example","text":"<p>If design flow is ran till Place and Route, below is the behavior of the cleanall_tool command.</p> <pre><code>cleanall_tool -name {SYNTHESIZE}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14681899-B6B2-45C3-89EC-DD66A1D162E6/","title":"unset_global_include_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14681899-B6B2-45C3-89EC-DD66A1D162E6/#description","title":"Description","text":"<p>This Tcl command is intended for unsetting a global include file.</p> <pre><code>unset_global_include_file -file {filename}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14681899-B6B2-45C3-89EC-DD66A1D162E6/#arguments","title":"Arguments","text":"Parameter Type Description file string The user provides the file path to unset as global include file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14681899-B6B2-45C3-89EC-DD66A1D162E6/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid Global Include File 'value'. None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'unset_global_include_file -file \"unset global include file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14681899-B6B2-45C3-89EC-DD66A1D162E6/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-14681899-B6B2-45C3-89EC-DD66A1D162E6/#example","title":"Example","text":"<p>This example unsets {./src/define.h} global include file.</p> <pre><code>unset_global_include_file -file {./prj/hdl/define.h}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1471284E-B3C4-43AD-9144-DB92BD148A76/","title":"close_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1471284E-B3C4-43AD-9144-DB92BD148A76/#description","title":"Description","text":"<p>This Tcl command closes the current project in Libero SoC. This command is equivalent to selecting Close Project from the File menu.</p> <pre><code>close_project [-save value]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1471284E-B3C4-43AD-9144-DB92BD148A76/#arguments","title":"Arguments","text":"Parameter    Type    Description    -save    boolean    Saves the current project in Libero SoC before closing project. -   TRUE, true or 1 - saves your project in Libero SoC before closing project. Default is true. -   FALSE, false or 0 - closes your project without saving."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1471284E-B3C4-43AD-9144-DB92BD148A76/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1471284E-B3C4-43AD-9144-DB92BD148A76/#example","title":"Example","text":"<pre><code>close_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1471284E-B3C4-43AD-9144-DB92BD148A76/#see-also","title":"See Also","text":"<ul> <li>open_project</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/","title":"all_registers","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/#description","title":"Description","text":"<p>Returns an object representing register pins or register cells (default) in the current scenario based on the given parameters. If you do not specify an option, this command returns an object representing registers cells.</p> <pre><code>all_registers [-clock clock_name ] [-async_pins] \\ \n[-output_pins] [-data_pins] [-clock_pins]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/#arguments","title":"Arguments","text":"Parameter Type Description <code>clock</code> string Specifies the name of the clock domain to which the registers belong. If no clock is specified, all registers in the design will be targeted. <code>async_pins</code> None Lists all register pins that are async pins for the specified clock (or all registers asynchronous pins in the design). <code>output_pins</code> None Lists all register pins that are output pins for the specified clock (or all registers output pins in the design). <code>data_pins</code> None Lists all register pins that are data pins for the specified clock (or all registers data pins in the design). <code>clock_pins</code> None Lists all register pins that are clock pins for the specified clock (or all registers clock pins in the design). Return Type Description <code>object</code> Returns an object representing register pins or cells in the current scenario based on the given parameters."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/#error-codes","title":"Error Codes","text":"Error Code Description Error: SDC0021 Invalid max delay constraint: the -from value is incorrect. Error: SDC0023 Invalid max delay constraint: the -to value is incorrect."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/#exceptions","title":"Exceptions","text":"<p>You can only use this command as part of a <code>\u2013from</code>, <code>-to</code> argument in the following Tcl commands: <code>set_min_delay</code>, <code>set_max_delay</code>, <code>set_multicycle_path</code>, and <code>set_false_path</code>.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/#example","title":"Example","text":"<p>The following example sets a maximum delay by constraining all paths from <code>ff_m:CLK</code> or <code>ff_s2:CLK</code> to <code>ff_m:Q pin</code> with a delay less than 2.000 ns.</p> <pre><code>set_max_delay 2.000 -from { ff_m:CLK ff_s2:CLK } \\\n-to [all_registers -clock_pins -clock {ff_m:Q}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1472F582-8409-461B-8FB5-FDC00EF57BEE/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>all_registers</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-149FFE9B-F1B7-402F-B858-47B28BE7290B/","title":"smartpower_set_cooling","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-149FFE9B-F1B7-402F-B858-47B28BE7290B/#description","title":"Description","text":"<p>This Tcl command sets the cooling style to one of the predefined types or custom value.</p> <p>Note: To compute the junction temperature, set the following three commands:\"smartpower_set_thermalmode, smartpower_set_tambient and smartpower_set_cooling. The junction temperature will be updated when an output command is executed, such as report(Power). Parameter 'teta' is ignored when style is set to custom.</p> <pre><code>smartpower_set_cooling -style \"case_cooling | still_air | 1.0_mps | 2.5_mps | custom\" [-teta \"positive decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-149FFE9B-F1B7-402F-B858-47B28BE7290B/#arguments","title":"Arguments","text":"Parameter    Type    Description    style    string    Specifies the cooling style to custom value or to one of the predefined types with a default thermal resistance value. The acceptable values for this argument are the following: -   1.0\\_mps - Predefined cooling style. -   2.5\\_mps - Predefined cooling style. -   case\\_cooling - Predefined cooling style. -   still\\_air - Predefined cooling style. -   custom - Cooling style defined by user input.    teta    decimal    Specifies the thermal resistance in \"C/W\". This argument is only available when style is set to Custom.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-149FFE9B-F1B7-402F-B858-47B28BE7290B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'style' is missing. None Parameter 'style' has illegal value. None style: Invalid argument value: 'value' (expecting case_cooling, still_air, 1.0_mps, 2.5_mps or custom). None teta: Invalid argument value: 'decimal value' (expecting decimal value). None Parameter 'teta' must be a positive decimal value. None Parameter 'teta' has illegal value. None Parameter 'teta' is required when style is set to custom. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_cooling -style \"case_cooling | still_air | 1.0_mps | 2.5_mps | custom\" [-teta \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-149FFE9B-F1B7-402F-B858-47B28BE7290B/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-149FFE9B-F1B7-402F-B858-47B28BE7290B/#example","title":"Example","text":"<p>This example sets the cooling style to still air:</p> <pre><code>smartpower_set_cooling -style {still_air}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-149FFE9B-F1B7-402F-B858-47B28BE7290B/#see-also","title":"See Also","text":"<ul> <li>smartpower_set_thermalmode</li> <li>smartpower_set_tambient</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-153F7AA7-6EDF-4EFC-9F17-283820572DA6/","title":"How to Derive Required Part Information from A \"Part Number\"","text":"<p>In order to use Tcl Commands such as <code>set_device</code> or a new design; certain part information items must be specified. Many of these items can be derived from the \"Part Number\" you have chosen. For example, suppose the Part Number is: MPF300XT-1FCG784I</p>   Part Information    Description    Example    `-family `    The `` usually known    `-family {PolarFire}`    `-die `    Derive this information from the Part Number, the characters before the \"-\"    MPF300XT-1FCG784I -die \\{MPF300XT\\}   `-speed `    If there is a digit immediately after the \"-\", -&lt;digit&gt; will be the &lt;speed grade&gt; value \\(preceded by a \"-\"\\). **Note:** If there is no digit, the default speed grade is STD.    MPF300XT-1FCG784 -speed \\{-1\\}   `-package `    The next sequence of letters, followed by a sequence of digits will constitute the package type and \"size\".**Note:** If there is a trailing letter after the &lt;digits&gt;; this letter is **not** part of the &lt;package name&gt;; but is rather part of the &lt;part range&gt;    For PolarFire\u00ae, this combination will simply constitute the &lt;package name&gt;.MPF300XT- 1FCG784I-package \\{FCG784\\}    `-part_range `    The last letter \\(if any\\) will indicate the ``.-   I: IND -   E: EXT -   M: MIL -   &lt;none&gt;: COM    MPF300XT- 1FCG784I`-part_range {IND}`   <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-15AAF951-BC04-4E80-9C4E-7EFD7F5F8FA6/","title":"extended_run_lib","text":"<p>Note: This is not a Tcl command; it is a shell script that can be run from the command-line.</p> <p>The <code>extended_run_lib</code> Tcl script enables you to run the multiple pass layout in batch mode from a command-line.</p> <pre><code>$ACTEL_SW_DIR/bin/libero script:$ACTEL_SW_DIR/scripts/extended_run_lib.tcl logfile:extended_run.log \u201cscript_args:-root *path/designer/module\\_name* [-n *numPasses*] [- starting_seed_index *numIndex*] [-compare_criteria *value*] [-c *clockName*] [-analysis *value*] [- slack_criteria *value*] [-stop_on_success] [-timing_driven|-standard] [-power_driven *value*] [-placer_high_effort *value*]\u201d\n</code></pre> <p>Note: There is no option to save the design files from all the passes. Only the (Timing or Power) result reports from all the passes are saved.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-15AAF951-BC04-4E80-9C4E-7EFD7F5F8FA6/#arguments","title":"Arguments","text":"Parameter Value Description -root path/designer/module_name The path to the root module located under the designer directory of the Libero project. [-n ] numPasses Sets the number of passes to run. The default number of passes is 5. [-starting_seed_index ] numIndex Indicates the specific index into the array of random seeds which is to be the starting point for the passes. Value may range from 1 to 100. If not specified, the default behavior is to continue from the last seed index that was used. [-compare_criteria ] value  Value Description frequencyUse clock frequency as criteria for comparing the results between passes. This option can be used in conjunction with the -c option (described below).violationsUse timing violations as criteria for comparing the results between passes. This option can be used in conjunction with the -analysis, -slack_criteria and - stop_on_success options (described below).powerUse total power as criteria for comparing the results between passes, where lowest total power is the goal. [-c ] clockName Applies only when the clock frequency comparison criteria is used. Specifies the particular clock that is to be examined. If no clock is specified, then the slowest clock frequency in the design in a given pass is used. The clock name should match with one of the Clock Domains in the Summary section of the Timing report. [-analysis ] value Applies only when the timing violations comparison criteria is used. Specifies the type of timing violations (the slack) to examine. The following table shows the acceptable values for this argument: Value Description maxExamines timing violations (slack) obtained from maximum delay analysis. This is the default.minExamines timing violations (slack) obtained from minimum delay analysis. [-slack_criteria ] value Applies only when the timing violations comparison criteria is used. Specifies how to evaluate the timing violations (slack). The type of timing violations (slack) is determined by the -analysis option. The following table shows the acceptable values for this argument: Value Description worstSets the timing violations criteria to Worst slack. For each pass obtains the most amount of negative slack (or least amount of positive slack if all constraints are met) from the timing violations report. The largest value out of all passes will determine the best pass. This is the default.tnsSets the timing violations criteria to Total Negative Slack (tns). For each pass it obtains the sum of negative slack values from the first 100 paths from the timing violations report. The largest value out of all passes determines the best pass. If no negative slacks exist for a pass, then the worst slack is used to evaluate that pass. [-stop_on_success] Applies only when the timing violations comparison criteria is used. The type of timing violations (slack) is determined by the <code>-analysis</code> option. Stops running the remaining passes if all timing constraints have been met (when there are no negative slacks reported in the timing violations report). [-timing_driven|-standard] Sets layout mode to timing driven or standard (non-timing driven). The default is <code>-timing_driven</code> or the mode used in the previous layout command. [-power_driven ] value Enables or disables power-driven layout. The default is off or the mode used in the previous layout command. The following table shows the acceptable values for this argument: Value Description offDoes not run power-driven layout.onEnables power-driven layout. [-placer_high_effort ] value Sets placer effort level. The default is off or the mode used in the previous layout command. The following table shows the acceptable values for this argument: Value Description offRuns layout in regular effort.onActivates high effort layout mode."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-15AAF951-BC04-4E80-9C4E-7EFD7F5F8FA6/#returns","title":"Returns","text":"<p>A nonzero value will be returned on error.</p> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-16D6A051-49ED-4AF5-A1B5-CC0D61158668/","title":"sb_configure_page","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-16D6A051-49ED-4AF5-A1B5-CC0D61158668/#description","title":"Description","text":"<p>This Tcl command is used to configure the parameters of a System Builder component page.</p> <pre><code>sb_configure_page \\\n-component_name {component_name} \\\n-page_name {page_name} \\\n[-params {param_list}] \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-16D6A051-49ED-4AF5-A1B5-CC0D61158668/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -page_name {page_name} string Mandatory. Name of the system builder page being configured. -params {param_list} string Mandatory. List of parameters being configured within given page."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-16D6A051-49ED-4AF5-A1B5-CC0D61158668/#example","title":"Example","text":"<pre><code>sb_configure_page -component_name {sb} -page_name{DEVICEFEATURES} -params {USE_ENVM:1}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-183D2C02-6B2B-433C-BB68-4CD6B882498E/","title":"add_probe_insertion_point","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-183D2C02-6B2B-433C-BB68-4CD6B882498E/#description","title":"Description","text":"<p>This Tcl command adds a probe point to be connected to user-specified I/Os for probe insertion flow. This command will fail if any of the parameters are missing.</p> <p>Note:</p> <p>Probe Insertion feature disabled in the SmartDebug Demo and Standalone modes.</p> <pre><code>add_probe_insertion_point -net {net_name} \\\n                          -driver {driver_name} \\\n                          -pin {pin_name} \\\n                          -port {port_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-183D2C02-6B2B-433C-BB68-4CD6B882498E/#arguments","title":"Arguments","text":"Parameter Type Description net string Specify name of the existing net which is added in probe insertion list. This parameter is mandatory. driver string Specify driver name of the net. This parameter is mandatory. pin string Specify Package pin name(that is, I/O to which the net will be routed during probe insertion). This parameter is mandatory. port string Specify user-specified name for the probe insertion. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-183D2C02-6B2B-433C-BB68-4CD6B882498E/#error-codes","title":"Error Codes","text":"Error Code Description None Port name is already used. None Not a valid pin or already used pin. None Parameter 'param_name' is not defined. Valid command formatting is'add_probe_insertion_point [-net \"net_name\"] \\[-driver \"driver_name\"] \\ [-pin \"pin_name\"] \\ [-port \"port_name\"]'. None Probe insertion operations are not supported in Standalone SmartDebug."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-183D2C02-6B2B-433C-BB68-4CD6B882498E/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-183D2C02-6B2B-433C-BB68-4CD6B882498E/#example","title":"Example","text":"<p>This example adds a probe point to the probe insertion list:</p> <pre><code>add_probe_insertion_point -net {sw} \\\n                          -driver {sw_buf/IN:Y} \\\n                          -pin {Unassigned} \\\n                          -port {Probe_Insert0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-183D2C02-6B2B-433C-BB68-4CD6B882498E/#see-also","title":"See Also","text":"<ul> <li> <p>remove_probe_insertion_point</p> </li> <li> <p>program_probe_insertion</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-185F52D6-66B0-4699-AF2A-8F46A1591E76/","title":"hdl_core_extract_ports_and_parameters","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-185F52D6-66B0-4699-AF2A-8F46A1591E76/#description","title":"Description","text":"<p>This Tcl command automatically extracts ports and generic parameters from an HDL core module description.</p> <p>The command will fail if the module name is not specified or is incorrect.</p> <pre><code>hdl_core_extract_ports_and_parameters \\\n-hdl_core_name { hdl_core_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-185F52D6-66B0-4699-AF2A-8F46A1591E76/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specifies the HDL core name from which you want to extract signal names and generic parameters. This is a mandatory argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-185F52D6-66B0-4699-AF2A-8F46A1591E76/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'hdl_core_extract_ports_and_parameters -hdl_core_name \"hdl_core_name\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-185F52D6-66B0-4699-AF2A-8F46A1591E76/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-185F52D6-66B0-4699-AF2A-8F46A1591E76/#example","title":"Example","text":"<p>The following example automatically extracts ports and parameters from an \"test_hdl_core\" HDL core module description:</p> <pre><code>hdl_core_extract_ports_and_params -hdl_core_name {test_hdl_core}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-185F52D6-66B0-4699-AF2A-8F46A1591E76/#see-also","title":"See Also","text":"<ul> <li>hdl_core_delete_parameters</li> </ul> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-19C33641-E4B3-4C8F-A9F7-21E86080A5BA/","title":"set_bsdl_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-19C33641-E4B3-4C8F-A9F7-21E86080A5BA/#description","title":"Description","text":"<p>This Tcl command sets a BSDL file to a non-Microchip device in the chain. Chain programming mode must have been set. The device must be a non-Microchip device.</p> <pre><code>set_bsdl_file -name {device name} -file {path to the BSDL file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-19C33641-E4B3-4C8F-A9F7-21E86080A5BA/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the device name. file string Specifies the BSDL file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-19C33641-E4B3-4C8F-A9F7-21E86080A5BA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_bsdl_file -name \"name\" -file \"file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-19C33641-E4B3-4C8F-A9F7-21E86080A5BA/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-19C33641-E4B3-4C8F-A9F7-21E86080A5BA/#example","title":"Example","text":"<p>The following example sets the BSDL file <code>./src/top.bsd</code> to the device 'MyDevice':</p> <pre><code>set_bsdl_file -name {MyDevice} -file {./src/top.bsd}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A222088-7DAB-4F4C-AA1F-BAFBD5A4E714/","title":"close_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A222088-7DAB-4F4C-AA1F-BAFBD5A4E714/#description","title":"Description","text":"<p>This Tcl command closes a SmartDebug project.</p> <pre><code>close_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A222088-7DAB-4F4C-AA1F-BAFBD5A4E714/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A222088-7DAB-4F4C-AA1F-BAFBD5A4E714/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A222088-7DAB-4F4C-AA1F-BAFBD5A4E714/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A222088-7DAB-4F4C-AA1F-BAFBD5A4E714/#example","title":"Example","text":"<p>This command closes the SmartDebug project:</p> <pre><code>close_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A222088-7DAB-4F4C-AA1F-BAFBD5A4E714/#see-also","title":"See Also","text":"<ul> <li> <p>new_project</p> </li> <li> <p>open_project</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A4BD001-40A4-45A5-9FE3-CA2D7BC5E29A/","title":"export_parameter_report","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A4BD001-40A4-45A5-9FE3-CA2D7BC5E29A/#description","title":"Description","text":"<p>This Tcl command generates a report in respective format (XML) selected with the list of components in the design along with their Tcl parameters that were used to configure. Also the report shows the available latest versions of the cores used in the design in either vault or repositories selected. This command supports generating parameter report for only that active top module which is not instantiated in any other module.</p> <pre><code>export_parameter_report [-file filename_with_extension] \\\n                        [-top top_module_name]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A4BD001-40A4-45A5-9FE3-CA2D7BC5E29A/#arguments","title":"Arguments","text":"Parameter Type Description file string Name of the output generated report in xml format. If filename with extension is not provided, the report will be generated as \"top_module_name_parameter_report.xml\". This argument is optional. top string Name of the top module which is not instantiated in any other module. This overrides the active top module.If the top module name is not provided, then the report for the active root module will be generated. This argument is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A4BD001-40A4-45A5-9FE3-CA2D7BC5E29A/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter/Generic report cannot be exported for a module that is instantiated in any other module. It can only be exported for top level modules. Please set a top level module as the root or specify a top level module in the Tcl command export_parameter_report to be able to export the report. None Parameter 'top' has illegal value. None Parameter 'file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'export_parameter_report [-file \"file name\"] [-top \"top name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A4BD001-40A4-45A5-9FE3-CA2D7BC5E29A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1A4BD001-40A4-45A5-9FE3-CA2D7BC5E29A/#example","title":"Example","text":"<p>This example reports into {./src/sd1_parameter_report.xml} file.</p> <pre><code>export_parameter_report -file {./src/sd1_parameter_report.xml} -top top\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1AC2F4FB-E4D3-4E1C-8DE7-6C50EB9AE332/","title":"read_envm_memory","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1AC2F4FB-E4D3-4E1C-8DE7-6C50EB9AE332/#description","title":"Description","text":"<p>This is a PolarFire SoC specific tcl command to read the ENVM memory from the device. It reads from the client configured in Libero or a page range can be given as inputs. The output will be in a matrix form displayed byte-wise and several rows with page number information.</p> <p>Client name is optional in the command. However, if client name is specified, then it is validated against its start page and end page from the design.</p> <pre><code>read_envm_memory [-deviceName \"device name\"] \\\n                 [-client \"client name\"] \\\n                 -startpage \"integer value\" \\\n                 -endpage \"integer value\" \\\n                 [-fileName \"envm data file name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1AC2F4FB-E4D3-4E1C-8DE7-6C50EB9AE332/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Parameter is optional if only one device is available in the current configuration. client string Specifies the client name. startpage string Specifies the start page that is integer value. endpage string Specifies the end page that is integer value. fileName string Specifies the file name path where the data will be saved. Return Type Description String The output will be in a matrix form displayed byte-wise and several rows with page number information."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1AC2F4FB-E4D3-4E1C-8DE7-6C50EB9AE332/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'startpage' is missing. None Required parameter 'endpage' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'read_envm_memory [-deviceName \"device name\"] [-client \"client name\"] -startpage \"integer value\" -endpage \"integer value\" [-fileName \"envm data file name\"]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1AC2F4FB-E4D3-4E1C-8DE7-6C50EB9AE332/#supported-families","title":"Supported Families","text":"PolarFire SoC\\*"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1AC2F4FB-E4D3-4E1C-8DE7-6C50EB9AE332/#example","title":"Example","text":"<p>This example reads eNVM memory from 0 to 205 pages.</p> <pre><code>read_envm_memory -startpage \"0\" -endpage \"205\"\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B3E08E5-E019-4ED0-BF9D-916D165968D4/","title":"one_way_passcode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B3E08E5-E019-4ED0-BF9D-916D165968D4/#description","title":"Description","text":"<p>This Tcl command enables/disables One Way Passcode (OWP).</p> <p>Important: This Tcl command is applicable for Libero SoC Design Suite v2022.3 and later.</p> <pre><code>one_way_passcode -enable true/false (or 0/1) \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B3E08E5-E019-4ED0-BF9D-916D165968D4/#arguments","title":"Arguments","text":"Parameter Type Description enable boolean  Enter 1 to enable or 0 (default) to disable One-Way Passcode (OWP). Enter true to enable or false (default) to disable One-Way Passcode (OWP). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B3E08E5-E019-4ED0-BF9D-916D165968D4/#error-codes","title":"Error Codes","text":"Error Code Description None NA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B3E08E5-E019-4ED0-BF9D-916D165968D4/#supported-families","title":"Supported Families","text":"PolarFire\u00ae SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B3E08E5-E019-4ED0-BF9D-916D165968D4/#example","title":"Example","text":"<p>The following example enables One Way Passcode (OWP).</p> <pre><code>one_way_passcode -enable 1\none_way_passcode -enable true\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B9D3568-C3F5-4A16-A3A3-8A1C5053F0B3/","title":"read_lsram","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B9D3568-C3F5-4A16-A3A3-8A1C5053F0B3/#description","title":"Description","text":"<p>This tcl command reads a specified block of large SRAM from the device.</p> <pre><code>read_lsram [-deviceName \"device name\"] \\\n           [-name \"LSRAM block name\"] \\\n           [-logicalBlockName \"USRAM user defined block name\"] \\\n           [-port \"LSRAM port name\"] \\\n           [-fileName \"Data file name\"] \\\n           [-file \"Data file name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B9D3568-C3F5-4A16-A3A3-8A1C5053F0B3/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. name string\u200b Specifies the name for the target block. logicalBlockName string\u200b Specifies the name for the user defined memory block. port string\u200b Specifies the port for the memory block selected. Can be either Port A or Port B. fileName string\u200b Optional; specifies the output file name for the data read from the device. file string\u200b Optional; specifies the output file name for the data read from the device. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B9D3568-C3F5-4A16-A3A3-8A1C5053F0B3/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Parameter 'fileName' has illegal value. None Port port_name is an invalid Port name. None Parameter 'port' has illegal value. None RAM port name must be specified. None LSRAM block cannot be read. Use phyical block option to read. None Parameter 'logicalBlockName' has illegal value. None Missing argument. Must specify '-name' or '-logicalBlockName'. None Parameter 'deviceName' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'read_lsram [-deviceName \"device name\"] [-name \"LSRAM block name\"] [-logicalBlockName \"USRAM user defined block name\"] [-port \"LSRAM port name\"] [-fileName \"Data file name\"] [-file \"Data file name\"]'. None LSRAM block name failed to read: Target block not found in debug file. None Parameter 'name' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B9D3568-C3F5-4A16-A3A3-8A1C5053F0B3/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B9D3568-C3F5-4A16-A3A3-8A1C5053F0B3/#example","title":"Example","text":"<p>Reads the LSRAM Block Fabric_Logic_0/U2/F_0_F0_U1/ramtmp_ramtmp_0_0/INST_RAM1K20_IP from the PolarFire device and writes it to the file output.txt.</p> <pre><code>read_lsram \\\n-name {Fabric_Logic_0/U2/F_0_F0_U1/ramtmp_ramtmp_0_0/INST_RAM1K20_IP} \\\n\u2013fileName {output.txt}\n</code></pre> <p>This example reads the uSRAM logical Block {Fabric_Logic_0/U3/F_0_F0_U1} from {Port A}.</p> <pre><code>read_lsram -logicalBlockName {Fabric_Logic_0/U2/F_0_F0_U1} -port {Port A}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1B9D3568-C3F5-4A16-A3A3-8A1C5053F0B3/#see-also","title":"See Also","text":"<ul> <li>write_lsram</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847/","title":"add_modelsim_path","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847/#description","title":"Description","text":"<p>This Tcl command adds a ModelSim simulation library to your project.</p> <pre><code>add_modelsim_path -lib library_name  [-path library_path] \\\n                 [-remove \"library_name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847/#arguments","title":"Arguments","text":"Parameter Type Description lib string Name of the library you want to add. path string Path to library that you want to add. Enables you to change the mapping for your simulation library (both Verilog and VHDL). Type the pathname or click the Browse button to navigate to your library directory. remove string Name of library you want to remove (if any)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'lib' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'add_modelsim_path -lib \"library name\" [-path \"library path\"] [-remove \"TRUE | FALSE\"]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847/#example","title":"Example","text":"<p>Add the ModelSim library \"msim_update2\" located in the \"c:\\modelsim\\libraries\" directory and remove the library \"msim_update\":</p> <pre><code>add_modelsim_path -lib \"msim_update2\" \\\n                  -path \"c:\\modelsim\\libraries\" \\\n                  -remove \"msim_update\"\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E4C9994-9398-4604-A46B-0EDBD83CD309/","title":"pcie_ltssm_status","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E4C9994-9398-4604-A46B-0EDBD83CD309/#description","title":"Description","text":"<p>This Tcl command displays the current LTSSM state from the PLDA core in the SmartDebug log window and returns the register:field value to the Tcl.</p> <pre><code>pcie_ltssm_status -pcie_logical_name {PCIe logical name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E4C9994-9398-4604-A46B-0EDBD83CD309/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. pcie_logical_name string Complete logical hierarchy of the PCIE block whose status is to be read from the device. This parameter is mandatory. Return Type Description string Returns register:field value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E4C9994-9398-4604-A46B-0EDBD83CD309/#error-codes","title":"Error Codes","text":"Error Code Description None\u200b Parameter 'param_name' is not defined. Valid command formatting is'pcie_ltssm_status [-deviceName \"device name\"] -pcie_logical_name \"Pcie Logical Name\"'. None\u200b Required parameter 'pcie_logical_name' is missing. None Parameter 'pcie_block_name' is not defined. Valid command formatting is'pcie_ltssm_status [-deviceName \"device name\"] -pcie_logical_name \"Pcie Logical Name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E4C9994-9398-4604-A46B-0EDBD83CD309/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E4C9994-9398-4604-A46B-0EDBD83CD309/#example","title":"Example","text":"<p>Output Display in SmartDebug window: Configuration.Linkwidth.start Return value to the tcl script:</p> <pre><code>pcie_ltssm_status -pcie_block_name {sb_0/CM1_Subsystem/my_pcie_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E4C9994-9398-4604-A46B-0EDBD83CD309/#see-also","title":"See Also","text":"<ul> <li>pcie_config_space</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B/","title":"add_profile","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B/#description","title":"Description","text":"<p>This Tcl command enables you to add new profile in your project and specified a Software IDE tool in your Tools profile. This command sets the same values as the Add or Edit Profile dialog box. The newly added profile becomes the active tool profile for the specified type of tool. You must provide a unique name.</p> <pre><code>add_profile -name profilename \\\n            -type value \\\n            -tool profiletool \\\n            -location tool_location \\\n            [-args tool_parameters ] \\\n            [-batch value ] \\\n            [-license license_information ] \\\n            [-32bit value ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specifies the unique name of your new profile.    type    string    Specifies your profile type, where value is one of the following: -   synthesis - new profile for a synthesis tool. The default synthesis tool included with Libero SoC is Synplify Pro ME. -   simulation - new profile for a simulation tool. The default simulator tool included with Libero SoC is QuestaSim Pro ME. -   stimulus - new profile for a stimulus tool. Default not specified. Stimulus tool included with Libero SoC is WFL. -   identifydebugger - new identify debugger tool profile. The default identify debugger tool included with Libero SoC is Identify Debugger. -   coreconfig -   sd\\_ide    tool    string    Name of the tool you are adding to the profile. It is mandatory.    location    string    Full pathname to the location of the tool you are adding to the profile. It is mandatory.    args    list of strings    Tool parameters \\(if any\\).    batch    boolean    Runs the tool in batch mode \\(if TRUE\\). Possible values are: -   TRUE \\| 1 - runs the profile in batch mode. -   FALE \\| 0 - Does not run the profile in batch mode.    license    string    License information.    32bit    boolean    Valid values are: 1, 0.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B/#error-codes","title":"Error Codes","text":"Error Code Description None Unable to add profile: user Profile with same name already exists. None Required parameter 'tool' is missing. None Required parameter 'location' is missing. None  Parameter 'location' has illegal value. None  Required parameter 'name' is missing. None  Parameter 'name' has illegal value. None type: Invalid argument value: 'value' (expecting synthesis, simulation, stimulus, coreconfig, identifydebugger or sw_ide). None  Required parameter 'type' is missing. None  Parameter 'tool' has illegal value. None  Required parameter 'tool' is missing. None  Parameter 'param_name' is not defined. Valid command formatting is 'add_profile -name \"profile name\" -type \"synthesis | simulation | stimulus | coreconfig | identifydebugger | sw_ide\" -tool \"profile tool\" -location \"profile tool location\" [-args \"profile tool parameters\"] [-batch \"TRUE | FALSE\"] [-license \"profile License parameters\"] [-32bit \"TRUE | FALSE\"]"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B/#example","title":"Example","text":"<p>Create a new FlashPro tool profile called 'myflashpro' linked to a FlashPro installation in my \"c:\\programs\\bin\" directory:</p> <pre><code>add_profile -name \"myflashpro\" -type \"synthesis\" \\\n            -tool flashpro.exe -location {c:\\programs\\bin\\flashpro.exe} \\\n            -batch FALSE\n</code></pre> <p>Create a new Synthesis tool profile called 'synpol' linked to a Synplify Pro ME installation in my /sqatest/bin directory:</p> <pre><code>add_profile -name \"synpol\" -type synthesis -tool \"Synplify Pro ME\" \\\n            -location \"/sqatest9/bin/synplify_pro\" -batch FALSE \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B/#see-also","title":"See Also","text":"<ul> <li>edit_profile</li> <li>remove_profile</li> <li>select_profile</li> <li>export_profiles</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EBEC30A-B809-44DA-A4E8-20D973F27104/","title":"self_test_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EBEC30A-B809-44DA-A4E8-20D973F27104/#description","title":"Description","text":"<p>This Tcl command Runs Self-Test on a programmer. Right-click a programmer to Ping, Self-Test, Scan, Check Chain or Remove it from the list.</p> <p>Note: You must connect the programmer to the self-test board that comes with your programmer before performing a self-test. Self-test is not supported with FlashPro5/4 programmers. These programmers are rigorously tested at the factory during production.</p> <pre><code>self_test_prg -name { name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EBEC30A-B809-44DA-A4E8-20D973F27104/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the programmer name to run Self-Test. You can repeat this argument for multiple programmers. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EBEC30A-B809-44DA-A4E8-20D973F27104/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None The programmer with name 'prg_name' does not exist. None Parameter 'param_name' is not defined. Valid command formatting is 'self_test_prg [-name \"name\"]+' None programmer 'prg_name' : Self Test FAILED. Make sure the programmer is connected to the Loopback Test Board."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EBEC30A-B809-44DA-A4E8-20D973F27104/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EBEC30A-B809-44DA-A4E8-20D973F27104/#example","title":"Example","text":"<p>The following example runs Self-Test on a '03A178' programmer from the programmer list:</p> <pre><code>set prg_name \"03A178\"\nself_test_prg -name \"$prg_name\"\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EFCDBBE-EE9B-428C-ADF1-F5F2A8010244/","title":"sd_connect_pin_to_port","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EFCDBBE-EE9B-428C-ADF1-F5F2A8010244/#description","title":"Description","text":"<p>This Tcl command connects a SmartDesign instance pin to a new top level port. This command is equivalent to the 'Promote to Top Level' GUI action on an instance pin.</p> <p>Note: This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_connect_pin_to_port -sd_name {smartdesign component name} \\\n                       -pin_name {pin name} \\\n                       [-port_name {port name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EFCDBBE-EE9B-428C-ADF1-F5F2A8010244/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_name string Specifies the name of the instance level pin that needs to be connected to a top level port. It is mandatory. port_name string Specifies the name of the new top level port that the instance pin will be connected to. It is optional. If the port name is not specified, the new port takes the name of the instance pin. If the port name as defined by these rules already exists, the tool automatically creates a new port with name &lt;port_name&gt;_&lt;index&gt; (index is an automatically generated integer starting at 0 such that the port name is unique in the SmartDesign). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EFCDBBE-EE9B-428C-ADF1-F5F2A8010244/#error-codes","title":"Error Codes","text":"Error Code Description None Pin 'instance_name:pin_name' does not exist. None Required parameter 'sd_name' is missing. None You must specify a pin name. None Cannot promote pin 'pin_name' on 'instance_name' to top because it is already connected to a top level port. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_connect_pin_to_port -sd_name \"sd_name\" [-pin_name \"pin_name\"] [-port_name \"port_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EFCDBBE-EE9B-428C-ADF1-F5F2A8010244/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EFCDBBE-EE9B-428C-ADF1-F5F2A8010244/#example","title":"Example","text":"<ul> <li> <p>The following command connects \"D\" input pin of \"DFN1_0\" instance to \"D\" input port which was created with the name of port_name and automatically generated index(unique):</p> <pre><code>sd_connect_pin_to_port -sd_name {top} -pin_name {DFN1_0:D}\n</code></pre> </li> <li> <p>The following command connects \"DFN1_0\" instance \"Q\" output pin to \"Q_OUT\" port:</p> <pre><code>sd_connect_pin_to_port -sd_name {top} \\\n                       -pin_name {DFN1_0:Q} \\\n                       -port_name {Q_OUT}\n</code></pre> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1EFCDBBE-EE9B-428C-ADF1-F5F2A8010244/#see-also","title":"See Also","text":"<ul> <li>sd_connect_pin</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/","title":"get_ports","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/#description","title":"Description","text":"<p>Returns an object representing the port(s) that match those specified in the pattern argument. Wildcards can be used to select multiple ports at once. If no objects match the criteria, the empty string is returned.</p> <pre><code>get_ports pattern\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/#arguments","title":"Arguments","text":"Parameter Type Description <code>pattern</code> string Specifies the pattern to match the ports. Return Type Description <code>object</code> Returns an object representing the port(s) that match those specified in the pattern argument."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter <code>_AtclParam0_</code> is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/#example","title":"Example","text":"<p>The following example creates a clock on port <code>CK1</code> with a period of 10 ns.</p> <pre><code>create_clock -period 10 [get_ports CK1]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>get_ports</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F06BF86-D52E-45C9-BAF9-F1B3247423BD/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>create_generated_clock</li> <li>set_input_delay</li> <li>set_output_delay</li> <li>set_false_path</li> <li>set_min_delay</li> <li>set_max_delay</li> <li>set_multicycle_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F5EEF61-8CE2-44D2-82FA-6C7C3B507BE9/","title":"list_clocks","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F5EEF61-8CE2-44D2-82FA-6C7C3B507BE9/#description","title":"Description","text":"<p>Returns details about all of the clock constraints in the current timing constraint scenario.</p> <pre><code>list_clocks\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F5EEF61-8CE2-44D2-82FA-6C7C3B507BE9/#arguments","title":"Arguments","text":"Parameter Type Description <code>None</code> None None Return Type Description <code>string</code> Returns details about all of the clock constraints in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F5EEF61-8CE2-44D2-82FA-6C7C3B507BE9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F5EEF61-8CE2-44D2-82FA-6C7C3B507BE9/#example","title":"Example","text":"<p>The following example displays the details about all of the clock constraints in the current timing constraint scenario.</p> <pre><code>puts [list_clocks]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F5EEF61-8CE2-44D2-82FA-6C7C3B507BE9/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_clocks</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-1F5EEF61-8CE2-44D2-82FA-6C7C3B507BE9/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>remove_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-20AF36D3-B512-4BD5-9937-C46529E8D91F/","title":"hdl_core_unassign_bif_signal","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-20AF36D3-B512-4BD5-9937-C46529E8D91F/#description","title":"Description","text":"<p>This Tcl command unmaps an existing bus interface signal from a bus interface. The command will fail if the HDL core name is not specified or is incorrect.</p> <pre><code>hdl_core_unassign_bif_signal\n-hdl_core_name { hdl_core_name } \\\n-bif_name { bus_interface_name } \\\n-bif_signal_name { bif_signal_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-20AF36D3-B512-4BD5-9937-C46529E8D91F/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specify the HDL core name from which the bus interface signal needs to be deleted. This is a mandatory argument. bif_name string\u200b Specify the bus interface name for which you want to unassign a core signal. This is a mandatory argument. bif_signal_name string\u200b Specify the bus interface signal name for which you want to unassign a core signal. This argument is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-20AF36D3-B512-4BD5-9937-C46529E8D91F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None Required parameter 'bif_name' is missing. None The bus interface 'BIF_name' has not been defined. None Required parameter 'bif_signal_name' is missing. None Parameter 'bus_interface' is missing or has invalid value. None The bus interface signal 'SIGNAL NAME' has not been defined in the bus interface 'BIF name'. None Parameter 'param_name' is not defined. Valid command formatting is 'hdl_core_unassign_bif_signal-hdl_core_name \"hdl_core_name\" -bif_name \"BIF name\" -bif_signal_name \"BIf signal name\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-20AF36D3-B512-4BD5-9937-C46529E8D91F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-20AF36D3-B512-4BD5-9937-C46529E8D91F/#example","title":"Example","text":"<p>The following command unmaps/unassigns an existing 'PENABLE' bus interface signal from a 'test_hdl_plus' HDL core for 'BIF_2' bus interface:</p> <pre><code>hdl_core_unassign_bif_signal -hdl_core_name {test_hdl_plus} \\\n-bif_name {BIF_2} -bif_signal_name {PENABLE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-20AF36D3-B512-4BD5-9937-C46529E8D91F/#see-also","title":"See Also","text":"<ul> <li>hdl_core_assign_bif_signal</li> </ul> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-21750586-F9F2-4E33-87FB-8F2994BF4744/","title":"Trademarks","text":"<p>The \u201cMicrochip\u201d name and logo, the \u201cM\u201d logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (\u201cMicrochip Trademarks\u201d). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.</p> <p>ISBN: </p> <p>Parent topic:Microchip Information</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2278ADD0-2906-4D5B-8D25-48F6D4349197/","title":"list_all_hsm_tickets","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2278ADD0-2906-4D5B-8D25-48F6D4349197/#description","title":"Description","text":"<p>This Tcl command returns the list of HSM tickets.</p> <p>Note: HSM server name must be specified via HSM_SERVER_NAME DEF variable.</p> <pre><code>list_all_hsm_tickets [-output_file \"Output file\"] \\\n                     [-hsm_byte_order \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2278ADD0-2906-4D5B-8D25-48F6D4349197/#arguments","title":"Arguments","text":"Parameter Type Description output_file string Specifies the output file, which contains a list of ticket IDs inside HSM. This parameter is optional. hsm_byte_order boolean - Return Type Description List of strings Returns a list of HSM tickets."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2278ADD0-2906-4D5B-8D25-48F6D4349197/#error-codes","title":"Error Codes","text":"Error Code Description None Fpeng error: Unable to create/get HSM client. None Parameter 'param_name' is not defined. Valid command formatting is 'list_all_hsm_tickets [-output_file \"Output file which contains list of ticket IDs inside HSM\"] \\ [-hsm_byte_order \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2278ADD0-2906-4D5B-8D25-48F6D4349197/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2278ADD0-2906-4D5B-8D25-48F6D4349197/#example","title":"Example","text":"<p>The following example displays the list of the tickets in HSM server:</p> <pre><code>puts [list_all_hsm_tickets]\n</code></pre> <p>Parent topic:HSM Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22BC87AB-A4D6-404D-8650-2389F696709A/","title":"write_usram","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22BC87AB-A4D6-404D-8650-2389F696709A/#description","title":"Description","text":"<p>This tcl command writes a 12-bit word into the specified uSRAM location.</p> <pre><code>write_usram [-deviceName \"device name\"] \\\n            [-name \"USRAM block name\"] \\\n            [-logicalBlockName \"USRAM user defined block name\"] \\\n            [-port \"USRAM port name\"] \\\n            [-offset \"integer value\"] \\\n            [-logicalValue \"USRAM block word value\"] \\\n            [-value \"integer value\"]\n**\nPhysical block**\nwrite_usram \u2013name block_name \\\n            \u2013offset offset_value \\\n            \u2013value integer_value\n**\nLogical block**\nwrite_usram -logicalBlockName block_name \\\n            -port port_name \\\n            -offset offset_value \\\n            -logicalValue hexadecimal_value\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22BC87AB-A4D6-404D-8650-2389F696709A/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. name string Specifies the name for the target block. logicalBlockName string Specifies the name of the user defined memory block. port string Specifies the port of the memory block selected. Can be either Port A or Port B. offset integer Offset (address) of the target word within the memory block. logicalValue integer Specifies the hexadecimal value to be written to the memory block. Size of the value is equal to the width of the output port selected. value integer 12- bit value to be written. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22BC87AB-A4D6-404D-8650-2389F696709A/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'logicalValue' has illegal value. None offset: Invalid argument value: 'offset_value' (expecting integer value). None Parameter 'offset' has illegal value. None Active probe value must be specified. None Port_name is an invalid Port name. None Parameter 'port' has illegal value. None LSRAM port name must be specified. None LSRAM block word cannot be written. Use phyical block word to write. None Missing argument. Must specify '-name' or '-logicalBlockName'. None Parameter 'value' has illegal value. None Parameter 'name' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22BC87AB-A4D6-404D-8650-2389F696709A/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22BC87AB-A4D6-404D-8650-2389F696709A/#example","title":"Example","text":"<p>Writes a value of 0x291 to the device PolarFire in the Fabric_Logic_0/U3/F_0_F0_U1/ramtmp_ramtmp_0_0/INST_RAM64x12_IP with an offset of 0.</p> <pre><code>write_lsram \\\n-name {Fabric_Logic_0/U3/F_0_F0_U1/ramtmp_ramtmp_0_0/INST_RAM64x12_IP} \\\n-offset 0 \\\n-value 291\n</code></pre> <pre><code>write_usram -logicalBlockName {Fabric_Logic_0/U3/F_0_F0_U1} -port {Port A} -offset 1 -logicalValue {00FFF}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22BC87AB-A4D6-404D-8650-2389F696709A/#see-also","title":"See Also","text":"<ul> <li>read_usram</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-22E0AB2C-8BAB-4852-B85A-B97C8885BD43/","title":"Running the Tcl","text":"<p>From Windows command-line, the following command runs the <code>libero.tcl</code> and creates the Libero SoC project.</p> <pre><code>C:/Microchip/Libero/Designer/bin/libero.exe SCRIPT:&lt;$Tcl_source_directory&gt;/libero.tcl\n</code></pre> <p>After successful execution of Tcl script, the Libero project is created within the Tcl source directory.</p> <p>For more examples on basic and advanced Libero SoC Tcl, see Libero SoC Design Suite Tcl Examples.</p> <p>Parent topic:Building a Libero Design Using Tcl</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-23A0B784-F5D8-4226-AD7A-5F5F0F3960BF/","title":"sd_instantiate_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-23A0B784-F5D8-4226-AD7A-5F5F0F3960BF/#description","title":"Description","text":"<p>This tcl command instantiates a core from the catalog directly into a SmartDesign component (Direct Instantiation)without first having to create a component for the core. The file-set related to the core is generated only when theSmartDesign in which the core is instantiated is generated. The GUI equivalent of this command is not currentlysupported in Libero. To instantiate a core in a SmartDesign component in the GUI, you have to first create acomponent for the core.</p> <pre><code>sd_instantiate_core -sd_name {smartdesign component name} \\\n                    -core_vlnv {vendor:library:name:verison} \\\n                    [-instance_name {instance name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-23A0B784-F5D8-4226-AD7A-5F5F0F3960BF/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. core_vlnv string Specifies the version identifier of the core being instantiated in the SmartDesign component. It is mandatory. instance_name string Specifies the instance name of the core being instantiated in the SmartDesign. It is optional. By default, the instancename is &lt;core_name&gt;_&lt;index&gt; (index is an automatically generated integer starting at 0 such that the instancename is unique in the SmartDesign). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-23A0B784-F5D8-4226-AD7A-5F5F0F3960BF/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'instance_name' has illegal value. None Parameter 'core_vlnv' has illegal value. None Required parameter 'core_vlnv' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'sd_instantiate_core -sd_name \"sd_name\" -core_vlnv \"core_vlnv\" [-instance_name \"instance_name\"] [-promote_all \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-23A0B784-F5D8-4226-AD7A-5F5F0F3960BF/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-23A0B784-F5D8-4226-AD7A-5F5F0F3960BF/#example","title":"Example","text":"<p>This example instantiates \"COREAXI4INTERCONNECT_C0_0\" instance with {Actel:DirectCore:COREAXI4INTERCONNECT:2.5.100} vendor, library, name and version.</p> <pre><code>sd_instantiate_core \\\n        -sd_name {top} \\\n        -core_vlnv {Actel:DirectCore:COREAXI4INTERCONNECT:2.5.100} \\\n        -instance_name {COREAXI4INTERCONNECT_C0_0}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2445C1E7-F451-44FE-B882-69FE34144085/","title":"smartpower_init_set_othersets_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2445C1E7-F451-44FE-B882-69FE34144085/#description","title":"Description","text":"<p>This Tcl command initializes the frequency and probability of all other sets.</p> <p>Note: This command is associated with the functionality of Initialize Frequencies and Probabilities dialog box.</p> <pre><code>smartpower_init_set_othersets_options \\\n                 [-freq \"decimal value [unit { Hz | KHz | MHz }]\"] \\\n                 [-proba \"decimal value\"] \\\n                 [-with \"fixed | default\"] \\\n                 [-input_freq \"decimal value [unit { Hz | KHz | MHz }]\"] \\\n                 [-input_proba \"decimal value\"] \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2445C1E7-F451-44FE-B882-69FE34144085/#arguments","title":"Arguments","text":"Parameter Type Description freq string Specifies the default frequency and units(possible values are Hz, KHz or MHz). This parameter is optional. proba decimal Specifies the default probability. Must be positive decimal value, less than or equal to 100.000. This parameter is optional. with string Specifies vectorless or default analysis. This parameter is optional. input_freq decimal Specifies the input frequency(decimal possible value) and units(possible values are Hz, KHz or MHz). This parameter is optional. input_proba decimal Specifies the input probability. Must be positive decimal value, less than or equal to 100.000. This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2445C1E7-F451-44FE-B882-69FE34144085/#error-codes","title":"Error Codes","text":"Error Code Description None input_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'input_proba' has illegal value. None Parameter 'input_proba' must be less than or equal to 100.000. None Parameter 'input_proba' must be a positive decimal value. None input_freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz or MHz)). None Parameter 'input_freq' has illegal value. None with: Invalid argument value: 'value' (expecting default or fixed). None Parameter 'with' has illegal value. None proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'proba' must be less than or equal to 100.000. None Parameter 'proba' must be a positive decimal value. None Parameter 'proba' has illegal value. None freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz or MHz)). None Parameter 'freq' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_set_othersets_options [-freq \"decimal value [ unit { Hz | KHz | MHz } ]\"] [-proba \"decimal value\"] [-input_freq \"decimal value [ unit { Hz | KHz | MHz } ]\"] [-input_proba \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2445C1E7-F451-44FE-B882-69FE34144085/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2445C1E7-F451-44FE-B882-69FE34144085/#example","title":"Example","text":"<p>The following example initializes all other sets after executing \"smartpower_init_do\" with \"-othersets {true}\":</p> <p>Note: Warning: -with flag is obsolete; use -with argument of the command smartpower_init_do instead.</p> <pre><code>smartpower_init_set_othersets_options \\\n                         -freq \"10 MHz\" \\\n                         -proba \"10\" \\\n             [-with \"fixed\"] \\\n                         -input_freq \"10 MHz\" \\\n                         -input_proba \"10\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2445C1E7-F451-44FE-B882-69FE34144085/#see-also","title":"See Also","text":"<ul> <li>smartpower_init_do</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/","title":"set_min_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/#description","title":"Description","text":"<p>Specifies the required minimum delay for timing paths in the current design. The path length should be such that the delay along the specified path should be more than the value mentioned for the <code>delay_value</code> switch. The timing engine automatically derives the individual minimum delay targets from clock waveforms and port input or output delays. For more information, refer to the <code>create_clock, set_input_delay</code>, and <code>set_output_delay</code>commands. The minimum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multi-cycle path constraint.</p> <p>You must specify at least one of the <code>\u2013from</code>, <code>-to</code>, or <code>\u2013through</code> arguments for this constraint to be valid.</p> <pre><code>set_min_delay delay_value [-ignore_clock_latency][-from from_list ] [-to to_list ] [-through through_list ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/#arguments","title":"Arguments","text":"Parameter    Type    Description    `delay_value`    floating point    Specifies a floating point number in nanoseconds that represents the required minimum delay value for specified paths. -   If the path starting point is on a sequential device, the tool includes clock skew in the computed delay. -   If the path starting point has an input delay specified, the tool adds that delay value to the path delay. -   If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay. -   If the ending point has an output delay specified, the tool adds that delay to the path delay.    `from`    list of strings    Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.    `to`    list of strings    Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.    `through`    list of strings    Specifies a list of pins, ports, nets, or instances \\(cells\\) through which the timing paths must pass.    `ignore_clock_latency`    flag    Specifies that the calculation of slack for the specified path excludes clock skew and jitter, and only the data path is considered.**Note:**  -   The flag is useful for analyzing the paths between the sequential elements driven by asynchronous clocks. -   This option is not supported by the Synplify Pro Synthesis software. In the Libero design flow, this option is skipped for the Synplify Pro Synthesis software.   Return Type Description <code>integer</code> Returns the ID of the clock minimum delay constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/#error-codes","title":"Error Codes","text":"Error Code Description Error: SDC0021 Invalid min delay constraint: the <code>-from</code> value is incorrect. Error: SDC0022 Invalid min delay constraint: the <code>-from</code> is empty. Error: SDC0023 Invalid min delay constraint: the <code>-to</code> value is incorrect. Error: SDC0024 Invalid min delay constraint: the <code>-to</code> is empty. Error: SDC0026 Invalid min delay constraint: the <code>-through</code> is empty. Error: SDC0061 Invalid min delay constraint: Missing or Illegal parameter/value. Warning port (get_ports) is incorrect type;\"<code>-through</code>\" objects must be of type net (<code>get_nets</code>), or pin (<code>get_pins</code>)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/#example","title":"Example","text":"<p>The following example sets a minimum delay by constraining all paths from <code>ff1a:CLK or ff1b:CLK to ff2e:D</code> with a delay more than 5 ns.</p> <pre><code>set_min_delay 5 -from {ff1a:CLK ff1b:CLK} -to {ff2e:D}\n</code></pre> <p>The following example sets a minimum delay by constraining all paths to output ports whose names start by \"out\" with a delay more than 3.8 ns.</p> <pre><code>set_min_delay 3.8 -to [get_ports out*]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_min_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-244CC545-2A74-4548-8861-D493EAB878BA/#see-also","title":"See Also","text":"<ul> <li>set_min_delay</li> <li>remove_max_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-245B3F42-4A39-46D5-B7C1-2A51D4EDF8B3/","title":"export_as_link","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-245B3F42-4A39-46D5-B7C1-2A51D4EDF8B3/#description","title":"Description","text":"<p>This Tcl command exports a file to another directory and links to the file.</p> <pre><code>export_as_link -file {absoulte or relative path and name of the file} \\\n               -path link_path\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-245B3F42-4A39-46D5-B7C1-2A51D4EDF8B3/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies absolute or relative path and name of the file you want to export as a link. path string Path of the link."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-245B3F42-4A39-46D5-B7C1-2A51D4EDF8B3/#error-codes","title":"Error Codes","text":"Error Code Description None 'c.v' must not be part of a component and must be local to the project. None Required parameter 'file' is missing. None Parameter 'file' has illegal value. None Required parameter 'path' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'export_as_link -file \"file\" -path \"link path\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-245B3F42-4A39-46D5-B7C1-2A51D4EDF8B3/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-245B3F42-4A39-46D5-B7C1-2A51D4EDF8B3/#example","title":"Example","text":"<p>Export the file hdl1.vhd as a link to <code>c:\\Microchip\\link_source</code>.</p> <pre><code>export_as_link -file hdl1.vhd -path {c:\\Microchip\\link_source}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4/","title":"optimize_receiver","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4/#description","title":"Description","text":"<p>This Tcl command allows you to optimize the DFE (decision feedback equalizer) coefficients and/or CTLE (continuous time linear equalizer) settings for the selected lanes, depending on the receiver mode. For CDR mode receivers, the CTLE settings and/or DFE coefficients can be optimized. For DFE mode receivers, the CTLE settings and DFE coefficients can be optimized.</p> <p>Important: \u200bThis feature is available for MPF300T, MPF100T, MPF200T, MPF500T, MPFS250T, MPFS025T, and MPFS095T devices.</p> <pre><code>optimize_receiver [-deviceName \"device name\"] -lane {physical lane name} [-force_dfe_calibration {1/0/TRUE/FALSE}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string\u200b Optional user-defined device name. The device name is not required if there is only one device in the current configuration or a device has already been selected using the set_debug_device command. lane string Specifies the physical lane instance name. force_dfe_calibration boolean Optional parameter to run DFE calibration on CDR mode receivers. When set to false, it disables running DFE calibration and DFE coefficients are reset. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4/#error-codes","title":"Error Codes","text":"Error Code Description None Optimize RECEIVER: The DFE Calibration process on lane Q1_LANE0 failed and the Calibration process timed out. None Optimize RECEIVER: Transceiver Physical Lane LANE_NAME not found in the design None Required parameter 'lane' is missing. None Parameter 'lane' is missing or has an invalid value. None Parameter 'lane' has an illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'optimize_receiver [-deviceName \"device name\"] -lane \"[Physical Lane Name]+\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4/#example","title":"Example","text":"<p>This example optimizes receiver for the \"Q0_LANE0\" lane:</p> <pre><code>optimize_receiver -lane {Q0_LANE0} - force_dfe_calibration 1\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4/#see-also","title":"See Also","text":"<ul> <li>optimize_dfe</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/","title":"remove_clock_uncertainty","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/#description","title":"Description","text":"<p>Removes a clock-to-clock uncertainty from the current timing scenario by specifying either its exact arguments or its ID.</p> <p>If the specified arguments do not match clocks with an uncertainty constraint in the current scenario, or if the specified ID does not refer to a clock-to-clock uncertainty constraint, this command fails. Do not specify both the exact arguments and the ID.</p> <pre><code>remove_clock_uncertainty -from | -rise_from | -fall_from from_clock_list -to | -rise_to | \\\n-fall_to to_clock_list -setup {value} -hold {value} | -id constraint_ID \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> <code>list of strings</code> Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> arguments can be specified for the constraint to be valid. <code>rise_from</code> <code>list of strings</code> Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> arguments can be specified for the constraint to be valid. <code>fall_from</code> <code>list of strings</code> Specifies that the clock-to-clock uncertainty applies only to falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> arguments can be specified for the constraint to be valid. <code>from_clock_list</code> <code>list of strings</code> Specifies the list of clock names as the uncertainty source. <code>to</code> <code>list of strings</code> Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the <code>-to</code>, <code>-rise_to</code>, or <code>-fall_to</code> arguments can be specified for the constraint to be valid. <code>rise_to</code> <code>list of strings</code> Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the <code>-to</code>, <code>-rise_to</code>, or <code>-fall_to</code> arguments can be specified for the constraint to be valid. <code>fall_to</code> <code>list of strings</code> Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the <code>-to</code>, <code>-rise_to</code>, or <code>-fall_to</code> arguments can be specified for the constraint to be valid. <code>to_clock_list</code> <code>list of strings</code> Specifies the list of clock names as the uncertainty destination. <code>setup</code> <code>None</code> Specifies that the uncertainty applies only to setup checks. If none or both <code>-setup</code> and <code>-hold</code> are present, the uncertainty applies to both setup and hold checks. <code>hold</code> <code>None</code> Specifies that the uncertainty applies only to hold checks. If none or both <code>-setup</code> and <code>-hold</code> are present, the uncertainty applies to both setup and hold checks. <code>id</code> <code>integer</code> Specifies the ID of the clock constraint to remove the clock source uncertainty from the current scenario. You must specify either the exact parameters to set the constraint or its constraint ID."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/#error-codes","title":"Error Codes","text":"Error Code Description None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/#example","title":"Example","text":"<p>The following example removes uncertainties from Clk1 clock to Clk2 clock domains.</p> <pre><code>remove_clock_uncertainty -from [ get-clock {Clk1} ] -to [ get_clock {Clk2} ]\n</code></pre> <p>The following example removes uncertainties between Clk1, Clk2, Clk3, and Clk4 clock domains with specific edges.</p> <pre><code>remove_clock_uncertainty -from [ get_clocks {Clk1} ]  -fall_to [ get_clocks {Clk2 Clk3} ] -setup\n</code></pre> <pre><code>remove_clock_uncertainty 4.3 -fall_from [ get_clocks {Clk1 Clk2} ] -rise_to [ get_clocks {*} ]\n</code></pre> <pre><code>remove_clock_uncertainty 0.1 -rise_from [ get_clocks {Clk1 Clk2} ] \\\n-fall_to [ get_clocks {Clk3 Clk4} ] -setup\n</code></pre> <pre><code>remove_clock_uncertainty 5 -rise_from [ get_clocks {Clk1} ] -to [ get_clocks {*} ]\n</code></pre> <pre><code>remove_clock_uncertainty -id $clockId\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_clock_uncertainty</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-25290BB2-49A2-4955-AD9C-B499EF32CD4B/#see-also","title":"See Also","text":"<ul> <li>list_clock_uncertainties</li> <li>set_clock_uncertainty</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-256FB2ED-1F91-49DA-9FAC-D97D376D9F8D/","title":"set_debug_programmer","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-256FB2ED-1F91-49DA-9FAC-D97D376D9F8D/#description","title":"Description","text":"<p>Identifies the programmer you want to use for debugging (if you have more than one).</p> <pre><code>set_debug_programmer -name { programmer_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-256FB2ED-1F91-49DA-9FAC-D97D376D9F8D/#arguments","title":"Arguments","text":"Parameter Type Description name string Specify the programmer. This argument is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-256FB2ED-1F91-49DA-9FAC-D97D376D9F8D/#error-codes","title":"Error Codes","text":"Error Code Description None Unable to select programmer 'prog_name' for debug. None\u200b Required parameter 'name' is missing. None\u200b Parameter 'param_name' is not defined. Valid command formatting is 'set_debug_programmer -name \"programmer name\"' None\u200b Parameter 'name' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-256FB2ED-1F91-49DA-9FAC-D97D376D9F8D/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-256FB2ED-1F91-49DA-9FAC-D97D376D9F8D/#example","title":"Example","text":"<p>The following example selects the programmer 10841:</p> <pre><code>set_debug_programmer -name {10841}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-259D3230-CFBA-48A7-82CB-5026B35C1CF9/","title":"set_spi_flash_action","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-259D3230-CFBA-48A7-82CB-5026B35C1CF9/#description","title":"Description","text":"<p>This Tcl command specifies SPI Flash programming action. You can program, verify or erase SPI Flash using this command.</p> <pre><code>set_spi_flash_action [-name {name}] -spi_flash_action {action}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-259D3230-CFBA-48A7-82CB-5026B35C1CF9/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specifies the device name. It is optional.    spi\\_flash\\_action    string    Specifies one of the following actions: PROGRAM\\_SPI\\_IMAGE, VERIFY\\_SPI\\_IMAGE, READ\\_SPI\\_IMAGE, ERASE\\_SPI\\_FLASH.-   PROGRAM\\_SPI\\_IMAGE: This action will erase the entire SPI flash then program the SPI image.  -   VERIFY\\_SPI\\_IMAGE: This action verifies the SPI Image on the SPI Flash.  -   READ\\_SPI\\_IMAGE: This action reads the SPI Image from the SPI Flash.  -   ERASE\\_SPI\\_FLASH: This action erases the entire SPI Flash.    Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-259D3230-CFBA-48A7-82CB-5026B35C1CF9/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'spi_flash_action' is missing. None You must specify the device name parameter for the command 'set_spi_flash_action' in chain programming mode. None The action 'prg_action' is not supported. You must select the programming action from this list: 'PROGRAM_SPI_IMAGE, VERIFY_SPI_IMAGE, READ_SPI_IMAGE, ERASE_SPI_FLASH'. None The device with 'device_name' name does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-259D3230-CFBA-48A7-82CB-5026B35C1CF9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-259D3230-CFBA-48A7-82CB-5026B35C1CF9/#example","title":"Example","text":"<p>The following example sets the \"VERIFY_SPI_IMAGE\" SPI Flash programming action in single programming mode, verifies the SPI Image on the SPI Flash:</p> <pre><code>set_spi_flash_action -name {MPFS250T_ES} \\\n                      -spi_flash_action {VERIFY_SPI_IMAGE}\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27773908-3BEA-4AAF-9250-B798BC167FC3/","title":"execute_dfe_calibration","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27773908-3BEA-4AAF-9250-B798BC167FC3/#description","title":"Description","text":"<p>This Tcl command executes calibration. There are two types of calibration DFE (decision feedback equalizer) and CTLE (continuous time linear equalizer).</p> <pre><code>execute_dfe_calibration [-deviceName \"device name\"] \\\n                        -lane {physical location name} \\\n                        -full_calibration {0 | 1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27773908-3BEA-4AAF-9250-B798BC167FC3/#arguments","title":"Arguments","text":"Parameter    Type    Description    deviceName    string    Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set\\_debug\\_device command.    lane    string    Specify the physical lane instance name.    full\\_calibration    boolean    This parameter specifies what kind of calibration you want to execute.-   1 - execute full calibration both DFE and CTLE Calibrations.  -   0 - execute DFE Calibration.    Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27773908-3BEA-4AAF-9250-B798BC167FC3/#error-codes","title":"Error Codes","text":"Error Code Description None Execute DFE Calibration: Lane Name not found in the list of assigned physical lanes in Libero.Provide the correct lane name None Parameter 'lane' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'execute_dfe_calibration [-deviceName \"device name\"] [-lane \"Physical Lane Name\"] [-full_calibration \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27773908-3BEA-4AAF-9250-B798BC167FC3/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27773908-3BEA-4AAF-9250-B798BC167FC3/#example","title":"Example","text":"<p>This example executes the dfe calibration for lane \"Q0_Lane0\".</p> <pre><code>execute_dfe_calibration -lane {Q0_Lane0} -full_calibration 1\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27954B82-5A79-41C1-A2B0-CB37E8EA28CA/","title":"sd_mark_pins_unused","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27954B82-5A79-41C1-A2B0-CB37E8EA28CA/#description","title":"Description","text":"<p>This tcl command marks one or more SmartDesign instance level output pins as unused. When an output pin is marked as unused, no Design Rule Check (DRC) warning will be printed for floating output pins while generating the SmartDesign.</p> <p>Note: This command will not work on multiple pins in release v2021.1. Support for multiple pins will be provided in the next Libero release.</p> <pre><code>sd_mark_pins_unused -sd_name {smartdesign component name} \\\n                    -pin_names {port or pin names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27954B82-5A79-41C1-A2B0-CB37E8EA28CA/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_names string Specifies the names of the instance pins to be marked as unused. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27954B82-5A79-41C1-A2B0-CB37E8EA28CA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'pin_names' has illegal value. None Required parameter 'pin_names' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'sd_mark_pins_unused -sd_name \"sd_name\" -pin_names \"pin_names\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27954B82-5A79-41C1-A2B0-CB37E8EA28CA/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27954B82-5A79-41C1-A2B0-CB37E8EA28CA/#example","title":"Example","text":"<p>This example marks unused \"PF_CCC_C0_0:PLL_LOCK_0\" pin.</p> <pre><code>sd_mark_pins_unused -sd_name {top} -pin_names {PF_CCC_C0_0:PLL_LOCK_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27954B82-5A79-41C1-A2B0-CB37E8EA28CA/#see-also","title":"See Also","text":"<ul> <li>sd_clear_pin_attribute</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27B6C7D4-FB41-46B7-B58F-727702CC6AC6/","title":"get_libero_release","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27B6C7D4-FB41-46B7-B58F-727702CC6AC6/#description","title":"Description","text":"<p>This Tcl command returns the release number of the Libero SoC release. The value that is returned is the same as the release number that is displayed in the Help &gt; About Libero Window.</p> <pre><code>get_libero_release\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27B6C7D4-FB41-46B7-B58F-727702CC6AC6/#arguments","title":"Arguments","text":"Return Type Description string Return the release number of the Libero SoC release."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27B6C7D4-FB41-46B7-B58F-727702CC6AC6/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27B6C7D4-FB41-46B7-B58F-727702CC6AC6/#example","title":"Example","text":"<p>The following example displays Libero release number with var1 variable.</p> <pre><code>get_libero_release\n#save into a variable\nset var1 [get_libero_release]\n#display the variable\nputs \"Libero Release is $var1\"\n</code></pre> <p>You will see output similar to the following.</p> <pre><code>Libero Version is 12.6.0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-27B6C7D4-FB41-46B7-B58F-727702CC6AC6/#see-also","title":"See Also","text":"<ul> <li>get_libero_version</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-28117FB8-14D1-4AB6-87EE-168586A773B3/","title":"sd_update_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-28117FB8-14D1-4AB6-87EE-168586A773B3/#description","title":"Description","text":"<p>This Tcl command updates an instance in a SmartDesign with its latest definition. This command is useful when the interface (port-list) of the component/module instantiated in a SmartDesign has changed. This command can be used to update any type of instance such as instances of other SmartDesign components, core components, HDL modules and HDL+ cores in a SmartDesign.</p> <p>Note:</p> <p>This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the 'Export Component Description(Tcl)' but will present in Libero Project 'Export Script File'.</p> <pre><code>sd_update_instance -sd_name {smartdesign component name} \\\n                   -instance_name {instance name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-28117FB8-14D1-4AB6-87EE-168586A773B3/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance to be updated. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-28117FB8-14D1-4AB6-87EE-168586A773B3/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Required parameter 'instance_name' is missing. None The component 'comp_name' doesn't exist. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_update_instance -sd_name \"sd_name\" -instance_name \"instance_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-28117FB8-14D1-4AB6-87EE-168586A773B3/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-28117FB8-14D1-4AB6-87EE-168586A773B3/#example","title":"Example","text":"<p>This example updates 'dff' instance in a 'top' SmartDesign with its latest definition:</p> <pre><code>sd_update_instance -sd_name {top} -instance_name {dff}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-28117FB8-14D1-4AB6-87EE-168586A773B3/#see-also","title":"See Also","text":"<ul> <li>sd_instantiate_component</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2854230E-AC31-4DDD-BE0C-AF62DB7E6327/","title":"export_firmware","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2854230E-AC31-4DDD-BE0C-AF62DB7E6327/#description","title":"Description","text":"<p>This Tcl command exports design firmware configuration data, which consists of:</p> <ul> <li>Component configuration for MSS/HPMS, FDDR and SERDES blocks instantiating your design.</li> <li>Compatible firmware drivers for your peripherals</li> </ul> <p>It also creates a workspace and project specific to the IDE tool of your choice (SoftConsole, Keil or IAR).</p> <p>To open your exported firmware projects, you must invoke the third-party development tool (SoftConsole, Keil or IAR) outside Libero SoC.</p> <p>If you make any changes to your design, you must re-export firmware.</p> <pre><code>export_firmware -export_dir {absolute or relative path} \\\n                [-create_project {0|1}] \\\n                [-software_ide {SoftConsole | Keil | IAR EWARM}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2854230E-AC31-4DDD-BE0C-AF62DB7E6327/#arguments","title":"Arguments","text":"Parameter Type Description export_dir string Specifies absolute or relative path and name of folder for the exported firmware. Default exported firmware created&lt;project_name&gt;/firmware direcotry. create_project boolean Generates the workspace and project for the specified IDE tool. Default is 0. Valid values are: TRUE, 1, true, FALSE, 0 or false. software_ide string Specifies one of three IDE tool name: SoftConsole | IAR EWARM | Keil. If you use -create_project parameter and -software_ide paramter at the same time, Libero exports the workspace and project for that Software IDE tool to the export_path {SoftConsole|Keil|IAR} folder. Default is IAR EWARM."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2854230E-AC31-4DDD-BE0C-AF62DB7E6327/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'export_dir' is missing. None Parameter 'export_dir' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'export_firmware -export_dir \"Export directory\" [-create_project \"TRUE | FALSE\"] [-software_ide \"Software IDE\"] ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2854230E-AC31-4DDD-BE0C-AF62DB7E6327/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2854230E-AC31-4DDD-BE0C-AF62DB7E6327/#example","title":"Example","text":"<p>The following command export design firmware configuration data, generates the workspace and project for the SoftConsole IDE tool.</p> <pre><code>export_firmware \\ \n-export_dir {D:\\Designs\\software_drivers} \\\n-create_project {1} \\ \n-software_ide {SoftConsole}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-29B0B2F1-E5DC-4F2B-BC7F-44EF742FDEEA/","title":"generate_design_initialization_data","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-29B0B2F1-E5DC-4F2B-BC7F-44EF742FDEEA/#description","title":"Description","text":"<p>This Tcl command creates the memory files on disk, adds the initialization clients to the target memories, and writes the configuration files to disk. This command also runs validation on the saved configuration files and writes out errors (if any) in the log. This command causes the UI of the Configure Design Initialization Data and Memories tool to refresh and show the latest configuration and validation errors (if any) in the tables. This command takes no parameters.</p> <pre><code>generate_design_initialization_data\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-29B0B2F1-E5DC-4F2B-BC7F-44EF742FDEEA/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-29B0B2F1-E5DC-4F2B-BC7F-44EF742FDEEA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'generate_design_initialization_data'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-29B0B2F1-E5DC-4F2B-BC7F-44EF742FDEEA/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-29B0B2F1-E5DC-4F2B-BC7F-44EF742FDEEA/#example","title":"Example","text":"<p>This example creates the memory files on disk, adds the initialization clients to the target memories, and writes the configuration files to disk.</p> <pre><code>generate_design_initialization_data\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2A99AF23-E0CC-407A-A51D-C565667CAE87/","title":"program_probe_insertion","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2A99AF23-E0CC-407A-A51D-C565667CAE87/#description","title":"Description","text":"<p>This Tcl command runs the probe insertion flow on the selected nets. This triggers Place and Route in incremental mode, and the selected probe nets are routed to the selected package pin. After incremental Place and Route, Libero automatically reprograms the device with the added probes. The log window shows the status of the Probe Insertion run.</p> <p>Note:</p> <p>\u200bProbe Insertion feature disabled in the SmartDebug Demo and Standalone modes.</p> <pre><code>program_probe_insertion\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2A99AF23-E0CC-407A-A51D-C565667CAE87/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2A99AF23-E0CC-407A-A51D-C565667CAE87/#error-codes","title":"Error Codes","text":"Error Code Description None Probe insertion operations are not supported in Standalone SmartDebug."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2A99AF23-E0CC-407A-A51D-C565667CAE87/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2A99AF23-E0CC-407A-A51D-C565667CAE87/#example","title":"Example","text":"<p>This example runs the probe insertion flow:</p> <pre><code>program_probe_insertion\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2A99AF23-E0CC-407A-A51D-C565667CAE87/#see-also","title":"See Also","text":"<ul> <li> <p>add_probe_insertion_point</p> </li> <li> <p>remove_probe_insertion_point</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2AA49A35-D362-4EA7-95B7-6BBDF075FC4A/","title":"hdl_core_assign_bif_signal","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2AA49A35-D362-4EA7-95B7-6BBDF075FC4A/#description","title":"Description","text":"<p>This Tcl command maps a bus interface signal definition name to an HDL core module port name.</p> <p>This Tcl command maps bus interface signal definition name to an HDL core module port name. The command will fail if the HDL core name is not specified or is incorrect.</p> <pre><code>hdl_core_assign_bif_signal\n-hdl_core_name { hdl_core_name } \\\n-bif_name { bus_interface_name } \\\n-bif_signal_name { bif_signal_name } \\\n-core_signal_name { core_signal_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2AA49A35-D362-4EA7-95B7-6BBDF075FC4A/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specify the HDL core name to which the bus interface signal needs to be added. This is a mandatory argument. bif_name string Specify the bus interface name for which you want to map a core signal. This is a mandatory argument. bif_signal_name string Specify the bus interface signal name that you want to map with the core signal name. This is a mandatory argument. core_signal_name string Specify the core signal name for which you want to map the bus interface signal name. This is a mandatory argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2AA49A35-D362-4EA7-95B7-6BBDF075FC4A/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None Required parameter 'bif_name' is missing. None Parameter 'bus_interface' is missing or has invalid value. None Required parameter 'bif_signal_name' is missing. None Required parameter 'core_signal_name' is missing. None The bus interface 'BIF_name' has not been defined. None The bus interface signal 'SIGNAL NAME' has not been defined in the bus definition of the bus interface 'BIF name'. None Parameter 'param_name' is not defined. Valid command formatting is 'hdl_core_assign_bif_signal -hdl_core_name \"hdl_core_name\" -bif_name \"BIF name\" -bif_signal_name \"BIf signal name\" -core_signal_name \"core signal name\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2AA49A35-D362-4EA7-95B7-6BBDF075FC4A/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2AA49A35-D362-4EA7-95B7-6BBDF075FC4A/#example","title":"Example","text":"<p>The following command adds 'HWRITE' bus interface signal to 'test_hdl_core' HDL core, maps with the 'myHRESULT' core signal name:</p> <pre><code>hdl_core_assign_bif_signal -hdl_core_name {test_hdl_core} \\\n-bif_name {BIF_1} -bif_signal_name {HWRITE} -core_signal_name {myHRESULT}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2AA49A35-D362-4EA7-95B7-6BBDF075FC4A/#see-also","title":"See Also","text":"<ul> <li>hdl_core_unassign_bif_signal</li> </ul> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2ACEF1F9-8D9D-4A94-B842-2E6EFA4BCAD6/","title":"smartpower_add_pin_in_domain","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2ACEF1F9-8D9D-4A94-B842-2E6EFA4BCAD6/#description","title":"Description","text":"<p>This tcl command adds a pin into a clock or set domain.</p> <pre><code>smartpower_add_pin_in_domain -pin_name {pin name} \\\n                             -pin_type {value} \\\n                             -domain_name {domain name} \\\n                             -domain_type {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2ACEF1F9-8D9D-4A94-B842-2E6EFA4BCAD6/#arguments","title":"Arguments","text":"Parameter    Type    Description    pin\\_name    string    Specifies the name of the pin to add to the domain.    pin\\_type    string    Specifies the type of the pin to add. The acceptable values for this argument are the following: -   clock - The pin to add is a clock pin. -   data - The pin to add is a data pin.     domain\\_name    string    Specifies the name of the domain in which to add the specified pin.    domain\\_type    string    Specifies the type of domain in which to add the specified pin. The acceptable values for this argument are the following: -   clock - The domain is a clock domain. -   set - The domain is a set domain.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2ACEF1F9-8D9D-4A94-B842-2E6EFA4BCAD6/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'pin_name' is missing. None Required parameter 'pin_type' is missing. None Required parameter 'domain_type' is missing. None Required parameter 'domain_name' is missing. None domain_type: Invalid argument value: 'value' (expecting clock or set). None Parameter 'pin_name' has illegal value. None Failed to add pin \"pin_name\" to \"domain\". None pin_type: Invalid argument value: 'value' (expecting clock or data). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_add_pin_in_domain [-pin_name \"name of pin\"]+ -domain_type \"clock | set\" -domain_name \"name of domain\" -pin_type \"clock | data\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2ACEF1F9-8D9D-4A94-B842-2E6EFA4BCAD6/#supported-families","title":"Supported Families","text":"Supported Families Supported Versions PolarFire\u00ae v12.4+ SmartFusion\u00ae 2 v12.4+ RTG4\u2122 v12.4+ IGLOO\u00ae 2 v12.4+ PolarFire SoC v12.6+"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2ACEF1F9-8D9D-4A94-B842-2E6EFA4BCAD6/#example","title":"Example","text":"<p>The following example adds a \"XCMP3/U0/U1:Y\" clock pin to an existing Clock \"clk\" domain:</p> <pre><code>smartpower_add_pin_in_domain -pin_name {XCMP3/U0/U1:Y} \\\n                             -pin_type {clock} \\\n                             -domain_name {clk} \\\n                             -domain_type {clock}\n</code></pre> <p>The following example adds a \"XCMP3/U0/U1:Y\" data pin to an existing Set \"myset\" domain:</p> <pre><code>smartpower_add_pin_in_domain -pin_name {XCMP3/U0/U1:Y} \\\n                             -pin_type {data} \\\n                             -domain_name {myset} \\\n                             -domain_type {set}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2ACEF1F9-8D9D-4A94-B842-2E6EFA4BCAD6/#see-also","title":"See Also","text":"<ul> <li>smartpower_create_domain</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B09B54B-A235-4AFF-8AA9-854834916A87/","title":"xcvr_import_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B09B54B-A235-4AFF-8AA9-854834916A87/#description","title":"Description","text":"<p>This Tcl command imports exported transceiver registers details from a <code>*.csv</code> file.</p> <pre><code>xcvr_import_register \\\n            -file_name {absolute or relative path to the *.csv file name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B09B54B-A235-4AFF-8AA9-854834916A87/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <code>[set\\_debug\\_device](GUID-AA099118-2872-4E99-B783-2976BDA414DE.md)</code> command. file_name string Path of the exported transceiver file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B09B54B-A235-4AFF-8AA9-854834916A87/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file_name' is missing. None Parameter 'file_name' has illegal value. None\u200b Register Access: file specified for Import must have .csv extension. None\u200b Register Access: Must specify '-file_name. None Parameter 'param_name' is not defined. Valid command formatting is'xcvr_import_register -file_name \"File Name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B09B54B-A235-4AFF-8AA9-854834916A87/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B09B54B-A235-4AFF-8AA9-854834916A87/#example","title":"Example","text":"<p>Import previously exported transceiver registers details from a <code>.csv</code> file:</p> <pre><code>xcvr_import_register -file_name {register_list.csv}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B3716BF-DF9B-43DE-9CD1-B7738860DECE/","title":"smartpower_create_domain","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B3716BF-DF9B-43DE-9CD1-B7738860DECE/#description","title":"Description","text":"<p>This Tcl command creates a new clock or set domain.</p> <p>Note: The domain name cannot be the name of an existing domain. The domain type must be either clock or set.</p> <pre><code>smartpower_create_domain -domain_type {domain type} -domain_name {domain name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B3716BF-DF9B-43DE-9CD1-B7738860DECE/#arguments","title":"Arguments","text":"Parameter    Type    Description    domain\\_type    string    Specifies the type of domain to create. The acceptable values for this argument are: -   clock - The domain is a clock domain. -   set - The domain is a set domain.    domain\\_name    string    Specifies the name of the new domain.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B3716BF-DF9B-43DE-9CD1-B7738860DECE/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'domain_name' has illegal value. None Required parameter 'domain_name' is missing. None domain_type: invalid argument value: 'type_name'(expecting set or clock). None A domain with name \"domain_name\" already exists. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_create_domain -domain_name \"domain name\" -domain_type \"set | clock\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B3716BF-DF9B-43DE-9CD1-B7738860DECE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B3716BF-DF9B-43DE-9CD1-B7738860DECE/#example","title":"Example","text":"<p>The following example creates a new set domain named \"myset\":</p> <pre><code>smartpower_create_domain -domain_type {set} -domain_name {myset}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B3716BF-DF9B-43DE-9CD1-B7738860DECE/#see-also","title":"See Also","text":"<ul> <li>smartpower_init_do</li> <li>smartpower_remove_domain</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B44E002-D135-429A-BD08-2AAA753B540E/","title":"serdes_lane_reset","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B44E002-D135-429A-BD08-2AAA753B540E/#description","title":"Description","text":"<p>This Tcl command resets lane in EPCS and PCI Lane modes. The result is shown in the log window/console.</p> <pre><code>serdes_lane_reset -serdes \"integer value\" -lane \"integer value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B44E002-D135-429A-BD08-2AAA753B540E/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. serdes integer Specifies SerDes block number. It must be between 0 and 4 varies between dies. It must be one of the SerDes blocks used in the design. lane integer Specifies SerDes lane number. It must be between 0 and 3. It must be one of the lanes enabled for the block in the design. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B44E002-D135-429A-BD08-2AAA753B540E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'serdes' is missing. None Parameter 'serdes' has illegal value. None Required parameter 'lane' is missing. None Parameter 'lane' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'serdes_lane_reset [-deviceName \"device name\"] -serdes \"integer value\" -lane \"integer value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B44E002-D135-429A-BD08-2AAA753B540E/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B44E002-D135-429A-BD08-2AAA753B540E/#example","title":"Example","text":"<p>This exmaple resets Lane 0, for specified SerDes block:</p> <pre><code>serdes_lane_reset -serdes 0 -lane 0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2B44E002-D135-429A-BD08-2AAA753B540E/#see-also","title":"See Also","text":"<ul> <li> <p>serdes_read_regster</p> </li> <li> <p>serdes_write_regster</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C1C3A89-1152-4328-B55D-CC3DB38FCDA1/","title":"sd_delete_ports","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C1C3A89-1152-4328-B55D-CC3DB38FCDA1/#description","title":"Description","text":"<p>This Tcl command deletes one or more ports from the SmartDesign component.</p> <p>Note: This command will not work on multiple ports. if <code>-port_names</code> argument specified multiple times, then it takes the value of the last argument. This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_delete_ports -sd_name {smartdesign component name} \\\n                -port_names {port names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C1C3A89-1152-4328-B55D-CC3DB38FCDA1/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. port_names string Specifies the name of the port to be deleted. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C1C3A89-1152-4328-B55D-CC3DB38FCDA1/#error-codes","title":"Error Codes","text":"Error Code Description None Port 'port_name' doesn't exist. None Required parameter 'port_names' is missing. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_delete_ports -sd_name \"sd_name\" -port_names \"port_names\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C1C3A89-1152-4328-B55D-CC3DB38FCDA1/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C1C3A89-1152-4328-B55D-CC3DB38FCDA1/#example","title":"Example","text":"<p>The following command deletes \"REF_CLK_0\" port from Top design:</p> <pre><code>sd_delete_ports -sd_name {Top} -port_names {REF_CLK_0}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C485F59-9B8C-4752-B44A-60D1745EA4B9/","title":"sd_create_bus_net","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C485F59-9B8C-4752-B44A-60D1745EA4B9/#description","title":"Description","text":"<p>This tcl command creates a bus net of a given range in a SmartDesign component. Any net created must be connected to two or more ports/pins using the command \u201csd_connect_net_to_pins\u201d.</p> <p>Note: This command is not required to build a SmartDesign component. It is not exported when you select Libero Project - 'Export Script File' or 'Export Component Description(Tcl)' on a SmartDesign component. This command is used to manually create a Tcl script and specify a new name to the net that connects two or more ports/pins.</p> <pre><code>sd_create_bus_net -sd_name {smartdesign component name} \\\n                  -net_name {net name} \\\n                  -net_range [left index range:right index range]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C485F59-9B8C-4752-B44A-60D1745EA4B9/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. net_name string Specifies the name of the net to be added in the SmartDesign component. It is mandatory. net_range string Specifies the range of the net added to the SmartDesign component. The range is defined by its left and right rangeindices. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C485F59-9B8C-4752-B44A-60D1745EA4B9/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'net_range' has illegal value. None Required parameter 'net_range' is missing. None Parameter 'net_name' has illegal value. None Required parameter 'net_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_create_bus_net -sd_name \"sd_name\" -net_name \"net_name\" -net_range \"net_range\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C485F59-9B8C-4752-B44A-60D1745EA4B9/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C485F59-9B8C-4752-B44A-60D1745EA4B9/#example","title":"Example","text":"<p>This example creates bus net in range [5:0] named \"ab1\" and connects it to the \"RAM64x12_0:R_ADDR\" and \"a\" pins.</p> <p>This new net is visible in the UI only when it is connected to two or more ports/pins using the command\u201csd_connect_net_to_pins\u201d as shown below.</p> <pre><code>sd_create_bus_net -sd_name {top} \\\n                  -net_name {ab1} \\\n                  -net_range {[5:0]]}\nsd_connect_net_to_pins -sd_name {top} \\\n                       -net_name {ab1} \\\n                       -pin_names {a RAM64x12_0:R_ADDR}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2C485F59-9B8C-4752-B44A-60D1745EA4B9/#see-also","title":"See Also","text":"<ul> <li> <p>sd_connect_net_to_pins</p> </li> <li> <p>sd_create_bus_port</p> </li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D2BF568-BA10-4635-8D58-43ECF09AA359/","title":"open_smartdesign","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D2BF568-BA10-4635-8D58-43ECF09AA359/#description","title":"Description","text":"<p>This Tcl command opens a SmartDesign. You must either open or create a SmartDesign before using any of the SmartDesign specific commands \"sd_*\".</p> <p>Important: This command is not required to build a SmartDesign component. This command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>open_smartdesign [-sd_name \"smartdesign_component_name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D2BF568-BA10-4635-8D58-43ECF09AA359/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of an existing SmartDesign component. It is mandatory. You can specify the name of SmartDesign as follow: {&lt;design_name&gt;} or {&lt;design_name&gt;::&lt;module_name&gt;}."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D2BF568-BA10-4635-8D58-43ECF09AA359/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'sd_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'open_smartdesign [-sd_name \"sd_name\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D2BF568-BA10-4635-8D58-43ECF09AA359/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D2BF568-BA10-4635-8D58-43ECF09AA359/#example","title":"Example","text":"<p>Open \"top\" SmartDesign from your project.</p> <pre><code>open_smartdesign -sd_name {top}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D2BF568-BA10-4635-8D58-43ECF09AA359/#see-also","title":"See Also","text":"<ul> <li>create_smartdesign</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D4008E3-FF60-4C5E-84DD-2E15CDD350A2/","title":"update_storage_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D4008E3-FF60-4C5E-84DD-2E15CDD350A2/#description","title":"Description","text":"<p>This command updates an existing uPROM storage client for the RTG4 uPROM.</p> <p>Note: You can repeat &lt;params&gt; argument for specifying multiple parameters.</p> <pre><code>update_storage_client -params {parameter:value}\n</code></pre> <p>This command is usually put in a configuration \"*.cfg\" file and passed as an argument to the script parameter of the run_tool command.</p> <pre><code>run_tool -name {UPDATE_UPROM} -script \"update.cfg\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D4008E3-FF60-4C5E-84DD-2E15CDD350A2/#arguments","title":"Arguments","text":"Parameter Type Description client_name string Specifies the name of the uPROM storage client to update. number_of_words decimal Specifies the number of words, decimal 1 to 10, 400. <code>number_of_words</code> available to users = Number of user pages * BYTES_PER_PAGE *8 / word_size. use_for_simulation boolean Specifies whether or not the storage client is used for simulation. The possible value are: true, 1, false or 0. base_address hexadecimal Specifies the client base address: hexadecimal(0-0x289F). eNVM address range and available number of words are device dependent. See the eNVM Configuration User Guide for details. retrieve_address boolean Specifies whether or not the address is retrieved from a file. memory_file_format string Specifies the memory file format: {Microchip Binary}. memory_file string Specifies the absolute or relative path of the memory file. content_type string or integer Specifies the content type: MEMORY_FILE, STATI_FILL or NO_CONTENT. lock_address boolean If set to 1, the start address of the client(s) is locked and cannot be changed during optimization.. static_fill_pattern string Specifies the static fill pattern: 0 or 1. use_as_rom boolean Specifies whether or not the data storage client is to be used as ROM. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D4008E3-FF60-4C5E-84DD-2E15CDD350A2/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D4008E3-FF60-4C5E-84DD-2E15CDD350A2/#supported-families","title":"Supported Families","text":"RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D4008E3-FF60-4C5E-84DD-2E15CDD350A2/#example","title":"Example","text":"<p>The following example configures eNVM storage client with \"update_envm.cfg\": sets name, maximum devices to program and maximum value:</p> <pre><code>update_storage_client \\\n      -client_name {inc_dat} \\\n      -number_of_words {10400} \\\n      -use_for_simulation {0} \\\n      -content_type {MEMORY_FILE} \\\n      -memory_file_format {Microchip-Binary} \\\n      -memory_file \"E:/no-IDE/rtg4_uprom_example/uprom1.mem\" \\\n      -base_address {0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D4008E3-FF60-4C5E-84DD-2E15CDD350A2/#see-also","title":"See Also","text":"<ul> <li>nvm_update_storage_client</li> </ul> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D5482F6-148E-43E1-BE81-4B23589BBDDE/","title":"CONFIGURE_PROG_OPTIONS","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D5482F6-148E-43E1-BE81-4B23589BBDDE/#description","title":"Description","text":"<p>\"CONFIGURE_PROG_OPTIONS\" is a command tool used in configure_tool. It sets the programming options for PolarFire, PolarFire SoC, RTG4, SmartFusion 2 and IGLOO 2 devices.</p> <p>The command usage for the PolarFire is the following:</p> <pre><code>configure_tool -name {CONFIGURE_PROG_OPTIONS} \\\n-params {design_version:&lt;value&gt;} \\\n-params {back_level_version:&lt;value&gt;} \\\n-params {silicon_signature:&lt;value&gt;}\n</code></pre> <p>The command usage for the SmartFusion 2 and IGLOO 2 is the following:</p> <pre><code>configure_tool -name {CONFIGURE_PROG_OPTIONS} \\\n-params {design_version:&lt;value&gt;} \\\n-params {enable_auto_update:true | false} \\\n-params {enable_prog_recovery:true | false} \\\n-params {silicon_signature:&lt;value&gt;} \\\n-params {spi_clk_freq:&lt;value&gt;} \\\n-params {spi_data_transfer_mode:&lt;value&gt;}\n</code></pre> <p>The command usage for the RTG4 is the following:</p> <pre><code>configure_tool -name {CONFIGURE_PROG_OPTIONS} \\\n-params {design_version:&lt;value&gt;} \\\n-params {disable_digest_check:&lt;value&gt;} \\\n-params {disable_fabric_erase_write_verify:&lt;value&gt;} \\\n-params {disable_jtag:&lt;value&gt;} \\\n-params {disable_probe_read_write:&lt;value&gt;} \\\n-params {disable_spi:&lt;value&gt;} \\\n-params {one_time_programmable:&lt;value&gt;} \\\n-params {silicon_signature:&lt;value&gt;} \\\n-params {system_controller_suspend_mode:&lt;value&gt;}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D5482F6-148E-43E1-BE81-4B23589BBDDE/#arguments","title":"Arguments","text":"<p>The following table list the \"CONFIGURE_PROG_OPTIONS\" arguments for PolarFire.</p> Parameter Type Description design_version Integer {0 through 65535} Sets the design version. It must be greater than the Back Level version in SPM Update Policy. back_level_version Integer {0 through 65535} Sets the back level version. silicon_signature Hex {&lt;max length 8 Hex characters&gt;} 32-bit (8 hex characters) silicon signature to be programmed into the device. This field can be read from the device using the JTAG USERCODE instruction. <p>The following table list the \"CONFIGURE_PROG_OPTIONS\" arguments for SmartFusion 2/IGLOO 2.</p> Parameter Type Description design_version Integer {0 through 65535} Sets the design version. It must be greater than the Back Level version in SPM Update Policy. silicon_signature Hex {&lt;max length 8 Hex characters&gt;} 32-bit (8 hex characters) silicon signature to be programmed into the device. This field can be read from the device using the JTAG USERCODE instruction. enable_auto_update boolean Sepcify \"TRUE\" or 1 to enable auto update, spceify \"FALSE\" or 0 to disable auto update. This parameter is available for SmartFusion 2. enable_prog_recovery boolean Sepcify \"TRUE\" or 1 to enable programming recovery, spceify \"FALSE\" or 0 to disable programming recovery. This parameter is available for SmartFusion 2. spi_clk_freq double Sets SPI clock frequency from a list of possible values {1.00 | 2.08 | 3.13 | 4.16 | 5.00 | 6.25 | 8.30 | 12.50 | 25.00 }. This parameter is available for SmartFusion 2. spi_data_transfer_mode binary SPI data transfer mode sets the values for SPS, SPO and SPH in the UI. SPS has a fixed value of 1 and cannot be changed. The user can change the value of only SPO and SPH to 0 or 1. The acceptable value are the following: {100 | 101 | 111 | 110}. This parameter is available for SmartFusion 2. <p>The following table list the \"CONFIGURE_PROG_OPTIONS\" arguments for RTG4.</p>   Parameter    Type    Description    design\\_version    Integer \\{0 through 65535\\}    Sets the design version. It must be greater than the Back Level version in SPM Update Policy.    silicon\\_signature    Hex \\{&lt;max length 8 Hex characters&gt;\\}    32-bit \\(8 hex characters\\) silicon signature to be programmed into the device. This field can be read from the device using the JTAG USERCODE instruction.    disable\\_digest\\_check    boolean    Enable or disable digest check.    disable\\_fabric\\_erase\\_write\\_verify    boolean    Enable or disable Fabric Erase/Write/Verify.    disable\\_jtag    boolean    Enable or disable JTAG interface.    disable\\_probe\\_read\\_write    boolean    Enable or disable Probe Read/Write.    disable\\_spi    boolean    Enable or disable SPI interface.    one\\_time\\_programmable    boolean    Set \"true\" or 1 to make the device one-time programmable. **Note:** After programming the device you will NOT be able to erase or program the device. You will be able to run programming actions VERIFY and VERIFY\\_DIGEST as well as use SmartDebug to debug with probes and read the digest of the Fabric.    system\\_controller\\_suspend\\_mode    boolean    Enable or disable System Controller Suspend mode.   Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D5482F6-148E-43E1-BE81-4B23589BBDDE/#error-codes","title":"Error Codes","text":"Error Code Description None Incorrect Back Level version value format. None Back Level version must be less than or equal to Design version. None parameter disable_spi does not exist (PolarFire). None parameter one_time_programmable does not exist (PolarFire). None Incorrect Design version value format. None Design version value must be between 0 and 65535. None Silicon signature must be max 8 HEX chars. None Illegal SPI clock frequency '1.11 MHz'. None Programming Recovery must be enabled to allow Auto Update. None Silicon signature must be max 8 HEX chars. None Unknown SPI data transfer mode: SPS(0) SPO(0) SPH(0)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D5482F6-148E-43E1-BE81-4B23589BBDDE/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D5482F6-148E-43E1-BE81-4B23589BBDDE/#example","title":"Example","text":"<p>The following example configures programming parameters for the PolarFire device:</p> <pre><code>configure_tool -name {CONFIGURE_PROG_OPTIONS} \\\n               -params {design_version:255} \\\n               -params {back_level_version:200} \\\n               -params {silicon_signature:abcdef}\n</code></pre> <p>The following example configures programming parameters for the SmartFusion 2 device:</p> <pre><code>configure_tool -name {CONFIGURE_PROG_OPTIONS}\\\n               -params {design_version:255}\n               -params {enable_auto_update:true}\n               -params {enable_prog_recovery:true}\n               -params {silicon_signature:abcdef}\n               -params {spi_clk_freq:25.00}\n               -params {spi_data_transfer_mode:100}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D5482F6-148E-43E1-BE81-4B23589BBDDE/#see-also","title":"See Also","text":"<ul> <li>CONFIGURE_ACTIONS_PROCEDURES</li> <li>set_programming_action</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/","title":"ssn_analyzer_set_static","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/#description","title":"Description","text":"<p>This Tcl command is specific to the Simultaneous Switching Noise (SSN) Analyzer. It sets specific I/Os to the static state or resets static I/Os to be non-static. When the -value is \"1\", it sets a specific I/O as static to the SSN Analyzer. A static I/O is considered neither as a victim nor as an aggressor. When the -value is \"0\", this commands resets a static I/O to be non-static.</p> <pre><code>ssn_analyzer_set_static -io {ioName} \\\n                        -iobank {ioBankName} \\\n                        -value {integer value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/#supported-diepackage","title":"Supported Die/Package","text":"Family Die Package SmartFusion\u00ae 2 M2S150|T|TS 1152 FC M2S090|T|TS 676 FBGA M2S060|T|TS 676 FBGA M2S050|T|TS|T_ES 896 FBGA M2S025|T|TS 484 FBGA M2S025|T|TS 400 VF M2S010|T|TS 484 FBGA IGLOO\u00ae 2 M2GL150|T|TS 1152 FC M2GL090|T|TS 676 FBGA M2GL060|T|TS 676 FBGA M2GL050|T|TS 896 FBGA M2GL025|T|TS 484 FBGA M2GL025|T|TS 400 VF M2GL010|T|TS 484 FBGA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/#not-supported-diepackage","title":"Not Supported Die/Package","text":"Family Die Package RTG4\u2122 RT4G150|L 1657 FCG PolarFire\u00ae MPF200TS FCS325 MPF300TS FC484/FCS536/FCV484 MPF300XT FCG484 MPF500TS FC1152/FC784 RTPF500T|TL|TS|TLS CG1509 <p>Important: 1 ns pulse width is only supported for MPF300XT/FCG1152.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/#arguments","title":"Arguments","text":"Parameter    Type    Description    io    string    Specifies the I/O name to be marked as static \\(neither to be considered as a Victim nor as an Aggressor for the SSN analysis\\) or a static I/O to be non-static.    iobank    string    Specifies the I/O bank name the specified I/O belongs to.    value    integer    Specifies an integer value of either 0 or 1 where: -   1 is used to set a particular I/O to be static. -   0 is used to reset a static I/O to be non-static.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'iobank' is missing. None Parameter 'io' has illegal value. None Required parameter 'io' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'set_static -io \"io\" -iobank \"iobank\" -value \"integer value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2D730C82-C7E6-4F9D-B7F1-1355FA11359C/#example","title":"Example","text":"<p>The following example sets the I/O named \"DATA1\" in I/O bank \"Bank3\u201d to static:</p> <pre><code>ssn_analyzer_set_static -io {DATA1} \\\n                        -ioBank {Bank3} \\\n                        -value {1}\n</code></pre> <p>Parent topic:Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EAD4F80-37E9-4080-B592-B40738C93F1F/","title":"remove_hdl_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EAD4F80-37E9-4080-B592-B40738C93F1F/#description","title":"Description","text":"<p>This Tcl command removes and HDL core component from the current project. The command will fail if the module name is not specified or is incorrect.</p> <pre><code>remove_hdl_core -hdl_core_name { hdl_core_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EAD4F80-37E9-4080-B592-B40738C93F1F/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specify the module name from which you want to delete a core component. This is a mandatory argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EAD4F80-37E9-4080-B592-B40738C93F1F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is ' remove_hdl_core -hdl_core_name \"hdl core name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EAD4F80-37E9-4080-B592-B40738C93F1F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EAD4F80-37E9-4080-B592-B40738C93F1F/#example","title":"Example","text":"<p>The following example removes 'test_hdl_core' HDL core component:</p> <pre><code>remove_hdl_core -hdl_core_name {test_hdl_core}\n</code></pre> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EC4DA8E-AD9D-4FC9-95FB-B65326EA25AA/","title":"set_programming_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EC4DA8E-AD9D-4FC9-95FB-B65326EA25AA/#description","title":"Description","text":"<p>This Tcl command Sets the programming file for a device. Either the -file or the -no_file flag must be specified. A programming file must be loaded(exported from Libero). The device must be a Microchip device.</p> <pre><code>set_programming_file [-name {name}] \\\n-file {absolute or relative path and the name of file} \\\n[-no_file]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EC4DA8E-AD9D-4FC9-95FB-B65326EA25AA/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the device name. This argument must be specified only in chain programming mode. It is optional. file stirng Specifies the absolute or relative path and the name of programming file either stp or ppd file. stp and ppd are exported from libero - export bitstream dialog. no_file none Specifies to unload the current programming file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EC4DA8E-AD9D-4FC9-95FB-B65326EA25AA/#error-codes","title":"Error Codes","text":"Error Code Description None You must specify the device name parameter for the command 'set_programming_file' in chain programming mode. None You must either specify the 'file' or the 'no_file' parameter. None Parameter 'file' has illegal value. None The device with name 'device_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EC4DA8E-AD9D-4FC9-95FB-B65326EA25AA/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EC4DA8E-AD9D-4FC9-95FB-B65326EA25AA/#exceptions","title":"Exceptions\u200b","text":"<p>Must be a Microchip device.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EC4DA8E-AD9D-4FC9-95FB-B65326EA25AA/#example","title":"Example","text":"<p>The following command sets \"e:/test/test.ppd\" programming file in single programming mode:</p> <pre><code>set_programming_file -file {e:/test/test.ppd}\n</code></pre> <p>The following command sets \"e:/test/test.stp\" programming file in chain programming mode:</p> <pre><code>set_programming_file -name {MyDevice1} -file {e:/test/test.stp}\nset_programming_file -name {MyDevice1} -no_file\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EF24EB0-C111-431F-B1A9-9E7E263C9F4F/","title":"edit_profile","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EF24EB0-C111-431F-B1A9-9E7E263C9F4F/#description","title":"Description","text":"<p>This Tcl command enables you to edit profile in your project. You can edit profile from Project &gt; Tool Profiles or right-click tool name and select Edit Profile.</p> <pre><code>edit_profile -name profilename \\\n             [-type value] \\\n             [-tool {profile tool} ] \\\n             [-location {profile location} ] \\\n             [-args \"profile tool parameters\" ] \\\n             [-batch \"TRUE|FALSE\" ] \\\n             [-new_name \"new profile name\" ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EF24EB0-C111-431F-B1A9-9E7E263C9F4F/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specifies the name of your new profile.    type    string    Specifies your profile type, where value is one of the following: -   synthesis - new profile for a synthesis tool. -   simulation - new profile for a simulation tool. -   stimulus - new profile for a stimulus tool. -   identifydebugger - new identify debugger tool profile.    tool    string    Name of the tool you are adding to the profile.    location    string    Full pathname to the location of the tool you are adding to the profile.    args    list of strings    Profile tool parameters \\(if any\\).    batch    string    Runs the tool in batch mode \\(if TRUE\\). Possible values are: -   TRUE - runs the profile in batch mode. -   FALSE - does not run the profile in batch mode.    new\\_name    string    Specifies new name of profile."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EF24EB0-C111-431F-B1A9-9E7E263C9F4F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' has illegal value. None Parameter 'tool' has illegal value. None Parameter 'location' has illegal value. None Parameter 'new_name' has illegal value. None type: Invalid argument value: '' (expecting synthesis, simulation, stimulus, coreconfig, identifydebugger or sw_ide). None batch: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'edit_profile -name \"profile name\" [-type \"synthesis | simulation | stimulus | coreconfig | identifydebugger | sw_ide\"] [-tool \"profile tool\"] [-location \"profile tool location\"] [-args \"profile tool parameters\"] [-batch \"TRUE | FALSE\"] [-license \"profile License parameters\"] [-32bit \"TRUE | FALSE\"] [-new_name \"new profile name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EF24EB0-C111-431F-B1A9-9E7E263C9F4F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EF24EB0-C111-431F-B1A9-9E7E263C9F4F/#example","title":"Example","text":"<p>To edit a FlashPro tool profile called 'mySynplify' linked to a new SynplifyPro installation in my c:\\programs\\actel\\SynplifyPro\\bin directory, change the name to updated_synplifypro.</p> <pre><code>edit_profile -name {mySynplify} -type synthesis \\\n             -tool {Synplify.exe} \\\n             -location \"c:\\programs\\actel\\SynplifyPro\\bin\\synplify_pro\" \\\n             -batch FALSE -new_name \"updated_synplifypro\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-2EF24EB0-C111-431F-B1A9-9E7E263C9F4F/#see-also","title":"See Also","text":"<ul> <li>add_profile</li> <li>remove_profile</li> <li>export_profiles</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30C243E8-C6A0-4227-ACA0-ABAEAB3AA353/","title":"xcvr_write_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30C243E8-C6A0-4227-ACA0-ABAEAB3AA353/#description","title":"Description","text":"<p>This Tcl command writes SCB registers and their field values. Write value is in hex format. This command is used in SmartDebug Signal Integrity.</p> <pre><code>xcvr_write_register [-deviceName {device name}] \\     \n                    [-inst_name {Instance name}] \\\n                    -reg_name {Transceiver register name} \\\n                    -value {Transceiver register value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30C243E8-C6A0-4227-ACA0-ABAEAB3AA353/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. inst_name string Specify the lane instance name used in the design. reg_name string Specify the &lt;reg_name&gt; for register name or &lt;reg_name&gt;:&lt;field_name&gt; for the register\u2019s field. value integer Specify the value in hex format. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30C243E8-C6A0-4227-ACA0-ABAEAB3AA353/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'value' has illegal value. None Required parameter 'value' is missing. None Parameter 'reg_name' has illegal value. None Required parameter 'reg_name' is missing. None Parameter 'inst_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'xcvr_write_register [-deviceName \"device name\"] [-inst_name \"Instance name\"] [-broadcast \"TRUE | FALSE\"] -reg_name \"Transceiver register name\" -value \"Transceiver register value\"'. None\u200b Must specify either '-inst_name' or '-broadCast' parameter."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30C243E8-C6A0-4227-ACA0-ABAEAB3AA353/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30C243E8-C6A0-4227-ACA0-ABAEAB3AA353/#example","title":"Example","text":"<p>Writing pcscmn\u2019s 32-bit register GSSCLK_CTRL</p> <pre><code>xcvr_write_register -inst_name {CM1_PCIe_SS_0/PF_PCIE_0/LANE1} \\\n                    -reg_name {GSSCLK_CTRL} \\\n                    -value 0xffffffff\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30C243E8-C6A0-4227-ACA0-ABAEAB3AA353/#see-also","title":"See Also","text":"<ul> <li> <p>xcvr_add_register\u200b\u200b\u200b</p> </li> <li> <p>xcvr_export_register</p> </li> <li> <p>xcvr_read_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30D0C25C-EC11-4D7A-9323-141657B71331/","title":"smartpower_set_temperature_opcond","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30D0C25C-EC11-4D7A-9323-141657B71331/#description","title":"Description","text":"<p>This tcl command sets the temperature in the operating conditions to one of the predefined types.</p> <pre><code>smartpower_set_temperature_opcond -use {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30D0C25C-EC11-4D7A-9323-141657B71331/#arguments","title":"Arguments","text":"Parameter    Type    Description    use    string    Specifies the temperature in the operating conditions. The acceptable values for this argument are the following: -   oprange - Sets the temperature in the operating conditions as specified in your Project Settings. -   design - Sets the temperature in the operating conditions as specified in the SmartPower design-wide operating range. Applies to SmartPower only. -   mode - Sets the temperature in the operating conditions as specified in the SmartPower mode-specific operating range. Applies to SmartPower only.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30D0C25C-EC11-4D7A-9323-141657B71331/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'use' has illegal value. None Required parameter 'use' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_temperature_opcond -use \"oprange | design | mode\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30D0C25C-EC11-4D7A-9323-141657B71331/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30D0C25C-EC11-4D7A-9323-141657B71331/#example","title":"Example","text":"<p>This example sets the temperature in the operating conditions as specified in the custom mode-settings:</p> <pre><code>smartpower_set_temperature_opcond -use {mode}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30D0C25C-EC11-4D7A-9323-141657B71331/#see-also","title":"See Also","text":"<ul> <li>smartpower_temperature_opcond_set_design_wide</li> <li>smartpower_temperature_opcond_set_mode_specific</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30ED57A1-F916-4771-B171-FBBA4598BD86/","title":"smartpower_set_mode_for_analysis","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30ED57A1-F916-4771-B171-FBBA4598BD86/#description","title":"Description","text":"<p>This Tcl command sets the mode for cycle-accurate power analysis.</p> <pre><code>smartpower_set_mode_for_analysis -mode {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30ED57A1-F916-4771-B171-FBBA4598BD86/#arguments","title":"Arguments","text":"Parameter    Type    Description    mode    string    Specifies the mode for cycle-accurate power analysis. This parameter is mandatory. The acceptable values for this argument are the following: -   Active - The operating mode is set to Active. -   Static - The operating mode is set to Static. -   Flash\\*Freeze - The operating mode is set to Flash\\*Freeze\\(RTG4\u2122, SmartFusion\u00ae 2, IGLOO\u00ae 2\\).   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30ED57A1-F916-4771-B171-FBBA4598BD86/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'mode' is missing. None Parameter 'mode' has illegal value. None mode: Invalid argument value: 'mode_name' (expecting Active, Static or Flash*Freeze). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_mode_for_analysis -mode \"Active | Static | Flash*Freeze\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30ED57A1-F916-4771-B171-FBBA4598BD86/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-30ED57A1-F916-4771-B171-FBBA4598BD86/#example","title":"Example","text":"<p>The following example sets the mode for analysis to active:</p> <pre><code>smartpower_set_mode_for_analysis -mode {active}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3244BC55-245B-4C38-972C-A72336CEF2D1/","title":"SPM","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3244BC55-245B-4C38-972C-A72336CEF2D1/#description","title":"Description","text":"<p>\"SPM\" is a command tool used in configure_tool. To configure security using Tcl, you must use the configure_tool Tcl command to pass the SPM configuration parameters.</p> <p>Note: At least one \"parameter:value\" must be specified. You can repeat <code>-params</code> argument for multiple parameters.</p> <pre><code>configure_tool -name {SPM} -params {parameter:value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3244BC55-245B-4C38-972C-A72336CEF2D1/#arguments","title":"Arguments","text":"<p>The following table list the \"SPM\" arguments for PolarFire.</p>   Parameter    Type    Description    back\\_level\\_protection    boolean    The possible value for this argument are: true, 1 , false or 0. Specify true or 1 to set back level protection; Update Policy.    debug\\_passkey    hexadecimal    Specify value of DPK, value must be 64 hex characters; Debug Policy.    disable\\_authenticate\\_action    boolean    Disables Authenticate action. The possible value for this argument are: true, 1, false or 0.    disable\\_autoprog\\_iap\\_services    boolean    Disables Auto Programming and IAP Services. The possible value for this argument are: true, 1, false or 0.    disable\\_debug\\_jtag\\_boundary\\_scan    boolean    Disables debug JTAG Boundary Scan. The possible value for this argument are: true, 1, false or 0.    disable\\_debug\\_read\\_temp\\_volt    boolean    Disables reading temperature and voltage sensor \\(JTAG/SPI Slave\\). The possible value for this argument are: true, 1, false or 0.    disable\\_debug\\_ujtag    boolean    Disables debug; UJTAG. The possible value for this argument are: true, 1, false or 0.    disable\\_ext\\_zeroization    boolean    Disables external zeroization through JTAG/SPI Slave. The possible value for this argument are: true, 1, false or 0.    disable\\_external\\_digest\\_check    boolean    Disables external Fabric/sNVM digest requests through JTAG/SPI Slave. The possible value for this argument are: true, 1, false or 0.    disable\\_jtag    boolean    Disables JTAG. The possible value for this argument are: true, 1, false or 0.    disable\\_program\\_action    boolean    Disables Program action. The possible value for this argument are: true, 1, false or 0.    disable\\_puf\\_emulation    boolean    Disables external access to PUF emulation through JTAG/SPI Slave The possible value for this argument are: true, 1, false or 0.    disable\\_smartdebug\\_debug    boolean    Disables user debug access and active probes. The possible value for this argument are: true, 1, false or 0.    disable\\_smartdebug\\_live\\_probe    boolean    Disables SmartDebug Live Probe. The possible value for this argument are: true, 1, false or 0.    disable\\_smartdebug\\_snvm    boolean    Disables SmartDebug sNVM. The possible value for this argument are: true, 1, false or 0.    disable\\_spi\\_slave    boolean    Disables SPI Slave interface. The possible value for this argument are: true, 1, false or 0.    disable\\_user\\_encryption\\_key\\_1    boolean    Disables UEK1; Key Mode Policy. The possible value for this argument are: true, 1, false or 0.    disable\\_user\\_encryption\\_key\\_2    boolean    Disables UEK2; Key Mode Policy. The possible value for this argument are: true, 1, false or 0.    disable\\_verify\\_action    boolean    Disables Verify action. The possible value for this argument are: true, 1, false or 0.    fabric\\_update\\_protection    string    Fabric update protection. The possible values for this argument are the following: -   open - updates allowed using user defined encryption keys. -   disabled - disables Erase/Write operations.    security\\_factory\\_access    string    Microchip factory test mode access. The possible values for this argument are the following: -   open - factory test mode access allowed. -   disabled - disables factory test mode access.    security\\_key\\_mode    string    Key mode access. The possible values for this argument are the following: -   custom - custom security options. -   default - bit stream encryption with default key.    snvm\\_update\\_protection    string    sNVM update protection. The possible values for this argument are the following: -   open - updates allowed using user defined encryption keys. -   disable - disables Write operations.    user\\_encryption\\_key\\_1    hexadecimal    Specify value of UEK1, value must be 64 hex characters.    user\\_encryption\\_key\\_2    hexadecimal    Specify value of UEK2, value must be 64 hex characters.    user\\_passkey\\_1    hexadecimal    Specify value of Flashlock/UPK1, value must be 64 hex characters.    user\\_passkey\\_2    hexadecimal    Specify value of Flashlock/UPK2, value must be 64 hex characters.   <p>The following table list the \"SPM\" arguments for SmartFusion 2 and IGLOO 2.</p>   Parameter    Type    Description    back\\_level\\_bypass    boolean    The possible values for this argument are: true, 1 , false or 0. Specify true or 1 to bypass the back level protection; Update Policy.    back\\_level\\_protection    boolean    The possible values for this argument are: true, 1 , false or 0. Specify true or 1 to set back level protection; Update Policy.    back\\_level\\_update\\_version    integer    Specify back level version value between 0 and 65535; Update Policy.    debug\\_cortex\\_m3    boolean    The possible values for this argument are: true, 1 , false or 0. Specify true or 1 to disable Cortex M3 debug. This lock bit is protected by DPK; Debug Policy; SmartFusion 2 only.    debug\\_digest\\_request    boolean    The possible value for this argument are: true, 1 , false or 0. Specify true or 1 to disable design digest check request via JTAG and SPI. Use FlashLock/UPK1 to allow digest check; Debug Policy.    debug\\_disable\\_jtag    boolean    The possible values for this argument are: true, 1 , false or 0. Specify true or 1 to disable JTAG \\(1149.1\\) test instructions \\(HIGHZ, EXTEST, INTEST, CLAMP, SAMPLE, and PRELOAD\\). I/Os will be tri-stated when in JTAG programming mode. Use FlashLock/UPK1 to unlock; Debug Policy.    debug\\_passkey    hexadecimal    Specify value of DPK, value must be 64 hex characters; Debug Policy.    debug\\_ujtag\\_access    boolean    The possible values for this argument are: true, 1 , false or 0. Specify true or 1 to disable access to UJTAG. Use DPK to unlock; Debug Policy.    disable\\_user\\_encryption\\_key\\_1    boolean    The possible value for this argument are: true, 1 , false or 0. Specify true or 1 to disable UEK1; Key Mode Policy.    disable\\_user\\_encryption\\_key\\_2    boolean    The possible value for this argument are: true, 1 , false or 0. Specify true or 1 to disable UEK2; Key Mode Policy.    disable\\_user\\_encryption\\_key\\_3    boolean    Disables UEK3; Key Mode Policy. The possible values for this argument are: true, 1, false or 0. **Note:** UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150, and M2GL150 devices. All other devices will set this to false by default.    factory\\_access    string    Sets Microchip factory test mode access level. The possible values for this argument are the following: -   Open - All Microchip factory test mode access without FlashLock/UPK1. -   FlashLock\\(default\\) - Microchip factory test mode is disabled. FlashLock/UPK1 is required to unlock. -   Permanent - Permanently disable Microchip factory test mode access    iap\\_isp\\_services    boolean    The possible value for this argument are: true, 1, false or 0. Specify true or 1 to disable access to IAP/ISP services; Update Policy.    security\\_key\\_mode    string    Key mode access. The possible values for this argument are the following: -   Custom - Custom security settings. Allows user encryption keys, security policy settings, and Microchip factory test mode access level. -   Default - Bitstream encryption with default key. No security lock bits are set.    smartdebug\\_access    string    Debug Policy. The possible values for this argument are the following: -   Full - SmartDebug has full access to debug features. -   None - Disable read/write access to SmartDebug architecture. DPK is required for read/write access.    update\\_auto\\_prog\\_lock    boolean    Disables Auto Programming; Update Policy. The possible value for this argument are: true, 1, false or 0.    update\\_envm\\_protection    string    Update Policy. The possible values for this argument are the following: -   Passkey - eNVM updates are disabled. Use FlashLock/UPK1 to unlock Write/Verify/Read operations. -   Open - Updates to eNVM are allowed using UEK1 or UEK2; FlashLock/UPK1 is NOT required for updates.    update\\_fabric\\_protection    string    Update Policy. The possible values for this argument are the following: -   Passkey - Fabric updates are disabled. Use FlashLock/UPK1 to unlock Erase/Write/Verify/ operations. -   Open - Updates to Fabric are allowed using UEK1 or UEK2; FlashLock/UPK1 is NOT required for updates.    update\\_jtag\\_lock    boolean    Disables access to JTAG programming. Use FLashLock/UPK1 to unlock; Update Policy. The possible value for this argument are: true, 1, false or 0.    update\\_spi\\_slave\\_lock    boolean    Disables access to SPI Slave. Use FLashLock/UPK1 to unlock; Update Policy. The possible value for this argument are: true, 1, false or 0.    use\\_debug\\_policy    boolean    The possible values for this argument are: true, 1, false or 0. Specify true or 1 to used Debug Policy.    use\\_key\\_mode\\_policy    boolean    The possible values for this argument are: true, 1, false or 0. Specify true or 1 to used Key Mode Policy.    use\\_update\\_policy    boolean    The possible values for this argument are: true, 1, false or 0. Specify true or 1 to used Update Policy.    use\\_user\\_key\\_set\\_1    boolean    The possible values for this argument are: true, 1, false or 0. Specify true or 1 to enable User Key Set 1.    use\\_user\\_key\\_set\\_2    boolean    The possible values for this argument are: true, 1, false or 0. Specify true or 1 to enable User Key Set 2.    use\\_user\\_key\\_set\\_3    boolean    The possible values for this argument are: true, 1, false or 0. Specify true or 1 to enable User Key Set 3. **Note:** User Key Set 3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150, and M2GL150 devices.    user\\_encryption\\_key\\_1    hexadecimal    Specify value of UEK1, value must be 64 hex characters.    user\\_encryption\\_key\\_2    hexadecimal    Specify value of UEK2, value must be 64 hex characters.    user\\_encryption\\_key\\_3    hexadecimal    Specify value of UEK3, value must be 64 hex characters. **Note:** UEK3 is only available for M2S060, M2GL060, M2S090, M2GL090, M2S150, and M2GL150 devices. All other devices will set this to false by default.    user\\_passkey\\_1    hexadecimal    Specify value of Flashlock/UPK1, value must be 64 hex characters.    user\\_passkey\\_2    hexadecimal    Specify value of UPK2, value must be 64 hex characters.    user\\_security\\_policy\\_protection    string    The possible values for this argument are the following: -   FlashLock - User keys and Security policies will be protected from erase/write by FlashLock/UPK1. -   Permanent - Permanently protect UEK1, UEK2, Security Policies, and Microchip factory test mode access level.  **Note:** Once programmed, these settings cannot be changed.    Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3244BC55-245B-4C38-972C-A72336CEF2D1/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing. None Key size is incorrect."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3244BC55-245B-4C38-972C-A72336CEF2D1/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3244BC55-245B-4C38-972C-A72336CEF2D1/#example","title":"Example","text":"<p>The following example configures SPM for PolarFire:</p> <pre><code>configure_tool \\\n         -name {SPM} \\\n         -params {back_level_protection:false} \\\n         -params {disable_smartdebug_live_probe:false} \\\n         -params {disable_smartdebug_snvm:false} \\\n         -params {disable_user_encryption_key_1:false} \\\n         -params {disable_user_encryption_key_2:false}\n</code></pre> <p>The following example configures SPM for SmartFusion 2:</p> <pre><code>configure_tool \\\n         -name {SPM} \\\n         -params {back_level_bypass:false} \\\n         -params {back_level_protection:false} \\\n         -params {back_level_update_version: 32} \\\n         -params {debug_cortex_m3:false} \\\n         -params {debug_digest_request:false} \\\n         -params {debug_disable_jtag:false} \\\n         -params {debug_passkey:8A1081239567235A7453336CFBBC45668754SADDCAFA7010FA209F7396F3EA17} \\\n         -params {debug_ujtag_access:false} \\\n         -params {disable_user_encryption_key_1:false} \\\n         -params {disable_user_encryption_key_2:false} \\\n         -params {disable_user_encryption_key_3:false} \\\n         -params {factory_access:flashlock} \\\n         -params {iap_isp_services:true} \\\n         -params {security_key_mode:custom} \\\n         -params {smartdebug_access:full} \\\n         -params {update_auto_prog_lock:true} \\\n         -params {update_envm_protection:passkey} \\\n         -params {update_fabric_protection:passkey} \\\n         -params {update_jtag_lock:false} \\\n         -params {update_spi_slave_lock:false} \\\n         -params {use_debug_policy:false} \\\n         -params {use_key_mode_policy:false} \\\n         -params {use_update_policy:false} \\\n         -params {use_user_key_set_1:true} \\\n         -params {use_user_key_set_2:false} \\\n         -params {use_user_key_set_3:false} \\\n         -params {user_encryption_key_1:9E108123949848EC7453336DFBBC0CAE60C8541C2AFA7010FA209F7396F3EA17} \\\n         -params {user_encryption_key_2:4D5656BA56541156C54E54563D2114BC45C854B456563010FA265F7396F3EA17} \\\n         -params {user_encryption_key_3:CA5665B39498DAEC745355BDFB89535BA4A45DFC2AFA7010FA209F7396F3EA17} \\\n         -params {user_passkey_1:252BED2AB1C4C5BAE13C4791CEDF7A069D940A6935629A0A9CE5B24E21C13D39} \\\n         -params {user_passkey_2:B59EAD2356B66DAAE1654981BEA57A045653231CA5547A0A99AD254E234BCA39} \\\n         -params {user_security_policy_protection:flashlock}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3272E870-F6EE-45C8-9DE6-E02427B4E714/","title":"set_current_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3272E870-F6EE-45C8-9DE6-E02427B4E714/#description","title":"Description","text":"<p>Specifies the timing scenario for the Timing Analyzer to use. All commands that follow this command will apply to the specified timing scenario. A timing scenario is a set of timing constraints used with a design. If the specified scenario is already the current one, this command has no effect.</p> <p>After setting the current scenario, constraints can be listed, added, or removed, the checker can be invoked on the set of constraints, and so on.</p> <p>This command uses the specified timing scenario to compute timing analysis.</p> <p>Note: It is recommended to use the <code>organize_tool_files</code> command instead of this command.</p> <pre><code>set_current_scenario name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3272E870-F6EE-45C8-9DE6-E02427B4E714/#arguments","title":"Arguments","text":"Parameter Type Description <code>name</code> string Specifies the name of the timing scenario to which to apply all commands from this point on."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3272E870-F6EE-45C8-9DE6-E02427B4E714/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3272E870-F6EE-45C8-9DE6-E02427B4E714/#example","title":"Example","text":"<p>The following command sets <code>scenario_A</code> as current scenario of the timing scenario.</p> <pre><code>set_current_scenario scenario_A\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3272E870-F6EE-45C8-9DE6-E02427B4E714/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_current_scenario</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3272E870-F6EE-45C8-9DE6-E02427B4E714/#see-also","title":"See Also","text":"<ul> <li>create_scenario</li> <li>get_current_scenario</li> <li>remove_scenario</li> <li>rename_scenario</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3294E455-71CE-460F-8C72-F36BDE261EA4/","title":"HDL Tcl Commands","text":"<ul> <li> <p>create_hdl_core </p> </li> <li> <p>remove_hdl_core </p> </li> <li> <p>hdl_core_add_bif </p> </li> <li> <p>hdl_core_assign_bif_signal </p> </li> <li> <p>hdl_core_delete_parameters </p> </li> <li> <p>hdl_core_extract_ports_and_parameters </p> </li> <li> <p>hdl_core_remove_bif </p> </li> <li> <p>hdl_core_rename_bif </p> </li> <li> <p>hdl_core_unassign_bif_signal </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-32A57F28-C4EC-42BA-9416-2C254F4DF189/","title":"list_disable_timings","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-32A57F28-C4EC-42BA-9416-2C254F4DF189/#description","title":"Description","text":"<p>Returns the list of disable timing constraints for the current scenario.</p> <pre><code>list_disable_timings\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-32A57F28-C4EC-42BA-9416-2C254F4DF189/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Returns list of disable timing constraints for the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-32A57F28-C4EC-42BA-9416-2C254F4DF189/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-32A57F28-C4EC-42BA-9416-2C254F4DF189/#example","title":"Example","text":"<p>With this command we get the disable timing constraints in the current timing constraint scenario.</p> <pre><code>puts [list_disable_timings]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-32A57F28-C4EC-42BA-9416-2C254F4DF189/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_disable_timings</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-32A57F28-C4EC-42BA-9416-2C254F4DF189/#see-also","title":"See Also","text":"<ul> <li>set_disable_timing</li> <li>remove_disable_timing</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3303647B-3CE2-4B43-BD74-603417CF6B07/","title":"open_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3303647B-3CE2-4B43-BD74-603417CF6B07/#description","title":"Description","text":"<p>This Tcl command opens an existing Libero SoC project. You can create backup of your original project before opening.</p> <pre><code>open_project -file \"project file\" \\\n             [-do_backup_on_convert \"TRUE | FALSE\"] \\\n             [-backup_file \"backup archive file name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3303647B-3CE2-4B43-BD74-603417CF6B07/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Must include the complete path to the PRJ file. If you do not provide the full path, Libero SoC infers that you want to open the project from your current working directory.    do\\_backup\\_on\\_convert    boolean    Sets the option to backup your files if you open a project created in a previous version of Libero SoC. -   TRUE - creates a backup of your original project before opening. -   FALSE - opens your project without creating a backup.    backup\\_file    string    Sets the name of your backup file \\(if you choose to do\\_backup\\_on\\_convert\\)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3303647B-3CE2-4B43-BD74-603417CF6B07/#error-codes","title":"Error Codes","text":"Error Code Description None Unable to find project file: /exprj/exprj.prjx. None Required parameter 'file' is missing. None Parameter 'backup_file' has illegal value. None Parameter 'backup_file' : the file '/prj_path/archive' has got an invalid extension. Valid extension is 'zip'. None do_backup_on_convert: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'open_project -file \"project file\" [-do_backup_on_convert \"TRUE | FALSE\"] [-backup_file \"backup archive file name\"] ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3303647B-3CE2-4B43-BD74-603417CF6B07/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3303647B-3CE2-4B43-BD74-603417CF6B07/#example","title":"Example","text":"<p>The following command opens project.prjx project from test directory without creating a backup file.</p> <pre><code>open_project -file {c:/netlists/test/project.prjx}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3303647B-3CE2-4B43-BD74-603417CF6B07/#see-also","title":"See Also","text":"<ul> <li>close_project</li> <li>new_project</li> <li>save_project</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8/","title":"mss_export_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8/#description","title":"Description","text":"<p>This command reads the selected registers by mss_add_register command and save the content to a <code>*.csv</code> file.</p> <pre><code>mss_export_register -file_name {path the file} [-all]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. file_name string Specifies the path to the file, where the command saves the exported data. all none This is an optional parameter that is used to export all registers shown in the hierarchy. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8/#error-codes","title":"Error Codes","text":"Error Code Description None Register Access: Must specify '-file_name. None Parameter 'file_name' has illegal value. None Register Access: file specified for Export must have .csv extension. None Cannot export register information to the file: List of selected registers is empty. None Parameter 'param_name' is not defined. Valid command formatting is 'mss_export_register [-deviceName \"device name\"] [-file_name \"File Name\"] [-all \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8/#supported-families","title":"Supported Families","text":"PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8/#example","title":"Example","text":"<p>This example exports all mss registers into {./mss_exp.csv} file.</p> <pre><code>mss_export_register -file_name {./mss_exp.csv} -all \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8/#see-also","title":"See Also","text":"<ul> <li> <p>mss_add_register</p> </li> <li> <p>mss_read_register</p> </li> <li> <p>mss_write_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33C45F08-A467-4461-B5EF-8D86325E235A/","title":"SmartPower Tcl Commands","text":"<ul> <li> <p>smartpower_add_new_custom_mode </p> </li> <li> <p>smartpower_add_new_scenario </p> </li> <li> <p>smartpower_add_pin_in_domain </p> </li> <li> <p>smartpower_battery_settings </p> </li> <li> <p>smartpower_change_clock_statistics </p> </li> <li> <p>smartpower_change_setofpin_statistics </p> </li> <li> <p>smartpower_commit </p> </li> <li> <p>smartpower_compute_vectorless </p> </li> <li> <p>smartpower_create_domain </p> </li> <li> <p>smartpower_edit_custom_mode </p> </li> <li> <p>smartpower_edit_scenario </p> </li> <li> <p>smartpower_export_mpe_report </p> </li> <li> <p>smartpower_get_temperature </p> </li> <li> <p>smartpower_get_tetaja </p> </li> <li> <p>smartpower_get_thermalmode </p> </li> <li> <p>smartpower_import_vcd </p> </li> <li> <p>smartpower_init_do </p> </li> <li> <p>smartpower_initialize_clock_with_constraints </p> </li> <li> <p>smartpower_init_set_clocks_options </p> </li> <li> <p>smartpower_init_set_combinational_options </p> </li> <li> <p>smartpower_init_setofpins_values </p> </li> <li> <p>smartpower_init_set_othersets_options </p> </li> <li> <p>smartpower_init_set_primaryinputs_options </p> </li> <li> <p>smartpower_init_set_registers_options </p> </li> <li> <p>smartpower_init_set_set_reset_options </p> </li> <li> <p>smartpower_remove_all_annotations </p> </li> <li> <p>smartpower_remove_custom_mode </p> </li> <li> <p>smartpower_remove_domain </p> </li> <li> <p>smartpower_remove_file </p> </li> <li> <p>smartpower_remove_pin_frequency </p> </li> <li> <p>smartpower_remove_pin_of_domain </p> </li> <li> <p>smartpower_remove_pin_probability </p> </li> <li> <p>smartpower_remove_scenario </p> </li> <li> <p>smartpower_report_power </p> </li> <li> <p>smartpower_report_power_activity_map </p> </li> <li> <p>smartpower_report_power_history </p> </li> <li> <p>smartpower_report_power_peak_analyzer </p> </li> <li> <p>smartpower_report_power_sequencer </p> </li> <li> <p>smartpower_restore </p> </li> <li> <p>smartpower_set_cooling </p> </li> <li> <p>smartpower_set_default_io_enable_rate </p> </li> <li> <p>smartpower_set_mode_for_analysis </p> </li> <li> <p>smartpower_set_mode_for_pdpr </p> </li> <li> <p>smartpower_set_operating_conditions </p> </li> <li> <p>smartpower_set_operating_conditions </p> </li> <li> <p>smartpower_set_pin_frequency </p> </li> <li> <p>smartpower_set_pin_probability </p> </li> <li> <p>smartpower_set_preference </p> </li> <li> <p>smartpower_set_process </p> </li> <li> <p>smartpower_set_scenario_for_analysis </p> </li> <li> <p>smartpower_set_tambient </p> </li> <li> <p>smartpower_set_temperature_opcond </p> </li> <li> <p>smartpower_set_thermalmode </p> </li> <li> <p>smartpower_set_voltage_opcond </p> </li> <li> <p>smartpower_temperature_opcond_set_design_wide </p> </li> <li> <p>smartpower_temperature_opcond_set_mode_specific </p> </li> <li> <p>smartpower_voltage_opcond_set_design_wide </p> </li> <li> <p>smartpower_voltage_opcond_set_mode_specific </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33E6B90F-0E5A-481B-950E-426395EDE7DE/","title":"smartpower_init_set_combinational_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33E6B90F-0E5A-481B-950E-426395EDE7DE/#description","title":"Description","text":"<p>This Tcl commands initializes the frequency and probability of all combinational outputs.</p> <pre><code>smartpower_init_set_combinational_options [-freq {value}] \\\n                                          [-proba {value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33E6B90F-0E5A-481B-950E-426395EDE7DE/#arguments","title":"Arguments","text":"Parameter Type Description freq string Specifies the user input frequency (in Hz, KHz or MHz) or the toggle rate in percentage(%). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate, if toggle rate is not active, the value is handled as a frequency. proba decimal Specifies the user input probability in percentage(%). Must be a positive decimal value and less than or equal to 100.000. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33E6B90F-0E5A-481B-950E-426395EDE7DE/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'proba' has illegal value. None Parameter 'proba' must be a positive decimal value. None Parameter 'proba' must be less than or equal to 100.000. None proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'freq' has illegal value. None freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz, MHz or %)). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_set_combinational_options [-freq \"decimal value [ unit { Hz | KHz | MHz | % } ]\"] [-proba \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33E6B90F-0E5A-481B-950E-426395EDE7DE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33E6B90F-0E5A-481B-950E-426395EDE7DE/#example","title":"Example","text":"<p>The following example initializes all combinational signals after executing smartpower_init_do with -combinational {true}:</p> <pre><code>smartpower_init_set_combinational_options -freq {10 MHz} -proba {20}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-33E6B90F-0E5A-481B-950E-426395EDE7DE/#see-also","title":"See Also","text":"<ul> <li>smartpower_init_set_primaryinputs_options</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-345A3B16-276E-4617-985C-E1D38A923EDB/","title":"set_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-345A3B16-276E-4617-985C-E1D38A923EDB/#description","title":"Description","text":"<p>Sets options for timing analysis which can be changed in the SmartTime Options dialog box in the SmartTime GUI. All of the options from SmartTime are passed on to place-and-route tool, and some affect timing-driven place-and-route.</p> <pre><code>set_options \\\n[-max_opcond value ] \\\n[-min_opcond value ] \\\n[-interclockdomain_analysis value ] \\\n[-use_bibuf_loopbacks value ] \\\n[-enable_recovery_removal_checks value ] \\\n[-break_at_async value ] \\\n[-filter_when_slack_below value ] \\\n[-filter_when_slack_above value ] \\\n[-remove_slack_filters] \\\n[-limit_max_paths value ] \\\n[-expand_clock_network value ] \\\n[-expand_parallel_paths value ] \\\n[-analysis_scenario value ] \\\n[-tdpr_scenario value ] \\\n[-reset]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-345A3B16-276E-4617-985C-E1D38A923EDB/#arguments","title":"Arguments","text":"Parameter Type Description <code>max_opcond</code> string Sets the operating condition to use for Maximum Delay Analysis. The acceptable values for max_opcond for PolarFire can be the following:slow_lv_ht - use slow_lv_ht conditions for maximum delay analysisslow_lv_lt - use slow_lv_lt conditions for maximum delay analysisfast_hv_lt - use fast_hv_lt conditions for maximum delay analysisDefault is slow_lv_lt.max_opcond for SmartFusion\u00ae 2, IGLOO\u00ae 2, and RTG4\u2122 can be as following:worst - use worst case conditions for maximum delay analysistypical - use typical conditions for maximum delay analysisbest - use best case conditions for maximum delay analysisDefault is worst. <code>min_opcond</code> string Sets the operating condition to use for Minimum Delay Analysis. The acceptable values for min_opcond for PolarFire can be the following:slow_lv_ht - use slow_lv_ht conditions for minimum delay analysisslow_lv_lt - use slow_lv_lt conditions for minimum delay analysisfast_hv_lt - use fast_hv_lt conditions for minimum delay analysisDefault is fast_hv_lt.min_opcond for SmartFusion 2, IGLOO 2, and RTG4 can be as following:worst - use worst case conditions for minimum delay analysistypical - use typical conditions for minimum delay analysisbest - use best case conditions for minimum delay analysisDefault is best. <code>interclockdomain_analysis</code> string Enables or disables inter-clock domain analysis. Value can be the following:yes - enables inter-clock domain analysisno - disables inter-clock domain analysisDefault is yes.Timing-driven place-and-route is affected by this option. <code>use_bibuf_loopbacks</code> string Instructs the timing analysis whether to consider loopback path in bidirectional buffers (D-&gt;Y, E-&gt;Y) as false-path {no}. Default is no; that is loopbacks are false paths. Values can be the following: yes - enables loopback in bibufsno - disables loopback in bibufs <code>enable_recovery_removal_checks</code> string Enables recovery checks to be included in max-delay analysis and removal checks in min-delay analysis. Default is no. Values can be the following:yes - enables recovery an removal checksno - disables recovery and removal checks <code>break_at_async</code> string Specifies whether or not timing analysis is allowed to cross asynchronous pins (clear, reset of sequential elements). Default is yes. Values can be the following:yes - enables breaking paths at asynchronous portsno - disables breaking paths at asynchronous ports.Timing-driven place-and-route is affected by this option. <code>filter_when_slack_below</code> floating point Specifies a minimum slack value for paths reported by list_paths. Not set by default. <code>filter_when_slack_above</code> floating point Specifies a maximum slack value for paths reported by list_paths. Not set by default. <code>remove_slack_filters</code> None Removes the slack minimum and maximum set using <code>-filter_when_slack_below</code> and <code>-filter_when_slack_above</code>. <code>limit_max_paths</code> integer Specifies the maximum number of paths reported by list_paths. Default is 20. Number must be greater than 0. <code>expand_clock_network</code> string Specify whether or not clock network details are reported in expand_path. Default is yes. Values can be the following:yes - enables expanded clock network information in pathsno - disables expanded clock network information in paths. <code>expand_parallel_paths</code> integer Specify the number of parallel paths {paths with the same ends} to include in expand_path. Default is 1. Number must be greater than 0. <code>analysis_scenario</code> string Specify the constraint scenario to be used for timing analysis. Default scenario is Primary. <code>tdpr_scenario</code> string Specify the constraint scenario to be used for timing-driven place-and-route. Default scenario is Primary. Timing-driven place-and-route is affected by this option. <code>reset</code> None Reset all options to the default values, except those for analysis and TDPR scenarios, which remain unchanged."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-345A3B16-276E-4617-985C-E1D38A923EDB/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-345A3B16-276E-4617-985C-E1D38A923EDB/#example","title":"Example","text":"<p>The following script commands the timing engine to use best operating conditions for both max-delay analysis and min-delay analysis:</p> <pre><code>set_options -max_opcond {best} -min_opcond {best}\n</code></pre> <pre><code>set_options -max_opcond {fast_hv_lt} -min_opcond {fast_hv_lt}\n</code></pre> <p>The following script changes the scenario used by timing-driven place-and-route and saves the change in the Libero project for place-and-route tools to see the change.</p> <pre><code>set_options -tdpr_scenario {My_TDPR_Scenario}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-345A3B16-276E-4617-985C-E1D38A923EDB/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_options</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-346A7EF7-E010-4851-A422-43B357A00226/","title":"smartpower_remove_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-346A7EF7-E010-4851-A422-43B357A00226/#description","title":"Description","text":"<p>This Tcl command removes the VCD file from the specified mode or all operating mode. Frequency and probability information of signals annotated by the VCD are set back to the default value.</p> <pre><code>remove file -file {the name of the VCD file} \\\n            -format {the type of the removed file} \\\n            -opmode {mode name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-346A7EF7-E010-4851-A422-43B357A00226/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Specifies the VCD file to be removed. This is mandatory.    format    string    Specifies that the type to be removed is a VCD file. This is mandatory.    opmode    string    Specifies the operating mode. This is optional. Below shows the acceptable values for this argument: -   Active\\(PolarFire\u00ae, SmartFusion\u00ae 2, IGLOO\u00ae 2, RTG4\u2122, PolarFire SoC\\) - the operating mode is set to Active. -   Flash\\*Freeze\\(SmartFusion 2, IGLOO 2\\) - the operating mode is set to Flash\\*Freeze. -   Custom mode name - the operating mode is custom cerated mode.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-346A7EF7-E010-4851-A422-43B357A00226/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'format' has illegal value. None Required parameter 'format' is missing. None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None opmode: Invalid argument value: 'mode_name' (expecting Active, Static, Flash*Freeze, Shutdown, Sleep or CustomMode). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_file -file \"file name\" -format \"vcd\" [-opmode \"Active | Static\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-346A7EF7-E010-4851-A422-43B357A00226/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-346A7EF7-E010-4851-A422-43B357A00226/#example","title":"Example","text":"<p>This example removes the file test.vcd from the Active mode:</p> <pre><code>smartpower_remove_file -file \"test.vcd\" -format VCD -opmode \"Active\"\n</code></pre> <p>This example removes the VCD file power1.vcd from all operating modes:</p> <pre><code>smartpower_remove_file -file \u201cpower1.vcd\u201d -format VCD\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-346A7EF7-E010-4851-A422-43B357A00226/#see-also","title":"See Also","text":"<ul> <li>smartpower_import_vcd</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-34EFA50D-935C-4319-B740-DCC92D1E5CFD/","title":"sb_add_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-34EFA50D-935C-4319-B740-DCC92D1E5CFD/#description","title":"Description","text":"<p>This Tcl command is used to add cores to Master/Slave subsystems in the Peripherals page of the System Builder component.</p> <p>Note: There are two types of cores that can be added using the <code>sb_add_core</code> command.</p> <ol> <li>One type is of actual cores like CoreI2C, CoreGPIO with fixed core versions available in the Peripherals page. If, for example, CoreI2C is added to a subsystem with core_name specified as i2c_peripheral and a core count of 4, then the actual instance names of CoreI2C added will be i2c_peripheral_0, i2c_peripheral_1, i2c_peripheral_2 and i2c_peripheral_3 in the generated design.</li> <li>Second type of cores are Fabric AMBA Slave and Fabric AMBA Master. Adding them to a subsystem will configure the bus core of the subsystem to enable and expose master/slave interfaces of the bus core on the generated System Builder component to be connected to actual masters/slaves in the fabric. If, for example, Fabric AMBA Slave configured as AHBLite(<code>AMBA_INTERFACE_TYPE:AHBLITE</code>) is added to a subsystem with core_name specified as ahb_slave and a core count of 4, then the CoreAHBLite bus core of that subsystem will be configured to enable and expose 4 AHBLite slave bus interfaces with names ahb_slave, ahb_slave_1, ahb_slave_2 and ahb_slave_3 on the System Builder component to be connected to actual slave peripherals in the fabric.</li> </ol> <pre><code>sb_add_core \\\n-component_name {component_name} \\\n-core_vlnv {vendor:library:name:version} \\\n[-core_name {core_name}] \\\n-subsystem_name {subsystem_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-34EFA50D-935C-4319-B740-DCC92D1E5CFD/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -core_vlnv {vendor:library:name:version} string Mandatory. Version identifier of the core being instantiated in the SmartDesign. -core_name {core_name} string Optional. Name of the instance of the core in the System Builder component. If no details are provided, the instance name will be automatically defined as <code>&lt;vlnv_core_name&gt;_n</code> (where <code>n</code> starts at 0). -subsystem_name {subsystem_name} string Mandatory. Name of the subsystem the core is being added to."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-34EFA50D-935C-4319-B740-DCC92D1E5CFD/#example","title":"Example","text":"<pre><code>sb_add_core -component_name {sb} -core_vlnv {Actel:SystemBuilder:AMBA_SLAVE:0.0.102} -core_name {AMBA_SLAVE_0} -subsystem_name {FIC0_Master_Subsystem}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-359A3930-7C9E-43C5-B213-68295D6138D4/","title":"save_project_as","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-359A3930-7C9E-43C5-B213-68295D6138D4/#description","title":"Description","text":"<p>This Tcl command saves the current project in Libero SoC with a different name and in a specified directory. You must specify a location using the <code>-location</code> parameter.</p> <pre><code>save_project_as -name \"project name\" \\\n                -location \"project location\" \\\n                [-files \"all | project | sources\" ] \\\n                [-replace_links \"TRUE | FALSE\" ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-359A3930-7C9E-43C5-B213-68295D6138D4/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specifies the name of your new project.    location    string    Must include the complete path of the PRJ file. If you do not provide the full path, Libero SoC infers that you want to save the project to your current working directory. This is a required parameter.    files    string    Specifies the files you want to copy into your new project. -   all - copies all your files into your new project. -   project - copies only your Libero SoC project files into your new project. -   sources - copies only the source files into your new project.    replace\\_links    boolean    Specifies whether or not you want to update your file links in your new project. -   true \\| 0 - replaces \\(updates\\) the file links in your project during your save. -   false \\| 1 - saves your project without updating the file links."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-359A3930-7C9E-43C5-B213-68295D6138D4/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Required parameter 'location' is missing. None replace_links: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None files: Invalid argument value: 'value' (expecting all, project or sources). None Parameter 'param_name' is not defined. Valid command formatting is 'save_project_as -location \"project location\" -name \"project name\" [-replace_links \"TRUE | FALSE\"] [-archive_project \"TRUE | FALSE\"] [-files \"all | project | sources\"] [-designer_views \"all | current | none\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-359A3930-7C9E-43C5-B213-68295D6138D4/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-359A3930-7C9E-43C5-B213-68295D6138D4/#example","title":"Example","text":"<p>Saves your current Libero SoC project as mydesign.prjx in the c:/netlists/testprj/mydesign directory.</p> <pre><code>save_project_as -location {c:/netlists/testprj/mydesign} -name mydesign.prjx\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-359A3930-7C9E-43C5-B213-68295D6138D4/#see-also","title":"See Also","text":"<ul> <li>new_project</li> <li>open_project</li> <li>save_project</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-35D29903-6D92-4C3E-AE5C-57D153B7C0DC/","title":"set_device_ir","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-35D29903-6D92-4C3E-AE5C-57D153B7C0DC/#description","title":"Description","text":"<p>This Tcl command sets the IR length of a non-Microchip device in the chain. Chain programming mode must be set. The device must be a non-Microchip device.</p> <pre><code>set_device_ir -name {device name} -ir {integer value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-35D29903-6D92-4C3E-AE5C-57D153B7C0DC/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the non-Microchip device name. ir integer Specifies the IR length greater than or equal to 2. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-35D29903-6D92-4C3E-AE5C-57D153B7C0DC/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Required parameter 'ir' is missing. None ir: Invalid argument value: 'value' (expecting integer value). None Parameter 'ir' must be greater than or equal to 2. None Parameter 'name' has illegal value. None The device with name 'device_name' doesn't exist. None The device 'device_name' is an Microchip device. The command 'set_device_ir' only applies to non-Microchip devices. None Parameter 'param_name' is not defined. Valid command formatting is 'set_device_ir -name \"name\" -ir \"integer value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-35D29903-6D92-4C3E-AE5C-57D153B7C0DC/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-35D29903-6D92-4C3E-AE5C-57D153B7C0DC/#example","title":"Example","text":"<p>The following example sets the IR length to '2' for the non-Microchip device 'MyDevice':</p> <pre><code>set_device_ir -name {MyDevice} -ir {2}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-362771CC-35A4-4762-90E9-6BD8A5DE3E6B/","title":"sd_copy_paste","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-362771CC-35A4-4762-90E9-6BD8A5DE3E6B/#description","title":"Description","text":"<p>This Tcl command used to copies and pastes ports, nets and instances within or cross SmartDesign.</p> <p>Note: The \"net\" can be copied and pasted if at least two connections are specified. This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the 'Export Component Description(Tcl)' but will present in Libero Project 'Export Script File'. You must specify at least one valid instance or port.</p> <pre><code>sd_copy_paste -sd_name {SmartDesign component name} \\\n              -source_sd_name {source SmartDesign name} \\\n              [-instance_names {instance names}] \\\n              [-port_names {port names}] \\\n              [-net_names {net names}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-362771CC-35A4-4762-90E9-6BD8A5DE3E6B/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Name of the SmartDesign where the copied data need to be pasted. This parameter is mandatory. source_sd_name string Name of the SmartDesign from where object needs to be copied. This parameter is mandatory. instance_names list of strings Names of the instances from \"source_SmartDesign_name\" SmartDesign that need to be copied to \"SmartDesign_component_name\". This parameter is optional. port_names list of strings Names of the ports from \"source_SmartDesign_name\" SmartDesign that need to be copied to \"SmartDesign_component_name\". This parameter is optional. net_names list of strings Names of the nets from \"source_SmartDesign_name\" SmartDesign that need to be copied to \"SmartDesign_component_name\". This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-362771CC-35A4-4762-90E9-6BD8A5DE3E6B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'source_sd_name' is missing. None The paste command failed for net 'net_name' in SmartDesign 'sd'. The net could not be found in the source SmartDesign. None Parameter 'net_names' has illegal value. None The paste command failed for port 'port_name' in SmartDesign 'sd'. The port could not be found in the source SmartDesign. None The paste command failed for instance 'instance_name' in SmartDesign 'sd'. The instance could not be found in the source SmartDesign. None Parameter 'instance_names' has illegal value. None The paste command failed. You must specify at least one valid instance or port. None Parameter 'source_sd_name' has illegal value. None Parameter 'pram_name' is not defined. Valid command formatting is 'sd_copy_paste -sd_name \"sd_name\" -source_sd_name \"source_sd_name\" [-instance_names \"[instance_names]+\"] [-port_names \"[port_names]+\"] [-net_names \"[net_names]+\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-362771CC-35A4-4762-90E9-6BD8A5DE3E6B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-362771CC-35A4-4762-90E9-6BD8A5DE3E6B/#example","title":"Example","text":"<p>The following example copies \"AND2_0\" instance, \"A\", \"B\", \"Y\" ports with their appropriate nets from \"sd1\" and pastes into \"sd2\":</p> <pre><code>sd_copy_paste -sd_name {sd2} -source_sd_name {sd1} -instance_names {\"AND2_0\"} \\\n          -port_names {\"A\" \"B\" \"Y\"} -net_names {\"A\" \"B\" \"Y\"}\n</code></pre> <p>The following example copies only \"NAND2_0\" instance from \"sd1\" and pastes in \"sd2\":</p> <pre><code>sd_copy_paste -sd_name {sd2} -source_sd_name {sd1} -instance_names {\"NAND2_0\"}\n</code></pre> <p>The following example copies only \"A\", \"B\", \"Y\" ports from \"sd1\" and pastes in \"sd2\":</p> <pre><code>sd_copy_paste -sd_name {sd2} -source_sd_name {sd1} -port_names {\"A\" \"B\" \"Y\"}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-362771CC-35A4-4762-90E9-6BD8A5DE3E6B/#see-also","title":"See Also","text":"<ul> <li>sd_cut_paste</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/","title":"create_generated_clock","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/#description","title":"Description","text":"<p>Creates a generated clock in the current design, at a declared source, by defining its frequency with respect to the frequency at the reference pin. The static timing analysis tool uses this information to compute and propagate its waveform across the clock network to the clock pins of all sequential elements driven by this source.</p> <p>The generated clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.</p> <pre><code>create_generated_clock [-name clock_name ] [\u2013add] \\\n                       [-master_clock clock_name ] \\\n                       -source reference_pin \\\n                       [- divide_by divide_factor ] \\\n                       [-multiply_by multiply_factor ] \\\n                       [-invert] source [-edges values ] \\\n                       [-edge_shift values ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/#arguments","title":"Arguments","text":"Parameter    Type    Description    `name`    string    Specifies the name of the clock constraint. If the `-name` option is not used, the generated clock receives the same name specified in the source. The clock name refers to the clock in other commands. You can specify `-name {my_gen_clk}` or `-name my_gen_clk`.    `add`    None    Specifies that the generated clock constraint is a new clock constraint in addition to the existing one at the same source. Use this option to capture the case where multiple generated clocks must be specified on the same source, because multiple clocks fan into the master pin. If you specify this option, you must also use the `-name` option. The name of the clock constraint should be different from the existing clock constraint. With this option, the `-master_clock` and `-name` options must be specified.    `master_clock`    string    Specifies the master clock used for the generated clock when multiple clocks fan into the master pin. This option must be used in conjunction with `-add` option of the generated clock. **Note:**  -   The `master_clock` option is used only with the `-add` option for the generated clocks. -   If there are multiple master clocks fanning into the same reference pin, the first generated clock specified uses the first master clock as its source clock. -   The clocks generated subsequently, specified with the `-add` option, can choose any of the master clocks as their source clock \\(including the first master clock specified\\).    `source`    string    Specifies the reference pin in the design from which the clock waveform is to be derived. You must specify the `-source` reference pin.    `divide_by`    integer    Specifies the frequency division factor. This option cannot be used with `-egde` list. If `-egde` is specified, the `divide_by` value defaults to one. For example, if the `divide_factor` is equal to 2, the generated clock period is twice the reference clock period. If you set the `divide_by` value to 1.2 or 4/2 or 8a2, it is being truncated as 1 or 4 or 8, and no warning is reported.    `multiply_by`    integer    Specifies the frequency multiplication factor. This option cannot be used with `-egde` list. If `egde` is specified, the `multiply_by` and `divide_by` values default to 1. For example, if the `multiply_factor` is equal to 2, the generated clock period is half the reference clock period. If you set the `multiply_by` value to 1.2 or 4/2 or 8a2, it is being truncated as 1 or 4 or 8, and no warning is reported.    `invert`    None    Specifies that the generated clock waveform is inverted with respect to the reference clock.    `source`    list of strings    Specifies the source of the clock constraint on internal pins of the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing clock. Only one source is accepted. Wildcards are accepted as long as the resolution shows one pin. You must specify a source.    `edges`    list of integers    Specifies a list of positive integers which represent the edges from the source clock that are to form the edges of the generated clock. To generate the clock, three values must be specified. If you specify less than three values, a tool tip indicates an error. This option cannot be used with the `-divide_by/-multiply_by` factor.    `edge_shift`    list of floating point numbers    Specifies a list of three floating point numbers which represent the amount of shift \\(in nanoseconds\\) that the specified edges are to undergo to yield the final generated clock waveform. These floating point values can be positive or negative. Positive value indicates a shift later in time, while a negative value indicates a shift earlier in time. With this option, the `-edges` option must be specified.   <p>Important:</p> <p>In the SmartTime tool, the phase shift specified with the <code>-phase</code> argument is treated as a delay within the clock network rather than a waveform translation. As a result, it is not considered when determining the expected clock edges for setup and hold analysis. Consequently, the first active edge of the launch clock serves as the starting point, and the second active edge of the capture clock remains the endpoint, just as it would without a phase shift.</p> Return Type Description <code>integer</code> Returns the ID of the generated clock constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/#error-codes","title":"Error Codes","text":"Error Code Description Error: SDC0004 Invalid generated clock constraint: Name does not match any clock name or source. Error: SDC0015 Invalid generated clock constraint: Port list is incorrect. Error: SDC0016 Invalid generated clock constraint: Port list is empty. Error: SDC0061 Invalid generated clock constraint: The <code>-edges</code> argument is empty invoked from within command. Error: SDC0062 Invalid generated clock constraint: The <code>-edges</code> list size must be three. Error: SDC0063 Invalid generated clock constraint: The <code>-edges</code> list elements are not in increasing order. Error: SDC0065 Invalid generated clock constraint: The <code>-edges</code> cannot be used with the <code>-multiply_by</code> or <code>-divide_by</code> option. Error: SDC0066 Invalid generated clock constraint: The <code>-edge_shift</code> does not have accompanying <code>-edges</code>. Error: SDC0069 Invalid clock constraint: Need to specify a clock name with the <code>-add</code> option."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/#example","title":"Example","text":"<p>The following example creates a generated clock on pin <code>U1/reg1:Q</code> with a period twice as long as the period at the reference port CLK.</p> <pre><code>create_generated_clock -name {my_user_clock} -divide_by 2 \\\n                       -source [get_ports {CLK}] U1/reg1:Q\n</code></pre> <p>The following example creates a generated clock at the primary output of myPLL with a period that is three fourth of the period at the reference pin clk.</p> <pre><code>create_generated_clock -divide_by 3 -multiply_by 4 \\\n                       -source clk [get_pins {myPLL:CLK1}]\n</code></pre> <p>The following example creates a new generated clock gen2, in addition to gen1, derived from same master clock as the existing generated clock, and the new constraint is added to pin <code>r1/CLK</code>.</p> <pre><code>create_generated_clock -name gen1 -multiply_by 1 \\\n                       -source [get_ports clk1] [get_pins r1/CLK]\ncreate_generated_clock -name gen2 -add -master_clock clk1 \\\n                       -source [get_ports clk1] \\\n                       -multiply_by 2 [get_pins r1/CLK]\n</code></pre> <p>The following example does not create a new generated clock constraint in addition to the existing clock, but overrides even with the <code>-add</code> option enabled because the same names are used.</p> <pre><code>create_generated_clock -name gen2 -source [get_ports clk1] \\\n                       -multiply_by 3 [get_pins r1/CLK]\ncreate_generated_clock -name gen2 -source [get_ports clk1] \\\n                       -multiply_by 4 -master_clock clk1 \\\n                       -add [get_pins r1/CLK]\n</code></pre> <p>The following example shows an SDC constraint for a generated clock of 50 MHz reference clock and 100 MHz output clock with a 90\u00b0 phase shift.</p> <pre><code>create_generated_clock \\\n          -name {FCCC_0/GL0} -multiply_by 4 -divide_by 2 \\                                             \n          -source [get_pins {FCCC_0/CCC_INST/RCOSC_25_50MHZ}] \\\n          -phase 0 [get_pins {FCCC_0/CCC_INST/GL0}]\n</code></pre> <pre><code>create_generated_clock \\\n          -name {FCCC_0/GL1} -multiply_by 4 -divide_by 2 \\\n          -source [get_pins {FCCC_0/CCC_INST/RCOSC_25_50MHZ}] \\\n          -phase 90 [get_pins {FCCC_0/CCC_INST/GL1}]\n</code></pre> <p>The following example uses the <code>-pll_feedback</code> and the <code>-pll_output</code> switches with the <code>create_generated_clock</code> constraint when the CCC/PLL is used in the external feedback mode.</p> <p>Important: The following example is supported by PolarFire and RTG4 devices.</p> <pre><code>create_clock -period 25.000 \n-waveform {0.000 12.500} \n-name {sys_clk} [get_ports \\{clk}] \n\ncreate_generated_clock \n-name {PLL_200MHZ} \n-multiply_by 5 \n-source [ get_pins { phase_locked_loop0/pll_pf_40in_40_100_200out_0/pll_inst_0/REF_CLK_0 } ] \n-pll_output [ get_pins { phase_locked_loop0/pll_pf_40in_40_100_200out_0/pll_inst_0/OUT0 } ] \n-pll_feedback [ get_pins { phase_locked_loop0/pll_pf_40in_40_100_200out_0/pll_inst_0/FB_CLK } ] \n-phase 0 [ get_pins { phase_locked_loop0/pll_pf_40in_40_100_200out_0/pll_inst_0/OUT0 } ]\n</code></pre> <p>The command in the following example implies that the generated clock will have:</p> <ul> <li>Rising edge at 2 ns after the first edge of the source clock. This means that the first edge of the source is shifted by 2 ns.</li> <li>Falling edge on the third edge of the source clock. This means that the third edge of the source is shifted by 0 ns.</li> <li>Next rising edge at 2 ns after the third edge of the source clock. This means that the third edge of the source is shifted by 2 ns.</li> </ul> <pre><code>create_generated_clock \n-name PULSE \n-source [get_ports clk] \n-edges {1 3 3} \n-edge_shift {2 0 2}  [get_pins NAND1/Y]\n</code></pre> <p>Note: The three parameters in the <code>-edges</code> and <code>-edge_shift</code> switches represent, in order, the rising edge, falling edge, and the subsequent rising edge.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>remove_generated_clock</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>create_generated_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36E5E941-66B5-4E73-A6B1-309AB0199817/","title":"smartpower_remove_pin_frequency","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36E5E941-66B5-4E73-A6B1-309AB0199817/#description","title":"Description","text":"<p>This Tcl command removes the frequency associated with a specific pin. This pin will have a default frequency based on its domain.</p> <p>Note: The pin_name must be the name of a pin that already exists in the design and already belongs to a domain. Execute the \"smartpower_commit\" Tcl command for preserving any changes in SmartPower.</p> <pre><code>smartpower_remove_pin_frequency -pin_name {pin_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36E5E941-66B5-4E73-A6B1-309AB0199817/#arguments","title":"Arguments","text":"Parameter Type Description pin_name string Specifies the name of the pin for which the frequency will be removed. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36E5E941-66B5-4E73-A6B1-309AB0199817/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'pin_name' is missing. None Parameter 'pin_name' is missing or has invalid value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_pin_frequency [-pin_name \"name of pin\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36E5E941-66B5-4E73-A6B1-309AB0199817/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36E5E941-66B5-4E73-A6B1-309AB0199817/#example","title":"Example","text":"<p>The following example removes the frequency from the pin named \"d_in\":</p> <pre><code>smartpower_remove_pin_frequency -pin_name {d_in}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-36E5E941-66B5-4E73-A6B1-309AB0199817/#see-also","title":"See Also","text":"<ul> <li>smartpower_set_pin_frequency</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A8E82F-CEE7-4D05-9095-9AAD8A545D54/","title":"sd_create_bif_port","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A8E82F-CEE7-4D05-9095-9AAD8A545D54/#description","title":"Description","text":"<p>This Tcl command creates a SmartDesign Bus Interface port of a given type. This command is used to create top level Bus Interface ports in a SmartDesign component to connect to the instance level Bus Interface ports of the same type.</p> <pre><code>sd_create_bif_port -sd_name {smartdesign component name} \\\n                   -port_name {port name} \\\n                   -port_bif_vlnv {vendor:library:name:version} \\\n                   -port_bif_role {port bif role} \\\n                   -port_bif_mapping {[bif port name:port name]+}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A8E82F-CEE7-4D05-9095-9AAD8A545D54/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. port_name string Specifies the name of the Bus Interface port to be added in the SmartDesign. It is mandatory. port_bif_vlnv string Specifies the version identifier of the Bus Interface port to be added in the SmartDesign. It is mandatory. port_bif_role string Specifies the role of the Bus Interface port to be added in the SmartDesign. port_bif_mapping string Specifies the mapping between the bus interface formal names and the SmartDesign ports mapped onto that bus interface port. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A8E82F-CEE7-4D05-9095-9AAD8A545D54/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Parameter 'sd_name' has illegal value. None The component 'design_name' does not exist. None Required parameter 'port_name' is missing. None Parameter 'port_name' has illegal value. None Required parameter 'port_bif_vlnv' is missing. None Parameter 'port_bif_vlnv' has illegal value. None Parameter 'port_bif_role' has illegal value. None Required parameter 'port_bif_role' is missing. None Parameter 'port_bif_mapping' has illegal value. None Required parameter 'port_bif_mapping' is missing. SDCTRLO2 Port name 'bif_name' already exist. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_create_bif_port -sd_name \"sd_name\" -port_name \"port_name\" -port_bif_vlnv \"port_bif_vlnv\" -port_bif_role \"port_bif_role\" -port_bif_mapping \"[port_bif_mapping]+\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A8E82F-CEE7-4D05-9095-9AAD8A545D54/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A8E82F-CEE7-4D05-9095-9AAD8A545D54/#example","title":"Example","text":"<p>This example creates bif port with \"BIF_1\" name, \"AMBA:AMBA2:APB:r0p0\" vendor:library:name:version, {\"PADDR:PADDR\" \\\"PENABLE:PENABLE\" \\ \"PWRITE:PWRITE\" \\ \"PRDATA:PRDATA\" \\ \"PWDATA:PWDATA\" \\ \"PREADY:PREADY\" } bif mapping and \"slave\" role:</p> <pre><code>sd_create_bif_port -sd_name {sd1} \\\n                   -port_name {BIF_1} \\\n                   -port_bif_vlnv {AMBA:AMBA2:APB:r0p0} \\\n                   -port_bif_role {slave} \\\n                   -port_bif_mapping {\"PADDR:PADDR\" \\                                                                   \n                                      \"PENABLE:PENABLE\" \\\n                                      \"PWRITE:PWRITE\" \\\n                                      \"PRDATA:PRDATA\" \\\n                                      \"PWDATA:PWDATA\" \\\n                                      \"PREADY:PREADY\" }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A8E82F-CEE7-4D05-9095-9AAD8A545D54/#see-also","title":"See Also","text":"<ul> <li> <p>hdl_core_add_bif</p> </li> <li> <p>hdl_core_assign_bif_signal</p> </li> <li> <p>sd_create_bif_net</p> </li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A91651-9E2D-4984-9D6A-8CC6E0A6142D/","title":"configure_ram","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A91651-9E2D-4984-9D6A-8CC6E0A6142D/#description","title":"Description","text":"<p>This Tcl command configures the Fabric RAM clients in the Fabric RAMs tab of the Design and Memory Initialization tool. The target storage type for the third stage initialization can be specified for each Fabric RAM client in the cfg file specified here.</p> <p>Note: You must run Generate Design Initialization Data (generate_design_initialization_data) after configuring the Fabric RAMs (configure_ram) and/or Design Initialization (configure_design_initialization_data)</p> <pre><code>configure_ram -cfg_file {path_to_configuration_file.cfg}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A91651-9E2D-4984-9D6A-8CC6E0A6142D/#arguments","title":"Arguments","text":"Parameter Type Description cfg_file string Specifies the path to the configuration file of the Fabric RAM client. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A91651-9E2D-4984-9D6A-8CC6E0A6142D/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'cfg_file' is missing. None Unable to locate or read RAM configuration file '*RAM.cfg'. None You have to specify RAM configuration file for 'cfg_file' parameter. None Parameter 'cfg_file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_ram -cfg_file \"cfg_file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A91651-9E2D-4984-9D6A-8CC6E0A6142D/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-38A91651-9E2D-4984-9D6A-8CC6E0A6142D/#example","title":"Example","text":"<p>This example configures the Fabric RAM clients in the {<code>./src/RAM.cfg</code>} file.</p> <pre><code>configure_ram -cfg_file {./src/RAM.cfg}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39111E73-F676-4B0B-92CA-6CF8E8219CCA/","title":"smartpower_change_clock_statistics","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39111E73-F676-4B0B-92CA-6CF8E8219CCA/#description","title":"Description","text":"<p>This Tcl command changes the default frequencies and probabilities for a specific domain.</p> <p>Note: This command is associated with the functionality of Initialize frequencies and probabilities dialog box.</p> <pre><code>smartpower_change_clock_statistics -domain_name {value} \\\n                                   -clocks_freq {value} \\\n                                   -clocks_proba {value} \\\n                                   -registers_freq {value} \\\n                                   -registers_proba {value} \\\n                                   -set_reset_freq {value} \\\n                                   -set_reset_proba {value} \\\n                                   -primaryinputs_freq {value} \\\n                                   -primaryinputs_proba {value} \\\n                                   -combinational_freq {value} \\\n                                   -combinational_proba {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39111E73-F676-4B0B-92CA-6CF8E8219CCA/#arguments","title":"Arguments","text":"Parameter Type Description domain_name string Specifies the domain name in which to initialize frequencies and probabilities. clocks_freq string Specifies the user input frequency in Hz, KHz or MHz for all clocks. Must be a positive decimal value. clocks_proba decimal Specifies the user input probability in percentage(%) for all clocks. Must be a positive decimal value and less than or equal to 100.000. registers_freq string Specifies the user input frequency (in Hz, KHz or MHz) or the toggle rate in percentage(%). Must be a positive decimal value and less than or equal to 100.000. If the unit is not provided and toggle rate is active, the value is handled as a toggle rate, if toggle rate is not active, the value is handled as a frequency. registers_proba decimal Specifies the user input probability in percentage(%) for all registers. Must be a positive decimal value and less than or equal to 100.000. set_reset_freq string Specifies the user input frequency (in Hz, KHz or MHz) or the toggle rate in percentage(%). Must be a positive decimal value. If the unit is not provided and toggle rate is active, the value is handled as a toggle rate, if toggle rate is not active, the value is handled as a frequency. set_reset_proba decimal Specifies the user input probability in percentage(%) for all set/reset nets. Must be a positive decimal value and less than or equal to 100.000. primaryinputs_freq string Specifies the user input frequency (in Hz, KHz or MHz) or the toggle rate in percentage(%). Must be a positive decimal value. If the unit is not provided and toggle rate is active, the value is handled as a toggle rate, if toggle rate is not active, the value is handled as a frequency. primaryinputs_proba decimal Specifies the user input probability in percentage(%) for all primary inputs. Must be a positive decimal value and less than or equal to 100.000. combinational_freq string Specifies the user input frequency (in Hz, KHz or MHz) or the toggle rate percentage(%). Must be a positive decimal value. If the unit is not provided and toggle rate is active, the value is handled as a toggle rate, if toggle rate is not active, the value is handled as a frequency. combinational_proba decimal Specifies the user input probability in percentage(%) for all combinational combinational output. Must be a positive decimal value and less than or equal to 100.000. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39111E73-F676-4B0B-92CA-6CF8E8219CCA/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'domain_name' is missing. None Parameter 'domain_name' has illegal value. None Parameter 'combinational_proba' has illegal value. None combinational_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'combinational_proba' must be a positive decimal value. None Parameter 'combinational_proba' must be less than or equal to 100.000. None Parameter 'combinational_freq' has illegal value. None combinational_freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz, MHz or %)). None Parameter 'primaryinputs_proba' has illegal value. None primaryinputs_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'primaryinputs_proba' must be a positive decimal value. None Parameter 'primaryinputs_proba' must be less than or equal to 100.000. None Parameter 'primaryinputs_freq' has illegal value. None primaryinputs_freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz, MHz or %)). None Parameter 'set_reset_proba' has illegal value. None set_reset_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'set_reset_proba' must be a positive decimal value. None Parameter 'set_reset_proba' must be less than or equal to 100.000. None Parameter 'set_reset_freq' has illegal value. None set_reset_freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz, MHz or %)). None Parameter 'registers_proba' has illegal value. None registers_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'registers_proba' must be a positive decimal value. None Parameter 'registers_proba' must be less than or equal to 100.000. None Parameter 'registers_freq' has illegal value. None registers_freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz, MHz or %)). None Parameter 'clocks_proba' has illegal value. None clocks_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'clocks_proba' must be a positive decimal value. None Parameter 'clocks_proba' must be less than or equal to 100.000. None Parameter 'clocks_freq' has illegal value. None clocks_freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz or MHz)). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_change_clock_statistics -domain_name \"domain name\" \\ [-clocks_freq \"decimal value [unit { Hz | KHz | MHz }]\"] \\ [-clocks_proba \"decimal value\"] \\ [-registers_freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] \\ [-registers_proba \"decimal value\"] \\ [-set_reset_freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] \\ [-set_reset_proba \"decimal value\"] \\ [-primaryinputs_freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] \\ [-primaryinputs_proba \"decimal value\"] \\ [-combinational_freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] \\ [-combinational_proba \"decimal value\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39111E73-F676-4B0B-92CA-6CF8E8219CCA/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39111E73-F676-4B0B-92CA-6CF8E8219CCA/#example","title":"Example","text":"<p>The following example initializes all clocks with:</p> <pre><code>smartpower_change_clock_statistics -domain_name {my_domain} \\\n                                   -clocks_freq {10 MHz} \\\n                                   -clocks_proba {20} \\\n                                   -registers_freq {10 MHz} \\\n                                   -registers_proba {20} \\\n                                   -set_reset_freq {10MHz} \\\n                                   -set_reset_proba {20} \\\n                                   -primaryinputs_freq {10 MHz} \\\n                                   -primaryinputs_proba {20} \\\n                                   -combinational_freq {10 MHz} \\\n                                   -combinational_proba {20}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39111E73-F676-4B0B-92CA-6CF8E8219CCA/#see-also","title":"See Also","text":"<ul> <li>smartpower_init_set_combinational_options</li> <li>smartpower_init_set_primaryinputs_options</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-399EF5CE-68B7-4742-B3E0-DAAF4768D37B/","title":"write_ndc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-399EF5CE-68B7-4742-B3E0-DAAF4768D37B/#description","title":"Description","text":"<p>Writes NDC constraints into a file. The command can be used for RTG4 designs using RTG4FCCCECALIB core.</p> <pre><code>write_ndc &lt;filename&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-399EF5CE-68B7-4742-B3E0-DAAF4768D37B/#arguments","title":"Arguments","text":"Parameter Type Description filename String Path to the NDC file will be generated. This is a mandatory option. If the file exists, it will be overwritten. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-399EF5CE-68B7-4742-B3E0-DAAF4768D37B/#list-of-errors","title":"List of Errors","text":"Error Code Error Messages Description ERR0003 Unable to open &lt;file_path&gt; file. File path is not correct. The parent directories do not exist. ERR0002 NDC file '&lt;file_path&gt;' is not writable. The specified NDC file does not have write permission. ERR0023 Required parameter _AtclParamO_ is missing. The NDC file path is a mandatory option and needs to be specified."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-399EF5CE-68B7-4742-B3E0-DAAF4768D37B/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-399EF5CE-68B7-4742-B3E0-DAAF4768D37B/#example","title":"Example","text":"<pre><code>write_ndc \"derived.ndc\"\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39A8B4B7-B61B-40C6-A32F-BEB54CF08FA8/","title":"add_include_path","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39A8B4B7-B61B-40C6-A32F-BEB54CF08FA8/#description","title":"Description","text":"<p>Specifies a path to search include files when reading RTL files.</p> <pre><code>add_include_path &lt;directory&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39A8B4B7-B61B-40C6-A32F-BEB54CF08FA8/#arguments","title":"Arguments","text":"Parameter Type Description directory String Specifies a path to search include files when reading RTL files. This option is mandatory. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39A8B4B7-B61B-40C6-A32F-BEB54CF08FA8/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0023 Required parameter include path is missing. The directory option is mandatory and must be provided. <p>Note: If the directory path is not correct then add_include_path will be passed without an error. However, <code>read_verilog/read_vhd</code> commands will be fail due to Verific's parser.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39A8B4B7-B61B-40C6-A32F-BEB54CF08FA8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39A8B4B7-B61B-40C6-A32F-BEB54CF08FA8/#example","title":"Example","text":"<pre><code>add_include_path component/work/COREABC0/COREABC0_0/rtl/vlog/core\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39C65B3D-C691-4828-B683-6BF6124A3D64/","title":"set_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39C65B3D-C691-4828-B683-6BF6124A3D64/#description","title":"Description","text":"<p>Specify family name, die name, and speed grade.</p> <pre><code>set_device -family &lt;family_name&gt; -die &lt;die_name&gt; -speed &lt;speed&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39C65B3D-C691-4828-B683-6BF6124A3D64/#arguments","title":"Arguments","text":"Parameter Type Description -family &lt;family_name&gt; String Specify the family name. Possible values are PolarFire, PolarFire SoC, IGLOO 2, SmartFusion 2, and RTG4. -die &lt;die_name&gt; String Specify the die name. -speed &lt;speed&gt; String Specify the device speed grade. Possible values are STD or -1. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39C65B3D-C691-4828-B683-6BF6124A3D64/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0023 Required parameter\u2014die is missing The die option is mandatory and must be specified. ERR0005 Unknown die 'MPF30' The value of -die option is not correct. See the possible list of values in option's description. ERR0023 Parameter\u2014die is missing value The die option is specified without value. ERR0023 Required parameter\u2014family is missing The family option is mandatory and must be specified. ERR0004 Unknown family 'PolarFire\u00ae' The family option is not correct. See the possible list of values in option's description. ERR0023 Parameter\u2014family is missing value The family option is specified without value. ERR0023 Required parameter\u2014speed is missing The speed option is mandatory and must be specified. ERR0007 Unknown speed '&lt;speed&gt;' The speed option is not correct. See the possible list of values in option's description. ERR0023 Parameter\u2014speed is missing value The speed option is specified without value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39C65B3D-C691-4828-B683-6BF6124A3D64/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-39C65B3D-C691-4828-B683-6BF6124A3D64/#example","title":"Example","text":"<pre><code>set_device -family {PolarFire} -die {MPF300T_ES} -speed -1\n</code></pre> <pre><code>set_device -family SmartFusion 2 -die M2S090T -speed -1\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A02AB24-3F84-41F4-95BA-08C631D9F5DE/","title":"smartpower_compute_vectorless","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A02AB24-3F84-41F4-95BA-08C631D9F5DE/#description","title":"Description","text":"<p>This Tcl command executes a vectorless analysis of the current operating mode.</p> <pre><code>smartpower_compute_vectorless\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A02AB24-3F84-41F4-95BA-08C631D9F5DE/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A02AB24-3F84-41F4-95BA-08C631D9F5DE/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_compute_vectorless'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A02AB24-3F84-41F4-95BA-08C631D9F5DE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A02AB24-3F84-41F4-95BA-08C631D9F5DE/#example","title":"Example","text":"<pre><code>smartpower_compute_vectorless\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/","title":"remove_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#description","title":"Description","text":"<p>Removes a scenario from the constraint database and removes it to the list of scenarios.</p> <pre><code>remove_scenario name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#arguments","title":"Arguments","text":"Parameter Type Description <code>name</code> string Specifies the name of the scenario to delete. This is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter <code>_AtclParam0_</code> is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a set name to remove.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#example","title":"Example","text":"<p>The following command removes the scenario named <code>my_scenario</code>.</p> <pre><code>remove_scenario my_scenario\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_scenario</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A312F37-292D-479B-9CFD-A111CE65F038/#see-also","title":"See Also","text":"<ul> <li>create_scenario</li> <li>clone_scenario</li> <li>rename_scenario</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A5C6D1F-9590-4E1B-AFC9-5848C4F384ED/","title":"smartpower_report_power_activity_map","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A5C6D1F-9590-4E1B-AFC9-5848C4F384ED/#description","title":"Description","text":"<p>This Tcl command the activity and hazards report reads a VCD file and reports transitions and hazards for each clock cycle of the VCD file.</p> <pre><code>smartpower_report_power_activity_map \\\n              -vcd_file \"VCD file\" \\\n              [-style \"Text | CSV\"] \\\n              [-partial_parse \"TRUE | FALSE\"] \\\n              [-start_time \"decimal value\"] \\\n              [-end_time \"decimal value\"] \\\n              [-auto_detect_top_level_name \"TRUE | FALSE\"] \\\n              [-top_level_name \"top level name\"] \\\n              -report_query \"Report by Cycle - summary | Report by Net - summary | Report by Cycle - detailed | Report by Net - detailed\"\\\n              [-report_type \"activity and power | activity | power\"] \\\n              [-sortby \"functional transitions | total power | spurious transitions | functional power | spurious power\"] \\\n              [-sortorder \"ascending | descending\"] \\\n              [-max_cycle \"integer value\"] \\\n              [-max_net \"integer value\"] \\\n              [-clock_settings \"\":\"\"] \\\n              [-glitch_filtering \"false | auto | true\"] \\\n              [-glitch_threshold \"integer value\"] \\\n              [-auto_construct_clock_domain \"TRUE | FALSE\"] \\\n              [-clock_period \"decimal value\"] \\\n              [-clock_offset \"decimal value\"] \\\n              [-opmode \"Active | Static\"] \\\n              [-file \"file\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A5C6D1F-9590-4E1B-AFC9-5848C4F384ED/#arguments","title":"Arguments","text":"Parameter    Type    Description    vcd\\_file    string    Specifies the path to the \\*.vcd file that you want to import.    style    string    Specifies the format in which the report will be exported. The acceptable values for this argument are the following: -   Text - The report will be exported as Text file. -   CSV\\(by default\\) - The report will be exported as CSV file.    partial\\_parse    boolean    Specifies whether to partially parse the \\*.vcd file. The acceptable values for this argument are the following: -   TRUE, true or 1 - Partially parses the \\*.vcd file. -   FALSE, false or 0 - Does not partially parse the \\*.vcd file.    start\\_time    decimal    This option is available only if `-partially_parse` is set to true. Specifies the start time \\(in ns\\) to partially parse the \\*.vcd file.    end\\_time    decimal    This option is available only if `-partially_parse` is set to true. Specifies the start time \\(in ns\\) to partially parse the \\*.vcd file.    auto\\_detect\\_top\\_level\\_name    boolean    Specifies whether to automatically detect the top-level name. The acceptable values for this argument are the following: -   TRUE, true or 1 - Automatically detects the top-level name. -   FALSE, false or 0 - Does not automatically detect the top-level name.    top\\_level\\_name    string    Specifies the top-level name.    report\\_type    string    Specifies the report query type. The acceptable values for this argument are the following: -   activity - Includes activity information for each net. -   power - Includes power information for each net. -   activity and power - Includes activity and power information for each net.    report\\_query    string    Specifies the report type. The acceptable values for this argument are the following: -   Report by Net - summary - Provides a summary report for each net. -   Report by Net - detailed - Provides a detailed report for each net. -   Report by Cycle - summary - Provides a summary report for each cycle. -   Report by Cycle - detailed - Provides a detailed report for each cycle.    sortby    string    Specifies how to sort the values in the report. The acceptable values for this argument are the following: -   total power - Sorts based on the power values. -   spurious power - Sorts based on the spurious power. -   functional power - Sorts based on the functional values. -   spurious transitions - Sorts based on the spurious transitions. -   functional transitions - Sorts based on the functional transitions.    sortorder    string    Specifies the sort order of the values in the report. This could be descending or ascending.    max\\_net    integer    Specifies the maximum number of nets to report. In a net summary or net details report, this argument limits the total number of entries. In a cycle details report, this argument limits the number of nets reported for each cycle.    max\\_cycle    integer    Specifies the maximum number of cycles to report. In a cycle summary or cycle details report, this argument limits the total number of entries. In a net details report, this argument limits the number of cycles reported for each net.    clock\\_settings    string    Specifies the settings for the clock. The format is \"&gt;clock name&lt;:&gt;active edge \\{value\\}&lt;\". The acceptable values for this argument are the following: -   rising - Sets the clock to a rising active edge. -   falling - Sets the clock to a falling active edge. -   both - Sets the clock to both rising and falling active edge. -   not\\_active - Does not use the signal as a clock.    glitch\\_filtering    string    Specifies whether to use glitch filtering. The acceptable values for this argument are the following: -   TRUE, true or 1 - Glitch filtering is on. -   FALSE, false or 0 - Enables automatic glitch filtering. This option will ignore any value specified in -glitch\\_threshold. -   auto - Glitch filtering is off.    glitch\\_threshold    integer    This option is only available when `-glitch_filtering` is set to true. Specifies the glitch filtering value\\(in ps\\).    auto\\_construct\\_clock\\_domain    boolean    Specifies whether to automatically construct the clock domain. The acceptable values for this argument are the following: -   TRUE, true or 1 - Automatically constructs the clock domain. -   FALSE, false or 0 - Does not automatically construct the clock domain.    clock\\_period    decimal    Use this option to specify a virtual clock period \\(in ps\\). This should be used if `-auto_construct_clock_domain` is set to false.    clock\\_offset    decimal    Use this option to specify the time of the first active edge of the virtual clock \\(in ps\\). This should be used if `-auto_construct_clock_domain` is set to false.    opmode    string    Use this option to specify the mode from which the operating conditions are extracted to generate the report. -   Active - The operating mode is set to Active. -   Flash\\*Freeze - The operating mode is set to Flash\\*Freeze.    filename    string    Specifies the name or path of the file to be exported. This argument is mandatory. Default created under designer/&lt;root\\_name&gt; dircetory.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A5C6D1F-9590-4E1B-AFC9-5848C4F384ED/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'vcd_file' is missing. None Required parameter 'report_query' is missing. None VCD: Incorrect VCD file. \"enddefinitions\" not found. None VCD: File ./power.vcd doesn't exist: Failed to generate power report. None style: Invalid argument value: 'value' (expecting Text or CSV). None partial_parse: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None start_time: Invalid argument value: 'value' (expecting decimal value). None end_time: Invalid argument value: 'value' (expecting decimal value). None auto_detect_top_level_name: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None report_type: Invalid argument value: 'value' (expecting activity and power, activity or power). None report_query: Invalid argument value: 'value' (expecting Report by Cycle - summary, Report by Net - summary, Report by Cycle - detailed or Report by Net - detailed). None sortby: Invalid argument value: 'value' (expecting functional transitions, total power, spurious transitions, functional power or spurious power). None sortorder: Invalid argument value: 'value' (expecting ascending or descending). None max_net: Invalid argument value: 'value' (expecting integer value). None max_cycle: Invalid argument value: 'value' (expecting integer value). None glitch_filtering: Invalid argument value: 'value' (expecting false, auto or true). None glitch_threshold: Invalid argument value: 'value' (expecting integer value). None auto_construct_clock_domain: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None clock_period: Invalid argument value: 'value' (expecting decimal value). None clock_offset: Invalid argument value: 'value' (expecting decimal value)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A5C6D1F-9590-4E1B-AFC9-5848C4F384ED/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A5C6D1F-9590-4E1B-AFC9-5848C4F384ED/#example","title":"Example","text":"<p>This example generates an activity and hazards power report named \"report_power_activity_map.txt\":</p> <pre><code>smartpower_report_power_activity_map \\\n                 -partial_parse \"TRUE\" \\\n                 -start_time \"1.0\" \\\n                 -end_time \"3.0\" \\\n                 -auto_detect_top_level_name \"TRUE\" \\\n                 -top_level_name \"mytopmodule\" \\\n                 -glitch_filtering \"auto\" \\\n                 -style \"Text\" \\\n                 -opmode \"Active\" \\\n                 -vcd_file power.vcd \\\n                 -report_query \"Report by Net - summary\" \\\n                 -clock_period \"2000.0\" \\\n                 -clock_offset \"10.0\" \\\n                 \"report_power_activity_map_partial.txt\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3A5C6D1F-9590-4E1B-AFC9-5848C4F384ED/#see-also","title":"See Also","text":"<ul> <li>smartpower_report_power</li> <li>smartpower_report_power_peak_analyzer</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3AAF3705-287B-45A7-A5E6-2814DFB9DB95/","title":"construct_chain_automatically","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3AAF3705-287B-45A7-A5E6-2814DFB9DB95/#description","title":"Description","text":"<p>This Tcl command automatically starts chain construction for the specified programmer.</p> <pre><code>construct_chain_automatically -name {name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3AAF3705-287B-45A7-A5E6-2814DFB9DB95/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the programmer(s) name(s). You can repeat this argument to specify multiple programmers names. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3AAF3705-287B-45A7-A5E6-2814DFB9DB95/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' is missing or has invalid value. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'construct_chain_automatically [-name \"name\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3AAF3705-287B-45A7-A5E6-2814DFB9DB95/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3AAF3705-287B-45A7-A5E6-2814DFB9DB95/#example","title":"Example","text":"<p>For a single programmer:</p> <pre><code>construct_chain_automatically -name {E2004NSXB1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3AAF3705-287B-45A7-A5E6-2814DFB9DB95/#see-also","title":"See Also","text":"<ul> <li>scan_chain_prg</li> <li>enable_device</li> <li>set_debug_programmer</li> <li>set_device_name</li> <li>set_programming_file</li> <li>set_programming_action</li> <li>run_selected_actions</li> </ul> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B2251F4-890A-4A09-AC29-32A0B17E88BA/","title":"SYNTHESIZE","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B2251F4-890A-4A09-AC29-32A0B17E88BA/#description","title":"Description","text":"<p>\"SYNTHESIZE\" is a command tool used in configure_tool and run_tool. Configure_tool is a general purpose Tcl command that allows you to configure a tool\u2019s parameters and values prior to executing the tool. Configure tool then executes the specified tool with the configured parameters with run_tool command.</p> <pre><code>configure_tool -name {SYNTHESIZE} [-params {name:value}]\nrun_tool -name {SYNTHESIZE} \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B2251F4-890A-4A09-AC29-32A0B17E88BA/#arguments","title":"Arguments","text":"Parameter Type Description CLOCK_ASYNC integer Specifies the threshold value for asynchronous pin promotion to a global net. The default is 12. CLOCK_GLOBAL integer Specifies the threshold value for Clock pin promotion. The default is 2. CLOCK_DATA integer Specifies the threshold value for data pin promotion.The default is 5000. The possible values are integer values between 1000 and 200,000. RAM_OPTIMIZED_FOR_POWER boolean Set to true or 1 to optimize RAM for Low Power; RAMS are inferred and configured to ensure the lowest power consumption. Set to false or 0 to optimize RAM for High Speed at the expense of more FPGA resources. The possible values are boolean {true | false | 1 | 0}. RETIMING boolean Set to true or 1 to enable Retiming during synthesis. Set to false or 0 to disable Retiming during synthesis. The possible values are boolean {true | false | 1 | 0}. SYNPLIFY_OPTIONS string Specifies additional synthesis-specific options. Options specified by this parameter override the same options specified in the user Tcl file if there is a conflict. SYNPLIFY_TCL_FILE string Specifies the absolute or relative path name to the user Tcl file containing synthesis-specific options. BLOCK_MODE boolean Set to true or 1 when you have blocks in your design and you want to enable the Block mode. Set it to false or 0 if you don\u2019t have blocks in your design. Default is false or 0. The possible values are boolean {true | false | 1 | 0}. BLOCK_PLACEMENT_CONFLICTS string Instructs the COMPILE engine what to do when the software encounters a placement conflict. When set to: ERROR - Compile errors out if any instance from a Designer block becomes unplaced. This is the default.KEEP - If some instances get unplaced for any reason, the non-conflicting elements remaining are preserved but not locked. Therefore, the placer can move them into another location if necessary. LOCK- If some instances get unplaced for any reason, the non-conflicting elements remaining are preserved and locked.DISCARD \u2013 Discards any placement from the block,even if there are no conflicts. The possible values are {ERROR | KEEP | LOCK | DISCAR D}. BLOCK_ROUTING_CONFLICTS string Instructs the COMPILE engine what to do when the software encounters a routing conflict. When set to: ERROR - Compile errors out if any route in any preserved net from a Designer block is deleted. This is the default. KEEP \u2013 If a route is removed from a net for any reason, the routing for the non-conflicting nets is kept unlocked. The router can re-route these nets. LOCK \u2013 If routing is removed from a net for any reason, the routing for the non- conflicting nets is kept as locked, and the router will not change them. DISCARD - Discards any routing from the block,even if there are no conflicts. The possible values are {ERROR | KEEP | LOCK | DISCAR D}. PA4_GB_COUNT integer The number of available global nets is reported. Minimum for all dies is \u201c0\u201d. Default and Maximum values are die-dependent: 005/010 die: Default =Max = 8 025/050/060/090/150 die: Default=Max=16 RT4G075/RT4G150: Default=24, Max=48.Note: For RTG4, default is 48. PA4_GB_MAX_RCLKINT_INSERTION integer Specifies the maximum number of global nets that could be demoted to row-globals. Default is 16, Minis 0 and Max is 50. PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT integer Specifies the Minimum fanout of global nets that could be demoted to row-globals. Default is 300.Min is 25 and Max is 5000. LANGUAGE_SYSTEM_VLOG boolean Set to true if the Verilog files contain System Verilog constructs. The possible values are boolean {true | false}. LANGUAGE_VERILOG_2001 boolean Set to true if Verilog files contain Verilog 2001 constructs. The possible values are boolean {true | false}. CDC_MIN_NUM_SYNC_REGS integer Minimum number of synchronizer registers. Range: 2 - 9. Default: 2 CDC_REPORT boolean The generated CDC report will not contain any synchronizer circuits formed with macros instantiated from the catalog. The generated report, with the name &lt;root_name&gt;_cdc.csv, will be visible in the respective Synthesis node of the report view. The report contains all CDC inferred from the RTL design and explains the reason(s) why a synchronizer is considered unsafe.The possible values are boolean {true | false}. Return Type Description Integer Both for \"configure_tool -name {SYNTHESIZE}\" and \"run_tool -name {SYNTHESIZE}\" returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B2251F4-890A-4A09-AC29-32A0B17E88BA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'params' has illegal value. None Required parameter 'params' is missing. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_tool -name \"tool name\" [-params \"params\"]+'. None RETIMING is set to an illegal value value. Legal value are true, false, 0 or 1. None RETIMING has no value. Legal values are true, false, 0 or 1. None RAM_OPTIMIZED_FOR_POWER is set to an illegal value value. Legal value are true, false, 0 or 1. None RAM_OPTIMIZED_FOR_POWER has no value. Legal values are true, false, 0 or 1. None PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT is set to an illegal value value. Legal value must be between 25 and 5000. None PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT has no value. Legal value must be between 25 and 5000. None PA4_GB_MAX_RCLKINT_INSERTION has no value. Legal value must be between 0 and 50. None CLOCK_GLOBAL is set to an illegal value value. Legal value must be between 2 and 200000. None CLOCK_GLOBAL has no value. Legal value must be between 2 and 200000. None CLOCK_DATA is set to an illegal value value. Legal value must be between 1000 and 200000. None CLOCK_DATA has no value. Legal value must be between 1000 and 200000. None CLOCK_ASYNC is set to an illegal value value. Legal value must be between 12 and 200000. None CLOCK_ASYNC has no value. Legal value must be between 12 and 200000. None BLOCK_ROUTING_CONFLICTS is set to an illegal value value. Legal values for BLOCK_ROUTING_CONFLICTS are ERROR, LOCK, KEEP and DISCARD. None BLOCK_ROUTING_CONFLICTS has no value. Legal values for BLOCK_ROUTING_CONFLICTS are ERROR, LOCK, KEEP and DISCARD. None BLOCK_PLACEMENT_CONFLICTS is set to an illegal value value. Legal values for BLOCK_PLACEMENT_CONFLICTS are ERROR, LOCK, KEEP and DISCARD. None BLOCK_PLACEMENT_CONFLICTS has no value. Legal values for BLOCK_PLACEMENT_CONFLICTS are ERROR, LOCK, KEEP and DISCARD. None BLOCK_MODE is set to an illegal value value. Legal value are true, false, 0 or 1."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B2251F4-890A-4A09-AC29-32A0B17E88BA/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B2251F4-890A-4A09-AC29-32A0B17E88BA/#example","title":"Example","text":"<p>Configure \"SYNTHESIZE\" tool and run.</p> <pre><code>configure_tool -name {SYNTHESIZE} \\ -params {BLOCK_MODE:false} \\ \n               -params {BLOCK_PLACEMENT_CONFLICTS:ERROR} \\\n               -params {BLOCK_ROUTING_CONFLICTS:ERROR} \\\n               -params {CLOCK_ASYNC:12} -params {CLOCK_DATA:5010} \\\n               -params {CLOCK_GLOBAL:2} \\\n               -params {PA4_GB_MAX_RCLKINT_INSERTION:16} \\\n               -params {PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT:299} \\\n               -params {RAM_OPTIMIZED_FOR_POWER:false} \\\n               -params {RETIMING:false} \\\n               -params {SYNPLIFY_TCL_FILE:./test.tcl} \\\n               -params {SYNPLIFY_OPTIONS:set_option \\\n               -run_prop_extract 1;\n               set_option -maxfan 10000;\n               set_option -clock_globalthreshold 2;\n               set_option -async_globalthreshold 12;\n               set_option -globalthreshold 5000;\n               set_option -low_power_ram_decomp 0;} \n</code></pre> <pre><code>run_tool -name {SYNTHESIZE}\n</code></pre> <p>To configure Synthesis tool for adding the IDC file:</p> <pre><code>configure_tool -name {SYNTHESIZE} -params {ACTIVE_IMPLEMENTATION:synthesis}\n-params {CREATE_IMPLEMENTATION_IDENTIFY:Synthesis_Jan27_N} -params\n{SYNPLIFY_OPTIONS:} -params {SYNPLIFY_TCL_FILE:D:/Syn_27.tcl}\n</code></pre> <p>Where <code>Syn_27.tcl</code> script contains the following given command for adding IDC file:</p> <pre><code>set_option -ident_constraint  D:/MK.idc\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/","title":"get_pins","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/#description","title":"Description","text":"<p>Returns an object representing the pin(s) that match those specified in the pattern argument. Wildcards can be used to select multiple pins at once. If no objects match the criteria, the empty string is returned.</p> <pre><code>get_pins pattern\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/#arguments","title":"Arguments","text":"Parameter Type Description <code>pattern</code> string Specifies the pattern to match the pins to return. For example, <code>get_pins clock_gen*</code> returns all pins starting with the characters <code>clock_gen</code>, where <code>*</code> is a wildcard that represents any character string. This is mandatory. Return Type Description <code>object</code> Returns an object representing the pin(s) that match those specified in the pattern argument."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter _AtclParam0_ is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/#example","title":"Example","text":"<p>The following example creates a clock on pin <code>clock_gen/reg2:Q</code> with a period of 10 ns.</p> <pre><code>create_clock -period 10 [get_pins clock_gen/reg2:Q]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>get_pins</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3B6ACBF4-05AA-46FC-A49A-7D5D72CDF7A3/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>create_generated_clock</li> <li>set_false_path</li> <li>set_min_delay</li> <li>set_max_delay</li> <li>set_multicycle_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3CA536D7-12DF-44C9-B52B-82F6956E6673/","title":"debug_ddr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3CA536D7-12DF-44C9-B52B-82F6956E6673/#description","title":"Description","text":"<p>This Tcl command retrieves/gets the training data from the Training IP and displays the status of different stages of training along with the eye width chart.</p> <pre><code>debug_ddr [-ddr_type type_of_ddr] \\\n          [-data_width width] \\\n          [-slot memory_slot] \\\n          [-inst_path ddr_instance_path_from_top] \\\n          [-frequency frequency]\n\ndebug_ddr [-deviceName \"device name\"] \\\n          -ddr_type \"DDR Type\" \\\n          -data_width \"integer value\" \\\n          -slot \"DDR Slot\" -inst_path \\\n          \"Instace Path from Top\" \\\n          -frequency \"decimal value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3CA536D7-12DF-44C9-B52B-82F6956E6673/#arguments","title":"Arguments","text":"Parameter Type Description ddr_type string\u200b Specifies DDR type. Supported DDR types are: DDR4/DDR3/LPDDR4. data_width integer Specify data width. Supported data widths are 16, 32, and 64. slot string\u200b Slot that is used for the memory (for example, NORTH_NE/NORTH_NW). inst_path string The instance path is from top module. frequency double Specifies frequency in MHz. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3CA536D7-12DF-44C9-B52B-82F6956E6673/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'ddr_type' is missing. None Required parameter 'data_width' is missing. None data_width: Invalid argument value: 'data' (expecting integer value). None frequency: Invalid argument value: expecting decimal value. None DDR Debug: Valid values for \"-ddr_type\" parameter are DDR3, DDR4, LPDDR3. Provided value is a Error: . None DDR Debug: Valid values for \"-ddr_width\" parameter for DDR3 are 16, 32 and 64. None Parameter 'param_name' is not defined. Valid command formatting is'debug_ddr [-deviceName \"device name\"] -ddr_type \"DDR Type\" -data_width \"integer value\" -slot \"DDR Slot\" -inst_path \"Instace Path from Top\" -frequency \"decimal value\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3CA536D7-12DF-44C9-B52B-82F6956E6673/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3CA536D7-12DF-44C9-B52B-82F6956E6673/#example","title":"Example","text":"<p>This example gets the training data from the Training IP and displays the status of different stages of training along with the eye width chart:</p> <pre><code>debug_ddr -ddr_type {DDR4} -data_width 32 -slot {NORTH_NE} \\\n          -inst_path {PF_DDR4_C0_0} -frequency 800.00\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3CA536D7-12DF-44C9-B52B-82F6956E6673/#see-also","title":"See Also","text":"<ul> <li> <p>ddr_read</p> </li> <li> <p>ddr_write</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3D689BB0-A88F-4362-81B0-E0D58B4A7381/","title":"rename_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3D689BB0-A88F-4362-81B0-E0D58B4A7381/#description","title":"Description","text":"<p>Renames an existing timing scenario to a new name. The new name you provide must be unique and cannot be  used by another timing scenario.</p> <p>Note: It is recommended to use the organize_tool_files command instead of this command.</p> <pre><code>rename_scenario old_name new_name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3D689BB0-A88F-4362-81B0-E0D58B4A7381/#arguments","title":"Arguments","text":"Parameter Type Description <code>old_name</code> string Specifies the name of the existing timing scenario to be renamed. <code>new_name</code> string Specifies the new name for the new scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3D689BB0-A88F-4362-81B0-E0D58B4A7381/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3D689BB0-A88F-4362-81B0-E0D58B4A7381/#example","title":"Example","text":"<p>The following command renames the <code>my_old_scenario</code>scenario name into a <code>my_new_scenario</code> new name.</p> <pre><code>rename_scenario my_old_scenario my_new_scenario\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3D689BB0-A88F-4362-81B0-E0D58B4A7381/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>rename_scenario</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3D689BB0-A88F-4362-81B0-E0D58B4A7381/#see-also","title":"See Also","text":"<ul> <li>create_scenario</li> <li>clone_scenario</li> <li>remove_scenario</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E04A6C7-7009-4BD4-B4A9-86370F4DE265/","title":"open_sb_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E04A6C7-7009-4BD4-B4A9-86370F4DE265/#description","title":"Description","text":"<p>This Tcl command opens a System Builder component. You must open a System Builder component before you can configure any of its pages using the <code>sb_*</code> commands.</p> <p>Note: To create a System Builder design, the <code>create_and_configure_core</code> command must be used, but with empty params. This creates an ungenerated System Builder component with default configuration. Then before configuring any of the System Builder pages, the System Builder component needs to be opened using the <code>open_sb_component</code> command.</p> <pre><code>open_sb_component \\\n-component_name {component_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E04A6C7-7009-4BD4-B4A9-86370F4DE265/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E04A6C7-7009-4BD4-B4A9-86370F4DE265/#example","title":"Example","text":"<pre><code>open_sb_component -component_name\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E67CEFA-2A0C-412D-B334-BF293BF0A43F/","title":"sb_configure_envm","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E67CEFA-2A0C-412D-B334-BF293BF0A43F/#description","title":"Description","text":"<p>This Tcl command is used to specify a <code>.cfg</code> file with all clients information in the ENVM tab of the Memories page in the System Builder component.</p> <pre><code>sb_configure_envm \\\n-component_name {component_name} \\\n-cfg_file {file_path}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E67CEFA-2A0C-412D-B334-BF293BF0A43F/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -cfg_file &lt;file_path&gt; string Mandatory. Path of the configuration file (.cfg) used to configure the ENVM."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3E67CEFA-2A0C-412D-B334-BF293BF0A43F/#example","title":"Example","text":"<pre><code>sb_configure_envm -component_name {sb} -cfg_file{./ENVM.cfg} \n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/","title":"sd_remove_comp_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/#description","title":"Description","text":"<p>This Tcl command removes the synthesis attribute from the specified SmartDesign module.</p> <pre><code>sd_remove_comp_synth_attr -sd_name {SmartDesign component name} \\\n                          [-attr_name {synthesis attribute name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign module from which the synthesis attribute is removed. This is a mandatory argument. attr_name string Synthesis attribute to be deleted. If the argument is not specified, all the attributes are deleted."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/#error-codes","title":"Error Codes","text":"Error Code Description None Failed to remove the synthesis attribute 'syn_no_compile_point' from the component 'top'. This attribute does not exist. None Parameter 'attr_name' has illegal value. None The component 'sd_name' does not exist. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_remove_comp_synth_attr -sd_name \"sd_name\" [-attr_name \"attr_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/#example","title":"Example","text":"<p>This example removes the \"syn_no_compile_point\" attribute of the \"top\" component.</p> <pre><code>sd_remove_comp_synth_attr -sd_name {top} \\\n                          -attr_name {syn_no_compile_point}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A/#see-also","title":"See Also","text":"<ul> <li>sd_set_comp_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3F70E024-D645-45C6-9B95-6400CF20D7AC/","title":"fhb_control","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3F70E024-D645-45C6-9B95-6400CF20D7AC/#description","title":"Description","text":"<p>This Tcl command provides FPGA Hardware Breakpoint (FHB) capability for SmartDebug.</p> <pre><code>fhb_control [-deviceName \"device name\"] -halt \\\n            -clock_domain {clock domain name(s)/all}\n\nfhb_control [-deviceName \"device name\"] -run \\\n            -clock_domain {clock domain name(s)/all}\n\nfhb_control [-deviceName \"device name\"] -step {number of steps} \\\n            -clock_domain {clock domain name(s)/all}\n\nfhb_control [-deviceName \"device name\"] -reset \\\n            -clock_domain {clock domain name(s)/all}\n\nfhb_control [-deviceName \"device name\"] -arm_trigger \\\n\u2013trigger_signal {probe point signal to trigger the HALT operation} \\\n\u2013trigger_edge_select {rising} -clock_domain {clock domain name(s)/all}\n\nfhb_control [-deviceName \"device name\"] \\\n            [-capture_waveform \"integer value\"] \\\n            [-vcd_file \"Waveform File\"] \n\nfhb_control [-deviceName \"device name\"] \\\n            [-clock_domain_status] \\\n            -clock_domain {clock domain name(s)/all}\n\nfhb_control [-deviceName \"device name\"] \\\n            [-capture_waveform \"integer value\"] \\\n            [-vcd_file \"Waveform File\"] \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3F70E024-D645-45C6-9B95-6400CF20D7AC/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. clock_domain string Specifies clock domain names to halt|run|step|reset|disarm|. Can be single or multiple clock domains, halted in order specified by user. halt none Specifies to halt the clock. run none Specifies to run the clock. step integer Specifies to step the clock \"number of steps\" times. Minimum value is 1. reset none Specifies to reset FHB configuration for the specified clock domain. arm none Specifies to arm FHB configuration for the specified clock domain. trigger_signal string probe point signal to trigger the HALT operation} Set the trigger signal to arm the FHBs. trigger_edge_select string Specifies the trigger signal edge to arm the FHBs. FHBs will be armed on rising edge of trigger signal. delay integer Sepcifies the value between 0 to 255 of delay cycles before halt. clock_domain_status none Specifies to read and display status of specified clock domain(s). Can be single or multiple clock domains. disarm none Specifies to disarm FHB configuration for the specified clock domain. capture_waveform integer Specifies to capture waveform of all the added signals to active probes in the specified clock domain for \"number of steps\". vcd_file string Target file to save the data and see the waveform. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3F70E024-D645-45C6-9B95-6400CF20D7AC/#error-codes","title":"Error Codes","text":"Error Code Description None Fhb control: One of the following parameters should be set:-halt, -run, -step, -arm, -disarm, -clock_domain_status, -reset and -capture_waveform None Fhb control: Clock Domain all not found in the design. None step: Invalid argument value: 'step_value' (expecting integer value). None Fhb control: Minimum value of -step should be 1. None Fhb control: -trigger_edge_select parameter value can only be rising. None capture_waveform: Invalid argument value: 'capture_waveform value' (expecting integer value). None Fhb control: Minimum value of -capture_waveform should be 1."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3F70E024-D645-45C6-9B95-6400CF20D7AC/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3F70E024-D645-45C6-9B95-6400CF20D7AC/#example","title":"Example","text":"<pre><code>fhb_control -halt -clock_domain {\u201cFCCC_0/GL0_INST \u201c \u201cFCCC_0/GL1_INST\u201d }\nfhb_control -run -clock_domain {\u201cFCCC_0/GL0_INST \u201c \u201cFCCC_0/GL1_INST\u201d }\nfhb_control -step -clock_domain {\u201cFCCC_0/GL0_INST \u201c \u201cFCCC_0/GL1_INST\u201d }\nfhb_control -reset -clock_domain {\u201cFCCC_0/GL0_INST \u201c \u201cFCCC_0/GL1_INST\u201d }\nfhb_control -arm_trigger -trigger_signal {q_0_c[14]:count_1_q[14]:Q} \\\n            -trigger_edge_select {rising} -delay 0 \\\n            -clock_domain {\"FCCC_0/GL0_INST\"}\nfhb_control -disarm_trigger -trigger_signal {q_0_c[14]:count_1_q[14]:Q} \\\n            -trigger_edge_select {rising} -delay 0 \\\n            -clock_domain {\"FCCC_0/GL0_INST\"}\nfhb_control -capture_waveform {10} \\\n            -vcd_file {D:/wvf_location/waveform.vcd}\nfhb_control -clock_domain_status \\\n-clock_domain { \"FCCC_0/GL0_INST\" \"FCCC_0/GL1_INST\" \"FCCC_0/GL2_INST\" }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-3F70E024-D645-45C6-9B95-6400CF20D7AC/#see-also","title":"See Also","text":"<ul> <li> <p>event_counter</p> </li> <li> <p>run_frequency_monitor</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-402D351D-BAAE-45F4-A96A-11F443FE5479/","title":"smartpower_remove_domain","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-402D351D-BAAE-45F4-A96A-11F443FE5479/#description","title":"Description","text":"<p>This Tcl command removes an existing clock or set domain.</p> <pre><code>smartpower_remove_domain -domain_name {domain name} -domain_type \"set | clock\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-402D351D-BAAE-45F4-A96A-11F443FE5479/#arguments","title":"Arguments","text":"Parameter    Type    Description    domain\\_type    string    Specifies the type of domain to remove. The acceptable values for this argument are: -   clock - The domain is a clock domain. -   set - The domain is a set domain.    domain\\_name    string    Specifies the name of the domain to remove.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-402D351D-BAAE-45F4-A96A-11F443FE5479/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'domain_name' is missing. None Parameter 'domain_name' has illegal value. None domain_type: Invalid argument value: 'value' (expecting set or clock). None Could not delete domain 'domain name'. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_domain -domain_name \"domain name\" -domain_type \"set | clock\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-402D351D-BAAE-45F4-A96A-11F443FE5479/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-402D351D-BAAE-45F4-A96A-11F443FE5479/#example","title":"Example","text":"<p>This example removes the clock domain names \"myclk\":</p> <pre><code>smartpower_remove_domain -domain_type {clock} -domain_name {myclk}\n</code></pre> <p>This example removes the set domain names \"myset\":</p> <pre><code>smartpower_remove_domain -domain_type {set} -domain_name {myset}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-402D351D-BAAE-45F4-A96A-11F443FE5479/#see-also","title":"See Also","text":"<ul> <li>smartpower_create_domain</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF/","title":"SPM_OTP","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF/#description","title":"Description","text":"<p><code>SPM_OTP</code> is a command tool used in <code>configure_tool</code> to pass the SPM configuration parameters.</p> <p>Important: At least one \"parameter:value\" must be specified. You can repeat &lt;params&gt; argument for multiple parameters.</p> <pre><code>configure_tool -name {SPM_OTP} -params {parameter:value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF/#arguments","title":"Arguments","text":"Parameter Type Description permanently_disable_debugging boolean Specifies that the SmartDebug access control, and reading temperature, and voltage sensor settings is either permanently enabled or disabled. A value of true or 1 will permanently disable debugging. The default value is false. permanently_disable_dpk boolean Specifies that the Debug Pass Key is either permanently enabled or disabled. A value of true or 1 will permanently disable FlashLock DPK unlocking. The default value is false. permanently_disable_factory_access boolean Specifies that the access policy for Microchip factory test mode is either permanently enabled or disabled. A value of true or 1 will permanently disable Microchip factory test mode. The default value is false. permanently_disable_prog_interfaces boolean Specifies that the Programming interfaces such as Auto Programming, JTAG, SPI Target are either permanently enabled or disabled. A value of true or 1 will permanently disable all of the programming interfaces. The default value is false. permanently_disable_upk1 boolean Specifies that the User Key UPK1 is either permanently enabled or disabled. A value of true or 1 will permanently disable FlashLock UPK1 unlocking. The default value is false. permanently_disable_upk2 boolean Specifies that the User Key UPK2 is either permanently enabled or disabled. A value of true or 1 will permanently disable FlashLock UPK2 unlocking. The default value is false. permanently_write_protect_fabric boolean Specifies that the write protection for fabric is either permanently enabled or disabled. A value of the true or 1 will make the fabric one-time programmable. The default value is false. one_way_passcode boolean Specifies 1 to enable or 0 (default) to disable One-Way Passcode (OWP).Specifies true to enable or false (default) to disable One-Way Passcode (OWP). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing. None Permanent locks cannot be configured for bit stream encryption with default key. None The Configure Permanent Locks for Production tool is not available for PolarFire SoC."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF/#supported-families","title":"Supported Families","text":"PolarFire\u00ae"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF/#example","title":"Example","text":"<p>The following example specifies that <code>SPM_OTP</code> tool is configured to permanently disable user keys UPK1 and UPK2:</p> <pre><code>configure_tool -name {SPM_OTP} \\\n               -params {permanently_disable_debugging:false} \\\n               -params {permanently_disable_dpk:false} \\\n               -params {permanently_disable_factory_access:false} \\\n               -params {permanently_disable_prog_interfaces:false} \\\n               -params {permanently_disable_upk1:true} \\\n               -params {permanently_disable_upk2:true} \\\n               -params {permanently_write_protect_fabric:false}\n</code></pre> <p>The following example specifies that <code>SPM_OTP</code> tool is configured to permanently disable programming interfaces:</p> <pre><code>configure_tool -name {SPM_OTP} \\\n               -params {permanently_disable_debugging:false} \\\n           -params {permanently_disable_dpk:false} \\\n               -params {permanently_disable_factory_access:false} \\\n               -params {permanently_disable_prog_interfaces:true} \\\n               -params {permanently_disable_upk1:false} \\\n               -params {permanently_disable_upk2:false} \\\n               -params {permanently_write_protect_fabric:false}\n</code></pre> <p>The following example specifies that <code>SPM_OTP</code> tool is configured to enable <code>one_way_passcode</code>:</p> <pre><code>configure_tool -name {SPM_OTP} \\\n -params {one_way_passcode:true} \\\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF/#see-also","title":"See Also","text":"<ul> <li>SPM</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40A7EC2B-26A6-4EE6-B080-3F9BED9021DC/","title":"smartpower_edit_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40A7EC2B-26A6-4EE6-B080-3F9BED9021DC/#description","title":"Description","text":"<p>This Tcl command edits a custom scenario: scenario name, previously defined mode(s) and duration(s).</p> <pre><code>smartpower_edit_scenario -name {custom scenario name} \\\n                         [-description {description of scenario}] \\\n                         -mode {mode_name:duration} \\\n                         -new_name {New Scenario name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40A7EC2B-26A6-4EE6-B080-3F9BED9021DC/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the scenario. description string Specifies the description of the scenario. mode string Specifies the mode(s) and duration(s) for the specified scenario. Possible values are {&lt;operating mode&gt;:&lt;duration&gt;} new_name string Specifies the new name for the scenario. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40A7EC2B-26A6-4EE6-B080-3F9BED9021DC/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'new_name' has illegal value. None Parameter 'name' has illegal value. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_edit_scenario -name \"scenario name\" [-description \"description\"] [-mode \"\":\"\"]* [-new_name \"new mode name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40A7EC2B-26A6-4EE6-B080-3F9BED9021DC/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40A7EC2B-26A6-4EE6-B080-3F9BED9021DC/#example","title":"Example","text":"<p>This example edits the name of \"MyScenario\" to \"NewScenario\":</p> <pre><code>smartpower_edit_scenario -name {MyScenario} -new_name {NewScenario} -mode \"Active:100.00\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40A7EC2B-26A6-4EE6-B080-3F9BED9021DC/#see-also","title":"See Also","text":"<ul> <li>smartpower_add_new_scenario</li> <li>smartpower_remove_scenario</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C299AC-5446-476F-A9D9-7A5162B9541A/","title":"check_ndc_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C299AC-5446-476F-A9D9-7A5162B9541A/#description","title":"Description","text":"<p>This Tcl command checks NDC (Compile Netlist Constraint) constraints files associated with the Synthesis tool. NDC constraints are used to optimize the post-synthesis netlist with the Libero SoC Compile engine and have the *.ndc file extension.</p> <pre><code>check_ndc_constraints -tool {synthesis}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C299AC-5446-476F-A9D9-7A5162B9541A/#arguments","title":"Arguments","text":"Parameter Type Description tool string The valid value is synthesis."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C299AC-5446-476F-A9D9-7A5162B9541A/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'check_ndc_constraints -tool \"synthesis | designer | physynth | timing | compilenetlist | pnr\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C299AC-5446-476F-A9D9-7A5162B9541A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C299AC-5446-476F-A9D9-7A5162B9541A/#example","title":"Example","text":"<p>The following Tcl command checks NDC constraints files associated with the Synthesis tool.</p> <pre><code>check_ndc_constraints -tool {synthesis}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C299AC-5446-476F-A9D9-7A5162B9541A/#see-also","title":"See Also","text":"<ul> <li>check_fdc_constraints</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C33E92-246B-436B-A929-7C92058593EF/","title":"sd_create_scalar_port","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C33E92-246B-436B-A929-7C92058593EF/#description","title":"Description","text":"<p>This Tcl command creates a scalar port in a SmartDesign component.</p> <pre><code>sd_create_scalar_port -sd_name {smartdesign component name} \\\n                      -port_name {port name} \\\n                      -port_direction {IN|OUT|INOUT} \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C33E92-246B-436B-A929-7C92058593EF/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. port_name string Specifies the name of the port added to the SmartDesign component. It is mandatory. port_direction string Specifies the direction of the port added to the SmartDesign component. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C33E92-246B-436B-A929-7C92058593EF/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid argument value: '' (expecting IN, OUT or INOUT). None Parameter 'port_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_create_scalar_port -sd_name \"sd_name\" -port_name \"port_name\" -port_direction \"IN | OUT | INOUT\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C33E92-246B-436B-A929-7C92058593EF/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C33E92-246B-436B-A929-7C92058593EF/#example","title":"Example","text":"<p>The following tcl command creates \"P1\" scalar input port in the \"main\" design:</p> <pre><code>sd_create_scalar_port -sd_name {main} \\\n                      -port_name {P1} \\\n                      -port_direction {IN}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40C33E92-246B-436B-A929-7C92058593EF/#see-also","title":"See Also","text":"<ul> <li>sd_create_scalar_net</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40D295B5-9535-4278-8A45-369EA6963474/","title":"mss_write_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40D295B5-9535-4278-8A45-369EA6963474/#description","title":"Description","text":"<p>This tcl command writes value to the selected registers.</p> <p>If there is a conflict in the values where full register write values and also field values of the same register, then a full register write is executed and field write will be ignored.</p> <pre><code>mss_write_register [-deviceName \"device name\"] \\[-reg_name \"Register Name\"]* \\[-value \"Register write value\"]* \\[-axiQos \"integer value\"] \\[-axiProt \"integer value\"] \\[-axiCache \"integer value\"] \\[-axiLock \"integer value\"] \\[-silent \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40D295B5-9535-4278-8A45-369EA6963474/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. reg_name string Name of the register according to the hierarchy seen in the UI separated by colon. It can also contain register field separated by colon. value hexadecimal Hexadecimal value - ranges from 1-bit to 64-bits. axiQos integer This is an optional parameter that specifies the value of the attribute QoS on Axi interface. axiCache integer This is an optional parameter that specifies the value of the attribute Cache on Axi interface. axiProt integer This is an optional parameter that specifies the value of the attribute Protocol on Axi interface. axiLock integer This is an optional parameter that specifies the value of the attribute Lock on Axi interface. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40D295B5-9535-4278-8A45-369EA6963474/#error-codes","title":"Error Codes","text":"Error Code Description None Can not write into a read-only register or a field. None Invalid register name specified. None Parameter 'reg_name' has illegal value. None register is not found in the valid list provided in pfsoc_regmap.htm file. None Invalid register value specified. None Parameter 'value' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'mss_write_register [-deviceName \"device name\"] \\[-reg_name \"Register Name\"]* \\[-value \"Register write value\"]* \\[-axiQos \"integer value\"] \\[-axiProt \"integer value\"] \\[-axiCache \"integer value\"] \\[-axiLock \"integer value\"] \\[-silent \"TRUE | FALSE\"]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40D295B5-9535-4278-8A45-369EA6963474/#supported-families","title":"Supported Families","text":"PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40D295B5-9535-4278-8A45-369EA6963474/#example","title":"Example","text":"<p>This example writes the values into the registers.</p> <pre><code>mss_write_register \\\n    -reg_name {MMUART0_LO:RBR} -value {0x123} \\\n    -reg_name {MMUART0_LO:IER} -value {0xFFFFFFFF} \\\n    -reg_name {MMUART0_LO:IIR:IIR} -value {0x3}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-40D295B5-9535-4278-8A45-369EA6963474/#see-also","title":"See Also","text":"<ul> <li> <p>mss_read_register</p> </li> <li> <p>mss_export_register</p> </li> <li> <p>mss_add_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-41BADD8D-9B6D-445B-9288-9F379C57A911/","title":"xcvr_add_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-41BADD8D-9B6D-445B-9288-9F379C57A911/#description","title":"Description","text":"<p>This Tcl command adds transceiver registers details to the SmartDebug register access interface.</p> <pre><code>xcvr_add_register [-deviceName {device name} \\\n                  [-reg_name {Add Register Names}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-41BADD8D-9B6D-445B-9288-9F379C57A911/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required, if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. reg_name string Name of the register. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-41BADD8D-9B6D-445B-9288-9F379C57A911/#error-codes","title":"Error Codes","text":"Error Code Description None reg_name register is not added to Register access list. None Parameter 'reg_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'xcvr_add_register [-deviceName \"device name\"] [-reg_name \"Add Register Names\"]'. None Register Access: Must specify '-reg_name"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-41BADD8D-9B6D-445B-9288-9F379C57A911/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-41BADD8D-9B6D-445B-9288-9F379C57A911/#example","title":"Example","text":"<p>This example adds all the registers under the {SERDES1} component.</p> <pre><code>xcvr_add_register -reg_name {SERDES1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-41BADD8D-9B6D-445B-9288-9F379C57A911/#see-also","title":"See Also","text":"<ul> <li> <p>xcvr_export_register</p> </li> <li> <p>xcvr_read_register</p> </li> <li> <p>xcvr_write_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-42E4218F-7017-4022-8580-14D95BEC0E78/","title":"list_generated_clocks","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-42E4218F-7017-4022-8580-14D95BEC0E78/#description","title":"Description","text":"<p>Returns details about all of the generated clock constraints in the current timing constraint scenario.</p> <pre><code>list_generated_clocks\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-42E4218F-7017-4022-8580-14D95BEC0E78/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Returns details about all of the generated clock constraints in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-42E4218F-7017-4022-8580-14D95BEC0E78/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-42E4218F-7017-4022-8580-14D95BEC0E78/#example","title":"Example","text":"<p>The following example displays the details about all of the generated clock constraints in the current timing constraint scenario.</p> <pre><code>puts [list_generated_clocks]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-42E4218F-7017-4022-8580-14D95BEC0E78/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_generated_clocks</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-42E4218F-7017-4022-8580-14D95BEC0E78/#see-also","title":"See Also","text":"<ul> <li>create_generated_clock</li> <li>remove_generated_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4320979B-E17A-424D-ABEB-FC0D4BBACB08/","title":"FlashPro Express Tcl Commands","text":"<ul> <li> <p>close_project </p> </li> <li> <p>configure_flashpro3_prg </p> </li> <li> <p>configure_flashpro4_prg </p> </li> <li> <p>configure_flashpro5_prg </p> </li> <li> <p>configure_flashpro6_prg </p> </li> <li> <p>create_job_project </p> </li> <li> <p>auto_construct_job_project </p> </li> <li> <p>get_connected_programmers </p> </li> <li> <p>enable_prg </p> </li> <li> <p>enable_prg_type </p> </li> <li> <p>export_script </p> </li> <li> <p>open_project </p> </li> <li> <p>ping_prg </p> </li> <li> <p>refresh_prg_list </p> </li> <li> <p>remove_prg </p> </li> <li> <p>run_selected_actions </p> </li> <li> <p>save_log </p> </li> <li> <p>save_project </p> </li> <li> <p>scan_chain_prg </p> </li> <li> <p>self_test_prg </p> </li> <li> <p>set_fpexpress_mode </p> </li> <li> <p>set_hsm_params </p> </li> <li> <p>set_prg_name </p> </li> <li> <p>set_programming_action </p> </li> <li> <p>set_programming_file </p> </li> <li> <p>set_programming_interface </p> </li> <li> <p>set_spi_flash_action </p> </li> <li> <p>set_spi_flash_file </p> </li> <li> <p>update_fp6_programmers </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43495CB9-F29E-46EC-8FAC-6570D1E478F2/","title":"smartpower_export_mpe_report","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43495CB9-F29E-46EC-8FAC-6570D1E478F2/#description","title":"Description","text":"<p>This Tcl command exports the Microchip Power Estimation(MPE) report in XML format. The generated <code>.xml</code> report contains the following information:</p> <ul> <li>Device Settings</li> <li>Thermal Settings</li> <li>Voltage Source</li> <li>Clocks</li> <li>Logic Breakdown</li> <li>LSRAM Breakdown with Advanced Settings</li> <li>uSRAM Breakdown with Advanced Settings</li> <li>Math Breakdown with Advanced Settings</li> <li>PLL and DLL</li> <li>I/Os</li> <li>Crypto</li> <li>Transceivers</li> </ul> <p>In addition, the following information is available for PolarFire SoC devices:</p> <ul> <li>MSS RISC-V (Quad U54)</li> <li>AXI MSS/Fabric Interfaces</li> <li>MDDR</li> <li>MSS I/O Interfaces</li> <li>User Crypto</li> </ul> <p>Note: This command supported only for G5 families.</p> <pre><code>smartpower_export_mpe_report -filename {file_name.xml}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43495CB9-F29E-46EC-8FAC-6570D1E478F2/#arguments","title":"Arguments","text":"Parameter Type Description <code>file_name</code> string Name of the XML file to be exported. This argument is mandatory. Return Type Description <code>None</code> None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43495CB9-F29E-46EC-8FAC-6570D1E478F2/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'filename' has illegal value. None Required parameter 'filename' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_export_mpe_report -filename \"filename\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43495CB9-F29E-46EC-8FAC-6570D1E478F2/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43495CB9-F29E-46EC-8FAC-6570D1E478F2/#example","title":"Example","text":"<p>The following command exports the Microchip Power Estimation (MPE) report in mpe_report.xml file:</p> <pre><code>smartpower_export_mpe_report -filename {mpe_report.xml}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43D9D676-C8A2-4800-BA3B-0AEE3EA63BB2/","title":"smartbert_test","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43D9D676-C8A2-4800-BA3B-0AEE3EA63BB2/#description","title":"Description","text":"<p>This Tcl command is used for the following:</p> <ul> <li> <p>Start a Smart BERT test - Start a test with a specified PRBS patterns on a specified SmartBERT lane.</p> </li> <li> <p>Stop a Smart BERT test - Stop SmartBERT/PRBS test on a specified lane.</p> </li> <li> <p>Reset error count - Reset counter of a lane during selected pattern test.</p> </li> <li> <p>Inject error - Inject error into a SmartBERT IP lane.</p> </li> </ul> <pre><code>smartbert_test -start -pattern {pattern name} \\\n               -lane {Physical Location} \\\n               [-smartbert_ip {TRUE | FALSE}] \\\n               [-EQ-NearEndLoopback]\nsmartbert_test -reset_counter -lane {Physical Location}\nsmartbert_test -lane {Physical Location} [-inject_error {TRUE | FALSE}]\nsmartbert_test -stop -lane {Physical Location}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43D9D676-C8A2-4800-BA3B-0AEE3EA63BB2/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <code>set_debug_device</code> command. lane string Specify the physical location of the lane. start none Start the Smart BERT test. pattern string Specify the pattern type of the Smart BERT test. Valid values of pattern type are: PRBS7, PRBS9, PRBS15, PRBS23 and PRBS31. smartbert_ip boolean This parameter applicable to the lane configured through SmartBERT IP. EQ-NearEndLoopback none Enable EQ-Near End Loopback on specified lane. reset_counter none Reset lane error counter on hardware and cumulative error count on the UI. inject_error boolean Specifies to inject error into a SmartBERT IP. Valid values are: TRUE or FALSE. stop none Stop the smart BERT test. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43D9D676-C8A2-4800-BA3B-0AEE3EA63BB2/#error-codes","title":"Error Codes","text":"Error Code Description None SmartBert test: Must specify one of '-start', '-stop', '-reset_counter' or '-read_counter' arguments. None SmartBert test: Lane Name not found in the list of assigned physical lanes in Libero. Provide the correct lane name. None PRBS test: Invalid pattern type specified. None SmartBert test: Is not a G5 Device. None Parameter 'param_name' is not defined. Valid command formatting is'smartbert_test [-deviceName \"device name\"] [-smartbert_ip \"TRUE | FALSE\"] [-start \"TRUE | FALSE\"] [-stop \"TRUE | FALSE\"] [-reset_counter \"TRUE | FALSE\"] [-read_counter \"TRUE | FALSE\"] [-pattern \"Pattern type\"] [-lane \"Physical Lane Name\"] [-EQ-NearEndLoopback \"TRUE | FALSE\"] [-inject_error \"TRUE | FALSE\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43D9D676-C8A2-4800-BA3B-0AEE3EA63BB2/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43D9D676-C8A2-4800-BA3B-0AEE3EA63BB2/#example","title":"Example","text":"<p>The following example starts Smart BERT test with a \"prbs7\" PRBS patterns on a \"Q0_LANE0\" SmartBERT lane:</p> <pre><code># Transceiver lane without SmartBert IP without EQ-NearEndLoopback\nsmartbert_test -start -pattern {prbs7} -lane {Q0_LANE0}\n\n# Transceiver SmartBERT IP lane\nsmartbert_test -start -smartbert_ip \"TRUE\" \\\n               -pattern {prbs7} -lane {Q0_LANE0} \\\n               -EQ-NearEndLoopback \"TRUE\"\n</code></pre> <p>The following example resets counter of a \"Q0_LANE0\" lane during selected pattern test.</p> <pre><code>smartbert_test -reset_counter -lane {Q0_LANE0}\n</code></pre> <p>The following stops Smart BERT/PRBS test on a \"Q0_LANE0\" SmartBERT lane:</p> <pre><code>smartbert_test -stop -lane {Q0_LANE0}\n</code></pre> <p>The following example injects error into a \"Q0_LANE0\" SmartBERT IP lane:</p> <pre><code>smartbert_test -lane {Q0_LANE0} -inject_error {TRUE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-43D9D676-C8A2-4800-BA3B-0AEE3EA63BB2/#see-also","title":"See Also","text":"<ul> <li> <p>prbs_test</p> </li> <li> <p>loopback_mode</p> </li> <li> <p>loopback_test</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-449045DC-25C9-4062-B9DA-6233186C284A/","title":"sd_connect_pins","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-449045DC-25C9-4062-B9DA-6233186C284A/#description","title":"Description","text":"<p>This Tcl command connects a list of SmartDesign top level ports and/or instance pins together.</p> <pre><code>sd_connect_pins -sd_name {smartdesign component name} \\\n                -pin_names {port or pin or slice names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-449045DC-25C9-4062-B9DA-6233186C284A/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_names string Specifies the port names, pin names and/or slice names to be connected together. It is mandatory. This command will fail if the ports, pins or slices do not exist. This command will also fail if the ports, pins and/or slices are not of the same size/range. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-449045DC-25C9-4062-B9DA-6233186C284A/#error-codes","title":"Error Codes","text":"Error Code Description None Cannot connect top-level input port 'port_name' to top-level input port 'port_name' since they are both drivers. None Required parameter 'pin_names' is missing. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_connect_pins -sd_name \"sd_name\" -pin_names \"[pin_names]+\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-449045DC-25C9-4062-B9DA-6233186C284A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-449045DC-25C9-4062-B9DA-6233186C284A/#example","title":"Example","text":"<ul> <li> <p>The following example connects \"CLK\" port to \"CLK\" pins of \"MACC_PA_0:CLK\" and \"DFN1_0:CLK\" instances:</p> <pre><code>sd_connect_pins -sd_name {top} \\\n                -pin_names {CLK MACC_PA_0:CLK DFN1_0:CLK}\n</code></pre> </li> <li> <p>The following example connects \"MACC_PA_0:A\" pin to \"RAM1K20_0:A_DIN[17:0]\":</p> <pre><code>sd_connect_pins -sd_name {top} \\\n                -pin_names {MACC_PA_0:A RAM1K20_0:A_DIN[17:0]}\n</code></pre> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-449045DC-25C9-4062-B9DA-6233186C284A/#see-also","title":"See Also","text":"<ul> <li>sd_create_scalar_port</li> <li>sd_connect_pin_to_port</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-450BAFB8-3B6A-4CD5-AC5C-85E05067C93B/","title":"Filenames","text":"<p>In Tcl syntax, filenames should be enclosed in braces { } to avoid backslash substitution and white space separation. Backslashes are used to separate folder names in Windows-based filenames. The problem is that sequences of \u201c\\n\u201d or \u201c\\t\u201d are interpreted specially. Using the braces disables this special interpretation and specifies that the Tcl interpreter handle the enclosed string literally. Alternatively, double-backslash \u201c\\\\n\u201d and \u201c\\\\t\u201d would work as well as forward slash directory separators \u201c/n\u201d and \u201c/t\u201d. For example, to specify a file on your Windows PC at <code>c:\\newfiles\\thisfile.adb</code>, use one of the following:</p> <pre><code>{C:\\newfiles\\thisfile.adb}\nC:\\\\newfiles\\\\thisfile.adb\n\"C:\\\\newfiles\\\\thisfile.adb\"\nC:/newfiles/thisfile.adb\n\"C:/newfiles/thisfile.adb\"\n</code></pre> <p>If there is white space in the filename path, you must use either the braces or double-quotes. For example:</p> <pre><code>C:\\program data\\thisfile.adb\n</code></pre> <p>should be referenced in Tcl script as</p> <pre><code>{C:\\program data\\thisfile.adb} or \"C:\\\\program data\\\\thisfile.adb\"\n</code></pre> <p>If you are using variables, you cannot use braces { } because, by default, the braces turn off all special interpretation, including the dollar sign character. Instead, use either double-backslashes or forward slashes with double quotes. For example:</p> <pre><code>\"$design_name.adb\"\n</code></pre> <p>Important: To use a name with special characters such as square brackets [ ], you must put the entire name between curly braces { } or put a slash character \\ immediately before each square bracket.</p> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-452761A9-5DF9-48B5-A3EB-422648BD1B6F/","title":"hdl_core_add_bif","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-452761A9-5DF9-48B5-A3EB-422648BD1B6F/#description","title":"Description","text":"<p>This Tcl command adds a bus interface to an HDL core.</p> <p>The command will fail if the module name or Bus Interface Definition are not specified or are incorrect.</p> <pre><code>hdl_core_add_bif \\\n-hdl_core_name { hdl_core_name } \\\n-bif_definition { Name:Vendor:Library:Role } \\\n-bif_name { bus_interface_name } \\\n[-signal_map { signal_map }]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-452761A9-5DF9-48B5-A3EB-422648BD1B6F/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specify the HDL core name to which the bus interface needs to be added. This is a mandatory argument. bif_definition string Specify the Bus Interface Definition Name, Vendor, Library and Bus Role of the core in the format {N:V:L:R}. This is a mandatory argument. bif_name string Specify the bus interface port name being added to the HDL core. This is a mandatory argument. signal_map list of strings This argument is used to specify the signal map of the bus interface. This is an optional argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-452761A9-5DF9-48B5-A3EB-422648BD1B6F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None The bus interface 'BIF_name' has already been defined. None Parameter 'signal_map' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'hdl_core_add_bif -hdl_core_name \"hdl_core_name\" -bif_definition \"BIF definition\" -bif_name \"BIF name\" [-signal_map \"[signal map]+\"]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-452761A9-5DF9-48B5-A3EB-422648BD1B6F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-452761A9-5DF9-48B5-A3EB-422648BD1B6F/#example","title":"Example","text":"<p>The following command adds 'BIF_1' bus interface to 'test_hdl_core' HDL core with the spceified bus interface definition.</p> <pre><code>hdl_core_add_bif -hdl_core_name {test_hdl_core} \\\n-bif_definition {AHB:AMBA:AMBA2:master} -bif_name {BIF_1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-452761A9-5DF9-48B5-A3EB-422648BD1B6F/#see-also","title":"See Also","text":"<ul> <li> <p>hdl_core_remove_bif</p> </li> <li> <p>hdl_core_rename_bif</p> </li> </ul> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4579B423-8A5B-4FEF-AA7E-69603B421E46/","title":"export_mss_ddr_training_data","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4579B423-8A5B-4FEF-AA7E-69603B421E46/#description","title":"Description","text":"<p>This Tcl command exports the training data read from device to the specified file.</p> <pre><code>export_mss_ddr_training_data [-file \"file name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4579B423-8A5B-4FEF-AA7E-69603B421E46/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the file name with file path to export the MSS DDR I/O margin training results."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4579B423-8A5B-4FEF-AA7E-69603B421E46/#supported-families","title":"Supported Families","text":"PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4579B423-8A5B-4FEF-AA7E-69603B421E46/#example","title":"Example","text":"<p>This example exports the MSS DDR training data to <code>D:\\exportedData.txt</code>.</p> <pre><code>export_mss_ddr_training_data -file D:/exportedData.txt\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-45D9626D-170C-42C5-956D-E0EDEBAB356B/","title":"smartpower_import_vcd","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-45D9626D-170C-42C5-956D-E0EDEBAB356B/#description","title":"Description","text":"<p>This Tcl command imports into SmartPower a VCD file generated by a simulation tool. SmartPower extracts the frequency and probability information from the VCD.</p> <p>Note: SmartPower stops importing VCD in Static mode as now VCD basically contains signal transitions and Static mode means that the device is off. VCD file generation refer to the simulation related help in libero user guide.</p> <pre><code>import_vcd -file {VCD file} \\\n           [-opmode {mode name}] \\\n           [-with_vectorless {TRUE | FALSE}] \\\n           [-partial_parse {TRUE | FALSE}] \\\n           [-start_time {decimal value}] \\\n           [-end_time {decimalvalue}] \\\n           [-auto_detect_top_level_name {TRUE | FALSE}] \\\n           [-top_level_name {top level name}] \\\n           [-glitch_filtering {false | auto | true}] \\\n           [-glitch_threshold {integer value}] \\\n           [-stop_time {decimal value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-45D9626D-170C-42C5-956D-E0EDEBAB356B/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Absolute path to a VCD file. Value must be a file path. This parameter is mandatory.    opmode    string    Operating mode in which the VCD will be imported. Operating mode name \"Active\" by default. If the mode doesn't exist, it will be created. Value must be a string. This parameter is optional.    with\\_vectorless    boolean    Specify the method to set the frequency and probability information for signals not annotated by the VCD TRUE\\(default\\): use the vectorless analysis, FALSE: use average value computed from the VCD. Value must be a boolean. This parameter is optional.    partial\\_parse    boolean    Enable partial parsing of the VCD. Specify the Smart time and End time to partially parse the VCD file. Start time and End time need to be specified when TRUE. Value must be one of TRUE, 1, true, FALSE, 0 or false. By default is FALSE. This parameter is optional.    start\\_time    decimal    Specify the starting timestamp of the VCD extraction in ns. It must be lower than the specified end\\_time. It must be lower than the last timestamp in the VCD file. Value must be a positive decimal nanoseconds\\(ns\\). This parameter is optional.    end\\_time    decimal    Specify the end timestamp of the VCD extraction in ns. It must be higher than the specified start\\_time. Value must be a positive decimal nanoseconds\\(ns\\). This parameter is optional.    auto\\_detect\\_top\\_level\\_name    boolean    Enable the auto detection of the top level name in the VCD file. Top\\_level\\_name needs to be specified when FALSE. Value must be a boolean. By default is TRUE. This parameter is optional.    top\\_level\\_name    string    Specify the full hierarchical name of the instance of the design in the VCD file. Value must be a string. This parameter is optional.    glitch\\_filtering    string    Enable to filter pulses of short duration by specifying automatic glitch filtering or by specifying vlaue to the filtering threshold. This parameter is optional. Value must be on of the following: -   AUTO - Enable glitch filtering with predefined threshold based on the family. -   TRUE - Enable glitch filtering, glitch\\_threshold must be specified. -   FALSE - Disable glitch filtering.    glitch\\_threshold    integer    Specify the threshold in ps below which glitches are filtered out. Value must be a positive integer. This parameter is optional.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-45D9626D-170C-42C5-956D-E0EDEBAB356B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Mode \"Static\" is not active, please specify an active mode. None opmode: Invalid argument value: 'mode_name' (expecting Active or Static). None partial_parse: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false) None start_time: Invalid argument value: 'time_value' (expecting decimal value). None Parameter 'start_time' must be a positive decimal value. None end_time: Invalid argument value: 'time_value' (expecting decimal value). None Parameter 'end_time' must be a positive decimal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_import_vcd [-format \"file format\"] \\ -file \"VCD file\" \\ [-opmode \"mode name\"] \\ [-with_vectorless \"TRUE | FALSE\"] \\ [-partial_parse \"TRUE | FALSE\"] \\ [-start_time \"decimal value\"] \\ [-end_time \"decimal value\"] \\ [-auto_detect_top_level_name \"TRUE | FALSE\"] \\ [-top_level_name \"top level name\"] \\ [-glitch_filtering \"false | auto | true\"] \\ [-glitch_threshold \"integer value\"] \\ [-stop_time {decimal value}]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-45D9626D-170C-42C5-956D-E0EDEBAB356B/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-45D9626D-170C-42C5-956D-E0EDEBAB356B/#example","title":"Example","text":"<p>The Tcl command imports the power.vcd file generated by the simulator into SmartPower:</p> <pre><code>smartpower_import_vcd -file {/home/example/simulation/power.vcd}\n</code></pre> <p>The Tcl command extracts information between 1ms and 2ms in the simulation, and stores the information into a custom mode:</p> <pre><code>smartpower_import_vcd -file {/home/example/simulation/power.vcd} -partial_parse {TRUE} -start_time {1000000} -end_time {2000000} -opmode {power_1ms_to_2ms}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4628614F-3CA6-42D0-901D-67DCE56F3CCA/","title":"smartpower_init_set_clocks_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4628614F-3CA6-42D0-901D-67DCE56F3CCA/#description","title":"Description","text":"<p>This Tcl command initializes the clock frequency options of all clock domains.</p> <p>Note: This command is associated with the functionality of Initialize frequencies and probabilities dialog box.</p> <pre><code>smartpower_init_set_clocks_options [-with_clock_constraints {value}] \\\n                                   [-with_default_values {value}] \\\n                                   [-freq {value}] \\\n                                   [-duty_cycle {value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4628614F-3CA6-42D0-901D-67DCE56F3CCA/#arguments","title":"Arguments","text":"Parameter    Type    Description    with\\_clock\\_constraints    boolean    This sets the option of initializing the clock frequencies with frequency constraints from SmartTime. The acceptable values for this argument are the following: -   true - Sets initialize clock frequencies with clock constraints ON. -   false - Sets initialize clock frequencies with clock constraints OFF.    with\\_default\\_values    boolean    This sets the option of initializing the clock frequencies with a user input default value. The acceptable values for this argument are the following: -   true - Sets initialize clock frequencies with default values ON. -   false - Sets initialize clock frequencies with default values OFF.    freq    string    Specifies the user input frequency in Hz, KHz or MHz.    duty\\_cycle    decimal    Specifies the user input duty cycles in percentage\\(%\\).   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4628614F-3CA6-42D0-901D-67DCE56F3CCA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'duty_cycle' has illegal value. None Parameter 'duty_cycle' must be less than or equal to 100.000. None Parameter 'duty_cycle' must be a positive decimal value. None duty_cycle: Invalid argument value: 'value' (expecting decimal value). None Parameter 'freq' has illegal value. None freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz or MHz)). None Parameter 'with_default_values' has illegal value. None with_default_values: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'with_clock_constraints' has illegal value. None with_clock_constraints: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_set_clocks_options [-with_clock_constraints \"TRUE | FALSE\"] [-with_default_values \"TRUE | FALSE\"] [-freq \"decimal value [ unit { Hz | KHz | MHz } ]\"] [-duty_cycle \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4628614F-3CA6-42D0-901D-67DCE56F3CCA/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4628614F-3CA6-42D0-901D-67DCE56F3CCA/#example","title":"Example","text":"<p>The following example initializes all clocks after executing \"smartpower_init_do\":</p> <pre><code>smartpower_init_do with -clocks {true}\nsmartpower_init_set_clocks_options -with_clock_constraints {true} \\ \n                                   -with_default_values {true} \\\n                                   -freq {10 MHz} \\\n                                   -duty_cycle {20}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-46A56ECF-A4CC-46F0-80A6-4E4F967BCACF/","title":"sd_rename_pin_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-46A56ECF-A4CC-46F0-80A6-4E4F967BCACF/#description","title":"Description","text":"<p>This Tcl command renames a pin group on an instance in a SmartDesign component.</p> <pre><code>sd_rename_pin_group -sd_name {smartdesign component name} \\\n                    -instance_name {instance name} \\\n                    -current_group_name {current pin group name} \\\n                    -new_group_name {new pin group name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-46A56ECF-A4CC-46F0-80A6-4E4F967BCACF/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance on which the pin group is present. It is mandatory. current_group_name string Specifies the name of the pin group to be renamed. It is mandatory. new_group_name string Specifies the new name of the pin group. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-46A56ECF-A4CC-46F0-80A6-4E4F967BCACF/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Required parameter 'instance_name' is missing. None Required parameter 'current_group_name' is missing. None Required parameter 'new_group_name' is missing. None Parameter 'param' is not defined. Valid command formatting is 'sd_rename_pin_group -sd_name \"sd_name\" -current_group_name \"current_group_name\" -new_group_name \"new_group_name\" -instance_name \"instance_name\"'. SDCTRL05 Pin 'MyGroup' does not exist. None Parameter 'current_group_name' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-46A56ECF-A4CC-46F0-80A6-4E4F967BCACF/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-46A56ECF-A4CC-46F0-80A6-4E4F967BCACF/#example","title":"Example","text":"<p>This command renames \"Group\" to \"MyNewGroup\" on the \"COREAXINTERCONNECT_C0_0\" instance in the \"TOP\" design:</p> <pre><code>sd_rename_pin_group -sd_name {TOP} \\\n                    -instance_name {COREAXINTERCONNECT_C0_0} \\\n                    -current_group_name {Group} \\\n                    -new_group_name {MyNewGroup}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-46A56ECF-A4CC-46F0-80A6-4E4F967BCACF/#see-also","title":"See Also","text":"<ul> <li>sd_create_pin_group</li> <li>sd_add_pins_to_group</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49902E1A-5058-4351-B4CC-40D5BC7BEA19/","title":"optimize_dfe","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49902E1A-5058-4351-B4CC-40D5BC7BEA19/#description","title":"Description","text":"<p>This Tcl command supports the Optimize DFE (decision feedback equalizer) feature in SmartDebug.</p> <pre><code>optimize_dfe [-deviceName \"device name\"] \\\n             -dfe_algorithm {type of dfe algorithm} \\\n             -lane {lane(s) configured in the design}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49902E1A-5058-4351-B4CC-40D5BC7BEA19/#arguments","title":"Arguments","text":"Parameter Type Description deviceName script Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. dfe_algorithm script This command executes Dfe Algorithm with type of dfe algorithm and lanes as input. Algorithm selection has two options: software_based -executes DfeSs.tcl script xcvr_based -executes internal Dfe Auto Calibration. This argument is mandatory. lane script List of lane(s) configured in the design. This argument is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49902E1A-5058-4351-B4CC-40D5BC7BEA19/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'optimize_dfe [-deviceName \"device name\"] -lane \"[Physical Lane Name]+\" -dfe_algorithm \"Dfe Algorithm Selection\"'. None Parameter 'deviceName' has illegal value. None Parameter 'lane' has illegal value. None Required parameter 'lane' is missing. None Required parameter 'dfe_algorithm' is missing. None Parameter 'dfe_algorithm' has illegal value. None Optimize DFE: dfe_algorithm has invalid option. Possible options: software_based, xcvr_based. None Execute DFE Calibration: Execute DFE calibration falied. None Optimize DFE: Transceiver Physical Lanes Q1_LANE0 are configured in CDR Mode.XCVR_BASED Dfe Algorithm is valid for DFE configured lanes only."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49902E1A-5058-4351-B4CC-40D5BC7BEA19/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC\\*"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49902E1A-5058-4351-B4CC-40D5BC7BEA19/#example","title":"Example","text":"<p>This example oftimizes dfe for lane \"Q2_LANE0\" using software_based algorithm.</p> <pre><code>optimize_dfe -lane {\"Q2_LANE0\"} -dfe_algorithm {software_based}\n</code></pre> <p>This example oftimizes dfe for lane \"Q2_LANE0\" using xcvr_based algorithm.\u200b</p> <pre><code>optimize_dfe -lane {\"Q2_LANE0\"} -dfe_algorithm {xcvr_based} \n</code></pre> <p>This example oftimizes dfe for lane \"Q2_LANE0\" and \u201cQ0_LANE0\u201d using xcvr_based algorithm.</p> <pre><code>optimize_dfe -lane {\"Q2_LANE0\" \u201cQ0_LANE0\u201d} -dfe_algorithm {xcvr_based}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/","title":"set_output_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/#description","title":"Description","text":"<p>Defines the output delay of an output relative to a clock in the current scenario.</p> <p>The <code>set_output_delay</code> command sets output path delays on output ports relative to a clock edge. Output ports have no output delay unless you specify it. For in/out (bidirectional) ports, you can specify the path delays for both input and output modes. The tool adds output delay to path delay for paths ending at primary outputs.</p> <p>Note:</p> <ul> <li>The behavior of the <code>-add_delay</code> option is identical to that of PrimeTime(TM).</li> <li>If, using the <code>-add_delay</code> mechanism, multiple constraints are otherwise identical, except they specify different <code>-max</code> or <code>-min</code> values.<ul> <li>the surviving <code>-max</code> constraint will be the maximum of the <code>-max</code> values.</li> <li>the surviving <code>-min</code> constraint will be the minimum of the <code>-min</code> values.</li> </ul> </li> </ul> <pre><code>set_output_delay [-max] [-min] delay_value -clock clock_ref [-clock_fall] [-rise] [-fall] \\\n[-add_delay] output_list\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/#arguments","title":"Arguments","text":"Parameter    Type    Description    delay\\_value    float    Specifies the amount of time before a clock edge for which the signal is required. This represents a combinational path delay to a register outside the current design plus the library setup time \\(for maximum output delay\\) or hold time \\(for minimum output delay\\).    clock    string    Specifies the clock reference to which the specified output delay is related. This is a mandatory argument.    max    None    Specifies that `delay_value` refers to the longest path from the specified output. If you do not specify `-max` or `-min` options, the tool assumes the maximum and minimum output delays to be equal.    min    None    Specifies that `delay_value` refers to the shortest path from the specified output. If you do not specify `-max` or `-min` options, the tool assumes the maximum and minimum output delays to be equal.    clock\\_fall    None    Specifies that the delay is relative to the falling edge of the clock reference. The default is the rising edge.    rise    None    Specifies that the delay is relative to a rising transition on the specified port\\(s\\). If `-rise` or `-fall` is not specified, then rising and falling delays are assumed to be equal.    fall    None    Specifies that the delay is relative to a falling transition on the specified port\\(s\\). If `-rise` or `-fall` is not specified, then rising and falling delays are assumed to be equal.    add\\_delay    None    Specifies that this output delay constraint should be added to an existing constraint on the same port\\(s\\). The `-add_delay` option capture information on multiple paths with different clocks or clock edges leading to the same output port\\(s\\). **Note:**  -   The behavior of the `-add_delay` option is identical to that of PrimeTime\\(TM\\). -   If, using the `-add_delay` mechanism, multiple commands are otherwise identical, except they specify different `-max` or `-min` values. -   the surviving `-max` constraint will be the maximum of the `-max` values. -   the surviving `-min` constraint will be the minimum of the `-min` values.    output\\_list    list of string    Provides a list of output ports in the current design to which `delay_value` is assigned. If you need to specify more than one object, enclose the objects in braces \\(\\{\\}\\).   Return Type Description integer Returns the ID of the clock output delay constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/#error-codes","title":"Error Codes","text":"Error Code Description Error: SDC0004 Invalid output delay constraint: clk does not match any clock name or source. Error: SDC0015 Invalid output delay constraint: port list is incorrect. Error: SDC0054 Invalid I/O delay constraint: the min delay is greater than max delay. Error: SDC0061 Invalid output delay constraint: Missing or Illegal parameter/value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/#example","title":"Example","text":"<p>The following example sets an output delay of 1.2 ns for port OUT1 relative to the rising edge of CLK1.</p> <pre><code>set_output_delay 1.2 -clock [get_clocks CLK1] [get_ports OUT1]\n</code></pre> <p>The following example sets a different maximum and minimum output delay for port OUT1 relative to the falling edge of CLK2.</p> <pre><code>set_output_delay -min {OUT1} 1.0 -clock_fall -clock CLK2\nset_output_delay -max {OUT1} 1.4 -clock_fall -clock CLK2\n</code></pre> <p>The following example demonstrates an override condition of two constraints. The first constraint is overridden because the second constraint specifies a different clock for the same output.</p> <pre><code>set_output_delay 1.0 {OUT1} -clock CLK1 -max\nset_output_delay 1.4 {OUT1} -clock CLK2 -max\n</code></pre> <p>The next example is almost the same as the previous one, however, in this case, the user has specified <code>-add_delay</code>, so both constraints will be honored.</p> <pre><code>set_output_delay 1.0 {OUT1} -clock CLK1 \u2013max\nset_output_delay 1.4 {OUT1} -add_delay -clock CLK2 -max\n</code></pre> <p>The following example is more complex:</p> <ul> <li>All constraints are for an output to port PAD1 relative to a rising edge clock CLK2. Each combination of {-rise, -fall} x {-max, -min} generates an independent constraint. But the max rise delay of 5 and the max rise delay of 7 interfere with each other.</li> <li>For a <code>-max</code> option, the maximum value overrides all lower values. Thus the first constraint will be overridden and the max rise delay of 7 will survive.</li> </ul> <pre><code>set_output_delay 5 [get_clocks CLK2] [get_ports PAD1] -max -rise -add_delay # will be overridden\nset_output_delay 3 [get_clocks CLK2] [get_ports PAD1] -min -fall -add_delay\nset_output_delay 3 [get_clocks CLK2] [get_ports PAD1] -max -fall -add_delay\nset_output_delay 7 [get_clocks CLK2] [get_ports PAD1] -max -rise -add_delay\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_output_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-49ECB461-9EA4-4725-9F17-20ED7C4A216C/#see-also","title":"See Also","text":"<ul> <li>set_input_delay</li> <li>remove_input_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8DCA08-1945-48E2-9EC9-62502D66EF80/","title":"smartpower_restore","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8DCA08-1945-48E2-9EC9-62502D66EF80/#description","title":"Description","text":"<p>This Tcl command restores all power information previously committed in SmartPower.</p> <pre><code>smartpower_restore\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8DCA08-1945-48E2-9EC9-62502D66EF80/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8DCA08-1945-48E2-9EC9-62502D66EF80/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_restore'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8DCA08-1945-48E2-9EC9-62502D66EF80/#supported-families","title":"Supported Families","text":"Supported Families Supported Versions PolarFire\u00ae v12.4+ SmartFusion\u00ae 2 v12.4+ RTG4\u2122 v12.4+ IGLOO\u00ae 2 v12.4+ PolarFire SoC v12.6+"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8DCA08-1945-48E2-9EC9-62502D66EF80/#example","title":"Example","text":"<p>This example restores all power information previously committed in SmartPower.</p> <pre><code>smartpower_restore\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8DCA08-1945-48E2-9EC9-62502D66EF80/#see-also","title":"See Also","text":"<ul> <li>smartpower_commit</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8EBAD6-F719-4EA0-A341-7675455952E6/","title":"set_programming_interface","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8EBAD6-F719-4EA0-A341-7675455952E6/#description","title":"Description","text":"<p>This Tcl command sets the programming interface.</p> <pre><code>set_programming_interface [-interface {JTAG | SPI_SLAVE}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8EBAD6-F719-4EA0-A341-7675455952E6/#arguments","title":"Arguments","text":"Parameter Type Description interface string Specify the programming interface as JTAG or SPI_SLAVE. The default is JTAG. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8EBAD6-F719-4EA0-A341-7675455952E6/#error-codes","title":"Error Codes","text":"Error Code Description None interface: Invalid argument value: 'value' (expecting JTAG or SPI_SLAVE). None Parameter 'interface' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_programming_interface [-interface \"JTAG | SPI_SLAVE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8EBAD6-F719-4EA0-A341-7675455952E6/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4A8EBAD6-F719-4EA0-A341-7675455952E6/#example","title":"Example","text":"<p>This example sets programming</p> <pre><code>set_programming_interface -interface {SPI_SLAVE}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4AD2678F-2988-48D2-97C6-C3E7918F9A5E/","title":"save_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4AD2678F-2988-48D2-97C6-C3E7918F9A5E/#description","title":"Description","text":"<p>This Tcl command saves the current project in Libero SoC. Equivalent to clicking the File menu, and choosing Save Project.</p> <pre><code>save_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4AD2678F-2988-48D2-97C6-C3E7918F9A5E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4AD2678F-2988-48D2-97C6-C3E7918F9A5E/#example","title":"Example","text":"<p>Saves the project in your current working directory.</p> <pre><code>save_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4AD2678F-2988-48D2-97C6-C3E7918F9A5E/#see-also","title":"See Also","text":"<ul> <li>new_project</li> <li>close_project</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4BD6FB0A-2466-4422-9D07-013AE175E045/","title":"write_sdc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4BD6FB0A-2466-4422-9D07-013AE175E045/#description","title":"Description","text":"<p>Writes timing constraints into an SDC file. If multiple constraint scenarios are defined, <code>-scenario</code> allows the user to specify which scenario to write. By default, the current scenario is written.</p> <pre><code>write_sdc \\\n-scenario scenario_name \\\n-pin_separator ( : | / ) \\\nfile name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4BD6FB0A-2466-4422-9D07-013AE175E045/#arguments","title":"Arguments","text":"Parameter Type Description <code>scenario</code> string Specifies the scenario to write. By default the current scenario is used. <code>pin_separator</code> char Specify the pin separator used in the SDC file. It can be either ':' or '/'. <code>file name</code> string Specify the SDC file name."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4BD6FB0A-2466-4422-9D07-013AE175E045/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4BD6FB0A-2466-4422-9D07-013AE175E045/#example","title":"Example","text":"<p>The following script merges two SDC files and writes the result into a third SDC file.</p> <pre><code>read_sdc first.sdc\nread_sdc -add second.sdc\nwrite_sdc margin.sdc\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4BD6FB0A-2466-4422-9D07-013AE175E045/#see-also","title":"See Also","text":"<ul> <li>read_sdc</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4CDDE07D-D551-40D3-935C-B898C0C5E53B/","title":"configure_tool","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4CDDE07D-D551-40D3-935C-B898C0C5E53B/#description","title":"Description","text":"<p>This Tcl command is a general purpose command that is used to set the parameters for any tool called by Libero for the families. The command requires the name of the tool and one or more parameters in the <code>tool_parameter:value</code> format. These parameters are separated and passed to the tool to setup its run.</p> <p>Important: You can repeat &lt;params&gt; argument for multiple parameters.\u200b\u200b</p> <pre><code>configure_tool -name {tool_name} -params {&lt;parameter&gt;:&lt;value&gt;} \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4CDDE07D-D551-40D3-935C-B898C0C5E53B/#arguments","title":"Arguments","text":"Parameter    Type    Description    tool\\_name    string    Specifies the name of tool for which you wish to configure tool options. It is mandatory. Each tool\\_name has its own set of parameters. -   COMPILE -   CONFIGURE\\_ACTION\\_PROCEDURES -   CONFIGURE\\_PROG\\_OPTIONS -   CONFIGURE\\_PROG\\_OPTIONS\\_RTG4 -   SYNTHESIZE -   PLACEROUTE -   VERIFYTIMING -   VERIFYPOWER -   GENERATEPROGRAMMINGDATA -   GENERATEPROGRAMMINGFILE -   PROGRAMDEVICE -   PROGRAM\\_OPTIONS -   PROGRAMMER\\_INFO -   SPM -   FLASH\\_FREEZE -   PROGRAM\\_RECOVERY -   USER\\_PROG\\_DATA -   INIT\\_LOCK    params    string    Specifies the tool options/parameters for the value you want to configure. List of parameters and values. There may be multiple `-params` arguments \\(see example below\\). This is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4CDDE07D-D551-40D3-935C-B898C0C5E53B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Required parameter 'params' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_tool -name \"tool name\" [-params \"params\"]+ '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4CDDE07D-D551-40D3-935C-B898C0C5E53B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4CDDE07D-D551-40D3-935C-B898C0C5E53B/#example","title":"Example","text":"<p>The following example sets the COMPILE command options, <code>DISPLAY_FANOUT_LIMIT</code> to 10 and <code>MERGE_SDC</code> to true:</p> <pre><code>configure_tool -name {COMPILE} \\\n               -params {DISPLAY_FANOUT_LIMIT:10} \\\n               -params {MERGE_SDC:true}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4CDDE07D-D551-40D3-935C-B898C0C5E53B/#see-also","title":"See Also","text":"<ul> <li>get_tool_options</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4D88513E-CA6B-40ED-AC29-6673CEC2610E/","title":"sb_move_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4D88513E-CA6B-40ED-AC29-6673CEC2610E/#description","title":"Description","text":"<p>This Tcl command is used to move cores from one Subsystem to another in the Peripherals page of System Builder. In the exported Tcl description file of a System Builder component, the only scenario where this command will be seen is when the Fabric DDR is used and is moved from its default 'Fabric DDR Subsystem' to a different Subsystem in the Peripherals page.</p> <p>Note: In a System Builder design, if the Fabric External DDR Memory (FDDR) is enabled on the Device Features page, then the Fabric DDR Subsystem is automatically enabled with the core Fabric_DDR_RAM added to it in the Peripherals page.</p> <p>A Fabric AMBA Master configured as AXI or AHBLite can be added to the Fabric DDR Subsystem to enable a fabric master to access external DDR memory using FDDR. Alternatively, the Fabric DDR RAM can also be moved (drag and drop) to other Subsystems in the Peripherals page so that the master(s) in that Subsystem will also be able to access external DDR memory using FDDR.</p> <p>For example, the Fabric_DDR_RAM can be moved from its default 'Fabric DDR Subsystem' to 'MSS FIC_0 - MSS Master Subsystem' (FIC0_Master_Subsystem) which will enable Cortex-M3 in the MSS to access external DDR memory using FDDR via FIC_0 Master address space. The Tcl command <code>sb_move_core</code> will be used to capture the action of moving the Fabric_DDR_RAM to a different Subsystem in the exported Tcl description for a System Builder component.</p> <pre><code>sb_move_core \\\n-component_name {component_name} \\\n[-core_name {core_name}] \\\n-subsystem_name {subsystem_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4D88513E-CA6B-40ED-AC29-6673CEC2610E/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -core_name {core_name} string Optional. Name of the instance of the core in the System Builder component. -subsystem_name {subsystem_name} string Mandatory. Name of the subsystem the core is being added to."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4D88513E-CA6B-40ED-AC29-6673CEC2610E/#example","title":"Example","text":"<pre><code>sb_move_core -component_name {sb} -core_name {Fabric_DDR_RAM} -subsystem_name {FIC0_Master_Subsystem}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E1AD79A-8F17-4A93-9B45-3D6EA3C0FF63/","title":"smartpower_remove_custom_mode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E1AD79A-8F17-4A93-9B45-3D6EA3C0FF63/#description","title":"Description","text":"<p>This Tcl command removes a custom mode from the current design.</p> <pre><code>smartpower_remove_custom_mode -name {deleted mode name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E1AD79A-8F17-4A93-9B45-3D6EA3C0FF63/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the custom mode to be removed. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E1AD79A-8F17-4A93-9B45-3D6EA3C0FF63/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' has illegal value. None A custom mode with name \"mode_name\" does not exist. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_custom_mode -name \"mode to deleted\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E1AD79A-8F17-4A93-9B45-3D6EA3C0FF63/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E1AD79A-8F17-4A93-9B45-3D6EA3C0FF63/#example","title":"Example","text":"<p>This example removes a \"MyCustomMode\" custom mode from the current design:</p> <pre><code>smartpower_remove_custom_mode -name {MyCustomMode}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E1AD79A-8F17-4A93-9B45-3D6EA3C0FF63/#see-also","title":"See Also","text":"<ul> <li>smartpower_add_new_custom_mode</li> <li>smartpower_edit_custom_mode</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E57FF57-C7A3-4E62-B7FC-7D826501B5BF/","title":"create_clock","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E57FF57-C7A3-4E62-B7FC-7D826501B5BF/#description","title":"Description","text":"<p>Creates a clock constraint on the specified sources in the current design, or a virtual clock if no source other than a name is specified. It also defines its period and waveform. The static timing analysis tool uses this information to propagate the waveform across the clock network to the clock pins of all sequential elements driven by this clock source.</p> <p>The clock information is also used to compute the slacks in the specified clock domain that drive optimization tools such as place-and-route.</p> <pre><code>create_clock [ -name clock_name ] [-add] -period period_value \\\n[ -waveform edge_list ][ source_objects ]\n</code></pre> Parameter Type Description <code>name</code> string Specifies the name of the clock constraint. You must specify either a clock name or a source. If the <code>-name</code> option is not used, the clock name is specified as source name. The clock name refer to the clock in other commands. You can specify name as: <code>-name {clk}</code> or <code>-name clk</code>. <code>add</code> None Specifies that a new clock constraint is created at the same source port as the existing clock without overriding the existing constraint. The name of the new clock constraint with the <code>-add</code> option must be different than the existing clock constraint. Otherwise, it will override the existing constraint, even with the <code>-add</code> option. The <code>-name</code> option must be specified with the <code>-add</code> option. <code>period</code> real Specifies the clock period in nanoseconds. The value you specify is the minimum time over which the clock waveform repeats. The <code>period_value</code>must be greater than zero. <code>waveform</code> real Specifies the rise and fall times of the clock waveform in ns over a complete clock period. There must be exactly two transitions in the list, a rising transition followed by a falling transition. So in the edge list, the falling edge value must be greater than the rising edge value. For example, a clock waveform of period 19 that has a rising edge at 3 ns and a falling edge at 8 ns will have the waveform defined as [ 3 8 ]. <code>source_objects</code> list of string Specifies the source of the clock constraint. The source can be ports, pins, or nets in the design. If you specify a clock constraint on a pin that already has a clock, the new clock replaces the existing one. Specify either a source or a clock name. Return Type Description <code>integer</code> Returns the ID of the clock constraint. Error Code Description Error: SDC0001 Invalid clock constraint: clock source is incorrect. Error: SDC0006 Invalid clock constraint: clock period is incorrect for the specified clock. Error: SDC0007 Invalid clock constraint: waveform is incorrect. Error: SDC0061 Invalid clock constraint: Missing or Illegal parameter/value. Error: SDC0069 Invalid clock constraint: Need to specify clock name with <code>-add</code> option."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E57FF57-C7A3-4E62-B7FC-7D826501B5BF/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E57FF57-C7A3-4E62-B7FC-7D826501B5BF/#example","title":"Example","text":"<p>The following example creates two clocks, one on port CK1 with a period of 6, and the other on port CK2 with a period of 6, a rising edge at 0, and a falling edge at 3.</p> <pre><code>create_clock -name {my_user_clock} -period 6 CK1\n</code></pre> <pre><code>create_clock -name {my_other_user_clock} \u2013period 6 \u2013waveform {0 3} {CK2}\n</code></pre> <p>The following example creates a clock on port CK3 with a period of 7, a rising edge at 2, and a falling edge at 4.</p> <pre><code>create_clock \u2013period 7 \u2013waveform {2 4} [get_ports {CK3}]\n</code></pre> <p>The following example creates a new clock constraint <code>clk2</code>, in addition to <code>clk1</code>, on the same source port clk1 without overriding it.</p> <pre><code>create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1]\n</code></pre> <pre><code>create_clock -name clk2 \u2013add -period 20 -waveform {0 10} [get_ports clk1]\n</code></pre> <p>The following example does not add a new clock constraint, even with the <code>-add</code> option, but overrides the existing clock constraint because of the same clock names.</p> <p>Note: To add a new clock constraint in addition to the existing clock constraint on the same source port, the clock names must be different.</p> <pre><code>create_clock -name clk1 -period 10 -waveform {0 5} [get_ports clk1]\n</code></pre> <pre><code>create_clock -name clk1 -add -period 50 -waveform {0 25} [get_ports clk1]\n</code></pre> <p>The following example shows the SDC constraint that must be added for 050 devices, with max accuracy of 4% and 52 MHz (clock period 19.230 ns).</p> <pre><code>create_clock -name {OSC_0/I_RCOSC_25_50MHZ/CLKOUT} -period 19.230 [ get_pins {OSC_0/I_RCOSC_25_50MHZ/CLKOUT}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E57FF57-C7A3-4E62-B7FC-7D826501B5BF/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>create_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E6FFB99-B0D7-47C0-976A-931DAA25DFA8/","title":"ddr_read","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E6FFB99-B0D7-47C0-976A-931DAA25DFA8/#description","title":"Description","text":"<p>This tcl command reads the value of specified configuration registers pertaining to the DDR memory controller (MDDR/FDDR).</p> <pre><code>ddr_read -deviceName \"deive name\" \\\n         -block {DDR name} \\\n         -name {register name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E6FFB99-B0D7-47C0-976A-931DAA25DFA8/#arguments","title":"Arguments","text":"Parameter    Type    Description    deviceName    string    Specify device name. This parameter is optional if only one device is available in the current configuration.    block    string    Specify block name: fddr \\| mddr \\| east\\_fddr \\| west\\_fddr.-   Specifies which DDR configurator is used in the Libero design.  -   SmartFusion 2 and IGLOO 2 - fddr and mddr 56.  -   RTG4 - east\\_fddr and west\\_fddr.     name    string    -   Specifies which configuration registers need to be read.  -   A complete list of registers is available in the DDR Interfaces User Guides for the respective families.    Return Type Description \u200b\u200b\u200b\u200bReturns 16-bit hexadecimal value. The result of the command in the example below will be: Register Name: DDRC_DYN_REFRESH_1_CR Value: 0x1234 \u201cddr_read\u201d command succeeded."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E6FFB99-B0D7-47C0-976A-931DAA25DFA8/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'block' is missing. None Parameter 'block' has illegal value. None Required parameter 'name' is missing. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'ddr_read [-deviceName \"device name\"] -block \"DDR Block Name\" -name \"DDR Resgister Name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E6FFB99-B0D7-47C0-976A-931DAA25DFA8/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E6FFB99-B0D7-47C0-976A-931DAA25DFA8/#example","title":"Example","text":"<p>Read DDR Controller register DDRC_DYN_REFRESH_1_CR for a configured FDDR block on a SmartFusion 2 or IGLOO 2 device:</p> <pre><code>ddr_read -block fddr -name DDRC_DYN_REFRESH_1_CR\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4E6FFB99-B0D7-47C0-976A-931DAA25DFA8/#see-also","title":"See Also","text":"<ul> <li>ddr_write</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4EE5F407-F8FA-46A3-BD6D-FBD6F32B29B5/","title":"smartpower_initialize_clock_with_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4EE5F407-F8FA-46A3-BD6D-FBD6F32B29B5/#description","title":"Description","text":"<p>This Tcl command initializes the clock frequency and the data frequency of a single clock domain with a specified clock name and the initialization options.</p> <p>Note:</p> <ul> <li>This command is associated with the functionality of Initialize frequencies and probabilities dialog box.</li> <li>This command is associated with the right click menu Synchronize Domain with SmartTime on a single clock domain in the Domains tab.</li> </ul> <pre><code>smartpower_initialize_clock_with_constraints -clock_name {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4EE5F407-F8FA-46A3-BD6D-FBD6F32B29B5/#arguments","title":"Arguments","text":"Parameter Type Description clock_name string Specifies the name of the clock that will be initialized. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4EE5F407-F8FA-46A3-BD6D-FBD6F32B29B5/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'clock_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_initialize_clock_with_constraints [-clock_name \"name of clock\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4EE5F407-F8FA-46A3-BD6D-FBD6F32B29B5/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4EE5F407-F8FA-46A3-BD6D-FBD6F32B29B5/#example","title":"Example","text":"<p>The following example initializes \"my_clock\" with clock constraints from SmartTime:</p> <pre><code>smartpower_initialize_clock_with_constraints -clock_name {my_clock}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4EE5F407-F8FA-46A3-BD6D-FBD6F32B29B5/#see-also","title":"See Also","text":"<ul> <li>smartpower_create_domain</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/","title":"auto_construct_job_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/#description","title":"Description","text":"<p>This Tcl command is available in the developer mode only. It creates a new job project by running auto construct that has a JTAG chain with all the devices disabled. You can save and re-open projects with all devices disabled.</p> <pre><code>auto_construct_job_project \\\n         -job_project_location {./} \\\n         -job_name {KR_rotate_1} \\\n         -programmer {S201Z7NKMY} \\\n        -overwrite 0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/#system-behaviour","title":"System Behaviour","text":"<p>The programmer parameter is processed based on the availability of connected programmers. The following outlines how the tool behaves in different scenarios:</p> <ul> <li>If the programmer parameter is missing and there is one connected programmer, it is used for auto construct.</li> <li>If multiple programmers are connected, the command fails.</li> <li>If the programmer parameter is set but the specified programmer is not connected while another programmer is connected, the command runs auto construct on the connected programmer.</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/#arguments","title":"Arguments","text":"Parameter    Type    Description    -job\\_project\\_location location    string    Specifies the location for your FlashPro Express job project    -job\\_name    string    Specify the name of the Flashpro Express job project.    -programmer    string    Specify the name of the connected programmer.**Note:** This is an optional parameter.    -overwrite    boolean    Set value to 0 to overwrite your existing job project. **Note:** This is an optional parameter.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/#example","title":"Example","text":"<p>The following example creates a job project named <code>test.job</code> in the <code>\\fpexpress</code> directory. It does not overwrite the existing job project.</p> <pre><code>auto_construct_job_project \\\n-job_project_location {D:\\fpexpress} \\\n-job_name {test} \\\n-programmer {138015F} \\\n\u2013overwrite 0\\\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D/#see-also","title":"See Also","text":"<ul> <li>create_job_project</li> <li>open_project</li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F799424-79CE-4C14-B892-64C6475BB051/","title":"VERIFYPOWER","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F799424-79CE-4C14-B892-64C6475BB051/#description","title":"Description","text":"<p>\"VERIFYPOWER\" is a command tool used in run_tool. The command run_tool passes an absolute path of the script file that contains power-specific Tcl commands to the \"VERIFYPOWER\" command and executes it.</p> <pre><code>run_tool -name {VERIFYPOWER} -script {power_analysis.tcl}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F799424-79CE-4C14-B892-64C6475BB051/#arguments","title":"Arguments","text":"Parameter    Type    Description    script    string    Specify absolute path of the script file. This is an optional parameter. Script contains power-specific Tcl commands. **Note:** You can include power-specific Tcl commands to generate power reports.   Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F799424-79CE-4C14-B892-64C6475BB051/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F799424-79CE-4C14-B892-64C6475BB051/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-4F799424-79CE-4C14-B892-64C6475BB051/#example","title":"Example","text":"<p>The following example changes SmartPower operating condition settings from the default to 40 \u00b0C junction temperature and 1.25V VDD.</p> <pre><code># Change from pre-defined temperature and voltage mode (COM,IND,MIL) to SmartPower custom\nsmartpower_set_temperature_opcond -use \"design\" \nsmartpower_set_voltage_opcond -voltage \"VDD\" -use \"design\"\n\n# Set the custom temperature to 40C ambient temperature.\nsmartpower_temperature_opcond_set_design_wide -typical 40 \\\n                                              -best 40 \\\n                                              -worst 40\n# Set the custom voltage to 1.25V\nsmartpower_voltage_opcond_set_design_wide -voltage \"VDD\" \\\n                                          -typical 0.970 \\\n                                  -best 1.25 -worst 1.25\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-506BEC81-9EAD-4FE7-B07D-0EA3DFE5809C/","title":"remove_permanent_locks","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-506BEC81-9EAD-4FE7-B07D-0EA3DFE5809C/#description","title":"Description","text":"<p>Removes all the locks configured in SPM_OTP. This command can only be used when at least one lock is disabled using SPM_OTP.</p> <pre><code>remove_permanent_locks\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-506BEC81-9EAD-4FE7-B07D-0EA3DFE5809C/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-506BEC81-9EAD-4FE7-B07D-0EA3DFE5809C/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'remove_permanent_locks'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-506BEC81-9EAD-4FE7-B07D-0EA3DFE5809C/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-506BEC81-9EAD-4FE7-B07D-0EA3DFE5809C/#example","title":"Example","text":"<p>This example removes all the locks configured in SPM_OTP.</p> <pre><code>remove_permanent_locks\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-50D90E28-7472-47D3-9A0E-77B2CE40B345/","title":"scan_chain_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-50D90E28-7472-47D3-9A0E-77B2CE40B345/#description","title":"Description","text":"<p>This Tcl command shows how the devices are ordered in the chain in the Log window. The scan chain operation scans and analyzes the JTAG chain connected to programmer(s) you have selected and checks that chain scanned matches the chain configured in FlashPro Express. To scan a chain: Right-click the programmer you want to scan and choose Scan and check chain. i.e. Device 1: 2A54CF1 Mfr: Microsemi Part: M2AA090T or Device 2: Unknown. In single mode, this command runs scan chain on a programmer. In chain mode, this command runs scan and check chain on a programmer if devices have been added in the grid.</p> <pre><code>scan_chain_prg -name { programmer_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-50D90E28-7472-47D3-9A0E-77B2CE40B345/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the programmer name. This is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-50D90E28-7472-47D3-9A0E-77B2CE40B345/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'scan_chain_prg [-name \"name\"] None The programmer with name 'prg_name' does not exist"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-50D90E28-7472-47D3-9A0E-77B2CE40B345/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-50D90E28-7472-47D3-9A0E-77B2CE40B345/#example","title":"Example","text":"<p>The following example runs scan chain on a single programmer (single mode) named 'E21428R':</p> <pre><code>set prg_name {E21428R}\nscan_chain_prg -name \"$prg_name\"\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-512F2A73-EFF8-4EAC-9BEA-74515011EFF8/","title":"Lists and Arrays","text":"<p>A list is a way to group data and handle the group as a single entity. To define a list, use curly braces { } and double quotes \u201c \u201d. For example, the following set command {1 2 3 }, when followed by the list command, creates a list stored in the variable \"a\". This list will contain the items \"1,\" \"2,\" and \"3\".</p> <pre><code>set a { 1 2 3 }\n</code></pre> <p>Here is another example:</p> <pre><code>set e 2\nset f 3\nset a [ list b c d [ expr $e + $f ] ] puts $a\n</code></pre> <p>displays (or outputs):</p> <pre><code>b c d 5\n</code></pre> <p>Tcl supports many other list-related commands such as <code>lindex</code>, <code>linsert</code>, <code>llength</code>, <code>lrange</code>, and <code>lappend</code>.</p> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-512F2A73-EFF8-4EAC-9BEA-74515011EFF8/#arrays","title":"Arrays","text":"<p>An array is a method to group data. Arrays are collections of items stored in variables. Each item has a unique address that you use to access it. You do not need to declare them or specify their size.</p> <p>Array elements are managed similarly to other Tcl variables. You create them with the <code>set</code> command, and you can use the dollar sign ($) to access their values.</p> <pre><code>set myarray(0) \"Zero\"\nset myarray(1) \"One\"\nset myarray(2) \"Two\"\n\nfor {set i 0} {$i &lt; 3} {incr i 1} {\\\n    puts stdout $myarray($i)}\n</code></pre> <p>Output:</p> <pre><code>Zero One Two\n</code></pre> <p>In the preceding example, an array called <code>myarray</code> is created using the <code>set</code> statement, which assigns a value to its first element. The for-loop statement prints out the value stored in each element of the array.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-512F2A73-EFF8-4EAC-9BEA-74515011EFF8/#special-arguments-command-line-parameters","title":"Special Arguments (Command-Line Parameters)","text":"<p>You can determine the name of the Tcl script file while executing the Tcl script by referring to the <code>$argv0</code> variable.</p> <pre><code>puts \u201cExecuting file $argv0\u201d\n</code></pre> <p>To access other arguments from the command line, you can use the <code>lindex</code> command and the <code>argv</code> variable: To read the Tcl file name:</p> <pre><code>lindex $argv 0\n</code></pre> <p>To read the first passed argument:</p> <pre><code>lindex $argv 1\n</code></pre> <p>For example:</p> <pre><code>puts \"Script name is $argv0\" ; # accessing the scriptname puts \"first argument is [lindex $argv 0]\"\nputs \"second argument is [lindex $argv 1]\" puts \"third argument is [lindex $argv 2]\" puts \"number of argument is [llength $argv]\" set des_name [lindex $argv 0]\nputs \"Design name is $des_name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-515F1932-BC5C-4C58-B134-D7AD58F8896D/","title":"set_hsm_params","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-515F1932-BC5C-4C58-B134-D7AD58F8896D/#description","title":"Description","text":"<p>This Tcl command saves the HSM parameters for the Job Manager application. These parameters remain in effect until overridden by another invocation of this command.</p> <pre><code>set_hsm_params -hsm_server_name hsm_server \\\n           -u_hsm_server {uuid} \\\n           -u_master_hsm_uuid {u_master_uuid} \\\n               -hsm_key_set_dir {keyset_dir} \\\n               -m_hsm_uuid {m_uuid}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-515F1932-BC5C-4C58-B134-D7AD58F8896D/#arguments","title":"Arguments","text":"Parameter Type Description hsm_server_name string Name or IP address of HSM server machine. u_hsm_uuid string Specifies User HSM UUID. u_master_hsm_uuid string Specifies User HSM Master UUID. hsm_keyset_dir string Specifies \"Keyset\" repository location: a directory in which the keyset files are created or used. m_hsm_uuid string Specifies manufacturer HSM UUID. This command saves the HSM parameters for the Job Manager application. This remains in effect until its overridden using this same command. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-515F1932-BC5C-4C58-B134-D7AD58F8896D/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hsm_server_name' is missing. None Could not get server information. Check server address and connection and try again. None HSM server name cannot be empty. None hsm_type_u: Invalid argument value: '' (expecting TRUE, 1, true, FALSE, 0 or false). None Warning:Deprecated 'hsm_type_u' parameter is used. None FTP login password must be specified along with the user name. None Parameter 'hsm_type_u' is not defined. Valid command formatting is 'set_hsm_params -hsm_server_name \"HSM server machine name or IP address\" \\ -u_hsm_uuid \"User HSM UUID\" \\ -u_master_hsm_uuid \"User Master HSM UUID\" \\ -hsm_keyset_dir \"path\" \\ -m_hsm_uuid \"Manufacturer HSM UUID\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-515F1932-BC5C-4C58-B134-D7AD58F8896D/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-515F1932-BC5C-4C58-B134-D7AD58F8896D/#example","title":"Example","text":"<p>The following example sets M-HSM parameters:</p> <pre><code>set_hsm_params -hsm_server_name {11.22.33.44} \\\n               -hsm_type_u {0} \\\n               -m_hsm_uuid {0000000000000000000000000000000000000002} \\\n               -ftp_username {hsm} \\\n               -ftp_password {hsm}\n</code></pre> <p>Parent topic:HSM Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51B5CE81-63FA-434F-A940-6A76F9B1849F/","title":"read_sdc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51B5CE81-63FA-434F-A940-6A76F9B1849F/#description","title":"Description","text":"<p>Evaluates an SDC file, adding all constraints to the specified scenario (or the current/default one if none is specified). Existing constraints are removed if <code>-add</code> is not specified.</p> <pre><code>read_sdc \\\n-add \\\n-scenario scenario_name \\\n-netlist ( user | optimized ) \\\n-pin_separator ( : | / ) \\\n-ignore_errors file_name\n</code></pre> Parameter Type Description <code>add</code> None Specifies that the constraints from the SDC file is added on top of the existing ones, overriding them in case of a conflict. If not used, the existing constraints are removed before the SDC file is read. <code>scenario</code> string Specifies the scenario to add the constraints to. The scenario is created if none exists with this name. <code>netlist</code> string Specifies whether the SDC file contains object defined at the post-synthesis netlist (user) level or physical (optimized) netlist (used for timing analysis). <code>pin_separator</code> char Specify the pin separator used in the SDC file. It can be either ':' or '/'. <code>ignore_errors</code> None Optional. Specifies whether to avoid reporting errors for derived constraints targeting the logic that becomes invalid due to logic optimization. It is an optional argument. Some IPs may have extra logic present depending on other IPs used in the design but the synthesis tool will remove this logic if fewer IPs were used. In such cases, the implementation flow will halt without -ignore_errors flag. Do not use this flag outside similar use cases. <code>file</code> string Specify the SDC file name."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51B5CE81-63FA-434F-A940-6A76F9B1849F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51B5CE81-63FA-434F-A940-6A76F9B1849F/#example","title":"Example","text":"<p>The following command removes all constraints from the current/default scenario and adds all constraints from <code>design.sdc</code> file to it.</p> <pre><code>read_sdc design.sdc\n</code></pre> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51BC8D30-EB58-4AA0-86B1-D558A9A91BF5/","title":"load_SI_design_defaults","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51BC8D30-EB58-4AA0-86B1-D558A9A91BF5/#description","title":"Description","text":"<p>This Tcl command loads the Signal Integrity parameter options for the selected lane instance.</p> <pre><code>load_SI_design_defaults [-deviceName \"device name\"] \\\n                        [-lane \"Lane Instance Name\"] \\\n                        [-all_lanes \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51BC8D30-EB58-4AA0-86B1-D558A9A91BF5/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. lane string Specify the physical lane instance name. all_lanes boolean If you want to load design defaults for all lanes, then give \"TRUE\" to the argument, else \"FALSE\". Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51BC8D30-EB58-4AA0-86B1-D558A9A91BF5/#error-codes","title":"Error Codes","text":"Error Code Description None Signal Integrity: Must not specify both '-lane' and '-all_lanes' command arguments. None Signal Integrity: Lane Name not found in the list of assigned physical lanes in Libero.Provide the correct lane name. None Parameter 'lane' has illegal value. None Signal Integrity: Must specify one of '-lane' or '-all_lanes' command arguments. None Parameter 'param_name' is not defined. Valid command formatting is'load_SI_design_defaults [-deviceName \"device name\"] [-lane \"Lane Instance Name\"] [-all_lanes \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51BC8D30-EB58-4AA0-86B1-D558A9A91BF5/#supported-families","title":"Supported Families","text":"PolarFire    PoarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51BC8D30-EB58-4AA0-86B1-D558A9A91BF5/#example","title":"Example","text":"<p>This example loads design defaults for lane \"Q0_LANE0\"</p> <pre><code>load_SI_design_defaults -lane {Q0_LANE0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-51BC8D30-EB58-4AA0-86B1-D558A9A91BF5/#see-also","title":"See Also","text":"<ul> <li> <p>signal_integrity_write</p> </li> <li> <p>signal_integrity_import</p> </li> <li> <p>signal_integrity_export</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-52210886-99E2-4FCF-BC6F-0E2C310907DE/","title":"export_script","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-52210886-99E2-4FCF-BC6F-0E2C310907DE/#description","title":"Description","text":"<p>This Tcl command explicitly exports the Tcl command equivalents of the current FlashPro Express session. With this command you can re-execute the same commands interactively or in batch.</p> <p>You must supply a file name with the -file parameter and the -relative_path parameter to specify whether an absolute or relative path is used in the exported script file.</p> <pre><code>export_script \\\n-file {absolute or relative path to exported file} \\\n-relative_path &lt;value&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-52210886-99E2-4FCF-BC6F-0E2C310907DE/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute or relative path and name for the exported TCL script. relative_path boolean Sets your option to use a relative or absolute path in the exported script; use 1 for relative path, 0 for absolute path. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-52210886-99E2-4FCF-BC6F-0E2C310907DE/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'relative_path' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-52210886-99E2-4FCF-BC6F-0E2C310907DE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-52210886-99E2-4FCF-BC6F-0E2C310907DE/#example","title":"Example","text":"<p>The following command exports the Tcl command equivalents of the current FlashPro Express session in exported.tcl:</p> <pre><code>export_script -file {./exported.tcl} -relative_path 1\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-532720BA-CDDC-48F9-8648-F23F6B5BCA2E/","title":"sd_remove_pins_from_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-532720BA-CDDC-48F9-8648-F23F6B5BCA2E/#description","title":"Description","text":"<p>This tcl command removes one or more pins from a pin group on an instance in a SmartDesign component.</p> <pre><code>sd_remove_pins_from_group -sd_name {smartdesign component name} \\\n                          -instance_name {instance name} \\\n                          -group_name {group name} \\\n                          -pin_names {pin names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-532720BA-CDDC-48F9-8648-F23F6B5BCA2E/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance on which the pin group is present. It is mandatory. group_name string Specifies the name of the pin group from which pins need to be removed. It is mandatory. pin_names string Specifies the list of pin names to be removed from the pin group(example below). It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-532720BA-CDDC-48F9-8648-F23F6B5BCA2E/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'sd_remove_pins_from_group -sd_name \"sd_name\" -instance_name \"instance_name\" [-group_name \"group_name\"] [-pin_names \"[pin_names]+\"]'. None Required parameter 'sd_name' is missing. None Required parameter 'instance_name' is missing. None The component 'component_name' doesn't exist. SDCTRL05 Pin 'group_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-532720BA-CDDC-48F9-8648-F23F6B5BCA2E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-532720BA-CDDC-48F9-8648-F23F6B5BCA2E/#example","title":"Example","text":"<p>The following example removes \"ARESETN ACLK\" pin from \"MyGroup\", that is on \"COREAXINTERCONNECT_C0_0\" instance, in the \"TOP\" design:</p> <pre><code>sd_remove_pins_from_group -sd_name {TOP} \\\n                          -instance_name {COREAXINTERCONNECT_C0_0} \\\n                          -group_name {Group} \\\n                          -pin_names {ARESETN ACLK}\n</code></pre> <p>The following example removes \"WA_RSTn\", \"DISP_SEL\" pins from \"MyGroup\", that is on \"CorePCS_C0_0\" instance, in the \"TOP\" design:</p> <pre><code>sd_remove_pins_from_group -sd_name {TOP} \\\n              -instance_name {CorePCS_C0_0} \\\n                          -group_name {MyGroup} \\\n                          -pin_names {\"WA_RSTn\" \"DISP_SEL\"}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-532720BA-CDDC-48F9-8648-F23F6B5BCA2E/#see-also","title":"See Also","text":"<ul> <li>sd_create_pin_group</li> <li>sd_add_pins_to_group</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/","title":"ssn_analyzer_noise_report","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/#description","title":"Description","text":"<p>This Tcl command specific to the Simultaneous Switching Noise (SSN) Analyzer. It instructs the SSN Analyzer to generate a noise report of all the used I/Os in the design.</p> <pre><code>ssn_analyzer_noise_report -style {file format} \\\n                          -filename {full path to the filename}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/#supported-diepackage","title":"Supported Die/Package","text":"Family Die Package SmartFusion\u00ae 2 M2S150|T|TS 1152 FC M2S090|T|TS 676 FBGA M2S060|T|TS 676 FBGA M2S050|T|TS|T_ES 896 FBGA M2S025|T|TS 484 FBGA M2S025|T|TS 400 VF M2S010|T|TS 484 FBGA IGLOO\u00ae 2 M2GL150|T|TS 1152 FC M2GL090|T|TS 676 FBGA M2GL060|T|TS 676 FBGA M2GL050|T|TS 896 FBGA M2GL025|T|TS 484 FBGA M2GL025|T|TS 400 VF M2GL010|T|TS 484 FBGA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/#not-supported-diepackage","title":"Not Supported Die/Package","text":"Family Die Package RTG4\u2122 RT4G150|L 1657 FCG PolarFire\u00ae MPF200TS FCS325 MPF300TS FC484/FCS536/FCV484 MPF300XT FCG484 MPF500TS FC1152/FC784 RTPF500T|TL|TS|TLS CG1509 <p>Important: 1 ns pulse width is only supported for MPF300XT/FCG1152.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/#arguments","title":"Arguments","text":"Parameter Type Description style string Specifies the file format for the report. Valid values are Text, CSV, and XML. filename string Specifies the full path to filename for the report. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'filename' has illegal value. None Required parameter 'filename' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'noise_report [-Style \"Text | CSV | XML\"] -filename \"filename\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5417F559-9D8A-47F1-BB0B-BACE301A5A2F/#example","title":"Example","text":"<p>The following example generates a noise report in text format and saves it in <code>{./report}</code>.</p> <pre><code>ssn_analyzer_noise_report -style {Text} -filename {./report}\n</code></pre> <p>Parent topic:Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54AF6534-564B-4795-B98B-CF849839B966/","title":"mss_configure_envm","text":"<p>This command is used to specify a <code>.cfg</code>file with all clients info in the ENVM core instance of the MSS component.</p> <pre><code>mss_configure_envm \\\n-component_name {component_name} \\\n-cfg_file {file_path}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54AF6534-564B-4795-B98B-CF849839B966/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the MSS component. -cfg_file {file_path} string Mandatory. Path of the configuration file(.cfg) used to configure the envm."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54AF6534-564B-4795-B98B-CF849839B966/#example","title":"Example","text":"<pre><code>mss_configure_envm -component_name {test_sb_MSS} -cfg_file{./ENVM.cfg}\n</code></pre> <p>Parent topic:MSS Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54D05391-9771-4DB2-B30C-97A76CBE5463/","title":"export_pin_reports","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54D05391-9771-4DB2-B30C-97A76CBE5463/#description","title":"Description","text":"<p>This Tcl command configures and exports a pin report file to a specified folder/directory location. The pin report lists the pins in your device sorted according to your preference: sort by Port Name or Sorted by Package Pin Name. The pin report generates two files:</p> <ul> <li>&lt;design&gt;_pinrpt_name.rpt - pin report sorted by name.</li> <li>&lt;design&gt;_pinrpt_number.rpt - pin report sorted by pin number.</li> </ul> <p>Export Pin Report generates a Bank Report by default; the filename is <code>&lt;design&gt;-bankrpt.rpt</code>. Export Pin Report also generates an I/O Register Combining Report listing the I/Os which have been combined into a Register for getting timing performance. You must select at least one report.</p> <pre><code>export_pin_reports -export_dir {absolute path to folder location} \\\n                   [-pin_report_by_name {value}] \\\n                   [-pin_report_by_pkg_pin {value}] \\\n                   [-bank_report {1|0}] \\\n                   [-io_report {1|0}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54D05391-9771-4DB2-B30C-97A76CBE5463/#arguments","title":"Arguments","text":"Parameter Type Description export_dir string Specifies the folder, disk location where you want to save pin report. It is mandatory. pin_report_by_name integer Set to 1 to have the pin report sorted by pin name. By default, this box is checked. pin_report_by_pkg_pin integer Set to 1 to have pin report sorted by package pin number, 0 to not sort by package pin number. By default, this box is checked. bank_report boolean Set to 1 to generate the I/O bank report, 0 to not generate the report. By default, this box is checked. io_report boolean Set to 1 to generate the I/O report, 0 to not generate the report. By default, this box is checked."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54D05391-9771-4DB2-B30C-97A76CBE5463/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'export_dir' is missing. None pin_report_by_name: Invalid argument value: 'pin_name' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'export_pin_reports -export_dir \"Export Dir Name\" \\ [-pin_report_by_name \"TRUE | FALSE\"] \\ [-pin_report_by_pkg_pin \"TRUE | FALSE\"] \\ [-bank_report \"TRUE | FALSE\"] \\ [-io_report \"TRUE | FALSE\"] \\ [-defvar \"user def variables\"]* '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54D05391-9771-4DB2-B30C-97A76CBE5463/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-54D05391-9771-4DB2-B30C-97A76CBE5463/#example","title":"Example","text":"<p>The following command exports pin report sorted by pin name and not sorted by package pin number, generated I/O and I/O bank reports.</p> <pre><code>export_pin_reports \\\n-export_dir {E:/designs/export} \\\n-pin_report_by_name {1} \\\n-pin_report_by_pkg_pin {0} \\\n-bank_report {1} \\\n-io_report {1}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-554B7625-5095-4609-840A-7F315AE6B7AE/","title":"sd_delete_pin_slices","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-554B7625-5095-4609-840A-7F315AE6B7AE/#description","title":"Description","text":"<p>This tcl command deletes SmartDesign top level port slices or instance pin slices.</p> <p>Note: This command is not required to build a SmartDesign component. This command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_delete_pin_slices -sd_name {smartdesign component name} \\\n                     -pin_name {port or pin name} \\\n                     -pin_slices {port or pin slices}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-554B7625-5095-4609-840A-7F315AE6B7AE/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_name string Specifies the name of the bus port or bus pin for which the slices must be deleted. It is mandatory. pin_slices string Specifies the ranges of the port and/or pin slices to be deleted. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-554B7625-5095-4609-840A-7F315AE6B7AE/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'pin_slices' has illegal value. None Required parameter 'pin_slices' is missing. None Parameter 'pin_name' has illegal value. None Required parameter 'pin_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'sd_delete_pin_slices -sd_name \"sd_name\" -pin_name \"pin_name\" -pin_slices \"[Ranges of pin slices]+\"'. SDCTRL05 Pin 'pin_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-554B7625-5095-4609-840A-7F315AE6B7AE/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-554B7625-5095-4609-840A-7F315AE6B7AE/#example","title":"Example","text":"<p>This example deletes {[17:16] [15:1] [0]} slices of \"A\" pin.</p> <pre><code>sd_delete_pin_slices -sd_name {top} \\\n                     -pin_name {A} \\\n                     -pin_slices {[17:16] [15:1] [0]}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-554B7625-5095-4609-840A-7F315AE6B7AE/#see-also","title":"See Also","text":"<ul> <li>sd_create_pin_slices</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5606713C-1368-4B82-AFDA-A82C6BF6F4F9/","title":"smartpower_get_tetaja","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5606713C-1368-4B82-AFDA-A82C6BF6F4F9/#description","title":"Description","text":"<p>Enter description here</p> <pre><code>smartpower_get_tetaja [-style \"case_cooling | still_air | 1.0_mps | 2.5_mps | custom\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5606713C-1368-4B82-AFDA-A82C6BF6F4F9/#arguments","title":"Arguments","text":"Parameter Type Description style string Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5606713C-1368-4B82-AFDA-A82C6BF6F4F9/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. None style: Invalid argument value: 'value' (expecting case_cooling, still_air, 1.0_mps, 2.5_mps or custom)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5606713C-1368-4B82-AFDA-A82C6BF6F4F9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5606713C-1368-4B82-AFDA-A82C6BF6F4F9/#example","title":"Example","text":"<p>Enter example description here</p> <pre><code>smartpower_get_tetaja -style \"custom\"\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-56E8E101-477E-48F0-8E74-BC0F63271004/","title":"remove_all_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-56E8E101-477E-48F0-8E74-BC0F63271004/#description","title":"Description","text":"<p>Removes all timing constraints from analysis.</p> <pre><code>remove_all_constraints\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-56E8E101-477E-48F0-8E74-BC0F63271004/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-56E8E101-477E-48F0-8E74-BC0F63271004/#example","title":"Example","text":"<p>The following example removes all timing constraints from analysis.</p> <pre><code>remove_all_constraints\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-56E8E101-477E-48F0-8E74-BC0F63271004/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_all_constraints</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-56E8E101-477E-48F0-8E74-BC0F63271004/#see-also","title":"See Also","text":"<ul> <li>check_constraints</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57D1B766-9771-410F-B0F1-9199613DB164/","title":"Tcl Scripting Overview","text":"<p>Tcl, the Tool Command Language, pronounced <code>tickle</code>, is an easy-to-learn scripting language that is compatible with Libero\u00ae SoC software. You can run scripts from either the Windows\u00ae or Linux command-line or store and run a series of commands in a <code>*.tcl</code> batch file.</p> <p>Libero SoC provides additional capabilities and built-in Tcl Commands:</p> <ul> <li>Running Tcl Scripts from the Command Line</li> <li>Exporting Tcl Scripts</li> <li>extended_run_lib</li> <li>Tcl Commands, as specified in this document</li> </ul> <p>For complete information on Tcl scripting, refer to one of the books available on this subject. You can also find information about Tcl at web sites such as http://www.tcl.tk.</p> <ul> <li> <p>Tcl Commands and Supported Families </p> </li> <li> <p>Tcl Command Documentation Conventions </p> </li> <li> <p>Basic Syntax </p> </li> <li> <p>Types of Tcl Commands </p> </li> <li> <p>Variables </p> </li> <li> <p>Command Substitution </p> </li> <li> <p>Quotes and Braces </p> </li> <li> <p>Filenames </p> </li> <li> <p>Lists and Arrays </p> </li> <li> <p>Control Structures </p> </li> <li> <p>Print Statement and Return Values </p> </li> <li> <p>Running Tcl Scripts from the Command Line </p> </li> <li> <p>Exporting Tcl Scripts </p> </li> <li> <p>extended_run_lib </p> </li> <li> <p>Sample Tcl Script - Project Manager </p> </li> <li> <p>How to Derive Required Part Information from A \"Part Number\" </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EB91A2-2781-47C9-95DB-32A2EFD56AF3/","title":"configure_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EB91A2-2781-47C9-95DB-32A2EFD56AF3/#description","title":"Description","text":"<p>This Tcl command modifies the configuration of an existing core component in the SmartDesign. This command works for core components created for different types of cores namely, Sg cores, System Builder cores and Direct cores. In the Libero SoC, choose <code>View &gt; Windows &gt; Catalog</code>. The Catalog displays a list of available cores, busses and macros. Double-click a core to open the core generator and configure it and add it to your design.</p> <p>Limitations: The command does not work for SmartFusion 2 and IGLOO 2 System Builder components, SmartFusion 2 MSS component, RTG4 PCIE_SERDES_IF_INIT (RTG4 High Speed Serial Interface 1 - EPCS and XAUI - with Initialization), NPSS_SERDES_IF_INIT (RTG4 High Speed Serial Interface 2 - EPCS and XAUI - with Initialization), and RTG4FDDRC_INIT (RTG4 DDR Memory Controller with initialization) core components.</p> <pre><code>configure_core -component_name component_name -params core_parameters\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EB91A2-2781-47C9-95DB-32A2EFD56AF3/#arguments","title":"Arguments","text":"Parameter Type Description component_name string Specifies the name of the component to be configured. It is mandatory. params string Specifies the parameters needed to configure the core component. It is mandatory. It can either take single parameter or multiple parameters at a time. This command will fail if none of the core parameters are specified."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EB91A2-2781-47C9-95DB-32A2EFD56AF3/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'component_name' is missing. None Unable to create core. A Component with that name already exists. None Parameter 'p' is not defined. Valid command formatting is 'configure_core -component_name \"component_name\" [-params \"[params]+\"]. None Cannot find Spirit core configuration file for vendor:Actel library:Simulation name:&lt;core_name&gt; version:1.0.1."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EB91A2-2781-47C9-95DB-32A2EFD56AF3/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EB91A2-2781-47C9-95DB-32A2EFD56AF3/#example","title":"Example","text":"<p>The following commands modifies the configuration of \"Core_UART\" and \"PF_CCC_C0\" core components - sets cores parameters values in the SmartDesign.</p> <pre><code>configure_core -component_name {PF_CCC_C0} \\\n               -params \"GL1_0_IS_USED:false\" \\\n                       \"GL0_0_IS_USED:true\u201d \u201cGL0_0_OUT_FREQ:200\u201d}\n</code></pre> <pre><code>configure_core -component_name {Core_UART} \\\n               -params {\"BAUD_VAL_FRCTN_EN:false\" \\\n                        \"RX_FIFO:0\" \"RX_LEGACY_MODE:0\" \\\n                        \"TX_FIFO:1\" \"USE_SOFT_FIFO:1\"}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EB91A2-2781-47C9-95DB-32A2EFD56AF3/#see-also","title":"See Also","text":"<ul> <li>create_and_configure_core</li> <li>remove_core</li> <li>download_core</li> <li>download_latest_cores</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57EC11A5-2069-4086-ADFB-D63113B3E275/","title":"Command Tools","text":"<ul> <li> <p>CONFIGURE_ACTIONS_PROCEDURES </p> </li> <li> <p>CONFIGURE_CHAIN </p> </li> <li> <p>CONFIGURE_PROG_OPTIONS </p> </li> <li> <p>EXPORTNETLIST </p> </li> <li> <p>EXPORTSDF </p> </li> <li> <p>FLASH_FREEZE </p> </li> <li> <p>GENERATEDEBUGDATA </p> </li> <li> <p>GENERATEPROGRAMMINGDATA </p> </li> <li> <p>GENERATEPROGRAMMINGFILE </p> </li> <li> <p>INIT_LOCK </p> </li> <li> <p>IO_PROGRAMMING_STATE </p> </li> <li> <p>PLACEROUTE </p> </li> <li> <p>PROGRAMDEVICE </p> </li> <li> <p>PROGRAMMER_INFO </p> </li> <li> <p>PROGRAM_SPI_FLASH_IMAGE </p> </li> <li> <p>SIM_PRESYNTH </p> </li> <li> <p>SIM_POSTSYNTH </p> </li> <li> <p>SIM_POSTLAYOUT </p> </li> <li> <p>SPM </p> </li> <li> <p>SPM_OTP </p> </li> <li> <p>SYNTHESIZE </p> </li> <li> <p>UPDATE_ENVM </p> </li> <li> <p>USER_PROG_DATA </p> </li> <li> <p>VERIFYPOWER </p> </li> <li> <p>VERIFYTIMING </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F0DCBE-4F65-4D50-8BDB-BC827D946890/","title":"sd_cut_paste","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F0DCBE-4F65-4D50-8BDB-BC827D946890/#description","title":"Description","text":"<p>This Tcl cuts and pastes ports and instances from one SmartDesign to another one.</p> <p>Important: This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the 'Export Component Description(Tcl)' but will present in Libero Project 'Export Script File'. You must specify at least one valid instance or port.</p> <pre><code>sd_cut_paste -sd_name {SmartDesign component name} \\\n             -source_sd_name {source SmartDesign name} \\\n             [-instance_names {instance names}] \\\n             [-port_names {port names}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F0DCBE-4F65-4D50-8BDB-BC827D946890/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Name of the SmartDesign where the copied data need to be pasted. This parameter is mandatory. source_sd_name list of strings Name of the SmartDesign from where object needs to be cut. This parameter is mandatory. instance_names list of strings Names of the instances from \"source_SmartDesign_name\" SmartDesign that need to be cut to \"SmartDesign_component_name\". port_names list of strings Names of the ports from \"source_SmartDesign_name\" SmartDesign that need to be cut to \"SmartDesign_component_name\". This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F0DCBE-4F65-4D50-8BDB-BC827D946890/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'source_sd_name' is missing. None The paste command failed for port 'port_name' in SmartDesign 'sd`'. The port could not be found in the source SmartDesign. None Parameter 'port_names' has illegal value. None The paste command failed for instance 'instance_name' in SmartDesign 'sd'. The instance could not be found in the source SmartDesign. None Parameter 'instance_names' has illegal value. None The paste command failed. You must specify at least one valid instance or port. None Parameter 'source_sd_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_cut_paste -sd_name \"sd_name\" -source_sd_name \"source_sd_name\" [-instance_names \"[instance_names]+\"] [-port_names \"[port_names]+\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F0DCBE-4F65-4D50-8BDB-BC827D946890/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F0DCBE-4F65-4D50-8BDB-BC827D946890/#example","title":"Example","text":"<p>The following example cuts \"AND2_0\" instance, \"A\", \"B\", \"Y\" ports from \"sd1\" and pastes into \"sd2\":</p> <pre><code>sd_cut_paste -sd_name {sd2} -source_sd_name {sd1} -instance_names {\"AND2_0\"} -port_names {\"A\" \"B\" \"Y\"}\n</code></pre> <p>The following example cuts \"NAND2_0\" instance from \"sd1\" and pastes in \"sd2\":</p> <pre><code>sd_cut_paste -sd_name {sd2} -source_sd_name {sd1} -instance_names {\"NAND2_0\"}\n</code></pre> <p>The following example cuts only \"A\", \"B\", \"Y\" ports from \"sd1\" and pastes in \"sd2\":</p> <pre><code>sd_cut_paste -sd_name {sd2} -source_sd_name {sd1} -port_names {\"A\" \"B\" \"Y\"}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F0DCBE-4F65-4D50-8BDB-BC827D946890/#see-also","title":"See Also","text":"<ul> <li>sd_copy_paste</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/","title":"HDL to Programming Flow","text":"<p>This section describes how the HDL to programming flow is executed in the Libero SoC Design Suite using Tcl. The following figure shows the Libero SoC HDL to programming flow.</p> <p>As a best practice, the following resources are recommended in the top-level Tcl folder for building a Libero SoC project.</p> <p></p> <ul> <li> <p><code>parameters.tcl</code>: This Tcl file contains project variables as shown in the following snippet.</p> <pre><code>set prj_family     \"PolarFire\";\nset prj_die        \"MPF100T\";\nset prj_package    \"FCG484\";\nset prj_speed      \"-1\";\nset prj_root       \"top\";\n</code></pre> <p>Tip: Libero SoC tools profile can also be configured in the <code>parameters.tcl</code> file.</p> </li> <li> <p><code>src</code>: This folder contains all the required HDL, constraints, memory configuration, and stimulus source files required for a project.</p> </li> <li> <p><code>design.tcl</code>: This Tcl file imports all the HDL, constraints, memory configuration, and stimulus sources files. The following snippet shows a sample <code>design.tcl</code> file.</p> <pre><code>import_files -hdl_source {./src/rtl_1.v} -library {work};\nimport_files -hdl_source {./src/rtl2.v} -library {work};\n.\n.\nimport_files -hdl_source {./src/top.v} -library {work};\nimport_files -sdc {./src/constraint/timing_user_constraints.sdc};\nimport_files -pdc {./src/constraint/io_constraints.pdc};\nimport_files -pdc {./src/constraint/fp_constraints.pdc};\nimport_files -stimulus {./src/stimulus/testbench_presynth.v} -library {stimulus};\nimport_files -stimulus {./src/stimulus/testbench_postsynth.v} -library {stimulus};\norganize_tool_files -tool {SYNTHESIZE} \\\n -file ./src/constraint/timing_user_constraints.sdc \\\n -module {$prj_root} \\\n -input_type {constraint}\norganize_tool_files -tool {PLACEROUTE} \\\n -file ./src/constraint/timing_user_constraints.sdc \\\n -file ./src/constraint/io_constraints.pdc \\\n -file ./src/constraint/fp_constraints.pdc \\\n -module {$prj_root} \\\n -input_type {constraint}\norganize_tool_files -tool {VERIFYTIMING} \\\n -file ./src/constraint/timing_user_constraints.sdc \\\n -module {$prj_root} \\\n -input_type {constraint}\norganize_tool_files \\ \n-tool {SIM_PRESYNTH} \\\n-file {./src/stimulus/testbench_presynth.v}\n\norganize_tool_files \\ \n-tool {SIM_POSTSYNTH} \\\n-file {./src/stimulus/testbench_postsynth.v}\nconfigure_ram -cfg_file {./src/src_cfg/RAM.cfg}\nconfigure_tool \\\n         -name {GENERATEPROGRAMMINGFILE} \\\n         -params {program_fabric:true} \\\n         -params {program_security:false} \\\n     -params {sanitize_snvm:false}\nassociate_stimulus -file testbench.v -mode new -module stimulus\n</code></pre> </li> <li> <p><code>libero.tcl</code>: This Tcl file executes the HDL to programming flow in Libero SoC.</p> </li> </ul> <p>Tip: In the <code>design.tcl</code> file, parameters for all the Libero SoC tools can be configured using the configure_tool command.</p> <p>Parent topic:Building a Libero Design Using Tcl</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#importing-hdl-files","title":"Importing HDL Files","text":"<p>In this step, the following tasks are being executed:</p> <ol> <li>Creating a Libero SoC project.</li> <li>Importing all the HDL, constraints, and stimulus source files that are required for the project.</li> <li>Building the design hierarchy by defining the top module.</li> </ol> <p>In <code>libero.tcl</code>, use the following commands to execute these tasks.</p> <pre><code>source ./parameters.tcl;\n\nset libero_cmd \"new_project \\\n                -location {./exprj} -name {exprj} \\\n                -family {$prj_family} -die {$prj_die} -package {$prj_package} \\\n                -speed {$prj_speed} \\\n                -hdl {VERILOG}\";\n\neval file delete -force ./exprj;\n\neval $libero_cmd;\n\nsource ./design.tcl;\n\nbuild_design_hierarchy;\n\nset_root $prj_root;\n</code></pre> <p>For more information about HDL commands, see the HDL Tcl Commands.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#deriving-constraints","title":"Deriving Constraints","text":"<p>In this step, timing constraints are derived. In <code>libero.tcl</code>, use the following command to derive timing constraints.</p> <pre><code>derive_constraints_sdc\n</code></pre> <p>For more information about applying constraints, see the Derive Constraints Tcl Commands.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#running-pre-synthesis-simulation","title":"Running Pre-Synthesis Simulation","text":"<p>In this step, the functionality of the HDL is verified before Synthesis using a test bench. In <code>libero.tcl</code>, use the following command to run pre-synthesis simulation.</p> <pre><code>run_tool -name {SIM_PRESYNTH}\n</code></pre> <p>As a best practice, use this command with the <code>catch</code> statement as shown in the following snippet.</p> <pre><code>if {[catch {run_tool -name {SIM_PRESYNTH}  }] } {\n      puts \"SIM_PRESYNTH FAILED \\n\"\n   } else {\n      puts \"SIM_PRESYNTH PASSED \\n\"\n   }  \n</code></pre> <p>For more information about adding pre-synthesis simulation parameters, see the run_tool command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#running-synthesis","title":"Running Synthesis","text":"<p>In this step, HDL is synthesized according to constraint files. In <code>libero.tcl</code>, use the following command to run Synthesis.</p> <pre><code>run_tool -name {SYNTHESIZE}\n</code></pre> <p>Use this command with the <code>catch</code> statement as shown in the following snippet.</p> <pre><code>if {[catch {run_tool -name {SYNTHESIZE}  }] } {\n      puts \"SYNTHESIZE FAILED \\n\"\n   } else {\n      puts \"SYNTHESIZE PASSED \\n\"\n   }  \n</code></pre> <p>For more information about adding Synthesis parameters, see the run_tool command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#running-post-synthesis-simulation","title":"Running Post-Synthesis Simulation","text":"<p>In this step, the functionality of the HDL is verified after Synthesis using a test bench. In <code>libero.tcl</code>, use the following command to run post-synthesis simulation.</p> <pre><code>run_tool -name {SIM_POSTSYNTH}\n</code></pre> <p>Use this command with the <code>catch</code> statement as shown in the following snippet.</p> <pre><code>if {[catch {run_tool -name {SYNTHESIZE}  }] } {\n      puts \"SIM_POSTSYNTH FAILED \\n\"\n   } else {\n      puts \"SIM_POSTSYNTH PASSED \\n\"\n   }  \n</code></pre> <p>For more information about adding Synthesis parameters, see the run_tool command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#running-place-and-route","title":"Running Place and Route","text":"<p>In this step, HDL is placed and routed according to constraint files. In <code>libero.tcl</code>, use the following command to run Place and Route.</p> <pre><code>run_tool -name {PLACEROUTE}\n</code></pre> <p>Use this command with the <code>catch</code> statement as shown in the following snippet.</p> <pre><code>if {[catch {run_tool -name {PLACEROUTE}  }] } {\n      puts \"PLACEROUTE FAILED \\n\"\n   } else {\n      puts \"PLACEROUTE PASSED \\n\"\n   }   \n</code></pre> <p>For more information about adding Place and Route parameters, see the run_tool command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#verifying-timing-closure","title":"Verifying Timing Closure","text":"<p>In this step, HDL is verified for timing closure. In <code>libero.tcl</code>, use the following command to run Timing Verification.</p> <pre><code>run_tool -name {VERIFYTIMING}\n</code></pre> <p>Use this command with the catch statement as shown in the following snippet.</p> <pre><code>if {[catch {run_tool -name {VERIFYTIMING}  }] } {\n      puts \"VERIFYTIMING FAILED \\n\"\n   } else {\n      puts \"VERIFYTIMING PASSED \\n\"\n   }    \n</code></pre> <p>For more information about adding Verify Timing parameters, see the run_tool command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#verifying-power","title":"Verifying Power","text":"<p>In this step, power verification is executed before generating the programming bit stream. In <code>libero.tcl</code>, use the following command for verifying the power consumption.</p> <pre><code>run_tool -name {VERIFYPOWER}\n</code></pre> <p>Use this command with the <code>catch</code> statement as shown in the following snippet.</p> <pre><code>if {[catch {run_tool -name {VERIFYPOWER}  }] } {\n      puts \"VERIFYPOWER FAILED \\n\"\n   } else {\n      puts \"VERIFYPOWER PASSED \\n\"\n   }  \n</code></pre> <p>For more information about adding Verify Power parameters, see the run_tool command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-57F343EE-367D-49E7-B054-3EB4B9C3F464/#programming","title":"Programming","text":"<p>In this step, the following tasks are executed:</p> <ol> <li>Generating the FPGA Array Data</li> <li>Configuring memories</li> <li>Generating initialization clients for configured memories</li> <li>Generating design initialization data</li> <li>Generating and exporting the programming bit stream (<code>.stp</code> and <code>.job</code>)</li> </ol> <p>In <code>libero.tcl</code>, use the following commands to execute these tasks.</p> <pre><code>run_tool -name {GENERATEPROGRAMMINGDATA}\ngenerate_design_initialization_data  \nrun_tool -name {GENERATEPROGRAMMINGFILE}\n\nexport_bitstream_file \\\n         -file_name {test} \\\n         -format {STP DAT PPD } \\\n         -limit_SVF_file_size 0 \\\n         -limit_SVF_file_by_max_filesize_or_vectors {SIZE} \\\n         -svf_max_filesize {1024} \\\n         -svf_max_vectors {1000} \\\n         -trusted_facility_file 1 \\\n         -trusted_facility_file_components {FABRIC SNVM} \\\n         -zeroization_likenew_action 0 \\\n         -zeroization_unrecoverable_action 0\n\nexport_prog_job \\\n         -job_file_name {test} \\\n         -bitstream_file_type {TRUSTED_FACILITY} \\\n         -bitstream_file_components {FABRIC SNVM} \\\n         -zeroization_likenew_action 0 \\\n         -zeroization_unrecoverable_action 0 \\\n         -program_design 1 \\\n         -program_spi_flash 0 \\\n         -design_bitstream_format {PPD}\n\nclose_project -save 1\n</code></pre> <p>Use these commands with the <code>catch</code> statement as shown in the following snippet.</p> <pre><code>if {[catch {run_tool -name {GENERATEPROGRAMMINGDATA}  }] } {\n      puts \"GENERATEPROGRAMMINGDATA FAILED \\n\"\n   } else {\n      puts \"GENERATEPROGRAMMINGDATA PASSED \\n\"\n   }\n\nif {[catch {generate_design_initialization_data}  }] } {\n      puts \"DESIGN INITIALIZATION FAILED \\n\"\n   } else {\n      puts \"DESIGN INITIALIZATION PASSED \\n\"\n   }        \n\nif {[catch {run_tool -name {GENERATEPROGRAMMINGFILE}  }] } {\n      puts \"GENERATEPROGRAMMINGFILE FAILED \\n\"\n   } else {\n      puts \"GENERATEPROGRAMMINGFILE PASSED \\n\"\n   }\n</code></pre> <p>For more information about adding programming parameters, see the following.</p> <ul> <li>export_bitstream_file</li> <li>export_prog_job</li> <li>run_tool</li> <li>generate_design_initialization_data</li> <li>close_project</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-584C0FAF-C03D-4915-B6E4-7880943C8579/","title":"remove_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-584C0FAF-C03D-4915-B6E4-7880943C8579/#description","title":"Description","text":"<p>This Tcl command removes the programmer from the programmer list. Right-click a programmer to Ping, Self-Test, Scan, Check Chain or Remove it from the list.</p> <pre><code>remove_prg -name { name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-584C0FAF-C03D-4915-B6E4-7880943C8579/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the programmer to be removed. You can repeat this argument for multiple programmers. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-584C0FAF-C03D-4915-B6E4-7880943C8579/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None The programmer with name 'prg_name' does not exist. None Parameter 'param_name' is not defined. Valid command formatting is 'remove_prg [-name \"name\"]+'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-584C0FAF-C03D-4915-B6E4-7880943C8579/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-584C0FAF-C03D-4915-B6E4-7880943C8579/#example","title":"Example","text":"<p>The following example removes the programmer '03178' from the programmer list:</p> <pre><code>set prg_name \"03178\"\nremove_prg -name \"$prg_name\"\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-586464A7-4CB5-405F-84F2-AC5B6B17F260/","title":"Control Structures","text":"<p>Tcl control structures are commands that change the flow of execution through a script. These control structures include commands for conditional execution (if-then-elseif-else) and looping (while, for, catch).</p> <p>An \"if\" statement only executes the body of the statement (enclosed between curly braces) if the Boolean condition is found to be true.</p> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-586464A7-4CB5-405F-84F2-AC5B6B17F260/#ifelse-statements","title":"if/else Statements","text":"<pre><code>if { \u201c$name\u201d == \u201cpaul\u201d } then {\n\u2026\n# body if name is paul\n} elseif { $code == 0 } then {\n\u2026\n# body if name is not paul and if value of variable code is zero\n} else {\n\u2026\n# body if above conditions is not true\n}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-586464A7-4CB5-405F-84F2-AC5B6B17F260/#for-loop-statement","title":"for Loop Statement","text":"<p>A \"for\" statement will repeatedly execute the body of the code as long as the index is within a specified limit.</p> <pre><code>for { set i 0 } { $i &lt; 5 } { incr i } {\n\u2026\n# body here\n}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-586464A7-4CB5-405F-84F2-AC5B6B17F260/#while-loop-statement","title":"while Loop Statement","text":"<p>A \"while\" statement will repeatedly execute the body of the code (enclosed between the curly braces) as long as the Boolean condition is found to be true.</p> <pre><code>while { $p &gt; 0 } {\n\u2026\n}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-586464A7-4CB5-405F-84F2-AC5B6B17F260/#catch-statement","title":"catch Statement","text":"<p>A \"catch\" statement suspends normal error handling on the enclosed Tcl command. If a variable name is also used, then the return value of the enclosed Tcl command is stored in the variable.</p> <pre><code>catch { open \u201c$inputFile\u201d r } myresult\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/","title":"ssn_analyzer_summary_report","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/#description","title":"Description","text":"<p>This Tcl command is specific to the Simultaneous Switching Noise (SSN) Analyzer. It instructs the SSN Analyzer to generate a SSN Analyzer summary report of all the used I/Os in the design.</p> <pre><code>ssn_analyzer_summary_report -style {file format} \\\n                            -file {filename}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/#supported-diepackage","title":"Supported Die/Package","text":"Family Die Package SmartFusion\u00ae 2 M2S150|T|TS 1152 FC M2S090|T|TS 676 FBGA M2S060|T|TS 676 FBGA M2S050|T|TS|T_ES 896 FBGA M2S025|T|TS 484 FBGA M2S025|T|TS 400 VF M2S010|T|TS 484 FBGA IGLOO\u00ae 2 M2GL150|T|TS 1152 FC M2GL090|T|TS 676 FBGA M2GL060|T|TS 676 FBGA M2GL050|T|TS 896 FBGA M2GL025|T|TS 484 FBGA M2GL025|T|TS 400 VF M2GL010|T|TS 484 FBGA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/#not-supported-diepackage","title":"Not Supported Die/Package","text":"Family Die Package RTG4\u2122 RT4G150|L 1657 FCG PolarFire\u00ae MPF200TS FCS325 MPF300TS FC484/FCS536/FCV484 MPF300XT FCG484 MPF500TS FC1152/FC784 RTPF500T|TL|TS|TLS CG1509 <p>Important: 1 ns pulse width is only supported for MPF300XT/FCG1152.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/#arguments","title":"Arguments","text":"Parameter Type Description style string Specifies the file format for the report. Valid values are text, csv, and xml. file string Specifies the filename for the report. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'filename' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'summary_report [-Style \"Text | CSV | XML\"] -filename \"filename\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-59AEAE36-5452-4DD8-84CC-59220EE95823/#example","title":"Example","text":"<p>The following example generates a summary report in XML format and saves it in the <code>summary_report.xml</code> file in the current directory:</p> <pre><code>ssn_analyzer_summary_report -style {xml} \\\n                            -filename {./summary_report}\n</code></pre> <p>Parent topic:Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5A4AFED5-32F0-457C-B56A-82A66D7E56EB/","title":"read_vhdl","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5A4AFED5-32F0-457C-B56A-82A66D7E56EB/#description","title":"Description","text":"<p>Add a VHDL file into the list of VHDL files.</p> <pre><code>read_vhdl [-lib &lt;libname&gt;] [-mode &lt;mode&gt;] &lt;filename&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5A4AFED5-32F0-457C-B56A-82A66D7E56EB/#arguments","title":"Arguments","text":"Parameter Type Description -lib &lt;libname&gt; \u2014 Specify the library in which the content needs to be added. -mode &lt;mode&gt; \u2014 Specifies the VHDL standard. Default is VHDL_93. Possible values are vhdl_93, vhdl_87, vhdl_2k, vhdl_2008, vhdl_psl. Values are case insensitive. filename \u2014 VHDL file name. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5A4AFED5-32F0-457C-B56A-82A66D7E56EB/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0023 Parameter\u2014lib is missing value The lib option is specified without value. ERR0023 Parameter\u2014mode is missing value The mode option is specified without value. ERR0018 Unknown mode '&lt;mode&gt;' The specified VHDL mode is unknown. See the list of possible VHDL mode in\u2014mode option description. ERR0023 Required parameter file name is missing No VHDL file path is provided. ERR0019 Unable to register <code>invalid_path.v</code> file The specified VHDL file does not exist or does not have read permissions. ERR0012 <code>set_device</code> is not called The device information is not specified. Use <code>set_device</code> command to describe the device."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5A4AFED5-32F0-457C-B56A-82A66D7E56EB/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5A4AFED5-32F0-457C-B56A-82A66D7E56EB/#example","title":"Example","text":"<pre><code>read_vhdl -mode vhdl_2008 osc2dfn.vhd\n</code></pre> <pre><code>read_vhdl {hdl/top.vhd}\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B19B260-4A73-4C93-8DD4-4CE45DF16188/","title":"change_vault_location","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B19B260-4A73-4C93-8DD4-4CE45DF16188/#description","title":"Description","text":"<p>This Tcl command changes the location of the vault. Equivalent to clicking the Project menu, and choosing Vault/Repositories Setting and selecting new vault location, by default is \"/usr/local/Microchip/common\"/. The vault location is common to all Microchip software:</p> <ul> <li>Project Manager</li> <li>Firmware Catalog</li> </ul> <p>Changing your vault location here updates the vault location for all the Microchip tools you use on your machine.</p> <p>Important: This command overrides the vault location for all projects.</p> <pre><code>change_vault_location -location location\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B19B260-4A73-4C93-8DD4-4CE45DF16188/#arguments","title":"Arguments","text":"Parameter Type Description location string Specifies the new vault location. Value must be a file path. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B19B260-4A73-4C93-8DD4-4CE45DF16188/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'location' is missing. None Parameter 'location' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'change_vault_location -location \"location\" ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B19B260-4A73-4C93-8DD4-4CE45DF16188/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B19B260-4A73-4C93-8DD4-4CE45DF16188/#example","title":"Example","text":"<p>The following command changes the old location of vault into new location.</p> <pre><code>change_vault_location -location {new_vault_path/vault}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B32A9E6-5C29-4AFA-A8C7-1E3B14714B7B/","title":"set_hsm_params","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B32A9E6-5C29-4AFA-A8C7-1E3B14714B7B/#description","title":"Description","text":"<p>This Tcl command saves the HSM parameters for the FlashPro Express application. These parameters remain in effect until overridden by another invocation of this command.</p> <p>Note:</p> <ul> <li>The HSM parameters are persistent between multiple FlashPro Express sessions on the same computer.</li> <li>HSM parameters only need to be set for HSM flow jobs.</li> </ul> <pre><code>set_hsm_params -hsm_server_name hsm_server \\\n                -hsm_type_u {TRUE|FALSE} \\\n                -m_hsm_uuid m_uuid \\\n                -ftp_username {ftp_username} \\\n                -ftp_password {ftp_password}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B32A9E6-5C29-4AFA-A8C7-1E3B14714B7B/#arguments","title":"Arguments","text":"Parameter    Type    Description    hsm\\_server    string    Name or IP address of HSM server computer.    hsm\\_type\\_u    boolean    The possible value for this argument are: -   TRUE or 1 - FlashPro Express will use the Manufacturer features of the User HSM. -   FALSE or 0 - FlashPro Express will use a Manufacturer HSM.    m\\_hsm\\_uuid    string    Specifies UUID of HSM to be used for FlashPro Express tasks.    ftp\\_username    string    Specifies the user name to access the HSM files via FTP server.    ftp\\_password    string    Specifies the password to access the HSM files via FTP server.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B32A9E6-5C29-4AFA-A8C7-1E3B14714B7B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hsm_server_name' is missing. None Could not get server information. Please check server address and connection and try again. None HSM server name cannot be empty. None hsm_type_u: Invalid argument value: '' (expecting TRUE, 1, true, FALSE, 0 or false). None Warning:Deprecated 'hsm_type_u' parameter is used. None FTP login password must be specified along with the user name. None Parameter 'param_name' is not defined. Valid command formatting is 'set_hsm_params -hsm_server_name \"HSM server machine name or IP address\" \\ [-m_hsm_uuid \"Manufacturer HSM UUID *DEPRECATED PARAMETER*\"] \\ [-hsm_type_u \"TRUE | FALSE\"] \\ [-ftp_username \"FTP login user name\"] \\ [-ftp_password \"FTP login password\"]"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B32A9E6-5C29-4AFA-A8C7-1E3B14714B7B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5B32A9E6-5C29-4AFA-A8C7-1E3B14714B7B/#example","title":"Example","text":"<p>The following example sets M-HSM parameters:</p> <pre><code>set_hsm_params -hsm_server_name {11.22.33.44} \\\n                -hsm_type_u {0} \\\n                -m_hsm_uuid {0000000000000000000000000000000000000002} \\\n                -ftp_username {hsm} \\\n                -ftp_password {hsm}\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BD4585F-CB24-4C9E-8842-FD1575B94480/","title":"set_root","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BD4585F-CB24-4C9E-8842-FD1575B94480/#description","title":"Description","text":"<p>This Tcl command sets the module you specify as the root. Project has one top module that is the root of the design hierarchy for the implementation.</p> <pre><code>set_root -module \"module name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BD4585F-CB24-4C9E-8842-FD1575B94480/#arguments","title":"Arguments","text":"Parameter Type Description set_root string Specifies the name the module you want to set as root."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BD4585F-CB24-4C9E-8842-FD1575B94480/#error-codes","title":"Error Codes","text":"Error Code Description None Cannot find module named \"module_name\". None Parameter 'param_name' is not defined. Valid command formatting is 'set_root -module \"module\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BD4585F-CB24-4C9E-8842-FD1575B94480/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BD4585F-CB24-4C9E-8842-FD1575B94480/#example","title":"Example","text":"<p>Set the module mux8 as root of your design hierarchy.</p> <pre><code>set_root mux8\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BE4165B-A2CB-46E5-B11E-5AFF3EB84450/","title":"prbs_test","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BE4165B-A2CB-46E5-B11E-5AFF3EB84450/#description","title":"Description","text":"<p>This Tcl command used in PRBS test to start, stop, reset the error counter and read the error counter value. PRBS data stream patterns are generated and checked by the internal SERDES block. These are used to self-test signal integrity of the device. You can switch the device through several predefined patterns.</p> <p>Note:</p> <p>\u200bprbs_test is renamed as smartbert_test in G5.</p> <pre><code>prbs_test [-deviceName device_name ] -start -serdes \"integer value\" \\\n          -lane \"integer value\" [-near] -pattern \"PatternType\"\nprbs_test [-deviceName device_name ] -stop -serdes \"integer value\" \\\n          -lane \"integer value\"\nprbs_test [-deviceName device_name ] -reset_counter \\\n          -serdes \"integer value\" -lane \"integer value\"\nprbs_test [-deviceName device_name ] -read_counter \\\n          -serdes \"integer value\" -lane \"integer value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BE4165B-A2CB-46E5-B11E-5AFF3EB84450/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specifies device name. This parameter is optional if only one device is available in the current configuration or set for debug. start none Starts the prbs test. stop none Stops the prbs test. reset_counter none Resets the prbs error count value to 0. read_counter\u200b none Reads and prints the error count value. SerDes integer SerDes block number. Must be between 0 and 4 and varies between dies. lane integer SerDes lane number. Must be between 0 and 4. near none Corresponds to near-end (on-die) option for prbs test. Not specifying implies off-die. pattern string The pattern sequence to use for PRBS test. It can be one of the following: prbs7, prbs11, prbs23, or prbs31. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BE4165B-A2CB-46E5-B11E-5AFF3EB84450/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'prbs_test [-deviceName \"device name\"] [-start \"TRUE | FALSE\"] [-stop \"TRUE | FALSE\"] [-reset_counter \"TRUE | FALSE\"] [-read_counter \"TRUE | FALSE\"] [-pattern \"Pattern type\"] -serdes \"integer value\" -lane \"integer value\" [-near \"TRUE | FALSE\"] ' None Required parameter 'serdes' is missing. None serdes: Invalid argument value: 'serdes_value' (expecting integer value). None Required parameter 'lane' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BE4165B-A2CB-46E5-B11E-5AFF3EB84450/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BE4165B-A2CB-46E5-B11E-5AFF3EB84450/#example","title":"Example","text":"<p>The following example starts PRBS test with the \"prbs11\" pattern:</p> <pre><code>prbs_test -start -serdes 1 -lane 0 -near -pattern \"prbs11\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5BE4165B-A2CB-46E5-B11E-5AFF3EB84450/#see-also","title":"See Also","text":"<ul> <li> <p>smartbert_test</p> </li> <li> <p>loopback_mode</p> </li> <li> <p>loopback_test</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5C97337B-9311-424A-8965-039B6CFEDAA5/","title":"read_id_code","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5C97337B-9311-424A-8965-039B6CFEDAA5/#description","title":"Description","text":"<p>This Tcl command reads the ID code of a device. Each device has a unique ID, thereby executing this command returns a hexadecimal value.</p> <p>Note:</p> <p>\u200b\u200bBeing able to read the IDCODE is an indication that the JTAG interface is working correctly.</p> <pre><code>read_id_code [-deviceName \"device name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5C97337B-9311-424A-8965-039B6CFEDAA5/#arguments","title":"Arguments","text":"Parameter Type Description deviceName none Specify device name. This parameter is optional if only one device is available in the current configuration. Return Type Description Hexadecimal number Returns the hexadecimal ID code of the DUT/product."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5C97337B-9311-424A-8965-039B6CFEDAA5/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5C97337B-9311-424A-8965-039B6CFEDAA5/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5C97337B-9311-424A-8965-039B6CFEDAA5/#example","title":"Example","text":"<p>The following command reads the IDCODE from the current configuration:</p> <pre><code>read_id_code\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5C97337B-9311-424A-8965-039B6CFEDAA5/#see-also","title":"See Also","text":"<ul> <li> <p>set_debug_device</p> </li> <li> <p>read_device_status</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CC9F44A-BF2A-467C-BBC4-DB0B2B1057C9/","title":"configure_flashpro6_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CC9F44A-BF2A-467C-BBC4-DB0B2B1057C9/#description","title":"Description","text":"<p>This Tcl command changes FlashPro6 programmer settings. You can configure FlashPro6 programmer in Libero SoC Software or via this command in FlashPro Express software. You will be able to set VPUMP voltage for the programmer and force JTAG (Joint Test Action Group) or SPI (Serial Peripheral Interface bus) clock from the TCK (JTAG clock) or SCK (SPI clock) drop down list of frequencies you want to use for the programming. Similarly other programmer such as FlashPro5/4/3 can also selected and related options can be set.</p> <pre><code>configure_flashpro6_prg [-vpump {ON | OFF} ] \\\n[-force_freq {ON | OFF}] \\\n[-freq \"freq\"] \\\n[-force_sck_freq {ON | OFF} \\\n[-sck_freq \"sck_freq\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CC9F44A-BF2A-467C-BBC4-DB0B2B1057C9/#arguments","title":"Arguments","text":"Parameter Type Description vpump string Enables FlashPro5 programmer to drive VPUMP. Set to ON to drive VPUMP. Valid value is ON (default) or OFF. force_freq string Forces the FlashPro software to use the TCK frequency specified by the software rather than the TCK frequency specified in the programmer file. Valid values are ON, OFF(default). freq integer Specifies the TCK frequency in MHz. TCK is used with a maximum frequency of 20 MHz, and the default frequency is 4 MHz. It can takes the value between 1 MHz to 6 MHz or it can be 10,15 or 30 MHz. force_sck_freq string Forces the FlashPro software to use the SCK frequency. Valid values are ON, OFF(default). sck_freq floating Specifies the SCK frequency in MHz. SCK is used with a maximum frequency of 40 MHz, and the default frequency is 20 MHz. Limitation of the SCK frequency for the selected programmer: 1.00, 2.00, 2.50, 3.33, 4.00, 5.00, 6.67, 8.00, 10.00, 13.33, 20.00 MHz Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CC9F44A-BF2A-467C-BBC4-DB0B2B1057C9/#error-codes","title":"Error Codes","text":"Error Code    Description    None    Parameter 'parameter\\_name' is not defined. Valid command formatting is ``` configure_flashpro6_prg [-vpump \"ON | OFF\"] \\ [-force_freq \"ON | OFF\"] \\ [-freq \"freq\"] \\ [-force_sck_freq \"ON | OFF\"] \\ [-sck_freq \"sck_freq\"]' <pre><code>&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nNone\n\n&lt;/td&gt;&lt;td&gt;\n\nInvalid 'freq' argument value: '4' \\(expecting 1000000, 2000000, 3000000, 4000000, 5000000, 6000000, 7000000, 8000000, 9000000, 10000000, 11000000, 12000000, 13000000, 14000000, 15000000, 16000000, 17000000, 18000000, 19000000 or 20000000\\).\n\n&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nNone\n\n&lt;/td&gt;&lt;td&gt;\n\nInvalid 'sck\\_freq' argument value: '2' \\(expecting 400000, 500000, 600000, 700000, 800000, 1000000, 2000000, 2500000, 3330000, 4000000, 5000000, 6670000, 8000000, 10000000, 13330000, 20000000 or 40000000\\)\n\n&lt;/td&gt;&lt;/tr&gt;&lt;/tbody&gt;\n&lt;/table&gt;## Supported Families\n\n&lt;table id=\"GUID-A32F7C08-0CB5-4343-8E75-3ABAE98BC8D8\"&gt;&lt;tbody&gt;&lt;tr&gt;&lt;td&gt;\n\nPolarFire\u00ae\n\n&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nPolarFire SoC\n\n&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nSmartFusion\u00ae 2\n\n&lt;/td&gt;&lt;/tr&gt;&lt;/tbody&gt;\n&lt;/table&gt;## Example\n\nThe following example sets TCK at a frequency of 4 MHz and sets force\\_freq to OFF:\n</code></pre> configure_flashpro6_prg -force_freq {OFF} -freq {4} <pre><code>The following example sets SCK at a frequency of 2 MHz and sets force\\_sck\\_freq to ON:\n</code></pre> configure_flashpro6_prg -force_sck_freq {ON} -sck_freq {2} ```  ## See Also  -   configure\\_flashpro3\\_prg -   configure\\_flashpro4\\_prg -   configure\\_flashpro5\\_prg  **Parent topic:**[FlashPro Express Tcl Commands](GUID-4320979B-E17A-424D-ABEB-FC0D4BBACB08.md)"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CD90B04-7285-4ABD-8CD0-40CCE9B18160/","title":"paste_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CD90B04-7285-4ABD-8CD0-40CCE9B18160/#description","title":"Description","text":"<p>This Tcl command pastes the devices that are on the clipboard in the chain, immediately above the &lt;position_name&gt; device, if this parameter is specified. Otherwise it places the devices at the end of the chain. The chain programming mode must be enabled.</p> <pre><code>paste_device [-position_name {position name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CD90B04-7285-4ABD-8CD0-40CCE9B18160/#arguments","title":"Arguments","text":"Parameter Type Description position_name string Optional argument that specifies the name of a device in the chain. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CD90B04-7285-4ABD-8CD0-40CCE9B18160/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'position_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'paste_device [-position_name \"position_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CD90B04-7285-4ABD-8CD0-40CCE9B18160/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CD90B04-7285-4ABD-8CD0-40CCE9B18160/#example","title":"Example","text":"<p>The following example pastes the devices on the clipboard immediately above the device 'MyDevice' in the chain.</p> <pre><code>paste_device -position_name {MyDevice}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5CD90B04-7285-4ABD-8CD0-40CCE9B18160/#see-also","title":"See Also","text":"<ul> <li>copy_device</li> <li>cut_device</li> </ul> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5D50ABEC-E4A6-4880-B7B2-D5AFC655143F/","title":"MSS Tcl Commands","text":"<ul> <li> <p>mss_configure_envm </p> </li> <li> <p>mss_configure_instance </p> </li> <li> <p>mss_disable_instance </p> </li> <li> <p>mss_enable_instance </p> </li> <li> <p>mss_save_instance_config </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5DD00811-2008-4F28-80E0-80DF7391C85D/","title":"UPDATE_ENVM","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5DD00811-2008-4F28-80E0-80DF7391C85D/#description","title":"Description","text":"<p>\"UPDATE_ENVM\" is a command tool used in the run_tool command. The \"run_tool -name {UPDATE_ENVM} -script {update_config_file}\" Tcl command updates eNVM Memory Content without having to rerun Synthesize and Place and Route. It is useful if you have reserved space in the eNVM configurator within the MSS for firmware development.</p> <p>Note: Before running this tool, you must configure MSS which internally uses eNVM, create client.</p> <pre><code>run_tool -name {UPDATE_ENVM} -script {update_config_file.cfg}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5DD00811-2008-4F28-80E0-80DF7391C85D/#arguments","title":"Arguments","text":"Parameter Type Description script string Specifies the path to the configuration file of the eNVM client. This parameter is mandatory. Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5DD00811-2008-4F28-80E0-80DF7391C85D/#error-codes","title":"Error Codes","text":"Error Code Description None Cannot open eNVM configuration file. None TCL script 'update_config_file.cfg' not found."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5DD00811-2008-4F28-80E0-80DF7391C85D/#supported-families","title":"Supported Families","text":"SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5DD00811-2008-4F28-80E0-80DF7391C85D/#example","title":"Example","text":"<p>This example runs and configures the eNVM clients with {./eNVM.cfg}:</p> <pre><code>run_tool -name {UPDATE_ENVM} -script \"eNVM.cfg\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5DD00811-2008-4F28-80E0-80DF7391C85D/#see-also","title":"See Also","text":"<ul> <li>nvm_update_serialization_client</li> <li>nvm_update_storage_client</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5E7F3458-5BF4-42E5-A966-9CF439A33F08/","title":"smartpower_commit","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5E7F3458-5BF4-42E5-A966-9CF439A33F08/#description","title":"Description","text":"<p>This Tcl command saves the changes to the design file.</p> <pre><code>smartpower_commit [-file \"SmartPower settings file (.zip)\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5E7F3458-5BF4-42E5-A966-9CF439A33F08/#arguments","title":"Arguments","text":"Parameter Type Description file string Path to the *.zip where power analysis details will be saved. You can specify a relative or absolute path. This parameter is optional. If the argument is not specified \"smartpower.swp\" file is created under &lt;project path&gt;/designer/&lt;component name&gt; directory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5E7F3458-5BF4-42E5-A966-9CF439A33F08/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_commit [-file \"SmartPower settings file (.zip)\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5E7F3458-5BF4-42E5-A966-9CF439A33F08/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5E7F3458-5BF4-42E5-A966-9CF439A33F08/#example","title":"Example","text":"<p>The following example saves changes, power analysis details in the \"/prj/designer/top/sp_details.zip\":</p> <pre><code>smartpower_commit -file \"./sp_details.zip\"\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F0515FB-DC45-4C39-86E5-8B7DC659F010/","title":"SmartDebug Tcl Commands","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F48BB80-E044-451D-B85D-36290E50099A/","title":"enable_prg_type","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F48BB80-E044-451D-B85D-36290E50099A/#description","title":"Description","text":"<p>This Tcl command enables or disables the programmer of the type specified in the option -prg_type. If there are multipe programmers of same type connected to the machine, then use the enable_prg TCL command.</p> <pre><code>enable_prg_type \\\n-prg_type {programmer_type} \\\n-enable &lt;value&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F48BB80-E044-451D-B85D-36290E50099A/#arguments","title":"Arguments","text":"Parameter Type Description prg_type string Specify one of the following programmer type: FP | FP3 | FP4 | FP5 | FP6 | FP6Lite | PP. This is mandatory. enable boolean Specifies 1 or TRUE to enable programmer, specifies 0 or FALSE to disables programmer. This is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F48BB80-E044-451D-B85D-36290E50099A/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'prg_type' is missing. None Required parameter 'enable' is missing. None 'type' is an invalid programming type. Please specify one of the following valid programming types: (FP|FP3|FP4|FPLite|PP) None Parameter 'param_name' is not defined. Valid command formatting is enable_prg_type -prg_type \"prg_type\" -enable \"TRUE | FALSE\"."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F48BB80-E044-451D-B85D-36290E50099A/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F48BB80-E044-451D-B85D-36290E50099A/#example","title":"Example","text":"<p>The following command enables the programmer with programmer type FP6:</p> <pre><code>enable_prg_type -prg_type FP6 -enable TRUE\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5F48BB80-E044-451D-B85D-36290E50099A/#see-also","title":"See Also","text":"<ul> <li> <p>enable_prg</p> </li> <li> <p>ping_prg</p> </li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAA7586-E2AD-48E9-B6BF-70FF47249D57/","title":"load_active_probe_list","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAA7586-E2AD-48E9-B6BF-70FF47249D57/#description","title":"Description","text":"<p>This Tcl command loads the list of probes from the file.</p> <pre><code>load_active_probe_list [-deviceName \"device name\"] \\\n                       -file \"path to the file\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAA7586-E2AD-48E9-B6BF-70FF47249D57/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Parameter is optional if only one device is available in the current configuration. file string The input file location. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAA7586-E2AD-48E9-B6BF-70FF47249D57/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'load_active_probe_list [-deviceName \"device name\"] -file \"filename\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAA7586-E2AD-48E9-B6BF-70FF47249D57/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAA7586-E2AD-48E9-B6BF-70FF47249D57/#example","title":"Example","text":"<p>This example loads the active probe list from \u201c./my_probes.txt\u201d file.</p> <pre><code>load_active_probe_list -file \u201c./my_probes.txt\u201d\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAA7586-E2AD-48E9-B6BF-70FF47249D57/#see-also","title":"See Also","text":"<ul> <li> <p>delete_active_probe</p> </li> <li> <p>read_active_probe</p> </li> <li> <p>save_active_probe_list</p> </li> <li> <p>select_active_probe</p> </li> <li> <p>write_active_probe</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAD1CA4-21B2-4716-9F36-73B413B86401/","title":"enable_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAD1CA4-21B2-4716-9F36-73B413B86401/#description","title":"Description","text":"<p>This Tcl command enables or disables the programmer specified. It will give error if the programmer specified for the -name option is not connected to that machine.</p> <pre><code>enable_prg \\\n-name {programmer_id} \\\n-enable {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAD1CA4-21B2-4716-9F36-73B413B86401/#arguments","title":"Arguments","text":"Parameter Type Description name string Specify the programmer ID. enable boolean Specify 1 or TRUE to enable the programmer, specify 0 or FALSE to disable the programmer. This is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAD1CA4-21B2-4716-9F36-73B413B86401/#error-codes","title":"Error Codes","text":"Error Code Description None Programmer mentioned in the -name parameter is not connected to the machine None The programmer with name 'programmer ID' does not exist. None Required parameter 'enable' is missing. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is enable_prg [-name \"name\"]+ -enable \"TRUE | FALSE\"."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAD1CA4-21B2-4716-9F36-73B413B86401/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FAD1CA4-21B2-4716-9F36-73B413B86401/#example","title":"Example","text":"<p>The following command enables the programmer with programmer ID 13802A15:</p> <pre><code>enable_prg -name {13802A15} -enable 1\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/","title":"remove_min_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#description","title":"Description","text":"<p>Removes a minimum delay constraint from the current timing scenario by specifying either its exact arguments or its ID. If the arguments do not match a minimum delay constraint in the current scenario, or if the specified ID does not refer to a minimum delay constraint, this command fails.</p> <p>Do not specify both minimum delay arguments and the constraint ID.</p> <pre><code>remove_min_delay [-from from_list] [-to to_list] [-through through_list]\n</code></pre> <pre><code>remove_min_delay -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> list of strings Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell. <code>through</code> list of strings Specifies a list of pins, ports, cells, or nets through, which the disabled paths must pass. <code>to</code> list of strings Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell. <code>id</code> integer Specifies the ID of the minimum delay constraint to remove from the current scenario. You must specify either the exact minimum delay arguments to remove or the constraint ID that refers to the minimum delay constraint to remove."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid arguments <code>-from/-to/-through.</code> None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock or port name, either alone or in an accessor command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#example","title":"Example","text":"<p>The following example specifies a range of minimum delay constraints to remove.</p> <pre><code>remove_min_delay -through U0/U1:Y\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_min_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFAD113-DEA0-481F-83EC-1E7EDC1C1E41/#see-also","title":"See Also","text":"<ul> <li>set_min_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/","title":"set_live_probe","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/#description","title":"Description","text":"<p>This Tcl command assigns channels A and/or B to the specified probe point(s). At least one probe point must be specified. Only exact probe name is allowed (that is, no search pattern that may return multiple points).</p> <p>Note:</p> <p>\u200b\u200bFor RTG4, only one probe channel (Probe Read Data Pin) is available: A</p> <pre><code>set_live_probe [-deviceName \"device_name\" ] \\\n               [\u2013probeA \"probe point A\" ] \\\n               [\u2013probeB \"probe point B\" ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Parameter is optional if only one device is available in the current configuration or set for debug. This parameter is optional. probeA string Specifies target probe point for the probe channel A. This parameter is optional. probeB string Specifies target probe point for the probe channel B. This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'set_live_probe [-deviceName \"device name\"] [-probeA \"probe point A\"] [-probeB \"probe point B\"] '. None Parameter 'probeA' has illegal value. None Cannot set live probes: Probe A is not found. None Cannot set live probes: IDCode verify failed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/#exception","title":"Exception","text":"<ul> <li> <p>The array must be programmed and active.</p> </li> <li> <p>Active probe read or write operation will affect current settings of Live probe since they use the same probe circuitry inside the device.</p> </li> <li> <p>Setting only one Live probe channel affects the other one, so if both channels need to be set, they must be set from the same call to set_live_probe\u200b\u200b\u200b\u200b.</p> </li> <li> <p>Security locks may disable this function.</p> </li> <li> <p>To be available for Live probe, ProbeA and ProbeB I/Os must be reserved for Live probe respectively.</p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/#example","title":"Example","text":"<p>The following example sets Live probe channel A to the probe point A12 on device sf2.</p> <pre><code>set_live_probe [-deviceName sf2] [\u2013probeA A12]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-5FFE00D3-801B-46FB-A333-F134F90D2108/#see-also","title":"See Also","text":"<ul> <li>\u200bun\u200bset_live_probe</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6120EA74-D0A3-433D-A0A8-B3E48D434E5E/","title":"save_live_probe_list","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6120EA74-D0A3-433D-A0A8-B3E48D434E5E/#description","title":"Description","text":"<p>This Tcl command saves the list of live probes to a file(*.txt).</p> <pre><code>save_live_probe_list [-deviceName \"device name\" -file \"filename\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6120EA74-D0A3-433D-A0A8-B3E48D434E5E/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. file string Specify path and the name of output file(*.txt). This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6120EA74-D0A3-433D-A0A8-B3E48D434E5E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is\u200b'save_live_probe_list [-deviceName \"device name\"] \\ -file \"filename\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6120EA74-D0A3-433D-A0A8-B3E48D434E5E/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6120EA74-D0A3-433D-A0A8-B3E48D434E5E/#example","title":"Example","text":"<p>The following example saves live probes list to live_probe_list.txt file:\u200b</p> <pre><code>save_live_probe_list -file {./live_probe_list.txt}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-620EF181-B5CB-42CB-9B00-63A5481AD1F7/","title":"sd_connect_pins_to_constant","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-620EF181-B5CB-42CB-9B00-63A5481AD1F7/#description","title":"Description","text":"<p>This tcl command connects SmartDesign top level output ports or input instance pins to constant values.</p> <p>Important: This command will not work on multiple pins in release v2021.1. Support for multiple pins will be provided in the next Libero release.</p> <pre><code>sd_connect_pins_to_constant -sd_name {smartdesign component name} \\ -pin_names {port or pin names} \\ -value {constant value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-620EF181-B5CB-42CB-9B00-63A5481AD1F7/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_names string Specifies the names of the top level output ports or the instance level input pins to be tied to constant values. It is mandatory. value string Specifies the constant value to be assigned to the port/pin. It is mandatory. The acceptable values to this argument are GND/VCC/hexadecimal numbers. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-620EF181-B5CB-42CB-9B00-63A5481AD1F7/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'value' has illegal value. None Required parameter 'value' is missing. None Parameter 'pin_names' has illegal value. None Required parameter 'pin_names' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None The component 'design_name' doesn't exist. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_connect_pins_to_constant -sd_name \"sd_name\" -pin_names \"pin_names\" -value \"value\"'. SDCTRL05 Pin 'pin_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-620EF181-B5CB-42CB-9B00-63A5481AD1F7/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-620EF181-B5CB-42CB-9B00-63A5481AD1F7/#example","title":"Example","text":"<p>This example connects \"bypass\" pin to \"GND\".</p> <pre><code>sd_connect_pins_to_constant -sd_name {top} \\ -pin_names {bypass} \\ -value {GND}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/","title":"remove_max_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#description","title":"Description","text":"<p>Removes a maximum delay constraint from the current timing scenario by specifying either its exact arguments or its ID. If the arguments do not match a maximum delay constraint in the current scenario, or if the specified ID does not refer to a maximum delay constraint, this command fails.</p> <p>Do not specify both maximum delay arguments and the constraint ID.</p> <pre><code>remove_max_delay [-from from_list] [-to to_list] [-through through_list]\n</code></pre> <pre><code>remove_max_delay -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> list of strings Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell. <code>through</code> list of strings Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass. <code>to</code> list of strings Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell. <code>id</code> integer Specifies the ID of the maximum delay constraint to remove from the current scenario. You must specify either the exact maximum delay arguments to remove or the constraint ID that refers to the maximum delay constraint to remove."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid arguments -from/-to/-through. None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock or port name, either alone or in an accessor command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#example","title":"Example","text":"<p>The following example specifies a range of maximum delay constraints to remove.</p> <pre><code>remove_max_delay -through U0/U1:Y\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_max_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62B77CC4-A75C-45D1-A1F2-9F86D4B1A013/#see-also","title":"See Also","text":"<ul> <li>set_max_delay</li> <li>set_min_delay</li> <li>remove_min_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62C2FFD2-5BAD-40BC-BD22-DA291E30F367/","title":"smartpower_battery_settings","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62C2FFD2-5BAD-40BC-BD22-DA291E30F367/#description","title":"Description","text":"<p>This SmartPower Tcl command sets the battery capacity in SmartPower. The battery capacity is used to compute the battery life of your design.</p> <pre><code>smartpower_battery_settings [-capacity {decimal value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62C2FFD2-5BAD-40BC-BD22-DA291E30F367/#arguments","title":"Arguments","text":"Parameter Type Description capacity decimal Specify the battery capacity in mA*Hours. Value must be a positive decimal. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62C2FFD2-5BAD-40BC-BD22-DA291E30F367/#error-codes","title":"Error Codes","text":"Error Code Description None capacity: Invalid argument value: 'value' (expecting decimal value). None Parameter 'capacity' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_battery_settings [-capacity \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62C2FFD2-5BAD-40BC-BD22-DA291E30F367/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-62C2FFD2-5BAD-40BC-BD22-DA291E30F367/#example","title":"Example","text":"<p>This example sets the battery capacity to 1800 mA * Hours.</p> <pre><code>smartpower_battery_settings -capacity {1800}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-64016899-A5E6-4ABC-A644-C1EABCD956A3/","title":"smartpower_report_power","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-64016899-A5E6-4ABC-A644-C1EABCD956A3/#description","title":"Description","text":"<p>This Tcl command creates a power report, which enables you to determine if you have any power consumption problems in your design. It includes information about the global device and SmartPower preferences selection and hierarchical details (including gates, blocks, and nets), with a block-by-block, gate-by-gate, and net-by-net power summary SmartPower results.</p> <p>Note:</p> <ul> <li>Flash*Freeze is available only for certain families and devices(RTG4, SmartFusion 2 and IGLOO 2).</li> <li>Worst and Best are available only for certain families and devices.</li> </ul> <pre><code>smartpower_report_power \\\n              [-powerunit \"W | mW | uW\"] \\\n              [-frequnit \"Hz | KHz | MHz\"] \\\n              [-opcond \"Best | Typical | Worst\"] \\\n              [-opmode \"Active | Static\"] \\\n              [-toggle \"TRUE | FALSE\"] \\\n              [-power_summary \"TRUE | FALSE\"] \\\n              [-rail_breakdown \"TRUE | FALSE\"] \\\n              [-type_breakdown \"TRUE | FALSE\"] \\\n              [-clock_breakdown \"TRUE | FALSE\"] \\\n              [-thermal_summary \"TRUE | FALSE\"] \\\n              [-battery_life \"TRUE | FALSE\"] \\\n              [-clock_summary \"TRUE | FALSE\"] \\\n              [-opcond_summary \"TRUE | FALSE\"] \\\n              [-annotation_coverage \"TRUE | FALSE\"] \\\n              [-style \"Text | CSV\"] \\\n              [-sortorder \"Ascending | Descending\"] \\\n              [-sortby \"Alphabetical | Power Values\"] \\\n              [-instance_breakdown \"TRUE | FALSE\"] \\\n              [-power_threshold \"TRUE | FALSE\"] \\\n              [-filter_instance \"TRUE | FALSE\"] \\\n              [-min_power \"decimal value [unit { W | mW | uW }]\"] \\\n              [-max_instance \"integer value\"] \\\n              [-activity_sortorder \"Ascending | Descending\"] \\\n              [-activity_sortby \"Pin Name | Net Name | Domain | Frequency | Source\"] \\\n              [-activity_summary \"TRUE | FALSE\"] \\\n              [-frequency_threshold \"TRUE | FALSE\"] \\\n              [-filter_pin \"TRUE | FALSE\"] \\\n              [-min_frequency \"decimal value [unit { Hz | KHz | MHz }]\"] \\\n              [-max_pin \"integer value\"] \\\n              [-enablerates_summary \"TRUE | FALSE\"] \\\n              [-enablerates_sortorder \"Ascending | Descending\"] \\\n              [-enablerates_sortby \"Pin Name | Net Name | Type | Polarity | Rate | Source\"] \\\n              {filename}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-64016899-A5E6-4ABC-A644-C1EABCD956A3/#arguments","title":"Arguments","text":"Parameter    Type    Description    powerunit    string    Specifies the unit in which power is set. The acceptable values for this argument are the following: -   W - The power unit is set to watts. -   mW - The power unit is set to milliwatts. -   uW - The power unit is set to microwatts.    frequnit    string    Specifies the unit in which frequency is set. The acceptable values for this argument are the following: -   Hz - The frequency unit is set to hertz. -   kHz - The frequency unit is set to kilohertz. -   MHz - The frequency unit is set to megahertz.    opcond    string    Specifies the operating condition. The following acceptable values for this argument are the following: -   worst - The operating condition is set to worst case. -   typical - The operating condition is set to typical case. -   best - The operating condition is set to best case.    opmode    string    Specifies the operating mode. The following acceptable values for this argument are the following: -   Active - The operating mode is set to Active. -   Static - The operating mode is set to Static. -   Flash\\*Freeze - The operating mode is set to Flash\\*Freeze.    toggle    boolean    Specifies the toggle. The acceptable values for this argument are thr following: -   TRUE, true or 1 - The toggle is set to true. -   FALSE, false or 1 - The toggle is set to false.    power\\_summary    boolean    Specifies whether to include the power summary, which shows the static and dynamic values in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the power summary in the report. -   FALSE, false or 0 - Does not include the power summary in the report.    rail\\_breakdown    boolean    Specifies whether to include the breakdown by rail summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the breakdown by rail summary in the report. -   FALSE, false or 0 - Does not include the breakdown by rail summary in the report.    type\\_breakdown    boolean    Specifies whether to include the breakdown by type summary in the report. The acceptable values for this argument are thr following: -   TRUE, true or 1 - Includes the breakdown by type summary in the report. -   FALSE, false or 0 - Does not include the breakdown by type summary in the report.    clock\\_breakdown    boolean    Specifies whether to include the breakdown by clock domain in the report. The acceptable values for this argument are thr following: -   TRUE, true or 1 - Includes the breakdown by clock domain summary in the report. -   FALSE, false or 0 - Does not include the breakdown by clock domain summary in the report.    thermal\\_summary    boolean    Specifies whether to include the thermal summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the thermal summary in the report. -   FALSE, false or 0 - Does not include the thermal summary in the report.    battery\\_life    boolean    Specifies whether to include the battery life summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the battery life summary in the report. -   FALSE, false or 0 - Does not include the battery life summary in the report.    opcond\\_summary    boolean    Specifies whether to include the operating conditions summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the operating conditions summary in the report. -   FALSE, false or 0 - Does not include the operating conditions summary in the report.    clock\\_summary    boolean    Specifies whether to include the clock domains summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the clock summary in the report. -   FALSE, false or 0 - Does not include the clock summary in the report.    style    string    Specifies the format in which the report will be exported. The acceptable values for this argument are the following: -   Text - The report will be exported as Text file. -   CSV\\(by default\\) - The report will be exported as CSV file.    sortby    string    Specifies how to sort the values in the report. The acceptable values for this argument are the following: -   power values - Sorts based on the power values. -   alphabetical - Sorts in an alphabetical order.    sortorder    string    Specifies the sort order of the values in the report. The acceptable values for this argument are the following: -   ascending - Sorts the values in ascending order. -   descending - Sorts the values in descending order.    instance\\_breakdown    boolean    Specifies whether to include the breakdown by instance in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the breakdown by instance in the report. -   FALSE, false or 0 - Does not include the breakdown by instance in the report.    power\\_threshold    boolean    This specifies whether to include only the instances that consume power above a certain minimum value. Whenthis command is set to true, the -min\\_power argument must also be used to specify that only the instances thatconsume power above this minimum power value are the ones that are included in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the power threshold in the report. -   FALSE, false or 0 - Does not include the power threshold in the report.    filter\\_instance    boolean    This specifies whether to have a limit on the number of instances to include in the Power report. When this commandis set to true, the `-max_instance` argument must also be used to specify the maximum number of instances to beincluded into the Power report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Indicates that you want to have a limit on the number of instances to include in the Powerreport. -   FALSE, false or 0 - Indicates that you do not want to have a limit on the number of instances to include in thePower report.    min\\_power    decimal    Specifies which block to expand based on the minimum power value of a block.    max\\_instance    integer    Sets the maximum number of instances to a specified integer greater than or equal to 0 \\(zero\\). This will limit the maximum number of instances to be included in the Power report.    activity\\_sortorder    string    Specifies the sort order for the activity summary. The acceptable values for this argument are the following: -   ascending - Sorts the values in ascending order. -   descending - Sorts the values in descending order.    activity\\_sortby    string    Specifies how to sort the values for the activity summary. The acceptable values for this argument are the following: -   pin name - Sorts based on the pin name. -   net name - Sorts based on thepnet name. -   domain - Sorts based on the clock domain. -   frequency - Sorts based on the clock frequency. -   source - Sorts based on the clock frequency source.    activity\\_summary    boolean    Specifies whether to include the activity summary in the report. The following acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the activity summary in the report. -   FALSE, false or 0- Does not include the activity summary in the report.    frequency\\_threshold    boolean    Specifies whether to add a frequency threshold. The acceptable values for this argument are the following: -   TRUE, true or 1 - Adds a frequency threshold. -   FALSE, false or 0 - Does not add a frequency threshold.    filter\\_pin    boolean    Specifies whether to filter by maximum number of pins. The acceptable values for this argument are the following: -   TRUE, true or 1 - Filters by maximum number of pins. -   FALSE, false or 0 - Des not filter by maximum number of pins.    min\\_frequency    decimal    Sets the minimum frequency to \\{decimal value \\[unit \\{ Hz \\| KHz \\| MHz\\}\\]\\}.    max\\_pin    integer    Sets the maximum number of pins.    enablerates\\_sortorder    string    Specifies the sort order for the probabilities summary. The acceptable values for this argument are the following: -   ascending - Sorts the values in ascending order. -   descending - Sorts the values in descending order.    enablerates\\_sortby    string    Specifies how to sort the values for the probabilities summary. The acceptable values for this argument are the following: -   pin name - Sorts based on the pin name. -   net name - Sorts based on the net name. -   domain - Sorts based on the clock domain. -   frequency - Sorts based on the clock frequency. -   source - Sorts based on the clock frequency source.    enablerates\\_summary    boolean    Specifies whether to include the probabilities summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the activity summary in the report. -   FALSE, false or 0 - Does not include the activity summary in the report.    with\\_annotation\\_coverage    boolean    Specifies whether to include the annotation coverage summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the annotation coverage summary in the report. -   FALSE, false or 0 - Does not include the annotation coverage summary in the report.    filename    string    Specifies the name or path of the file to be exported. This argument is mandatory. Default created under designer/&lt;root\\_name&gt; dircetory.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-64016899-A5E6-4ABC-A644-C1EABCD956A3/#error-codes","title":"Error Codes","text":"Error Code Description None opcond: Invalid argument value: 'value' (expecting Best, Typical or Worst). None powerunit: Invalid argument value: 'value' (expecting W, mW or uW). None opmode: Invalid argument value: 'value' (expecting Active, Static or Flash*Freeze). None frequnit: Invalid argument value: 'value' (expecting Hz, KHz or MHz). None toggle: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None power_summary: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None rail_breakdown: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None type_breakdown: Invalid argument value: ' value' (expecting TRUE, 1, true, FALSE, 0 or false). None clock_breakdown: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None thermal_summary: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None battery_life: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None power_threshold: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None min_power: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are W, mW or uW)). None filter_instance: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None max_instance: Invalid argument value: 'integer' (expecting integer value). None Parameter 'max_instance' must be a positive integer value. None activity_sortorder: Invalid argument value: 'value' (expecting Ascending or Descending). None activity_summary: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None frequency_threshold: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None filter_pin: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None max_pin: Invalid argument value: 'value' (expecting integer value). None Parameter 'max_pin' must be a positive integer value. None enablerates_sortorder: Invalid argument value: 'value' (expecting Ascending or Descending). None enablerates_sortby: Invalid argument value: 'value' (expecting Pin Name, Net Name, Type, Polarity, Rate or Source). None enablerates_summary: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-64016899-A5E6-4ABC-A644-C1EABCD956A3/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-64016899-A5E6-4ABC-A644-C1EABCD956A3/#example","title":"Example","text":"<p>This example generates a Power report named power_report.xml:</p> <pre><code>smartpower_report_power -frequnit \"MHz\" \\\n                        -opcond \"Typical\" \\\n                        -opmode \"Active\" \\\n                        -toggle \"TRUE\" \\\n                        -battery_life \"TRUE\" \\\n                        -style \"TEXT\" \\\n                        -power_summary \"TRUE\" \\\n                        -activity_sortby \"Source\" \\\n                        power_report.txt\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6422292F-4920-48A3-AC78-36460C2F85B6/","title":"sd_create_bus_port","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6422292F-4920-48A3-AC78-36460C2F85B6/#description","title":"Description","text":"<p>This tcl command creates a bus port of a given range in a SmartDesign component.</p> <pre><code>sd_create_bus_port -sd_name {smartdesign component name} \\\n                   -port_name {port name} \\\n                   -port_direction {IN|OUT|INOUT} \\\n                   -port_range {[left range index:right range index]}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6422292F-4920-48A3-AC78-36460C2F85B6/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. port_name string Specifies the name of the bus port added to be SmartDesign component. It is mandatory. port_direction string Specifies the direction of the bus port added to the SmartDesign component. It is mandatory. port_range string Specifies the range of the bus port added to the SmartDesign component. The range is defined by the left and rightindices. It is mandatory. The range must be specified inside the square brackets. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6422292F-4920-48A3-AC78-36460C2F85B6/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'port_range' has illegal value. None Required parameter 'port_range' is missing. None Parameter 'port_direction' has illegal value. None Required parameter 'port_direction' is missing. None Parameter 'port_name' has illegal value. None Required parameter 'port_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_create_bus_port -sd_name \"sd_name\" -port_name \"port_name\" -port_direction \"IN | OUT | INOUT\" -port_range \"port_range\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6422292F-4920-48A3-AC78-36460C2F85B6/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6422292F-4920-48A3-AC78-36460C2F85B6/#example","title":"Example","text":"<p>This example creates bus port with name \"test_port13\", direction \"OUT\" and in [9:36] range.</p> <pre><code>sd_create_bus_port -sd_name {top} \\\n                   -port_name {test_port13} \\\n                   -port_direction {OUT} \\\n                   -port_range {[9:36]}\n</code></pre> <pre><code>sd_create_bus_port -sd_name {top} \\\n                   -port_name {test_port4} \\\n                   -port_direction {IN} \\\n                   -port_range {[31:0]}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6422292F-4920-48A3-AC78-36460C2F85B6/#see-also","title":"See Also","text":"<ul> <li>sd_create_bus_net</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/","title":"set_multicycle_path","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#description","title":"Description","text":"<p>Defines a path that takes multiple clock cycles in the current scenario. Setting multiple cycle paths constraint overrides the single cycle timing relationships between sequential elements by specifying the number of cycles that the data path must have for setup or hold checks. If you change the multiplier, it affects both the setup and hold checks.</p> <p>False path information always takes precedence over multiple cycle path information. A specific maximum delay constraint overrides a general multiple cycle path constraint. If you specify more than one object within one <code>-through</code> option, the path passes through any of the objects.</p> <p>You must specify at least one of the <code>-from</code> , <code>-to</code>, or <code>-through</code> arguments for this constraint to be valid.</p> <pre><code>set_multicycle_path ncycles [-setup] [-hold] [-setup_only] [-from from_list] \\\n[-through through_list ] [-to to_list] [ -start ] [ -end ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#arguments","title":"Arguments","text":"Parameter    Type    Description    `ncycles`    integer    Specifies an integer value that represents a number of cycles the data path must have for setup or hold check. The value is relative to the starting point or ending point clock, before data is required at the ending point. Number of cycles must be greater than `1`. If you set ncycles as `2.2` or `4/2` or `\"8a\"` then it is being truncated as `2` or `4` or `8`, and no warning is reported.    `setup`    None    Optional. Applies the cycle value for the setup check only. The default hold check will be applied unless you have specified another set\\_multicycle\\_path command for the hold value.    `hold`    None    Optional. Applies the cycle value for the hold check only. This option does not affect the setup check. **Note:** If you do not specify `-setup` or `-hold`, the cycle value is applied to the setup check and the default hold check is 0 not ncycles -1 .    `setup_only`    None    Optional. Specifies that the path multiplier is applied to setup paths only.    `from`    list of strings    Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.    `through`    list of strings    Specifies a list of pins, ports, nets, or instances \\(cells\\) through which the multiple cycle paths must pass.    `to`    list of strings    Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.    `start`    None    Changes the clock edges used to launch and capture the data. By default, setup multicycle holds the multicycle shifts launching edge backwards \\(that is-start is the default for hold\\). -start allows you to change those defaults and hold multicycle by shifting the launching clock forward.    `end`    None    Changes the clock edges used to launch and capture the data. By default, setup multicycle shifts the capturing edge forward \\(that is-end is the default for setup\\). -end allows you to change the defaults and specify a setup multicycle by shifting the capturing clock backward."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#error-codes","title":"Error Codes","text":"Error Code Description Error: SDC0004 clk does not match any clock name or source. Error: SDC0015 port list [get_ports { CLK_0_D }] is incorrect. Error: SDC0054 Invalid IO delay constraint: the min delay is greater than max delay. Error: SDC0061 Parameter _AtclParam0_ has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#exceptions","title":"Exceptions","text":"<p>Multiple priority management is not supported in Microchip SoC designs. All multiple cycle path constraints are handled with the same priority.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#example","title":"Example","text":"<p>The following example sets all paths between reg1 and reg2 to 3 cycles for setup check. Hold check is measured at the previous edge of the clock at reg2.</p> <pre><code>set_multicycle_path 3 -from [get_pins {reg1}] \u2013to [get_pins {reg2}]\n</code></pre> <p>The following example specifies that four cycles are needed for setup check on all paths starting at the registers in the clock domain ck1. Hold check is further specified with two cycles instead of the three cycles that would have been applied otherwise.</p> <pre><code>set_multicycle_path 4 -setup -from [get_clocks {ck1}]\n</code></pre> <pre><code>set_multicycle_path 2 -hold -from [get_clocks {ck1}]\n</code></pre> <p>The following example specifies that four cycles are needed for setup only check on all paths starting at the registers in the clock domain <code>REF_CLK_0</code>.</p> <pre><code>set_multicycle_path -setup_only 4 -from [ get_clocks { REF_CLK_0 } ]\n</code></pre> <p>The following are few more examples of the <code>set_multicycle_path \u2013setup_only</code> command.</p> <pre><code>set_multicycle_path -setup_only 4 -from [ all_registers ]\nset_multicycle_path -setup_only 4 -through [ get_cells { comb_0/XOR2_0 } ]\nset_multicycle_path -setup_only 4 -from [ get_clocks { PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 } ] -to [ get_clocks { PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 } ]\n</code></pre> <p>The following example shifts lauching edge 1 clk1 cycle backward</p> <pre><code>set_multicycle_path -setup -start 2 -from [ get_clocks clk1 ] -to [ get_clocks clk2 ]\n</code></pre> <p>The following example shifts capturing edge 1 clk2 cycle forward</p> <pre><code>set_multicycle_path -setup -end 2 -from [ get_clocks clk1 ] -to [ get_clocks clk2 ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_multicycle_path</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3/#see-also","title":"See Also","text":"<ul> <li>remove_multicycle_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6565B18E-EAAA-43C9-B40F-9A6A367504AE/","title":"smartpower_set_voltage_opcond","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6565B18E-EAAA-43C9-B40F-9A6A367504AE/#description","title":"Description","text":"<p>This Tcl command sets the voltage in the operating conditions.</p> <pre><code>smartpower_set_voltage_opcond -voltage {value} -use {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6565B18E-EAAA-43C9-B40F-9A6A367504AE/#arguments","title":"Arguments","text":"Parameter    Type    Description    voltage    string    Specifies the voltage supply in the operating conditions. The acceptable values for this argument are the following: -   VDD - Sets the voltage operating conditions for VDD. -   VDD18 - Sets the voltage operating conditions for VDD18. -   VDDAUX - Sets the voltage operating conditions for VDDAUX. -   VDDI 1.1 - Sets the voltage operating conditions for VDD 1.1. -   VDDI 1.2 - Sets the voltage operating conditions for VDDI 1.2. -   VDDI 1.35 - Sets the voltage operating conditions for VDDI 1.35. -   VDDI 1.5 - Sets the voltage operating conditions for VDDI 1.5. -   VDDI 1.8 - Sets the voltage operating conditions for VDDI 1.8. -   VDDI 2.5 - Sets the voltage operating conditions for VDDI 2.5. -   VDDI 3.3 - Sets the voltage operating conditions for VDDI 3.3. -   VDD25 - Sets the voltage operating conditions for VDD25. -   VDDA - Sets the voltage operating conditions for VDDA. -   VDDA25 - Sets the voltage operating conditions for VDDA25. -   VPP - Sets the voltage operating conditions for VPP.    use    string    Specifies the voltage in the operating conditions for each voltage supply. The acceptable values for this argument are the following: -   oprange - Sets the voltage in the operating conditions as specified in your Project Settings. -   design - Sets the voltage in the operating conditions as specified in the SmartPower design-wideoperating range. Applies to SmartPower only. -   mode - Sets the voltage in the operating conditions as specified in the SmartPower mode-specificoperating range. Applies to SmartPower only.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6565B18E-EAAA-43C9-B40F-9A6A367504AE/#error-codes","title":"Error Codes","text":"Error Code Description Parameter 'use' has illegal value. Required parameter 'use' is missing. Parameter 'voltage' has illegal value. Required parameter 'voltage' is missing. Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_voltage_opcond -voltage \"VDD | VDD18 | VDDI 1.8 | VDD25\" -use \"oprange | design | mode\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6565B18E-EAAA-43C9-B40F-9A6A367504AE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6565B18E-EAAA-43C9-B40F-9A6A367504AE/#example","title":"Example","text":"<p>This example sets the VCCA as specified in the SmartPower mode-specific settings:</p> <pre><code>smartpower_set_voltage_opcond -voltage {VDD} -use {mode}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6565B18E-EAAA-43C9-B40F-9A6A367504AE/#see-also","title":"See Also","text":"<ul> <li>smartpower_voltage_opcond_set_mode_specific</li> <li>smartpower_voltage_opcond_set_design_wide</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65B669F6-2223-4F29-A83C-8C9CD0036EB2/","title":"read_ndc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65B669F6-2223-4F29-A83C-8C9CD0036EB2/#description","title":"Description","text":"<p>Read a NDC file into the component database. The command can be used for RTG4 designs using RTG4FCCCECALIB core.</p> <pre><code>read_ndc -component &lt;filename&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65B669F6-2223-4F29-A83C-8C9CD0036EB2/#arguments","title":"Arguments","text":"Parameter Type Description -component \u2014 This is a mandatory flag for <code>read_ndc</code> command when we derive constraints. filename String Path to the NDC file. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65B669F6-2223-4F29-A83C-8C9CD0036EB2/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0001 Unable to open &lt;file_path&gt; file The NDC file does not exist. The path must be corrected. ERR0023 Required parameter\u2014AtclParamO_ is missing. The mandatory option filename is not specified. ERR0023 Required parameter\u2014component is missing Component option is mandatory and must be specified. ERR0000 NDC file '&lt;file_path&gt;' is not readable. The specified NDC file does not have read permissions."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65B669F6-2223-4F29-A83C-8C9CD0036EB2/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65B669F6-2223-4F29-A83C-8C9CD0036EB2/#example","title":"Example","text":"<pre><code>read_ndc -component {component/work/ccc1/ccc1_0/ccc1_ccc1_0_RTG4FCCCECALIB.ndc}\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65CF49D1-1D52-4398-BEE6-39824A548FF2/","title":"set_spi_flash_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65CF49D1-1D52-4398-BEE6-39824A548FF2/#description","title":"Description","text":"<p>This Tcl command specifies SPI Flash programming file(.bin) to be associated with the device.</p> <pre><code>set_spi_flash_file [-name {name}] \\\n-file {path and the name of the programming file} \\\n-no_file\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65CF49D1-1D52-4398-BEE6-39824A548FF2/#arguments","title":"Arguments","text":"Parameter Type Description name string This argument must be specified only in chain programming mode. It is optional. file string Specifies the SPI Flash programming file *.bin. no_file none Specifies to unload/unspecify the SPI Flash programming file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65CF49D1-1D52-4398-BEE6-39824A548FF2/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'action' is missing. None The device with name does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65CF49D1-1D52-4398-BEE6-39824A548FF2/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-65CF49D1-1D52-4398-BEE6-39824A548FF2/#example","title":"Example","text":"<p>The following example sets the \"VERIFY_SPI_IMAGE\" SPI Flash programming action in single programming mode:</p> <pre><code>set_spi_flash_file -name {MPFS250T_ES} \\\n                   -spi_flash_action {VERIFY_SPI_IMAGE}\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-661BE95D-C61B-4867-824E-279CBC917D04/","title":"list_multicycle_paths","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-661BE95D-C61B-4867-824E-279CBC917D04/#description","title":"Description","text":"<p>Returns details about all of the multicycle paths in the current timing constraint scenario.</p> <pre><code>list_multicycle_paths\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-661BE95D-C61B-4867-824E-279CBC917D04/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Returns details about all of the multicycle paths in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-661BE95D-C61B-4867-824E-279CBC917D04/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-661BE95D-C61B-4867-824E-279CBC917D04/#example","title":"Example","text":"<p>With this command we get the details about all of the multicycle paths constraints in the current timing constraint scenario.</p> <pre><code>puts [list_multicycle_paths]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-661BE95D-C61B-4867-824E-279CBC917D04/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_multicycle_paths</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-661BE95D-C61B-4867-824E-279CBC917D04/#see-also","title":"See Also","text":"<ul> <li>remove_multicycle_path</li> <li>set_multicycle_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-66DEA8EC-7A04-4AA1-9BF3-1CF48E21B837/","title":"smartpower_get_thermalmode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-66DEA8EC-7A04-4AA1-9BF3-1CF48E21B837/#description","title":"Description","text":"<p>Enter description here</p> <pre><code>smartpower_get_thermalmode\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-66DEA8EC-7A04-4AA1-9BF3-1CF48E21B837/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-66DEA8EC-7A04-4AA1-9BF3-1CF48E21B837/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-66DEA8EC-7A04-4AA1-9BF3-1CF48E21B837/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-66DEA8EC-7A04-4AA1-9BF3-1CF48E21B837/#example","title":"Example","text":"<p>Enter example description here</p> <pre><code>smartpower_get_thermalmode\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6767B9AD-DC0D-4F74-9BDE-BAFF30A6DFF2/","title":"sb_configure_peripheral","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6767B9AD-DC0D-4F74-9BDE-BAFF30A6DFF2/#description","title":"Description","text":"<p>This Tcl command is used to configure the MSS peripherals in various subsystems of the Peripherals page of the System Builder component.</p> <pre><code>sb_configure_peripheral \\\n-component_name {component_name} \\\n[-peripheral_name {peripheral_name}]\n[-params {param_list}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6767B9AD-DC0D-4F74-9BDE-BAFF30A6DFF2/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -peripheral_name {peripheral_name} string Mandatory. Name of the MSS peripheral instance to be enabled. -params {param_list} string Mandatory. List of the configuration parameters for the selected MSS peripheral."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6767B9AD-DC0D-4F74-9BDE-BAFF30A6DFF2/#example","title":"Example","text":"<pre><code>sb_configure_peripheral -component_name {sb} -peripheral_name {MM_UART_0} -params {\"MODE:MODE_ASYNC\" \"MODE_DUPLEX:MODE_FULL\" \"MODEM_MUX:MUX_IO\" \"TX_RX_MUX:MUX_IO\" \"USE_MODEM:false\" }\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6778E261-35B1-40FB-A062-B66B26D40959/","title":"hdl_core_remove_bif","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6778E261-35B1-40FB-A062-B66B26D40959/#description","title":"Description","text":"<p>This Tcl command removes existing bus interface from an HDL core. The command will fail if the module name is not specified or is incorrect.</p> <pre><code>hdl_core_remove_bif \\\n-hdl_core_name { hdl_core_name } \\\n-bif_name { bus_interface_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6778E261-35B1-40FB-A062-B66B26D40959/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specify the HDL core name from which the bus interface needs to be removed. This is a mandatory argument. bif_name string Specify the bus interface name that needs to be removed from the HDL core. This is a mandatory argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6778E261-35B1-40FB-A062-B66B26D40959/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None Parameter 'bus_interface' is missing or has invalid value. None The bus interface 'BIF_name' has not been defined. None Parameter 'param_name' is not defined. Valid command formatting is'hdl_core_remove_bif -hdl_core_name \"hdl_core_name\" -bif_name \"BIF name\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6778E261-35B1-40FB-A062-B66B26D40959/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6778E261-35B1-40FB-A062-B66B26D40959/#example","title":"Example","text":"<p>The following command removes \"BIF_1\" bus interface from the \"mod1\" HDL core with the spceified bus interface name:</p> <pre><code>hdl_core_remove_bif -hdl_core_name {mod1} -bif_name {BIF_1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6778E261-35B1-40FB-A062-B66B26D40959/#see-also","title":"See Also","text":"<ul> <li> <p>hdl_core_add_bif:q</p> </li> <li> <p>hdl_core_rename_bif</p> </li> </ul> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5/","title":"download_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5/#description","title":"Description","text":"<p>This Tcl command downloads a core and adds it to your repository. The Catalog enables you to download cores from a web repository into a Vault. A Vault is a local directory (either local to your machine or on the local network) that contains cores downloaded from one or more repositories. A repository is a location on the web that contains cores that can be included in your design. The Catalog displays all the cores in your Vault.</p> <p>You may want to import a core from a file when:</p> <ul> <li>You do not have access to the internet and cannot download the core.</li> <li>A core is not complete and has not been posted to the web (you have an evaluation core).</li> </ul> <pre><code>download_core -vlnv \"Vendor:Library:Name:Version\" [-location \"location\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5/#arguments","title":"Arguments","text":"Parameter Type Description vlnv string Vendor, library, name and version of the core you want to download. It is mandatory. You can repeat this argument for multiple VLNVs. location string Location of the repository where you wish to add the core. It is optional."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'vlnv' is missing. None Parameter 'vlnv' is missing or has invalid value. None Parameter 'location' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'download_core [-vlnv \"vlnv\"]+ [-location \"location\"] ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5/#example","title":"Example","text":"<p>The following example downloads the System Builder (PF_DDR4) core to the repository www.microsemi.com/repositories/SgCore.</p> <pre><code>download_core -vlnv {Actel:SystemBuilder:PF_DDR4:1.0.102} \\\n        -location {www.microsemi.com/repositories/SgCore}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5/#see-also","title":"See Also","text":"<ul> <li>configure_core</li> <li>create_and_configure_core</li> <li>download_latest_cores</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/","title":"remove_disable_timing","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#description","title":"Description","text":"<p>Removes a disable timing constraint by specifying its arguments, or its ID. If the arguments do not match a disable timing constraint, or if the ID does not refer to a disable timing constraint, the command fails.</p> <pre><code>remove_disable_timing -from value -to value name -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> <code>string</code> Specifies the starting port. The <code>-from</code> and <code>-to</code> arguments must either both be present or both omitted for the constraint to be valid. <code>name</code> <code>string</code> Specifies the cell(instance) name where the disable timing constraint will be removed. It is an error to supply both a cell name and a constraint ID, as they are mutually exclusive. No wildcards are allowed when specifying a clock name, either alone or in an accessor command. <code>to</code> <code>string</code> Specifies the ending port. The <code>-from</code> arguments must either both be present or both omitted for the constraint to be valid. <code>id</code> <code>string</code> Specifies the constraint name where the disable timing constraint will be removed. It is an error to supply both a cell name and a constraint ID, as they are mutually exclusive. No wildcards are allowed when specifying a clock name, either alone or in an accessor command."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter _AtclParam0_ is missing. None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock name, either alone or in an accessor command such as <code>get_pins</code> or <code>get_ports</code>.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#example","title":"Example","text":"<p>The following example removes disable timing constraint between A and Y ports.</p> <pre><code>remove_disable_timing -from A -to Y -id new_constraint\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_disable_timing</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-682FA165-B1C2-4054-BBF1-DD35C37E8134/#see-also","title":"See Also","text":"<ul> <li>set_disable_timing</li> <li>list_disable_timings</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6835740C-318C-4B79-BB53-8004B67B4A78/","title":"unlink_files","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6835740C-318C-4B79-BB53-8004B67B4A78/#description","title":"Description","text":"<p>This Tcl command removes a link to a file in your project and it is not removed link to a folder. You can unlink a file form a folder, and to unlink the whole folder you have to unlink all files one by one from the link folder.</p> <pre><code>unlink_files \\\n       [-file {absolute or related path and name of the linked file}] \\\n       [-from_disk {0|1}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6835740C-318C-4B79-BB53-8004B67B4A78/#arguments","title":"Arguments","text":"Parameter Type Description file string Absolute or relative path and name of the linked (remote) file you want to unlink. There may be multiple -file arguments (see example below). You can repeat this argument to unlink multiple files. from_disk boolean Removes file from disk. Valid values are: TRUE or 1, FALSE or 0."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6835740C-318C-4B79-BB53-8004B67B4A78/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' is missing or has invalid value. None Required parameter 'file' is missing. None Unable to find the file. None Parameter 'param_name' is not defined. Valid command formatting is 'unlink_files [-file \"file\"]+ [-from_disk \"TRUE | FALSE\"] ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6835740C-318C-4B79-BB53-8004B67B4A78/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6835740C-318C-4B79-BB53-8004B67B4A78/#example","title":"Example","text":"<ol> <li> <p>Unlink the file file1.vhd from my project.</p> <pre><code>unlink_files -file {E:\\Share\\file1.vhd}\n</code></pre> </li> <li> <p>Unlink files \u201cE:\\Share\\abc.v\u201d and \u201cE:\\Share\\abc.sdc\" from the project using Environment variable \u201cMSCC_ROOT_1\u201d that has the root directory path \u201cE:\\Share\u201d.</p> <pre><code>unlink_files -file {${MSCC_ROOT_1}/abc.v} -file {${MSCC_ROOT_1}/abc.sdc}\n</code></pre> </li> </ol>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6835740C-318C-4B79-BB53-8004B67B4A78/#see-also","title":"See Also","text":"<ul> <li>create_links</li> <li>change_link</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/","title":"get_cells","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/#description","title":"Description","text":"<p>Returns a collection of instance (cell) objects in the current design that match a specified search pattern. You can use this command only as part of a <code>-from</code>, <code>-to</code> argument in the following Tcl commands: <code>set_max delay</code>, <code>set_multicycle_path</code>, and <code>set_false_path</code>. Wildcards can be used to select multiple cells at once. If no objects match the criteria, the empty string is returned.</p> <pre><code>get_cells pattern\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/#arguments","title":"Arguments","text":"Parameter Type Description <code>pattern</code> string Specifies the pattern to match the instances to return. For example, <code>get_cells U18*</code> returns all instances starting with the characters <code>U18</code>, where <code>*</code> is a wild card character that represents any character string. This is mandatory. Return Type Description <code>object</code> Returns an object representing the cells (instances) that match those specified in the pattern argument."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter _AtclParam0_ is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/#example","title":"Example","text":"<p>The following example sets maximum delay constraining all paths from reg* cells to out ports with a delay less than 2 ns.</p> <pre><code>set_max_delay 2 -from [get_cells {reg*}] -to [get_ports {out}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>get_cells</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-683FA571-BCBF-447E-99A4-0EBEB4429303/#see-also","title":"See Also","text":"<ul> <li>get_clocks</li> <li>get_nets</li> <li>get_pins</li> <li>get_ports</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68621767-6285-43A3-8C5E-B8306CC0C496/","title":"create_and_configure_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68621767-6285-43A3-8C5E-B8306CC0C496/#description","title":"Description","text":"<p>This Tcl command creates a configured core component for a core selected from the Libero Catalog. This command works for core components created for different types of cores namely, Sg cores, System Builder cores and Direct cores. In the Libero SoC, choose View &gt; Windows &gt; Catalog. The Catalog displays a list of available cores, bus and macros. From the Catalog, you can create a component from the list of available cores, add a processor or peripheral, add a bus interface to your SmartDesign component, instantiate simulation cores or add a macro (Arithmetic, Basic Block, etc.) to your SmartDesign component.</p> <p>Limitations: The command does not work for SmartFusion 2 and IGLOO 2 System Builder components, SmartFusion 2 MSS component, and RTG4 PCIE_SERDES_IF_INIT (RTG4 High Speed Serial Interface 1 - EPCS and XAUI - with Initialization), NPSS_SERDES_IF_INIT (RTG4 High Speed Serial Interface 2 - EPCS and XAUI - with Initialization) and RTG4FDDRC_INIT (RTG4 DDR Memory Controller with initialization) core components.</p> <p>Note: For Direct Core and Solutions cores, refer to the core handbook or the core user guide for a list of valid parameters and values.</p> <pre><code>create_and_configure_core -core_vlnv {Vendor:Library:Name:Version} \\\n                          -component_name \"component_name\" \\\n                          -params \"core_parameters\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68621767-6285-43A3-8C5E-B8306CC0C496/#arguments","title":"Arguments","text":"Parameter Type Description core_vlnv string Specifies the version identifier of the core being configured. It is mandatory. component_name string Specifies the name of the configured core component. It is mandatory. params string Specifies the parameters needed to configure the core component. It is mandatory. It can either take single parameter or multiple parameters at a time. This command will fail if none of the core parameters are specified."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68621767-6285-43A3-8C5E-B8306CC0C496/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'core_vlnv' is missing. None Parameter 'core_vlnv' of command 'create_and_configure_core' cannot be empty. None Required parameter 'component_name' is missing. None Unable to create core. A Component with that name already exists. None Cannot find Spirit core configuration file for vendor:Actel library:Simulation name:&lt;core_name&gt; version:1.0.1. None Parameter 'param_name' is not defined. Valid command formatting is 'create_and_configure_core -core_vlnv \"vlnv for the core\" -component_name \"name of the created component\" [-params \"[params]+\"] '"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68621767-6285-43A3-8C5E-B8306CC0C496/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68621767-6285-43A3-8C5E-B8306CC0C496/#example","title":"Example","text":"<p>The following command configured SgCore(PF_CCC_C3) core - sets core parameters values, specifies the version identifier of the SgCore(PF_CCC_C3) core.</p> <pre><code>create_and_configure_core -core_vlnv {Actel:SgCore:PF_CCC:1.0.115} \\\n-component_name {PF_CCC_C3} \\\n-params {\"PLL_IN_FREQ_0:25\" \\\n\"GL0_0_IS_USED:true\" \\\n\"GL0_0_OUT_FREQ:150\" \\\n\"GL0_1_IS_USED:true\" \\\n\"GL0_1_OUT_FREQ:50\"}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68621767-6285-43A3-8C5E-B8306CC0C496/#see-also","title":"See Also","text":"<ul> <li>configure_core</li> <li>remove_core</li> <li>download_core</li> <li>download_latest_cores</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68BBB3C5-3DA9-4455-8602-16720D5027E0/","title":"smartpower_voltage_opcond_set_design_wide","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68BBB3C5-3DA9-4455-8602-16720D5027E0/#description","title":"Description","text":"<p>This tcl command sets the voltage settings for SmartPower design-wide operating conditions.</p> <pre><code>smartpower_voltage_opcond_set_design_wide \\\n          -voltage \"VDD | VDD18 | VDDI 1.8 | VDD25\" \\\n          [-best \"decimal value\"] \\\n          [-typical \"decimal value\"] \\\n          [-worst \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68BBB3C5-3DA9-4455-8602-16720D5027E0/#arguments","title":"Arguments","text":"Parameter    Type    Description    voltage    string    Specifies the voltage supply in the operating conditions. The acceptable values for this argument are the following: -   VDD - Sets the voltage operating conditions for VDD. -   VDDAUX - Sets the voltage operating conditions for VDDAUX. -   VDD25 - Sets the voltage operating conditions for VDD25. -   VDDI 2.5 - Sets the voltage operating conditions for VDDI 2.5. -   VDD18 - Sets the voltage operating conditions for VDD18. -   VPP - Sets the voltage operating conditions for VPP. -   VCCA - Sets the voltage operating conditions for VCCA. -   VCCI 3.3 - Sets the voltage operating conditions for VCCI 3.3. -   VCCI 2.5 - Sets the voltage operating conditions for VCCI 2.5. -   VCCI 1.8 - Sets the voltage operating conditions for VCCI 1.8. -   VCCI 1.5 - Sets the voltage operating conditions for VCCI 1.5. -   VCC33A - Sets the voltage operating conditions for VCC33A. -   VCCDA - Sets the voltage operating conditions for VCCDA. -   VPP - Sets the voltage operating conditions for VPP.    best    decimal    Specifies the best voltage used for design-wide operating conditions.    typical    decimal    Specifies the typical voltage used for design-wide operating conditions.    worst    decimal    Specifies the worst voltage used for design-wide operating conditions.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68BBB3C5-3DA9-4455-8602-16720D5027E0/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'worst' has illegal value. None Parameter 'typical' has illegal value. None Parameter 'best' has illegal value. None Invalid best voltage value (0.000) for VDDI 1.8. VDDI 1.8 best voltage must be between 1.710 and 1.890. None Parameter 'voltage' has illegal value. None Required parameter 'voltage' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_voltage_opcond_set_design_wide -voltage \"VDD | VDD18 | VDDI 1.8 | VDD25\" [-best \"decimal value\"] [-typical \"decimal value\"] [-worst \"decimal value\"]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68BBB3C5-3DA9-4455-8602-16720D5027E0/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68BBB3C5-3DA9-4455-8602-16720D5027E0/#example","title":"Example","text":"<p>This example sets VDDI 1.8 for design-wide to best 1.72, typical 1.85 and worst 1.88:</p> <pre><code>smartpower_voltage_opcond_set_design_wide \\\n                              -voltage {VDDI 1.8} \\\n                              -best {1.72} \\\n                              -typical {1.85} \\\n                              -worst {1.88}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-68BBB3C5-3DA9-4455-8602-16720D5027E0/#see-also","title":"See Also","text":"<ul> <li>smartpower_set_voltage_opcond</li> <li>smartpower_voltage_opcond_set_mode_specific</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697493F5-3A0D-43EF-A631-67001F543252/","title":"use_source_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697493F5-3A0D-43EF-A631-67001F543252/#description","title":"Description","text":"<p>This Tcl command defines a module for your project.</p> <pre><code>use_source_file \\\n-file {full pathname} \\\n-module value\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697493F5-3A0D-43EF-A631-67001F543252/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the Verilog or VHDL file. Value is the name of the file you wish use (including the full pathname). This is mandatory. module string Specifies the module in which you want to use the file. This is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697493F5-3A0D-43EF-A631-67001F543252/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Required parameter 'module' is missing. None 'file1.vhd' does not define module 'top'. None '/prj/hdl/file1.v' is not in the project."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697493F5-3A0D-43EF-A631-67001F543252/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697493F5-3A0D-43EF-A631-67001F543252/#example","title":"Example","text":"<p>Specify file1.vhd in the <code>./project/hdl</code> directory, in the module named top.</p> <pre><code>use_source_file -file \"./project/hdl/file1.vhd\" -module \"top\"\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6974B6B6-2F4C-426D-AF6B-A4FC5791C527/","title":"Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands","text":"<ul> <li> <p>ssn_analyzer_noise_report </p> </li> <li> <p>ssn_analyzer_rerun_analysis </p> </li> <li> <p>ssn_analyzer_set_dontcare </p> </li> <li> <p>ssn_analyzer_set_pulse_width </p> </li> <li> <p>ssn_analyzer_set_static </p> </li> <li> <p>ssn_analyzer_summary_report </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697D4E4B-BCBF-413B-969C-E0543EFE689C/","title":"sd_apply_presentation","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697D4E4B-BCBF-413B-969C-E0543EFE689C/#description","title":"Description","text":"<p>This tcl command allows you to change the presentation view. It takes the SmartDesign name and file path as a parameter containing all the presentation data.</p> <pre><code>-sd_name {SmartDesign_component_name}\n-pm_model_file {Presentation_data_path}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697D4E4B-BCBF-413B-969C-E0543EFE689C/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign on which the presentation will be changed. It is mandatory. pm_model_file string Specifies the file path which contains the presentation data. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697D4E4B-BCBF-413B-969C-E0543EFE689C/#error-codes","title":"Error Codes","text":"Error Code Description None Error: {Path} file does not exist. None Error: {Path} file does not have read access None Required parameter 'sd_name' is missing. None The component 'SmartDesign_component_name' does not exist. None Required parameter 'pm_model_file' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697D4E4B-BCBF-413B-969C-E0543EFE689C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-697D4E4B-BCBF-413B-969C-E0543EFE689C/#example","title":"Example","text":"<p>The following example changes the presentation view of a SmartDesign.</p> <pre><code>sd_apply_presentation -sd_name {sd} -pm_model_file {/home/user/sd.pm}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6A9D5996-EBF2-4FBA-8A35-1A82822441FD/","title":"download_latest_cores","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6A9D5996-EBF2-4FBA-8A35-1A82822441FD/#description","title":"Description","text":"<p>This Tcl command is used to download the latest cores into the vault. A project does not need to be open to run this command. This command takes no arguments. The Catalog Options dialog box enables you to customize your Catalog. Display only the latest version of a core is checked by default. This option, if checked, shows the latest versions of cores that are not in the Vault, and also filters out any duplicate cores that have the same Vendor, Library, and Name, with an earlier version number.</p> <p>Important:</p> <ul> <li> <p>If there are no cores to be downloaded, you will see the following message:</p> <pre><code>Info:All the latest cores are present in the vault.\n</code></pre> </li> <li> <p>If there is no internet access, you will see the following message:</p> <pre><code>Cannot download cores. Please make sure you're connected to the internet and internet access is not disabled from the Preferences.\n</code></pre> </li> </ul> <pre><code>download_latest_cores\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6A9D5996-EBF2-4FBA-8A35-1A82822441FD/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6A9D5996-EBF2-4FBA-8A35-1A82822441FD/#example","title":"Example","text":"<p>The following command downloads the latest cores into the vault.</p> <pre><code>download_latest_cores\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6A9D5996-EBF2-4FBA-8A35-1A82822441FD/#see-also","title":"See Also","text":"<ul> <li>configure_core</li> <li>download_core</li> <li>remove_core</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B2F6286-28BC-474F-B409-EB337072902C/","title":"set_user_lib_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B2F6286-28BC-474F-B409-EB337072902C/#description","title":"Description","text":"<p>This Tcl command sets your user library options during simulation. If you do not use a custom library these options are not available.</p> <pre><code>set_user_lib_options -name {Library name} \\\n                     -path {Library path} \\\n                     -option {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B2F6286-28BC-474F-B409-EB337072902C/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Sets the name of your user library. This is mandatory.    path    string    Sets the path name of your user library. This is mandatory.    option    string    Sets your default compile options on your user library. This is mandatory; possible values are: -   do\\_not\\_compile - user library is not compiled. -   refresh - user library is refreshed. -   compile - user library is compiled. -   recompile - user library is recompiled. -   refresh\\_and\\_compile - user library is refreshed and compiled."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B2F6286-28BC-474F-B409-EB337072902C/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'path' is missing. None Required parameter 'name' is missing. None Required parameter 'option' is missing. None option: Invalid argument value: 'value' (expecting do_not_compile, refresh, compile, recompile or refresh_and_compile). None Parameter 'param_name' is not defined. Valid command formatting is 'set_user_lib_options -name \"Library name\" -path \"Library path\" -option \"do_not_compile | refresh | compile | recompile | refresh_and_compile\" ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B2F6286-28BC-474F-B409-EB337072902C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B2F6286-28BC-474F-B409-EB337072902C/#example","title":"Example","text":"<p>The example below sets the name for the user library to \"test1\", the path to <code>c:/msemi_des_files/libraries/test1</code>, and the compile option to \"do not compile\".</p> <pre><code>set_user_lib_options -name {test1} -path {c:/msemi_des_files/libraries/test1} \\\n-option {do_not_compile}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B3773B9-5221-4825-81A3-7E2FEDCBAD67/","title":"smartpower_set_default_io_enable_rate","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B3773B9-5221-4825-81A3-7E2FEDCBAD67/#description","title":"Description","text":"<p>Enter description here</p> <p>Note: Command 'smartpower_set_default_io_enable_rate' is deprecated, but it is still executable. Use \"smartpower_change_setofpin_statistics\" instead.</p> <pre><code>smartpower_set_default_io_enable_rate -pin_enable_rate \"decimal value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B3773B9-5221-4825-81A3-7E2FEDCBAD67/#arguments","title":"Arguments","text":"Parameter Type Description pin_enable_rate decimal Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B3773B9-5221-4825-81A3-7E2FEDCBAD67/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'pin_enable_rate' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_default_io_enable_rate -pin_enable_rate \"decimal value\"'. None Parameter 'pin_enable_rate' must be less than or equal to 100.000. None Parameter 'pin_enable_rate' must be a positive decimal value. None pin_enable_rate: Invalid argument value: 'value' (expecting decimal value)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B3773B9-5221-4825-81A3-7E2FEDCBAD67/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B3773B9-5221-4825-81A3-7E2FEDCBAD67/#example","title":"Example","text":"<p>Enter example description here</p> <pre><code>smartpower_set_default_io_enable_rate -pin_enable_rate \"4\"\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B61A580-B130-40D9-B85F-F83E1686F8C8/","title":"signal_integrity_import","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B61A580-B130-40D9-B85F-F83E1686F8C8/#description","title":"Description","text":"<p>This Tcl command imports Signal Integrity parameter options and other physical information for the selected lane/all lanes from an external PDC file.</p> <pre><code>signal_integrity_import -lane {phisical lane name} \\\n                        -pdc_file_name {path to the *.pdc file}\nsignal_integrity_import -all_lanes \\\n                        -pdc_file_name {path to the *.pdc file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B61A580-B130-40D9-B85F-F83E1686F8C8/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <code>set_debug_device</code> command. lane string Specifies the physical location of the lane. Must specify either '-lane' or '-all_lanes' command arguments. pdc_file_name string The path of the pdc file to be saved. all_lanes none Specifies all physical location of the lanes. Must specify either '-lane' or '-all_lanes' command arguments. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B61A580-B130-40D9-B85F-F83E1686F8C8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'signal_integrity_import [-deviceName \"device name\"] [-lane \"Lane Instance Name\"] [-all_lanes \"TRUE | FALSE\"] [-pdc_file_name \"PDC File Name\"]'. None Signal Integrity: Must specify '-pdc_file_name. None Signal Integrity: Import from *.pdc failed. Signal Integrity Constraints of lane not available in the file. None Signal Integrity: Unable to Import from *.pdc file. None Signal Integrity: Must specify one of '-lane'or '-all_lanes' command arguments. None Signal Integrity: Must not specify both '-lane' and '-all_lanes' command arguments. None Signal Integrity: Lane Name not found in the list of assigned physical lanes in Libero. Provide the correct lane name."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B61A580-B130-40D9-B85F-F83E1686F8C8/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B61A580-B130-40D9-B85F-F83E1686F8C8/#example","title":"Example","text":"<p>The following example imports Signal Integrity parameter options and other physical information for the \"Q0_LANE0\" lane from ./SI_Q0LANE0.pdc:</p> <pre><code>signal_integrity_import -lane {Q0_LANE0} \\\n                        -pdc_file_name {./SI_Q0LANE0.pdc}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B61A580-B130-40D9-B85F-F83E1686F8C8/#see-also","title":"See Also","text":"<ul> <li> <p>signal_integrity_export</p> </li> <li> <p>signal_integrity_write</p> </li> <li> <p>load_SI_design_defaults</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B7FF14B-9083-41EC-A843-9C21DD7D6ABD/","title":"export_sdc_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B7FF14B-9083-41EC-A843-9C21DD7D6ABD/#description","title":"Description","text":"<p>This Tcl command exports the file for timing constraints. The exported file has a <code>*.sdc</code> file name extension.</p> <pre><code>export_sdc_file -file { absolute path and name of *.sdc file }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B7FF14B-9083-41EC-A843-9C21DD7D6ABD/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the SDC file to export."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B7FF14B-9083-41EC-A843-9C21DD7D6ABD/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'export_sdc_file -file \"Export SDC File Name\"' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B7FF14B-9083-41EC-A843-9C21DD7D6ABD/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B7FF14B-9083-41EC-A843-9C21DD7D6ABD/#example","title":"Example","text":"<p>The following command exports the SDC file for timing constraints to sd1.sdc.</p> <pre><code>export_sdc_file -file {E:/designs/export/sd1.sdc}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B99E893-7B43-4C80-AA0A-8C6A7AD3E83E/","title":"export_fp_pdc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B99E893-7B43-4C80-AA0A-8C6A7AD3E83E/#description","title":"Description","text":"<p>This Tcl command exports the Floorplanning Physical Design Constraint (*.pdc) File. You can export the Floorplan PDC file from Constraint Manager &gt; I/O Attributes or Constraint Manager Floor Planner or from File menu. Constraints can be exported to PDC file for reference, but must be manually added to an existing PDC or imported via the Constraints Editor for the changes to affect the final paced and routed design. The exported file has *.pdc file name extension. Before exporting, you need to run 'Place and Route'.</p> <pre><code>export_fp_pdc \\\n         -file { absolute or relative path and name of *.pdc file } \\\n         [-mode { PDC_PLACE | PDC_FULL_PLACEMENT }]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B99E893-7B43-4C80-AA0A-8C6A7AD3E83E/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies absolute or relative path and name of the *.pdc file. It is mandatory. mode string Choose the type of information that you want to export. Use <code>PDC_PLACE</code> to export user\u2019s floorplanning constraints, for example, fixed logic and regions. Use PDC_FULL_PLACEMENT to export information about all of the physical design constraints (I/O constraints, I/O Banks, routing constraints, region constraints, global and local clocks). This is an optional parameter. Default is PDC_PLACE."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B99E893-7B43-4C80-AA0A-8C6A7AD3E83E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'export_fp_pdc -file \"Export File Name\" [-mode \"Export Mode\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B99E893-7B43-4C80-AA0A-8C6A7AD3E83E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B99E893-7B43-4C80-AA0A-8C6A7AD3E83E/#example","title":"Example","text":"<p>The following example exports information about all of the physical designs constraints (I/O constraints, I/O Banks, routing constraints, region constraints, global and local clocks).</p> <pre><code>export_fp_pdc -file {E:/designs/export/sd1_fp.pdc} \\\n              -mode {PDC_FULL_PLACEMENT}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6B99E893-7B43-4C80-AA0A-8C6A7AD3E83E/#see-also","title":"See Also","text":"<ul> <li>export_io_pdc</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6BEC664A-F2AB-4278-A7D1-FE5A520190D9/","title":"read_usram","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6BEC664A-F2AB-4278-A7D1-FE5A520190D9/#description","title":"Description","text":"<p>This tcl command reads a uSRAM block from the device.</p> <pre><code>read_usram [-deviceName \"device name\"] \\\n           [-name \"USRAM block name\"] \\\n           [-logicalBlockName \"USRAM user defined block name\"] \\\n           [-port \"USRAM port name\"] \\\n           [-file \"Data file name\"] \\\n           [-fileName \"Data file name\"]\n**\nPhisical block**\nread_usram -name {RAMS_LSRAM_URAM_0/PF_DPSRAM_C0_0/PF_DPSRAM_C0_0/PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0/INST_RAM1K20_IP}\n\n**Logical block\n**read_usram -logicalBlockName {RAMS_LSRAM_URAM_0/PF_URAM_C0_0/PF_URAM_C0_0} -port {Port A}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6BEC664A-F2AB-4278-A7D1-FE5A520190D9/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. name string\u200b Specifies the name for the target block. logicalBlockName string\u200b Specifies the name of the user defined memory block. port string\u200b Specifies the port of the memory block selected. Can be either Port A or Port B. file string\u200b This parametr is ptional. Specifies the output file name for the data read from the device. fileName string\u200b This parametr is ptional. Specifies the output file name for the data read from the device. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6BEC664A-F2AB-4278-A7D1-FE5A520190D9/#error-codes","title":"Error Codes","text":"Error Code Description None Missing argument. Must specify '-name' or '-logicalBlockName'. None Error: Parameter 'param_name' is not defined. Valid command formatting is'read_usram [-deviceName \"device name\"] [-name \"USRAM block name\"] [-logicalBlockName \"USRAM user defined block name\"] [-port \"USRAM port name\"] [-file \"Data file name\"] [-fileName \"Data file name\"]'. None Parameter 'name' has illegal value. None Error reading USRAM block value from the device: Target block not found in debug file. None Parameter 'file' has illegal value. None Port_name is an invalid Port name. None\u200b Parameter 'port' has illegal value. None\u200b RAM port name must be specified. None\u200b LSRAM block cannot be read. Use phyical block option to read. None\u200b Parameter 'logicalBlockName' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6BEC664A-F2AB-4278-A7D1-FE5A520190D9/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6BEC664A-F2AB-4278-A7D1-FE5A520190D9/#example","title":"Example","text":"<p>Reads the uSRAM Block Fabric_Logic_0/U3/F_0_F0_U1/ramtmp_ramtmp_0_0/INST_RAM64x12_IP from the PolarFire device and writes it to the file sram_block_output.txt.</p> <pre><code>read_usram \\\n-name {Fabric_Logic_0/U3/F_0_F0_U1/ramtmp_ramtmp_0_0/INST_RAM64x12_IP} \\\n\u2013fileName {output.txt}\n</code></pre> <p>This example reads the uSRAM logical Block {Fabric_Logic_0/U3/F_0_F0_U1} from {Port A}.</p> <pre><code>read_usram -logicalBlockName {Fabric_Logic_0/U3/F_0_F0_U1} -port {Port A}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6BEC664A-F2AB-4278-A7D1-FE5A520190D9/#see-also","title":"See Also","text":"<ul> <li>write_usram</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C6CD9A8-6AE4-461E-BB7E-43A1F54AFF64/","title":"rename_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C6CD9A8-6AE4-461E-BB7E-43A1F54AFF64/#description","title":"Description","text":"<p>This Tcl command copies/renames a file specified by the <code>-file</code> parameter to a different name specified by the <code>-target</code> parameter. Creates a new file in the &lt;project_name&gt; directory.</p> <pre><code>rename_file -file { absolute path and the name of file } -target { new_filename }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C6CD9A8-6AE4-461E-BB7E-43A1F54AFF64/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute path and original name of the file. target string Specifies the just new name of the file. If specified constraint file, then created new file in constraint directory, otherwise new file created in the &lt;project_name&gt; directory, not renamed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C6CD9A8-6AE4-461E-BB7E-43A1F54AFF64/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'file' has illegal value. None Required parameter 'target' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C6CD9A8-6AE4-461E-BB7E-43A1F54AFF64/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C6CD9A8-6AE4-461E-BB7E-43A1F54AFF64/#example","title":"Example","text":"<p>The following command copies the constraint a.sdc file specified by the <code>-file</code> parameter to a b.sdc specified by <code>-target</code> parameter in the \"c:/user/\" directory.</p> <pre><code>rename_file -file {c:/user/a.sdc} -target {b.sdc}\n</code></pre> <p>The following command copies the a.v verilog file specified by the <code>-file</code> parameter to a b.v specified by <code>-target</code> parameter in the project directory not in hdl.</p> <pre><code>rename_file -file { /libero_prj/hdl/a.v } -target {b.v}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C922BA3-89B3-4CCC-B430-A9B86917A694/","title":"save_log","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C922BA3-89B3-4CCC-B430-A9B86917A694/#description","title":"Description","text":"<p>This Tcl command saves your Libero SoC log file.</p> <pre><code>save_log -file { absolute or relative path of log file }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C922BA3-89B3-4CCC-B430-A9B86917A694/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the log file name. It must be the absolute or relative path."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C922BA3-89B3-4CCC-B430-A9B86917A694/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C922BA3-89B3-4CCC-B430-A9B86917A694/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6C922BA3-89B3-4CCC-B430-A9B86917A694/#example","title":"Example","text":"<p>The following example saves the log of Libero SoC with the name 'my_logfile.log'.</p> <pre><code>save_log -file {my_logfile.log}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/","title":"get_clocks","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/#description","title":"Description","text":"<p>Returns an object representing the clock(s) that match those specified in the current timing scenario. Wildcards can be used to select multiple clocks at once. If no objects match the criteria, the empty string is returned.</p> <pre><code>get_clocks pattern\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/#arguments","title":"Arguments","text":"Parameter Type Description <code>pattern</code> string Mandatory. Specifies the pattern to match to the SmartTime on which a clock constraint has been set. Return Type Description <code>object</code> Returns an object representing the clock(s) that match those specified in the pattern argument."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter <code>_AtclParam0_</code> is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/#example","title":"Example","text":"<p>The following example sets maximum delay constraining all paths from datal port to ck1 clock with a delay less then 2 ns.</p> <pre><code>set_max_delay -from [get_ports datal] -to [get_clocks ck1]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>get_clocks</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>create_generated_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6D0A3D2D-DB6D-470C-9C93-C87D4F0EE599/","title":"save_active_probe_list","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6D0A3D2D-DB6D-470C-9C93-C87D4F0EE599/#description","title":"Description","text":"<p>This Tcl command saves the list of active probes to a file.</p> <pre><code>save_active_probe_list [-deviceName \"device name\"] \\\n                       -file \"path to the file\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6D0A3D2D-DB6D-470C-9C93-C87D4F0EE599/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Parameter is optional if only one device is available in the current configuration. file string The output file location. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6D0A3D2D-DB6D-470C-9C93-C87D4F0EE599/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'save_active_probe_list [-deviceName \"device name\"] -file \"filename\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6D0A3D2D-DB6D-470C-9C93-C87D4F0EE599/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6D0A3D2D-DB6D-470C-9C93-C87D4F0EE599/#example","title":"Example","text":"<p>This example saves the active probe list in \u201c./my_probes.txt\u201d file.</p> <pre><code>save_active_probe_list -file \u201c./my_probes.txt\u201d\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6D0A3D2D-DB6D-470C-9C93-C87D4F0EE599/#see-also","title":"See Also","text":"<ul> <li> <p>delete_active_probe</p> </li> <li> <p>load_active_probe_list</p> </li> <li> <p>read_active_probe</p> </li> <li> <p>select_active_probe</p> </li> <li> <p>write_active_probe</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1/","title":"export_bitstream_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1/#description","title":"Description","text":"<p>This Tcl command configures the parameters for the bitstream to be exported from Libero.</p> <p>Important: RTG4 and PolarFire devices do not support the security, SPI directory, or serialization options that SmartFusion 2 and IGLOO 2 devices support.</p> <p>The following is the syntax for the Export Bitstream File Tcl command for SmartFusion 2, IGLOO 2, and RTG4.</p> <p>Important: The Tcl script file exported from Libero will include all command options. You can modify or remove the options.</p> <pre><code>export_bitstream_file [-file_name \"file_name\"] \\\n[-export_dir \"export_dir\"] \\\n[-format \"PPD | DAT | HEX | STP | CHAIN_STP | SPI | SVF\" ] \\\n[-for_ihp \"TRUE | FALSE\" ] \\\n[-master_file \"TRUE | FALSE\" ] \\\n[-master_file_components \"SECURITY | FABRIC | ENVM\" ] \\\n[-encrypted_uek1_file \"TRUE | FALSE\" ] \\\n[-encrypted_uek1_file_components \"FABRIC | ENVM\" ] \\\n[-encrypted_uek2_file \"TRUE | FALSE\" ] \\\n[-encrypted_uek2_file_components \"FABRIC | ENVM\" ] \\\n[-encrypted_uek3_file \"TRUE | FALSE\" ] \\\n[-encrypted_uek3_file_components \"FABRIC | ENVM\" ] \\\n[-trusted_facility_file \"TRUE | FALSE\" ] \\\n[-trusted_facility_file_components 'FABRIC | ENVM\" ] \\\n[-add_golden_image \"TRUE | FALSE\" ] \\\n[-golden_image_address \"golden_image_address\" ] \\\n[-golden_image_design_version \"golden_image_design_version\" ] \\\n[-add_update_image \"TRUE | FALSE\" ] \\\n[-update_image_address \"update_image_address\" ] \\\n[-update_image_design_version \"update_image_design_version\" ] \\\n[-serialization_stapl_type \"serialization_stapl_type\" ] \\\n[-serialization_target_solution \"serialization_target_solution\" ] \\\n[-script \"script\" ] \\\n[-force_rtg4_otp \"TRUE | FALSE\" ] \\\n[-master_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-uek1_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-uek2_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-uek3_include_plaintext_passkey \"TRUE | FALSE\" ]\n</code></pre> <p>The following is the syntax for the Export Bitstream File Tcl command for PolarFire.</p> <pre><code>export_bitstream_file [-file_name \"file_name\"] \\\n[-export_dir \"export_dir\"] \\\n[-format \"PPD | DAT | HEX | STP | SPI\" ] \\\n[-for_ihp \"TRUE | FALSE\" ] \\\n[-limit_SVF_file_size \"TRUE | FALSE\" ] \\\n[-limit_SVF_file_by_max_filesize_or_vectors \"limit_SVF_file_by_max_filesize_or_vectors\" ] \\\n[-svf_max_filesize \"svf_max_filesize\" ] \\\n[-svf_max_vectors \"svf_max_vectors\" ] \\\n[-master_file \"TRUE | FALSE\" ] \\\n[-master_file_components \"SECURITY | FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-encrypted_uek1_file \"TRUE | FALSE\" ] \\\n[-encrypted_uek1_file_components \"FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-encrypted_uek2_file \"TRUE | FALSE\"] \\\n[-encrypted_uek2_file_components \"FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-trusted_facility_file \"TRUE | FALSE\"] \\\n[-trusted_facility_file_components \"FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-trusted_facility_keep_fabric_operational \"TRUE | FALSE\"] \\\n[-trusted_facility_skip_startup_seq \"TRUE | FALSE\"] \\\n[-zeroization_likenew_action \"TRUE | FALSE\" ] \\\n[-zeroization_unrecoverable_action \"TRUE | FALSE\" ] \\\n[-master_backlevel_bypass \"TRUE | FALSE\" ] \\\n[-uek1_backlevel_bypass \"TRUE | FALSE\" ] \\\n[-uek1_keep_fabric_operational \"TRUE | FALSE\"] \\\n[-uek1_skip_startup_seq \"TRUE | FALSE\"] \\\n[-uek2_backlevel_bypass \"TRUE | FALSE\" ] \\\n[-uek2_keep_fabric_operational \"TRUE | FALSE\"] \\\n[-uek2_skip_startup_seq \"TRUE | FALSE\"] \\\n[-master_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-uek1_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-uek2_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-script \"script\" ]\n</code></pre> <p>The following is the syntax for the Export Bitstream File Tcl command for PolarFire SoC.</p> <p>Important: High water mark values are needed when One Way Passcode (OWP) is enabled and SPI file is being exported.</p> <pre><code>export_bitstream_file [-file_name \"file_name\"] \\\n[-export_dir \"export_dir\"] \\\n[-format \"PPD | DAT | HEX | STP | SPI\" ] \\\n[-for_ihp \"TRUE | FALSE\" ] \\\n[-limit_SVF_file_size \"TRUE | FALSE\" ] \\\n[-limit_SVF_file_by_max_filesize_or_vectors \"limit_SVF_file_by_max_filesize_or_vectors\" ] \\\n[-svf_max_filesize \"svf_max_filesize\" ] \\\n[-svf_max_vectors \"svf_max_vectors\" ] \\\n[-master_file \"TRUE | FALSE\" ] \\\n[-master_file_components \"SECURITY | FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-encrypted_uek1_file \"TRUE | FALSE\" ] \\\n[-encrypted_uek1_file_components \"FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-encrypted_uek2_file \"TRUE | FALSE\"] \\\n[-encrypted_uek2_file_components \"FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-trusted_facility_file \"TRUE | FALSE\"] \\\n[-trusted_facility_file_components \"FABRIC | SNVM | ENVM | FABRIC_SNVM\" ] \\\n[-zeroization_likenew_action \"TRUE | FALSE\" ] \\\n[-zeroization_unrecoverable_action \"TRUE | FALSE\" ] \\\n[-master_backlevel_bypass \"TRUE | FALSE\" ] \\\n[-uek1_backlevel_bypass \"TRUE | FALSE\" ] \\\n[-uek2_backlevel_bypass \"TRUE | FALSE\" ] \\\n[-master_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-uek1_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-uek2_include_plaintext_passkey \"TRUE | FALSE\" ] \\\n[-sanitize_snvm \"TRUE | FALSE\" ] \\\n[-sanitize_envm \"TRUE | FALSE\" ] \\\n[-trusted_facility_keep_fabric_operational \"TRUE | FALSE\" ] \\\n[-trusted_facility_skip_startup_seq \"TRUE | FALSE\" ] \\\n[-uek1_keep_fabric_operational \"TRUE | FALSE\" ] \\\n[-uek1_skip_startup_seq \"TRUE | FALSE\" ] \\\n[-uek1_high_water_mark {1234} ] \\\n[-uek2_keep_fabric_operational \"TRUE | FALSE\" ] \\\n[-uek2_skip_startup_seq \"TRUE | FALSE\" ] \\\n[-uek2_high_water_mark {1234} ] \\\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Specifies the name of the file that will be exported. The default file name is the design name.**Important:** File name must start with the design name.    export\\_dir    string    Specifies the directory location for the export. By default, the file is saved in the `//export` directory.    format    string    Specifies the bitstream file formats to be exported. Space is used as a delimiter. The value can be any one of PPD, STP, CHAIN\\_STP, DAT, SPI, HEX, and SVF. If omitted, PPD and DAT files will be exported. **Note:**  -   Exporting CHAIN\\_STP, SVF, and SPI files is not supported in RTG4. -   Exporting CHAIN\\_STP and SVF files is not supported in PolarFire.    for\\_ihp    boolean    Specifies the export of bitstream files for Microchip In-House Programming \\(IHP\\). Valid values are: TRUE, true, 1, FALSE, false, 0. The default value is 0.    limit\\_SVF\\_file\\_size    boolean    Specifies limit on the SVF file size. Valid values are: TRUE, true, 1, FALSE, false, 0.    limit\\_SVF\\_file\\_by\\_max\\_filesize\\_or\\_vectors    boolean    Specifies limit on the SVF file size or vectors number. Valid values are: TRUE, true, 1, FALSE, false, 0.    svf\\_max\\_filesize    integer    Specifies svf file maximum size. It is equal to or greater than 0 KB.    svf\\_max\\_vectors    integer    Specifies maximum number of vectors in file. It must be equal to or greater than 0.    script    string    Absolute path of script file. This is an optional parameter.    force\\_rtg4\\_otp    boolean    Enforces the use of One-Time Programming \\(OTP\\). It is optional. Valid values are: TRUE, true, 1, FALSE, false, 0. Default is 0.    uek2\\_high\\_water\\_mark    integer    High Water Mark \\(HWM\\) is required for SPI files only if atleast one locked component \\(not permanently locked\\) is selected and OWP is enabled. If OWP is disabled, HWM is disabled too. An error is generated if the HWM is not specified when required. You must keep a track of the HWM and ensure the value is increasing. **Important:** HWM value for UEK1 file is not required. HWM for UEK1 and HWM for UEK2 cannot be equal. The HWM value can be upto 32 HEX characters. 0 is an illegal value.   <p>Security-Related Options</p> <p>The following table lists the Security-related options.</p> <p>Important: One of the <code>trusted_facility file</code>, <code>master_file</code>, <code>encrypted_uek1_file,</code> and <code>encrypted_uek2_file</code>, or <code>encrypted_uek3_file</code> must be set to 1. 1 indicates that this particular file type will be exported; 0 indicates that it will not be exported. For example, if <code>trusted_facility_file</code> is set to 1, all other file types must be set to 0.</p> <p>If <code>trusted_facility_file</code> is set to 0, a combination of <code>master_file</code> and <code>uek1_file</code>, <code>uek2_file</code>, and <code>uek3_file</code> can be set to 1. In this case, master_file must be set to 1.</p> <p>Export the bitstream file as you may require the design components saved in the exported bitstream file.</p>   Parameter    Type    Description    trusted\\_facility\\_file    boolean    Specifies the bitstream file to be exported. -   1 - Indicates that this particular file type will be exported. -   0 - Indicates that it will not be exported.    trusted\\_facility\\_file\\_components    string    Specifies the components of the design that will be saved to the bitstream file. The default is FABRIC. The value can be: -   PolarFire\u00ae - one or any combination of FABRIC, SNVM, ENVM, or FABRIC\\_SNVM. -   SmartFusion\u00ae 2, IGLOO\u00ae 2, and RTG4\u2122 - one or any combination of FABRIC, ENVM.   <p>Zeroization Options:</p> <p>The following table lists the Zeroization options.</p> Parameter Type Description zeroization_likenew_action boolean Specifies that all data will be erased, and the device can be reprogrammed immediately. zeroization_unrecoverable_action boolean Specifies that all data will be erased, and the device cannot be reprogrammed and must be scrapped. <p>Custom Security Options</p> <p>The following table lists the Custom security options.</p>   Parameter    Type    Description    master\\_file    boolean    Specifies the bitstream files to be exported. Depends on the selected security. **Important:** If `-master_file` is 1, SECURITY must be selected.    master\\_file\\_components    string    Specifies the components in the design that will be saved to the bitstream file. -   PolarFire\u00ae - SECURITY, FABRIC, SNVM, FABRIC\\_SNVM, ENVM -   SmartFusion\u00ae 2, IGLOO\u00ae 2, and RTG4\u2122 - SECURITY, FABRIC, ENVM  **Important:**  1.  The SECURITY option is available in `-bitstream_file_components` only when file type is \u200bINITIATOR in `-bitstream_file_type`. 2.  SNVM must be programmed with FABRIC. 3.  Security-only programming must be performed only on erased or new devices. If performed on device with fabric programmed, the fabric will be disabled after performing security-only programming. You must reprogram the fabric to re-enable it.    encrypted\\_uek1\\_file    boolean    Specifies the bitstream file to be exported. Default is 0. Valid values are: -   1 - indicates that this particular file type will be exported. -   0 - indicates that it will not be exported.    encrypted\\_uek1\\_file\\_components    string    Specifies the components of the design that will be saved to uek1 bitstream. The value can be any one or both of FABRIC and ENVM. -   PolarFire - FABRIC, ENVM, FABRIC\\_SNVM, SNVM -   SmartFusion 2, IGLOO 2, and RTG4 - FABRIC, ENVM  **Important:** sNVM should be programmed with FABRIC.    encrypted\\_uek2\\_file    boolean    Specifies the bitstream file to be exported. Default is 0. Valid values are: -   1 - indicates that this particular file type will be exported. -   0 - indicates that it will not be exported.    encrypted\\_uek2\\_file\\_components    string    Specifies the components of the design that will be saved to uek2 bitstream. -   PolarFire - FABRIC, ENVM, FABRIC\\_SNVM, SNVM. -   SmartFusion 2, IGLOO 2 and RTG4 - FABRIC, ENVM.  **Important:** sNVM should be programmed with FABRIC.    encrypted\\_uek3\\_file    boolean    Specifies the bitstream file to be exported. Valid values are: -   1 - indicates that this particular file type will be exported. -   0 - indicates that it will not be exported.    encrypted\\_uek3\\_file\\_components    string    Specifies the components of the design that will be saved to uek3 bitstream. The value can be any one or both of FABRIC and ENVM.    master\\_include\\_plaintext\\_passkey    boolean    Specifies that the \u200bInitiator file includes plain text passkey. This argument is optional.    uek1\\_include\\_plaintext\\_passkey    boolean    Specifies that uek1 includes plain text passkey. This argument is optional.    uek2\\_include\\_plaintext\\_passkey    boolean    Specifies that uek2 includes plain text passkey. This argument is optional.    uek3\\_include\\_plaintext\\_passkey    boolean    Specifies that uek3 includes plain text passkey. This argument is optional.   <p>Bypass Back Level Protection Options</p> <p>The following table lists the Bypass Back Level Protection options. These options are only supported by the SPI bitstream files. Export the bitstream file as you may require the design components saved in the exported bitstream file.</p> Parameter Type Description master_backlevel_bypass boolean Specifies the Bypass Back Level protection for Golden/Recovery bitstream if back level protection is enabled in _master file. uek1_backlevel_bypass boolean Specifies the Bypass Back Level Protection for Golden/Recovery bitstream if back level protection is enabled in _uek1 file. uek2_backlevel_bypass boolean Specifies the Bypass Back Level Protection for Golden/Recovery bitstream if back level protection is enabled in _uek2 file. <p>SPI-Related Options</p> <p>The following table lists the SPI-related options. These are optional.</p>   Parameter    Type    Description    add\\_golden\\_image    boolean    -   1 - To enable golden SPI image in SPI direct. -   0 - To disable golden SPI image in SPI direct.    golden\\_image\\_address    string    32-bit hexadecimal address for golden image.    golden\\_image\\_design\\_version    string    Decimal value for golden image design version.    add\\_update\\_image    boolean    -   1 - To enable golden update SPI image. -   0 - To disable golden update SPI image.    update\\_image\\_address    string    Hexadecimal value for update image address.    update\\_image\\_design\\_version    string    Decimal value for update image design version.   <p>Serialization Options</p> <p>The following table lists the serialization options. These are optional.</p> Parameter Type Description serialization_stapl_type string Serialization stapl file type either SINGLE or MULTIPLE. Default is SINGLE. serialization_target_solution string Target programming hardware \u2013 Flashpro_3_4_5 or generic_STAPL_player. Default is Flashpro_3_4_5. <p>Advanced Options</p> <p>The following table lists the advanced options. These options are available for PolarFire SoC device family only.</p> Parameter Type Description trusted_facility_keep_fabric_operational boolean Specifies to keep fabric in operational state during programming if file is programmed at a trusted facility. Valid values are: TRUE, true, 1, FALSE, false, 0. trusted_facility_skip_startup_seq boolean Specifies to skip device start-up sequence after programming if file is programmed at a trusted facility and<code>trusted_facility_keep_fabric_operational</code> is TRUE. Valid values are: TRUE, true, 1, FALSE, false, 0. uek1_keep_fabric_operational boolean Specifies to keep fabric in operational state during programming if file is encrypted using UEK1 custom security. Valid values are: TRUE, true, 1, FALSE, false, 0. uek1_skip_startup_seq boolean Specifies to skip device start-up sequence after programming if file is programmed using UEK1 custom security and<code>uek1_keep_fabric_operational</code> is TRUE. Valid values are: TRUE, true, 1, FALSE, false, 0. uek2_ keep_fabric_operational boolean Specifies to keep fabric in operational state during programming if file is programmed using UEK2 custom security. Valid values are: TRUE, true, 1, FALSE, false, 0. uek2_ skip_startup_seq boolean Specifies to skip device start-up sequence after programming if file is programmed using UEK2 custom security and<code>uek2_keep_fabric_operational</code> is TRUE. Valid values are: TRUE, true, 1, FALSE, false, 0."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1/#error-codes","title":"Error Codes","text":"Error Code Description None Warning: SPI Directory options are not supported for RTG4\u2122 devices and will be ignored. None Incorrect Update SPI Image address format. Address must be 32-bit HEX number. None Golden SPI Image parameters are required to export SPI directory. None Export SPI files is not supported. Export SVF files is not supported. None You have not configured custom security options. You can only export bitstream files to program at trusted facility."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1/#example","title":"Example","text":"<p>Export bitstream file for design with default security:</p> <pre><code>export_bitstream_file \\\n-trusted_facility_file 1 \\\n-trusted_facility_file_components {FABRIC}\n</code></pre> <p>Export bitstream file for design with custom security options.</p> <p>Export bitstreams to \u200bInitiator, uek1 and uek2 encrypted files. \u200bInitiator file to include security, fabric components and Export Pass Key in Plaintext, uek1 and uek2 encrypted files to include FABRIC with Like new Zeroization option enabled.</p> <pre><code>export_bitstream_file\\\n-file_name {fftousram_new} \\\n-export_dir\n{X:\\10_docs_review\\pf2.2_sp1\\Programming_sars\\99412\\clkint_fftousram_ac_latch_launch\\des\nigner\\fftousram_new\\export} \\\n-format {PPD DAT STP HEX} \\\n-for_ihp 1 \\\n-master_file 1 \\\n-master_file_components {SECURITY FABRIC} \\\n-encrypted_uek1_file 1 \\\n-encrypted_uek1_file_components {FABRIC} \\\n-encrypted_uek2_file 1 \\\n-encrypted_uek2_file_components {FABRIC} \\\n-trusted_facility_file 0 \\\n-trusted_facility_file_components {} \\\n-zeroization_likenew_action 1 \\\n-zeroization_unrecoverable_action 0 \\\n-master_backlevel_bypass 0 \\\n-uek1_backlevel_bypass 0 -uek2_backlevel_bypass 0 \\\n-master_include_plaintext_passkey 1 \\\n-uek1_include_plaintext_passkey 0 \\\n-uek2_include_plaintext_passkey 0\n</code></pre> <p>The following example, intented for SmartFusion 2 and IGLOO 2 families, exports SPI directory for programming recovery:</p> <pre><code>export_bitstream_file \\\n-add_golden_image 1 \\\n-golden_image_address {1111} \\\n-golden_image_design_version {1} \\\n-add_update_image 1 \\\n-update_image_address {1211} \\\n-update_image_design_version {1}\n</code></pre> <p>The following example exports bitstream file for design with MSS/serialization clients. This example failed in case of PolarFire family.</p> <pre><code>export_bitstream_file \\\n-file_name {mss1} \\\n-format {STP} \\\n-trusted_facility_file 1 \\\n-trusted_facility_file_components {FABRIC} \\\n-serialization_stapl_type {SINGLE} \\\n-serialization_target_solution {FLASHPRO_3_4_5}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6F247D21-61E7-427C-A368-BE47ABF57D82/","title":"read_flash_memory","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6F247D21-61E7-427C-A368-BE47ABF57D82/#description","title":"Description","text":"<p>The command reads information from the NVM(Non volatile memory) modules. There are two types of information that can be read:</p> <p>\u2022 Page Status \u2013 includes ECC1, ECC2, status, write count, access protection.</p> <p>\u2022 Page Data</p> <pre><code>read_flash_memory [-deviceName { device_name }] \\\n                  [-startpage { integer_value }] \\\n                  [-endpage { integer_value }] \\\n                  [-access { all | status | data }] \\\n                  [-file { filename }]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6F247D21-61E7-427C-A368-BE47ABF57D82/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. startpage integer Startpage is for page range. The value must be an integer. You must specify a -endpage and - block along with this argument. endpage integer Endpage is for page range. The value must be an integer. You must specify a -startpage and -block along with this argument. access string\u200b Specifies what eNVM information to check: page status, data or both. By default \"all\". file string\u200b Name of output file for memory read. Return Type Description String Displays page status and data of Flash Memnory Contet with plain text format."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6F247D21-61E7-427C-A368-BE47ABF57D82/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Parameter 'access' has illegal value. None Parameter 'endpage' has illegal value. None Parameter 'startpage' has illegal value. None\u200b Parameter 'deviceName' has illegal value. None\u200b Parameter 'param_name' is not defined. Valid command formatting is'read_flash_memory [-deviceName \"device name\"] [-block \"integer value\"] [-client \"client name\"] [-startpage \"integer value\"] [-endpage \"integer value\"] [-access \"all | status | data | raw\"] [-file \"filename\"]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6F247D21-61E7-427C-A368-BE47ABF57D82/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2\\*    RTG4\\*"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6F247D21-61E7-427C-A368-BE47ABF57D82/#example","title":"Example","text":"<p>This example checks eNVM data information from 0 to 2 pages.</p> <pre><code>read_flash_memory -startpage 0 -endpage 2 -access {data} \\\n                  -file {flash_memory}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-6F247D21-61E7-427C-A368-BE47ABF57D82/#see-also","title":"See Also","text":"<ul> <li>check_flash_memory</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70780312-85E8-4779-A8B6-59BF892E04E0/","title":"smartpower_init_do","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70780312-85E8-4779-A8B6-59BF892E04E0/#description","title":"Description","text":"<p>This Tcl command initializes the frequencies and probabilities for clocks, registers, set/reset nets, primary inputs, combinational outputs, enables and other sets of pins, and selects a mode for initialization.</p> <pre><code>smartpower_init_do [-opmode \"Active\"] \\\n           [-with \"vectorless | default\"] \\\n           [-clocks \"TRUE | FALSE\"] \\\n           [-registers \"TRUE | FALSE\"] \\\n           [-set_reset \"TRUE | FALSE\"] \\\n           [-primaryinputs \"TRUE | FALSE\"] \\\n           [-combinational \"TRUE | FALSE\"] \\\n           [-enables \"TRUE | FALSE\"] \\\n           [-othersets \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70780312-85E8-4779-A8B6-59BF892E04E0/#arguments","title":"Arguments","text":"Parameter    Type    Description    opmode    string    This parameter is optional and specifies the mode in which to initialize frequencies and probabilities. The value must be Active or Flash\\*Freeze \\(RTG4, SmartFusion 2 and IGLOO 2\\).    with    string    This sets the option of initializing frequencies and probabilities with vectorless analysis or with fixed values. The acceptable values for this argument are the following: -   vectorless - Initializes frequencies and probabilities with vectorless analysis. -   fixed - Initializes frequencies and probabilities with fixed values.    clocks    boolean    This sets the option of initializing frequencies and probabilities for all clocks. The following table shows theacceptable values for this argument: -   TRUE, true or 1 - Initializes frequencies and probabilities for all clocks. -   FALSE, false or 0 - Does not initialize frequencies and probabilities for all clocks.    registers    boolean    This sets the option of initializing frequencies and probabilities for all registers. The following table shows theacceptable values for this argument: -   TRUE, true or 1 - Initializes frequencies and probabilities for all registers. -   FALSE, false or 0 - Does not initialize frequencies and probabilities for all registers.    set\\_reset    boolean    This sets the option of initializing frequencies and probabilities for all set/reset nets. The following table shows theacceptable values for this argument: -   TRUE, true or 1 - Initializes frequencies and probabilities for all set/reset nets. -   FALSE, false or 0 - Does not initialize frequencies and probabilities for all set/reset nets.    primaryinputs    boolean    This sets the option of initializing frequencies and probabilities for all primary inputs. The acceptable values for this argument are the following: -   TRUE, true or 1 - Initializes frequencies and probabilities for all primary inputs. -   FALSE, false or 0 - Does not initialize frequencies and probabilities for all primary inputs.    combinational    boolean    This sets the option of initializing frequencies and probabilities for all combinational outputs. The acceptable values for this argument are the following: -   TRUE, true or 1 - Initializes frequencies and probabilities for all combinational outputs. -   FALSE, false or 0 - Does not initialize frequencies and probabilities for all combinational outputs.    enables    boolean    This sets the option of initializing frequencies and probabilities for all enable sets of pins. The acceptable values for this argument are the following: -   TRUE, true or 1 - Initializes frequencies and probabilities for all enable sets of pins. -   FALSE, false or 0 - Does not initialize frequencies and probabilities for all enable sets of pins.    othersets    boolran    This sets the option of initializing frequencies and probabilities for all other sets of pins. The acceptable values for this argument are the following: -   TRUE, true or 1 - Initializes frequencies and probabilities for all other sets of pins. -   FALSE, false or 0 - Does not initialize frequencies and probabilities for all other sets of pins   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70780312-85E8-4779-A8B6-59BF892E04E0/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'othersets' has illegal value. None Parameter 'enables' has illegal value. None enables: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'combinational' has illegal value. None combinational: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'primaryinputs' has illegal value. None primaryinputs: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'set_reset' has illegal value. None set_reset: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'registers' has illegal value. None registers: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'clocks' has illegal value. None clocks: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'opmode' has illegal value. None opmode: Invalid argument value: 'Static' (expecting Active or Flash*Freeze). None Parameter 'with' has illegal value. None with: Invalid argument value: 'value' (expecting vectorless, default or fixed). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_do [-opmode \"Active\"] \\ [-with \"vectorless | default\"] \\ [-clocks \"TRUE | FALSE\"] \\ [-registers \"TRUE | FALSE\"] \\ [-set_reset \"TRUE | FALSE\"] \\ [-primaryinputs \"TRUE | FALSE\"] \\ [-combinational \"TRUE | FALSE\"] \\ [-enables \"TRUE | FALSE\"] \\ [-othersets \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70780312-85E8-4779-A8B6-59BF892E04E0/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70780312-85E8-4779-A8B6-59BF892E04E0/#example","title":"Example","text":"<p>The following example initializes all clocks with:</p> <pre><code>smartpower_init_do -with {vectorless} \\\n                   -opmode {my_mode} \\\n                   -clocks {true} \\\n                   -registers{true} \\\n                   -asynchronous {true} \\\n                   -primaryinputs {true} \\\n                   -combinational {true} \\\n                   -enables {true} \\\n                   -othersets {true}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70B03C52-9071-4752-97BF-92B67240C060/","title":"export_profiles","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70B03C52-9071-4752-97BF-92B67240C060/#description","title":"Description","text":"<p>This Tcl command exports your tool profiles. Performs the same action as the Export Profiles dialog box.</p> <pre><code>export_profiles -file { absolute path and name of exported file } \\\n                [-export \"value\" ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70B03C52-9071-4752-97BF-92B67240C060/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Specifies the absolute path and name to the exported profile file.    export    string    Specifies your profile export options. The following table shows the acceptable values for this argument: -   predefined - exports only predefined profiles -   user - exports only user profiles -   all - exports all profiles"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70B03C52-9071-4752-97BF-92B67240C060/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' : the file '/prj/profiles_command/exp.tcl' has got an invalid extension. Valid extension is 'ini'. None Required parameter 'file' is missing. None Parameter 'file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'export_profiles -file \"file name\" [-export \"predefined | user | all\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70B03C52-9071-4752-97BF-92B67240C060/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70B03C52-9071-4752-97BF-92B67240C060/#example","title":"Example","text":"<p>The following command exports all profiles to the file './profile_commands/all_profiles'.</p> <pre><code>export_profiles -file \"./profile_commands/all_profiles\" -export all\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-70B03C52-9071-4752-97BF-92B67240C060/#see-also","title":"See Also","text":"<ul> <li>add_profile</li> <li>edit_profile</li> <li>remove_profile</li> <li>select_profile</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7149F9F5-6B83-4B2C-9D36-77CD42A159C1/","title":"smartpower_report_power_peak_analyzer","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7149F9F5-6B83-4B2C-9D36-77CD42A159C1/#description","title":"Description","text":"<p>This Tcl command creates a cycle accurate power report, which reports a power waveform with one power value per clock period or half-period instead of an average power for the whole simulation.</p> <pre><code>smartpower_report_power_peak_analyzer \\\n                    -vcd_file \"VCD file\" \\\n                    [-style \"Text | CSV\"] \\\n                    [-partial_parse \"TRUE | FALSE\"] \\\n                    [-start_time \"decimal value\"] \\\n                    [-end_time \"decimal value\"] \\\n                    [-auto_detect_top_level_name \"TRUE | FALSE\"] \\\n                    [-top_level_name \"top level name\"] \\\n                    [-glitch_filtering \"false | auto | true\"] \\\n                    [-glitch_threshold \"integer value\"] \\\n                    [-opmode \"Active | Static\"] \\\n                    [-auto_detect_sampling_period \"TRUE | FALSE\"] \\\n                    [-sampling_clock \"clk\"] \\\n                    [-sampling_rate_per_period \"TRUE | FALSE\"] \\\n                    [-sampling_offset \"decimal value\"] \\\n                    [-sampling_period \"decimal value\"] \\\n                    [-use_only_local_extrema \"TRUE | FALSE\"] \\\n                    [-use_power_threshold \"TRUE | FALSE\"] \\\n                    [-power_threshold \"decimal value\"] \\\n                    [-file \"file\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7149F9F5-6B83-4B2C-9D36-77CD42A159C1/#arguments","title":"Arguments","text":"Parameter    Type    Description    vcd\\_file    string    Specifies the path to the \\*.vcd file that you want to import.    style    string    Specifies the format in which the report will be exported. The acceptable values for this argument are the following: -   Text - The report will be exported as Text file. -   CSV\\(by default\\) - The report will be exported as CSV file.    partial\\_parse    boolean    Specifies whether to partially parse the \\*.vcd file. The acceptable values for this argument are the following: -   TRUE, true or 1 - Partially parses the \\*.vcd file. -   FALSE, false or 0 - Does not partially parse the \\*.vcd file.    start\\_time    decimal    This option is available only if `-partially_parse` is set to true. Specifies the start time \\(in ns\\) to partially parse the \\*.vcd file.    end\\_time    decimal    This option is available only if `-partially_parse` is set to true. Specifies the start time \\(in ns\\) to partially parse the \\*.vcd file.    auto\\_detect\\_top\\_level\\_name    boolean    Specifies whether to automatically detect the top-level name. The acceptable values for this argument are the following: -   TRUE, true or 1 - Automatically detects the top-level name. -   FALSE, false or 0 - Does not automatically detect the top-level name.    top\\_level\\_name    string    Specifies the top-level name.    glitch\\_filtering    string    Specifies whether to use glitch filtering. The acceptable values for this argument are the following: -   TRUE, true or 1 - Glitch filtering is on. -   FALSE, false or 0 - Enables automatic glitch filtering. This option will ignore any value specified in -glitch\\_threshold. -   auto - Glitch filtering is off.    glitch\\_threshold    integer    This option is only available when `-glitch_filtering` is set to true. Specifies the glitch filtering value\\(in ps\\).    power\\_summary    boolean    Specifies whether to include the power summary, which shows the static and dynamic values in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the power summary in the report. -   FALSE, false or 0 - Does not include the power summary in the report.    auto\\_detect\\_sampling\\_period    boolean    Specifies whether to automatically detect the sampling period. The acceptable values for this argument are the following: -   TRUE, true or 1 - Automatically detects the sampling period. -   FALSE, false or 0 - Does not automatically detect the sampling period.    sampling\\_clock    string    Specifies the sampling clock.    sampling\\_rate\\_per\\_period    boolean    Specifies whether to set the sampling rate per period. The acceptable values for this argument are the following: -   TRUE, true or 1 - Specifies the sampling rate per period. -   FALSE, false or 0 - Specifies the sampling rate per half period.    sampling\\_offset    decimal    Specifies the offset used to calculate the sampling offset \\(in ps\\).    sampling\\_period    decimal    Specifies the offset used to calculate the sampling period \\(in ps\\).    use\\_only\\_local\\_extrema    boolean    Specifies whether to limit the history size by keeping only local extrema. The acceptable values for this argument are the following: -   TRUE, true or 1 - Limits the history size by keeping only local extrema. -   FALSE, false or 0 - Does not limit the history size by keeping only local extrema.    use\\_power\\_threshold    boolean    Specifies whether to limit the history size by setting a power threshold. The acceptable values for this argument are the following: -   TRUE, true or 1 - Limits the history size by setting a power threshold. -   FALSE, false or 0 - Does not limit the history size by setting a power threshold.    power\\_threshold    decimal    Sets the power threshold value.    opmode    string    Use this option to specify the mode from which the operating conditions are extracted to generate the report. -   Active - The operating mode is set to Active. -   Flash\\*Freeze - The operating mode is set to Flash\\*Freeze.    filename    string    Specifies the name or path of the file to be exported. This argument is mandatory. Default created under designer/&lt;root\\_name&gt; dircetory.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7149F9F5-6B83-4B2C-9D36-77CD42A159C1/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'vcd_file' is missing. None VCD: Incorrect VCD file. \"enddefinitions\" not found. None VCD: File ./power.vcd doesn't exist: Failed to generate power report. None style: Invalid argument value: 'value' (expecting Text or CSV). None partial_parse: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None start_time: Invalid argument value: 'value' (expecting decimal value). None end_time: Invalid argument value: 'value' (expecting decimal value). None auto_detect_top_level_name: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None glitch_filtering: Invalid argument value: 'value' (expecting false, auto or true). None glitch_threshold: Invalid argument value: 'value' (expecting integer value). None auto_detect_sampling_period: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None sampling_clock: Invalid argument value: 'value' (expecting \"sampling clock pin name\"). None sampling_rate_per_period: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None sampling_offset: Invalid argument value: 'value' (expecting decimal value). None sampling_period: Invalid argument value: 'value' (expecting decimal value). None use_only_local_extrema: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None use_power_threshold: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None power_threshold: Invalid argument value: 'value' (expecting decimal value). None opmode: Invalid argument value: 'value' (expecting Active, Static or Flash*Freeze). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_report_power_peak_analyzer [-partial_parse \"TRUE | FALSE\"] \\ [-start_time \"decimal value\"] \\ [-end_time \"decimal value\"] \\ [-auto_detect_top_level_name \"TRUE | FALSE\"] \\ [-top_level_name \"top level name\"] \\ [-glitch_filtering \"false | auto | true\"] \\ [-glitch_threshold \"integer value\"] \\ -vcd_file \"VCD file\" \\ [-style \"Text | CSV\"] \\ [-opmode \"Active | Static\"] \\ [-auto_detect_sampling_period \"TRUE | FALSE\"] \\ [-sampling_clock \"clk\"] \\ [-sampling_rate_per_period \"TRUE | FALSE\"] \\ [-sampling_offset \"decimal value\"] \\ [-sampling_period \"decimal value\"] \\ [-use_only_local_extrema \"TRUE | FALSE\"] \\ [-use_power_threshold \"TRUE | FALSE\"] \\ [-power_threshold \"decimal value\"] \\ [-file \"file\"]'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7149F9F5-6B83-4B2C-9D36-77CD42A159C1/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7149F9F5-6B83-4B2C-9D36-77CD42A159C1/#example","title":"Example","text":"<p>This example generates a cycle accurate power report named \"report_power_cycle_based.txt\":</p> <pre><code>smartpower_report_power_peak_analyzer \\\n            -partial_parse \"TRUE\" \\\n                    -vcd_file \"power.vcd\" \\\n                    -style \"Text\" \\\n                    -start_time \"0.05\" \\\n                    -end_time \"1.00\" \\\n                    -auto_detect_top_level_name \"TRUE\" \\\n                    -glitch_filtering \"FALSE\" \\\n                    -glitch_threshold \"100\" \\\n                    -auto_detect_sampling_period \"TRUE\" \\\n                    -sampling_clock \"clk\" \\\n                    -sampling_rate_per_period \"TRUE\" \\\n                    -sampling_offset \"0.00\" \\\n                    -sampling_period \"10000.00\" \\\n                    -use_only_local_extrema \"TRUE\" \\\n                    -use_power_threshold \"TRUE\" \\\n                    -power_threshold \"0.00\" \\\n                    -opmode \"Active\" \\\n                    \"report_power_cycle_based.txt\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7149F9F5-6B83-4B2C-9D36-77CD42A159C1/#see-also","title":"See Also","text":"<ul> <li>smartpower_report_power</li> <li>smartpower_report_power_activity_map</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A40FE9-5444-4D55-8C40-D01D9205C0B5/","title":"smartdesign","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A40FE9-5444-4D55-8C40-D01D9205C0B5/#description","title":"Description","text":"<p>This Tcl command changes severity of Smart Design Data/ID Width mismatch, Memory Map DRC from error to warning vice versa.</p> <pre><code>smartdesign -memory_map_drc_change_error_to_warning {true|false} \\\n            -bus_interface_data_width_drc_change_error_to_warning {true|false} \\\n            -bus_interface_id_width_drc_change_error_to_warning {true|false}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A40FE9-5444-4D55-8C40-D01D9205C0B5/#arguments","title":"Arguments","text":"Parameter Type Description memory_map_drc_change_error_to_warning Boolean Specify true or 1 to change memory map error DRC to warning. bus_interface_data_width_drc_change_error_to_warning Boolean Specify true or 1 to change bus interface data width mismatch error DRC to warning. bus_interface_id_width_drc_change_error_to_warning Boolean Specify true or 1 to change bus interface ID width mismatch error DRC to warning. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A40FE9-5444-4D55-8C40-D01D9205C0B5/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is \u2018smartdesign[-memory_map_drc_change_error_to_warning true | false][-bus_interface_data_width_drc_change_error_to_warning true | false][-bus_interface_id_width_drc_change_error_to_warning true | false]"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A40FE9-5444-4D55-8C40-D01D9205C0B5/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A40FE9-5444-4D55-8C40-D01D9205C0B5/#example","title":"Example","text":"<p>The following example change severity of SmartDesign Data, ID Width mismatch, Memory Map Error to Warning DRC:</p> <pre><code>smartdesign -memory_map_drc_change_error_to_warning true \\\n            -bus_interface_data_width_drc_change_error_to_warning true \\\n            -bus_interface_id_width_drc_change_error_to_warning true\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A91DBF-A07E-427B-A2E2-767036D75698/","title":"save","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A91DBF-A07E-427B-A2E2-767036D75698/#description","title":"Description","text":"<p>Saves all changes made prior to this command. This includes changes made on constraints, options, and sets.</p> <pre><code>save\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A91DBF-A07E-427B-A2E2-767036D75698/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A91DBF-A07E-427B-A2E2-767036D75698/#example","title":"Example","text":"<p>The following script sets the maximum number of paths reported by list_paths to 10, reads an SDC file, and save both the option and the constraints into the design project.</p> <pre><code>set_options -limit_max_paths 10\nread_sdc somefile.sdc\nsave\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-71A91DBF-A07E-427B-A2E2-767036D75698/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>save</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7224024C-FBBA-4058-BE55-D6D522A1300F/","title":"GENERATEDEBUGDATA","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7224024C-FBBA-4058-BE55-D6D522A1300F/#description","title":"Description","text":"<p>\"GENERATEDEBUGDATA\" a command tool used in the run_tool command. This Tcl command generates the files needed by SmartDebug during device debug.</p> <pre><code>run_tool -name {GENERATEDEBUGDATA}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7224024C-FBBA-4058-BE55-D6D522A1300F/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7224024C-FBBA-4058-BE55-D6D522A1300F/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7224024C-FBBA-4058-BE55-D6D522A1300F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7224024C-FBBA-4058-BE55-D6D522A1300F/#example","title":"Example","text":"<p>Generate Debug Data:</p> <pre><code>run_tool -name {GENERATEDEBUGDATA}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7224024C-FBBA-4058-BE55-D6D522A1300F/#see-also","title":"See Also","text":"<ul> <li>export_smart_debug_data</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7229437A-BBBD-45B5-B9A4-F6A2C87F3440/","title":"serdes_read_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7229437A-BBBD-45B5-B9A4-F6A2C87F3440/#description","title":"Description","text":"<p>This tcl command reads the SerDes register value and displays the result in the log window/console.</p> <pre><code>serdes_read_register -serdes \"integer value\" \\\n                     [-lane \"integer value\"] \\\n                     -name \"Serdes Register Name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7229437A-BBBD-45B5-B9A4-F6A2C87F3440/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <code>set_debug_device</code> command. serdes integer Specify SerDes block number. Must be between 0 and and varies between dies. lane integer Specify SerDes lane number. Must be between 0 and 3.The lane number must be specified when the lane register is used. Otherwise, the command will fail.When the lane number is specified along with the SYSTEM or PCIe register, the command will fail with an error message, as the lane is not applicable to them. name string Specify name of the SerDes register. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7229437A-BBBD-45B5-B9A4-F6A2C87F3440/#error-codes","title":"Error Codes","text":"Error Code Description None SerDes block number must be specified and must be one of the following. None Parameter 'serdes' has illegal value. None serdes: Invalid argument value: '' (expecting integer value). None Reg_name is either an invalid or unsupported SerDes register. None Parameter 'lane' has illegal value. None lane: Invalid argument value: '' (expecting integer value). None Parameter 'name' has illegal value. None 0 is either an invalid or unsupported SerDes register. None Parameter 'param_name' is not defined. Valid command formatting is 'serdes_read_register [-deviceName \"device name\"] [-serdes \"integer value\"] [-lane \"integer value\"] [-name \"Serdes Register Name\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7229437A-BBBD-45B5-B9A4-F6A2C87F3440/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7229437A-BBBD-45B5-B9A4-F6A2C87F3440/#example","title":"Example","text":"<p>This example reads {SYSTEM_SER_PLL_CONFIG_HIGH} register value of the SerDes 0.</p> <pre><code>serdes_read_register -serdes 0 -name {SYSTEM_SER_PLL_CONFIG_HIGH}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7229437A-BBBD-45B5-B9A4-F6A2C87F3440/#see-also","title":"See Also","text":"<ul> <li> <p>serdes_lane_reset</p> </li> <li> <p>serdes_write_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/","title":"remove_multicycle_path","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#description","title":"Description","text":"<p>Removes a multicycle path constraint from the current timing scenario by specifying either its exact arguments or its ID. If the arguments do not match a multicycle path constraint in the current scenario, or if the specified ID does not refer to a multicycle path constraint, this command fails.</p> <p>Note: Do not specify both multicycle path arguments and the constraint ID.</p> <pre><code>remove_multicycle_path [-from from_list] [-to to_list] [-through through_list]\n</code></pre> <pre><code>remove_multicycle_path -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> list of strings Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell. <code>through</code> list of strings Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass. <code>to</code> list of strings Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell. <code>id</code> string Specifies the ID of the multicycle path constraint to remove from the current scenario. Specify either the exact multicycle path arguments to remove or the constraint ID that refers to the multicycle path constraint to remove."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#error-codes","title":"Error Codes","text":"Error Code Description None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock name, either alone or in an accessor command such as <code>get_pins</code> or <code>get_ports</code>.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#example","title":"Example","text":"<p>The following example specifies all the multicycle paths between reg1 and reg2.</p> <pre><code>remove_multicycle_path -from [get_pins {reg1}] -to [get_pins {reg2}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_multicycle_path</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-723B415A-8372-4EA9-AAA5-0653DF318A17/#see-also","title":"See Also","text":"<ul> <li>set_multicycle_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-725CDA0A-C505-41D6-ACA2-92871DC94D95/","title":"set_option","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-725CDA0A-C505-41D6-ACA2-92871DC94D95/#description","title":"Description","text":"<p>This Tcl command sets your synthesis and FPGA Hardware Breakpoint Auto Instantiation options on a module. Default values are used if parameters are omitted.</p> <pre><code>set_option [-synth \"TRUE | FALSE\" ] [-fhb \"TRUE | FALSE\" ] \\\n          [-module \"module_name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-725CDA0A-C505-41D6-ACA2-92871DC94D95/#arguments","title":"Arguments","text":"Parameter    Type    Description    synth    boolean    Enables/Disables Libero synthesis tool for root design in your project. Default is 1. Possible values are: -   TRUE \\| true \\| 1 - Enables synthesis tool for your design. Default value. -   FALSE \\| false \\| 0 - Disables synthesis tool for your design.    fhb    boolean    -   TRUE \\| true \\| 1 - Enables FPGA Hardware Breakpoint Auto Instantiation. Default value. -   FALSE \\| false \\| 0 - Disable FPGA Hardware Breakpoint Auto Instantiation.    module    string    Identifies the module on which you will run synthesis. Default is \\{&lt;root\\_design\\_name&gt;::work\\}."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-725CDA0A-C505-41D6-ACA2-92871DC94D95/#error-codes","title":"Error Codes","text":"Error Code Description None Project Manager does not support PLACE, you cannot activate it in the flow. None Cannot find module named \"top\". None Parameter 'module' has illegal value. None synth: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None fhb:Invalid argument value: ' ' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'module' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_option [-synth \"TRUE | FALSE\"] [-fhb \"TRUE | FALSE\"] [-module \"module\"]"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-725CDA0A-C505-41D6-ACA2-92871DC94D95/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-725CDA0A-C505-41D6-ACA2-92871DC94D95/#example","title":"Example","text":"<p>The following command sets synthesis option on the module top.vhd.</p> <pre><code>set_option -synth \"TRUE\" -module \"top\"\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7295EA35-AE66-494A-984A-D173C8C69BAE/","title":"smartpower_add_new_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7295EA35-AE66-494A-984A-D173C8C69BAE/#description","title":"Description","text":"<p>This Tcl command creates a new custom scenario entering the scenario name, duration (total duration for the sequence must equal to 100%), and selecting previously defined operating modes for this sequence.</p> <pre><code>smartpower_add_new_scenario -name {New Scenario name} \\\n                            [-description {description of scenario}] \\\n                            -mode {Mode_name:duration}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7295EA35-AE66-494A-984A-D173C8C69BAE/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the new scenario. description string Specifies the description of the new scenario. This parameter is optional. mode string Specifies the previously defined mode(s) and duration(s) for the specified scenario. This parameter is mandatory. There may be multiple -mode arguments (see example below). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7295EA35-AE66-494A-984A-D173C8C69BAE/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Required parameter 'mode' is missing. None mode: Invalid argument value: 'mode_name' (expecting Active, Static or Flash*Freeze). None The sum of the duration must be 100%. Current sum: duration_value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_add_new_scenario -name \"scenario name\" [-description \"description\"] [-mode \"\":\"\"]+'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7295EA35-AE66-494A-984A-D173C8C69BAE/#supported-families","title":"Supported Families","text":"Supported Families Supported Versions PolarFire\u00ae v12.4+ SmartFusion\u00ae 2 v12.4+ RTG4\u2122 v12.4+ IGLOO\u00ae 2 v12.4+ PolarFire SoC v12.6+"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7295EA35-AE66-494A-984A-D173C8C69BAE/#example","title":"Example","text":"<p>This example creates a new scenario called \"MyScenario\" with the specified modes and durations:</p> <pre><code>smartpower_add_new_scenario -name \"MyScenario\" -mode \"Custom_1:50.00\" \\ \n                        -mode \"Custom_2:25.00\" -mode \"Active:25.00\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7295EA35-AE66-494A-984A-D173C8C69BAE/#see-also","title":"See Also","text":"<ul> <li>smartpower_edit_scenario</li> <li>smartpower_remove_scenario</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-742BCF06-9D39-432E-801F-554D2C2554C1/","title":"set_device_order","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-742BCF06-9D39-432E-801F-554D2C2554C1/#description","title":"Description","text":"<p>This Tcl command sets the order of the devices in the chain to the order specified. Chain programming mode must have been set. Unspecified devices will be at the end of the chain.</p> <pre><code>set_device_order -name {device name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-742BCF06-9D39-432E-801F-554D2C2554C1/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the device name. To specify a new order you must repeat this argument and specify each device name in the order desired. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-742BCF06-9D39-432E-801F-554D2C2554C1/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' is missing or has invalid value. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_device_order [-name \"name\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-742BCF06-9D39-432E-801F-554D2C2554C1/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-742BCF06-9D39-432E-801F-554D2C2554C1/#example","title":"Example","text":"<p>The following example sets the device order for 'MyDevice1', 'MyDevice2', 'MyDevice3', and 'MyDevice4'.'MyDevice2' is unspecified so it moves to the end of the chain.</p> <pre><code>set_device_order -name  {MyDevice2} -name {MyDevice3} -name {MyDevice1} -name {MyDevice4}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-746B9D56-AC21-44C1-B53A-FAE14ABA959C/","title":"smartpower_set_mode_for_pdpr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-746B9D56-AC21-44C1-B53A-FAE14ABA959C/#description","title":"Description","text":"<p>This Tcl command sets the operating mode used by the Power Driven Place and Route (PDPR) tool during power optimization.</p> <pre><code>smartpower_set_mode_for_pdpr -opmode {operating mode name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-746B9D56-AC21-44C1-B53A-FAE14ABA959C/#arguments","title":"Arguments","text":"Parameter Type Description opmode string Sets the operating mode for your power driven place and route. Value must be a valid operating mode. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-746B9D56-AC21-44C1-B53A-FAE14ABA959C/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'opmode' is missing. None opmode: Invalid argument value: 'mode_name' (expecting Active, Flash*Freeze or &lt;CustomCreatedModeName&gt;). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_mode_for_pdpr -opmode \"Active | Flash*Freeze\". None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_mode_for_pdpr -opmode \"Active\"."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-746B9D56-AC21-44C1-B53A-FAE14ABA959C/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-746B9D56-AC21-44C1-B53A-FAE14ABA959C/#example","title":"Example","text":"<p>This example creates custom mode \"MyCustomMode\" based on \"Active\" mode and sets the \"MyCustomMode\" mode as the operating mode for Power Driven Place and Route(PDPR):</p> <pre><code>smartpower_add_new_custom_mode \\\n            -name \"MyCustomMode\" \\\n                    -description \"for PDPR\" \\\n            -base_mode \"Active\" \nsmartpower_set_mode_for_pdpr -opmode \"MyCustomMode\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-746B9D56-AC21-44C1-B53A-FAE14ABA959C/#see-also","title":"See Also","text":"<ul> <li>smartpower_add_new_custom_mode</li> <li>smartpower_export_mpe_report</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-74EDDCED-EB55-4B72-A1BF-E8CA2EC57F0E/","title":"set_as_target","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-74EDDCED-EB55-4B72-A1BF-E8CA2EC57F0E/#description","title":"Description","text":"<p>This Tcl command sets a SDC, PDC file as the target file to receive and store new constraints. To set *.sdc *.pdc files as target, click the Manage Constraints tool name from Design Flow.</p> <pre><code>set_as_target [-type { constraint_file_type to associate } ] \\\n              -file { file to set as target }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-74EDDCED-EB55-4B72-A1BF-E8CA2EC57F0E/#arguments","title":"Arguments","text":"Parameter Type Description type string Specifies the file type: sdc, io_pdc or fp_pdc. file string Specifies the file which shoukd be set as target."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-74EDDCED-EB55-4B72-A1BF-E8CA2EC57F0E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None -file option can't be empty.Please specify a valid path None Invalid argument passed to -type option, the valid values are io_pdc/fp_pdc/sdc None Parameter 'param_name' is not defined. Valid command formatting is 'set_as_target [-type \"type to associate\"] -file \"file to set as target\"' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-74EDDCED-EB55-4B72-A1BF-E8CA2EC57F0E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-74EDDCED-EB55-4B72-A1BF-E8CA2EC57F0E/#example","title":"Example","text":"<p>This command sets the SDC file project_folder /constraints/user.sdc as the target to receive and store new SDC commands.</p> <pre><code>set_as_target -type {sdc} -file {./constraint/user.sdc}\n</code></pre> <p>This command sets the PDC file project_folder /constraints/user.pdc as the target to receive and store new PDC commands.</p> <pre><code>set_as_target -type {pdc} -file {./constraint/user.pdc}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-74EDDCED-EB55-4B72-A1BF-E8CA2EC57F0E/#see-also","title":"See Also","text":"<ul> <li>unset_as_target</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-754E5FE0-21C0-47C4-A861-629D23901277/","title":"load_live_probe_list*","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-754E5FE0-21C0-47C4-A861-629D23901277/#description","title":"Description","text":"<p>This Tcl command loads the list of live probes from the file(*.txt).</p> <pre><code>load_live_probe_list [-deviceName \"device name\"] -file \"filename\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-754E5FE0-21C0-47C4-A861-629D23901277/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. file string Specify path and the name of input file(*.txt). This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-754E5FE0-21C0-47C4-A861-629D23901277/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'load_live_probe_list [-deviceName \"device name\"] \\ -file \"filename\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-754E5FE0-21C0-47C4-A861-629D23901277/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-754E5FE0-21C0-47C4-A861-629D23901277/#example","title":"Example","text":"<p>The following example loads M3T device live probes list from live_probe_list.txt file. Text file which has the probes list saved from previous SmartDebug save action.</p> <pre><code>save_live_probe_list -file {./live_probe_list.txt} load_live_probe_list\n                -deviceName {M3T} -file {./live_probe_list.txt}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-754E5FE0-21C0-47C4-A861-629D23901277/#see-also","title":"See Also","text":"<ul> <li>save_live_probe_list</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-75B52579-6FFD-4BF6-BF71-F0252E5A1904/","title":"export_bsdl_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-75B52579-6FFD-4BF6-BF71-F0252E5A1904/#description","title":"Description","text":"<p>This Tcl command exports the BSDL to a specified file. The BSDL file provides a standard file format for electronics testing using JTAG. It describes the boundary scan device package, pin description and boundary scan cell of the input and output pins. BSDL models are available as downloads for many Microchip SoC devices. The exported file has a *.bsd file name extension.</p> <pre><code>export_bsdl_file -file {absolute or relative path and name of BSDL file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-75B52579-6FFD-4BF6-BF71-F0252E5A1904/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute or relative path and name of the *.bsd file. If the specified file path is missing, the file is created in the &lt;project_name&gt;/designer/&lt;design_name&gt; directory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-75B52579-6FFD-4BF6-BF71-F0252E5A1904/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'file' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-75B52579-6FFD-4BF6-BF71-F0252E5A1904/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-75B52579-6FFD-4BF6-BF71-F0252E5A1904/#example","title":"Example","text":"<p>The following command exports the BSDL to a sd1.bsd file.</p> <pre><code>export_bsdl_file -file {E:/designs/export/sd1.bsd}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-76D6A484-06F1-4E69-923E-8AB83ABE979F/","title":"complete_prog_job","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-76D6A484-06F1-4E69-923E-8AB83ABE979F/#description","title":"Description","text":"<p>This Tcl command completes the current open job and generates a Job Status container including cryptographically signed Job Ticket end certifiers and Certificates of Conformance (if enabled) of the programmed devices. It archives ticket data from the HSM database. The resultant Job Status container can be imported into Job Manager and validated using U-HSM. If the job status file is not specified, the information is printed in the log window, and no Job Status container is created for subsequent verification. The HSM Job can only be completed, if the number of devices in each HSM ticket has been exhausted. If devices remain, the job can only be terminated by using the \"-terminate\" option.</p> <p>Note: This command fails, if there are devices left in any HSM ticket, and the terminate option is not used.</p> <pre><code>complete_prog_job [-job_status_file \"job status file\"] [-terminate \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-76D6A484-06F1-4E69-923E-8AB83ABE979F/#arguments","title":"Arguments","text":"Parameter Type Description job_status_file string Specifies full path to the output Job Status container, which contains End-Job Certifier and CofCs. If not specified, information is printed in the log window. This parameter is optional. terminate boolean This option terminates the HSM job even if there are devices left in any HSM ticket. This parameter is optional, if the number of devices in all tickets are exhausted. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-76D6A484-06F1-4E69-923E-8AB83ABE979F/#error-codes","title":"Error Codes","text":"Error Code Description None Fpeng error: Chain manager not set None Parameter 'param_name' is not defined. Valid command formatting is 'complete_prog_job [-job_status_file \"job status file\"] \\ [-terminate \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-76D6A484-06F1-4E69-923E-8AB83ABE979F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-76D6A484-06F1-4E69-923E-8AB83ABE979F/#example","title":"Example","text":"<p>This example terminates HSM job:</p> <pre><code>complete_prog_job -terminate\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-76D6A484-06F1-4E69-923E-8AB83ABE979F/#see-also","title":"See Also","text":"<ul> <li>get_job_status</li> </ul> <p>Parent topic:HSM Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77801B31-F55A-477B-8328-D749BC09851E/","title":"add_library","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77801B31-F55A-477B-8328-D749BC09851E/#description","title":"Description","text":"<p>This Tcl command adds a VHDL library to your project. To add a library, right-click the design module name in the Design Hierarchy select and Add VHDL Library from the context menu.</p> <pre><code>add_library -library \"library name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77801B31-F55A-477B-8328-D749BC09851E/#arguments","title":"Arguments","text":"Parameter Type Description library string Specifies the name of your new library."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77801B31-F55A-477B-8328-D749BC09851E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'library' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'add_library -library \"library name.\""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77801B31-F55A-477B-8328-D749BC09851E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77801B31-F55A-477B-8328-D749BC09851E/#example","title":"Example","text":"<p>Create a new library with 'my_lib' name in your project.</p> <pre><code>add_library -library my_lib\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77801B31-F55A-477B-8328-D749BC09851E/#see-also","title":"See Also","text":"<ul> <li>remove_library</li> <li>rename_library</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-779F74E6-B8C1-46AB-95F6-C0B5D7A1994F/","title":"record_actions","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-779F74E6-B8C1-46AB-95F6-C0B5D7A1994F/#description","title":"Description","text":"<p>This sequence can be used to access registers from an external processor to perform the same actions done in SmartDebug, to provide the register sequence for each of the actions performed in the XCVR Debug Window.</p> <p>Note:</p> <p>This command is valid only when the XCVR block is presented in Libero Design.</p> <pre><code>record_actions -start_recording | -stop_recording -file {file name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-779F74E6-B8C1-46AB-95F6-C0B5D7A1994F/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. start_recording none Specifies the moment of start recording. stop_recording none Specifies the moment of stop recording. file string Specify path and the name of output *.txt file. This parameter is mandatory when stop_recording is specified. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-779F74E6-B8C1-46AB-95F6-C0B5D7A1994F/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None\u200b Start Record parameter already set. Recording is in progress. None\u200b Record action parameters are absent. Either -start_recording or -stop_recording should ba passed as a parameter. None\u200b Both parameters cannot be passed. Either -start_recording or -stop_recording should ba passed as a parameter. None\u200b Error: Parameter 'param_name' is not defined. Valid command formatting is'record_actions [-deviceName \"device name\"] [-start_recording \"TRUE | FALSE\"] [-stop_recording \"TRUE | FALSE\"] [-file \"file name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-779F74E6-B8C1-46AB-95F6-C0B5D7A1994F/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-779F74E6-B8C1-46AB-95F6-C0B5D7A1994F/#example","title":"Example","text":"<p>This example starts recording, then stops it and saves the recorded data in the {./actions} file.</p> <pre><code>record_actions -start_recording\nrecord_actions -stop_recording -file {./actions.txt}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77B95322-2850-49F6-8426-2100DC31A137/","title":"export_io_pdc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77B95322-2850-49F6-8426-2100DC31A137/#description","title":"Description","text":"<p>This Tcl command exports the I/O Physical Design Constraint (*.pdc) File. You can export the I/O PDC file from Constraint Manager &gt; I/O Attributes or Constraint Manager Floor Planner or from File menu. Constraints can be exported to PDC file for reference, but must be manually added to an existing PDC or imported via the Constraints Editor for the changes to affect the final paced and routed design. The exported file has *.pdc file name extension. Before exporting, you need to run 'Place and Route'.</p> <pre><code>export_io_pdc -file { absolute or relative path and name of *.pdc file }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77B95322-2850-49F6-8426-2100DC31A137/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies absolute or relative path and name of the *.pdc file. It is mandatory. There may be multiple -file arguments (see example below)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77B95322-2850-49F6-8426-2100DC31A137/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'export_io_pdc -file \"Export IO PDC File Name\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77B95322-2850-49F6-8426-2100DC31A137/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77B95322-2850-49F6-8426-2100DC31A137/#example","title":"Example","text":"<p>The following example exports information about all of the physical design constraints (I/O constraints, I/O Banks, routing constraints, region constraints, global and local clocks). Created both \"sd_io1.pdc\" and \"sd_io2.pdc\" files.</p> <pre><code>export_io_pdc -file {./sd_io1.pdc} -file {sd_io2.pdc}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77B95322-2850-49F6-8426-2100DC31A137/#see-also","title":"See Also","text":"<ul> <li>export_fp_pdc</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77D48598-FCE8-49B9-95CC-EC42058395E3/","title":"export_component_to_tcl","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77D48598-FCE8-49B9-95CC-EC42058395E3/#description","title":"Description","text":"<p>This Tcl command exports the Tcl command for the selected component. The components can be SmartDesign components, configured cores and HDL+ cores.</p> <pre><code>export_component_to_tcl -component component_name \\\n                        [-library \"library_name\" ] \\\n                        [-package \"package_name\" ] \\\n                        [-recursive \"TRUE | FALSE\"] \\\n                        [-folder \"folder\"] \\\n                        [-file \"file_path\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77D48598-FCE8-49B9-95CC-EC42058395E3/#arguments","title":"Arguments","text":"Parameter Type Description component string Specifies the name of the component for which the Tcl command is exported. It is mandatory. library string Specifies the name of the library the component belongs to. It is optional. package string Specifies the name of the package the HDL+core belongs to. It is optional. recursive boolean Specifies if a SmartDesign component needs to be exported recursively. It is optional. file string Specifies the path where you wish to export the Tcl file. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77D48598-FCE8-49B9-95CC-EC42058395E3/#error-codes","title":"Error Codes","text":"Error Code Description None Please specify a file path for the 'file' parameter. None Required parameter 'component' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'export_component_to_tcl -component \"component name\" [-library \"library name\"] [-package \"package name\"] [-file \"file\"] [-recursive \"TRUE | FALSE\"] [-folder \"folder\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77D48598-FCE8-49B9-95CC-EC42058395E3/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-77D48598-FCE8-49B9-95CC-EC42058395E3/#example","title":"Example","text":"<p>The following command exports the Tcl command for \"work\" library \"pattern_gen_checker\" component.</p> <pre><code>export_component_to_tcl -component {pattern_gen_checker} \\\n                        -library {work} -package {} folder {} \\\n                        -file {./pattern_gen_checker.tcl}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7879A34D-E0D8-4AC1-B234-0C8982A0381B/","title":"smartpower_set_process","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7879A34D-E0D8-4AC1-B234-0C8982A0381B/#description","title":"Description","text":"<p>This Tcl command sets the process used in SmartPower to one of the pre-defined types.</p> <pre><code>smartpower_set_process -process {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7879A34D-E0D8-4AC1-B234-0C8982A0381B/#arguments","title":"Arguments","text":"Parameter    Type    Description    process    string    Specifies the value of the operating condition. The acceptable values for this argument are the following: -   Typical - Sets the process for SmartPower to typical. -   Maximum - Sets the process for SmartPower to maximum.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7879A34D-E0D8-4AC1-B234-0C8982A0381B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'process' is missing. None Parameter 'process' has illegal value. None process: Invalid argument value:\"\"(expecting Typical or Maximum). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_process -process \"Typical | Maximum\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7879A34D-E0D8-4AC1-B234-0C8982A0381B/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7879A34D-E0D8-4AC1-B234-0C8982A0381B/#example","title":"Example","text":"<p>This example sets the operating conditions to typical:</p> <pre><code>smartpower_set_process -process {Typical}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-787BE762-AD15-4F9E-A242-E597064D19D4/","title":"remove_hsm_tickets","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-787BE762-AD15-4F9E-A242-E597064D19D4/#description","title":"Description","text":"<p>This Tcl command removes HSM tickets from the HSM using one of the following methods:</p> <ul> <li>By specifying the job reply file in which case all tickets that are in the reply file is deleted.</li> <li>By specifying each of the ticket IDs value in hexadecimal string.</li> </ul> <p>Important:</p> <ul> <li>This command must be used very carefully as it removes HSM tickets, rendering any FlashPro Express jobs based on those tickets to be unusable.</li> <li>This command does not require a FlashPro Express project to be created or opened.</li> </ul> <pre><code>remove_hsm_tickets [-ticket_ids \"Ticket IDs to remove\"] \\\n                   [-reply_file \"Reply file containing ticket IDs to remove\"] \\\n           [-force \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-787BE762-AD15-4F9E-A242-E597064D19D4/#arguments","title":"Arguments","text":"Parameter Type Description ticket_ids hexadecimal Specifies Hex value of each ticket ID to be removed. This parameter is optional. This parameter can specify several values separated by spaces. reply_file string Specifies full file name of job request file. This parameter is optional. force boolean This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-787BE762-AD15-4F9E-A242-E597064D19D4/#error-codes","title":"Error Codes","text":"Error Code Description None Specify one of the required arguments: 'ticket_ids' or 'reply_file'. None 'value' is not a valid hex string. Specify a valid hex string for ticket ID. None Parameter 'param_name' is not defined. Valid command formatting is remove_hsm_tickets [-ticket_ids \"[Ticket IDs to remove]+\"] \\ [-reply_file \"Reply file containing ticket IDs to remove\"] \\ [-force \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-787BE762-AD15-4F9E-A242-E597064D19D4/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-787BE762-AD15-4F9E-A242-E597064D19D4/#example","title":"Example","text":"<p>This example removes the HSM tickets from the HSM by specifying Job reply file:</p> <pre><code>remove_hsm_tickets \\\n            -reply_file {D:flashpro_filesjobmgr_project12cm_reply.rep}\n</code></pre> <p>This example removes the HSM tickets from the HSM by specifying each of the ticket IDs value in hexadecimal string.</p> <pre><code>remove_hsm_tickets \\\n         -ticket_ids {00000000000000000000899f252d9fb55442aa7e 00000000000000000000b6f385c6a9eeca69705c 00000000000000000000ed5702d0b767ba686b82}\n</code></pre> <p>Parent topic:HSM Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-78974A47-4C4A-482A-9D8F-82DC8AD80F15/","title":"sd_replace_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-78974A47-4C4A-482A-9D8F-82DC8AD80F15/#description","title":"Description","text":"<p>This Tcl command replaces a SmartDesign instance component definition with a new component definition. This command is useful when the interface (port-list) of the component/module instantiated in a SmartDesign has changed. It can be used to replace any type of instance such as instances of other SmartDesign components, core components, HDL modules and HDL+ cores in a SmartDesign.</p> <p>Important: This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the 'Export Component Description(Tcl)' but will present in Libero Project 'Export Script File'.</p> <pre><code>sd_replace_component -sd_name {smartdesign component name} \\\n                     -instance_name {instance name} \\\n                     -new_component_name {component name to be replaced}\n                     -replace_all_instances {1|0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-78974A47-4C4A-482A-9D8F-82DC8AD80F15/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance to be replaced with the new component definition. It is mandatory. The component can be a Core component/SmartDesign/HDL/HDL+. new_component_name string This argument is used to specify the new component name and it's corresponding file path. This is a mandatory argument. For the HDL modules we need you need to specify HDL module name. The component can be a Core/SmartDesign/HDL/HDL+ etc and the file path is the (CXF/HDL) file corresponding to the component.User must be specified as follows: {component_name%file_path%library%package}. replace_all_instances boolean Specifiy true or 1 to replace all the instances in the SmartDesign with the same component. Specify false or 0 to replace only mentioned instance. Default value is 1. This is an optional argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-78974A47-4C4A-482A-9D8F-82DC8AD80F15/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Required parameter 'instance' is missing. None Required parameter 'new_component_name' is missing. None Instance 'instance_name' does not exist. None The component 'component_name' doesn't exist. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_replace_component -sd_name \"sd_name\" -instance \"instance\" -new_component_name \"new_component\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-78974A47-4C4A-482A-9D8F-82DC8AD80F15/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-78974A47-4C4A-482A-9D8F-82DC8AD80F15/#example","title":"Example","text":"<p>The following example replaces \"sd_0\" instance with \"sd_1\" module:</p> <pre><code>sd_replace_component -sd_name {mydesign} \\\n                     -instance {sd_0} \\\n                     -new_component_name {top%/exprj/hdl/sd_1.v}\n                     -replace_all_instances 0\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7A5453DF-3A4A-4292-9EB2-FCF9939120BE/","title":"list_clock_latencies","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7A5453DF-3A4A-4292-9EB2-FCF9939120BE/#description","title":"Description","text":"<p>Returns details about all of the clock latencies in the current timing constraint scenario.</p> <pre><code>list_clock_latencies\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7A5453DF-3A4A-4292-9EB2-FCF9939120BE/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Returns details about all of the clock latencies in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7A5453DF-3A4A-4292-9EB2-FCF9939120BE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7A5453DF-3A4A-4292-9EB2-FCF9939120BE/#example","title":"Example","text":"<p>With this command we get the details about all of the clock latencies in the current timing constraint scenario.</p> <pre><code>puts [list_clock_latencies]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7A5453DF-3A4A-4292-9EB2-FCF9939120BE/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_clock_latencies</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7A5453DF-3A4A-4292-9EB2-FCF9939120BE/#see-also","title":"See Also","text":"<ul> <li>set_clock_latency</li> <li>remove_clock_latency</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7B17D33F-1AF3-478C-B9DE-222C97D1E258/","title":"smartpower_remove_all_annotations","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7B17D33F-1AF3-478C-B9DE-222C97D1E258/#description","title":"Description","text":"<p>This Tcl command removes all initialization annotations for the specified mode.</p> <p>Note: This command is associated with the functionality of Initialize frequencies and probabilities dialog box.</p> <pre><code>smartpower_remove_all_annotations [-opmode {value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7B17D33F-1AF3-478C-B9DE-222C97D1E258/#arguments","title":"Arguments","text":"Parameter Type Description opmode string Removes all initialization annotations for the specified mode, where value must be Active or Flash*Freeze (RTG4, SmartFusion 2 and IGLOO 2). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7B17D33F-1AF3-478C-B9DE-222C97D1E258/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'opmode' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_all_annotations [-opmode \"Active\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7B17D33F-1AF3-478C-B9DE-222C97D1E258/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7B17D33F-1AF3-478C-B9DE-222C97D1E258/#example","title":"Example","text":"<p>The following example initializes all clocks with opmode \"Acitve\":</p> <pre><code>smartpower_remove_all_annotations -opmode {Active}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C102C1E-29EC-48B4-8924-926B183E6798/","title":"set_programming_action","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C102C1E-29EC-48B4-8924-926B183E6798/#description","title":"Description","text":"<p>This is the FlashPro-specific tcl command. Selects the action for a device. The device name parameter must be specified only in chain programming mode. A programming file must be loaded. The device must be a Microchip device.</p> <pre><code>set_programming_action [ -name {name} ] -action { action }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C102C1E-29EC-48B4-8924-926B183E6798/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specifies the device name. It is optional.    action    string    Specifies the action. This is mandatory. Valid values are: -   PROGRAM - Programs all selected family features: FPGA Array, targeted eNVM clients and security settings. -   ENC\\_DATA\\_AUTHENTICATION - Encrypted bitstream authentication data. This action is only visible if every device in the chain contains encrypted bitstream files. Selecting this action causes each bitstream file to be checked for authentication. -   ERASE - Erases the selected family features: FPGA Array and security. -   DEVICE\\_INFO - Displays the IDCODE, the design name, the checksum, and device security settings and programming environment information programmed into the device. -   READ\\_IDCODE - Reads the device ID code from the device. -   VERIFY - Verifies all selected family features: FPGA Array, targeted eNVM clients and security settings. -   VERIFY\\_DIGEST - Calculates the digests for the components included in the bitstream and compares them against the programmed values.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C102C1E-29EC-48B4-8924-926B183E6798/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'action' is missing. None You must specify the device name parameter for the command 'set_programming_action' in chain programming mode. None The device with name does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C102C1E-29EC-48B4-8924-926B183E6798/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C102C1E-29EC-48B4-8924-926B183E6798/#example","title":"Example","text":"<p>The following example sets the programming action in single programming mode::</p> <pre><code>set_programming_action -action {PROGRAM}\n</code></pre> <p>And in chain programming mode:</p> <pre><code>set_programming_action -name {MyDevice1} -action {ERASE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C102C1E-29EC-48B4-8924-926B183E6798/#see-also","title":"See Also","text":"<ul> <li>set_programming_action</li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C2ABDE5-6656-4008-9C23-F1B2F717D988/","title":"smartpower_set_pin_probability","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C2ABDE5-6656-4008-9C23-F1B2F717D988/#description","title":"Description","text":"<p>This tcl command sets the probability value of a pin driving an enable pin. For I/Os, if you do not use this command, the probability of the IOEnableSet is used. For memories, if you do not use this command, the probability of the MemoriesEnableSet is used.</p> <pre><code>smartpower_set_pin_probability -pin_name \"name of pin\" -pin_proba \"decimal value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C2ABDE5-6656-4008-9C23-F1B2F717D988/#arguments","title":"Arguments","text":"Parameter Type Description pin_name string Specifies the name of a pin for which the probability will be set. This pin must be the direct driver of an enable pin. There may be multiple <code>-pin_name</code> arguments. This is mandatory. pin_proba decimal value Specifies the value of the pin probability as a percentage(%), which can be any positive decimal between 0 and 100 inclusive. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C2ABDE5-6656-4008-9C23-F1B2F717D988/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'pin_name' is missing. None Failed to set \"value\" pin frequency to 11.00. None pin_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'pin_proba' must be less than or equal to 100.000. None Parameter 'pin_proba' must be a positive decimal value. None ERROR in setSystemDomainIdOfPin. The pin indoes not exist. None 'smartpower_set_pin_probability [-pin_name \"name of pin\"]+ -pin_proba \"decimal value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C2ABDE5-6656-4008-9C23-F1B2F717D988/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C2ABDE5-6656-4008-9C23-F1B2F717D988/#example","title":"Example","text":"<p>The following example sets the probability of the pin driving the enable pin of a bidirectional I/O:</p> <pre><code>smartpower_set_pin_probability -pin_name {mybibuf/U0/U1:EOUT} -pin_proba {50.4}\n</code></pre> <p>The following example sets the probability of the \"in\" and \"out\" pins:</p> <pre><code>smartpower_set_pin_probability -pin_name {in out} -pin_proba {50.4}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7C2ABDE5-6656-4008-9C23-F1B2F717D988/#see-also","title":"See Also","text":"<ul> <li>smartpower_remove_pin_probability</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/","title":"set_false_path","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/#description","title":"Description","text":"<p>Identifies paths that are considered false and excluded from the timing analysis in the current timing scenario. The <code>set_false_path</code> command identifies specific timing paths as being false. The false timing paths are paths that do not propagate logic level changes. This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the clocks, the input ports or register clock pins, and the path ending points are the clocks, the register data pins or output ports. This constraint disables setup and hold checking for the specified paths.</p> <p>The false path information always takes precedence over multiple cycle path information and overrides maximum delay constraints. If more than one object is specified within one <code>-through</code> option, the path can pass through any objects.</p> <p>You must specify at least one of the <code>\u2013from</code>, <code>-to</code>, or <code>\u2013through</code> arguments for this constraint to be valid.</p> <pre><code>set_false_path [-ignore_errors] [-from from_list ] [-through through_list ] [-to to_list ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/#arguments","title":"Arguments","text":"Parameter    Type    Description    `ignore_errors`    None    Specifies to avoid reporting errors for derived constraints targeting the logic that becomes invalid due to logic optimization. It is an optional argument. Some IPs may have extra logic present depending on other IPs used in the design but the synthesis tool will remove this logic if fewer IPs were used. In such cases, the implementation flow will halt without `-ignore_errors` flag. **Note:** It is not recommended to use this flag outside similar use cases.    `from`    list of strings    Specifies a list of timing paths starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.    `through`    list of strings    Specifies a list of pins, ports, nets, or instances \\(cells\\) through which the disabled paths must pass.    `to`    list of strings    Specifies a list of timing paths ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/#error-codes","title":"Error Codes","text":"Error Code    Description    Error: SDC0021    Invalid false path constraint: the `-from` value is incorrect.    Error: SDC0022    Invalid false path constraint: the `-from` is empty.    Error: SDC0024    Invalid false path constraint: the `-to` is empty.    Error: SDC0026    Invalid false path constraint: the `-through` is empty.    Warning:    cell \\(`get_cells`\\) is incorrect type; `-through` objects must be of type net \\(`get_nets`\\), or pin \\(`get_pins`\\). **Note:** Constraint will be disabled.    Warning:    port \\(`get_ports`\\) is incorrect type; `-through` objects must be of type net \\(`get_nets`\\), or pin \\(`get_pins`\\). **Note:** Constraint will be disabled."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/#example","title":"Example","text":"<p>The following example specifies all paths from <code>clk1</code> clock to data pins of a specific register <code>reg_2</code> as false paths.</p> <pre><code>set_false_path \u2013from [get_clocks {clk1}] \u2013to reg_2:D\n</code></pre> <p>The following example specifies all paths through the pin U0/U1:Y to be false.</p> <pre><code>set_false_path -through U0/U1:Y\n</code></pre> <p>The following example specifies a derived false path constraint through the <code>PCIe_Demo_0/SYSRESET_POR/POWER_ON_RESET_N</code> pin.</p> <pre><code>set_false_path -ignore_errors -through [ get_pins {PCIe_Demo_0/SYSRESET_POR/POWER_ON_RESET_N } ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_false_path</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7CE41461-4066-4811-9165-24CE466AB221/#see-also","title":"See Also","text":"<ul> <li>remove_false_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E57C59B-6D9C-4728-8119-9F7C87C902E9/","title":"ungroup","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E57C59B-6D9C-4728-8119-9F7C87C902E9/#description","title":"Description","text":"<p>This Tcl command disassociates the probes as a group.</p> <pre><code>ungroup -name {group name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E57C59B-6D9C-4728-8119-9F7C87C902E9/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies name of the group. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E57C59B-6D9C-4728-8119-9F7C87C902E9/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E57C59B-6D9C-4728-8119-9F7C87C902E9/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E57C59B-6D9C-4728-8119-9F7C87C902E9/#example","title":"Example","text":"<p>Ungroup 'my_group' probe groups:</p> <pre><code>ungroup \u2013name \"my_group\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E57C59B-6D9C-4728-8119-9F7C87C902E9/#see-also","title":"See Also","text":"<ul> <li> <p>create_probe_group</p> </li> <li> <p>add_to_probe_group</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E752D2B-5A8E-48CB-BAB9-A8192E78933B/","title":"VERIFYTIMING","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E752D2B-5A8E-48CB-BAB9-A8192E78933B/#description","title":"Description","text":"<p>\"VERIFYTIMING\" is a command tool used in configure_tool and run_tool. Use \"configure_tool -name {VERIFYTIMING}\" to configure \"VERIFYTIMING\" tool, run_tool passes a script file that contains timing specific Tcl commands to the VERIFYTIMING command and executes it.</p> <p>Note: At least one \"parameter:value\" must be specified. You can repeat <code>-params</code> argument for multiple parameters.</p> <pre><code>configure_tool -name {VERIFYTIMING} -params {parameter:value}\nrun_tool -name {VERIFYTIMING} -script {timing.tcl}\n</code></pre> <p>Where, <code>timing.tcl</code> is a script that contains the SmartTime-specific Tcl commands. You can include SmartTime-specific Tcl commands to create user path, to set and generate timing reports.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E752D2B-5A8E-48CB-BAB9-A8192E78933B/#arguments","title":"Arguments","text":"<p>The following table list the \"VERIFYTIMING\" arguments for PolarFire, SmartFusion 2, IGLOO 2, RTG4 and PolarFire SoC.</p> Parameter Type Description MAX_TIMING_MULTI_CORNER boolean Max Delay Static Timing Analysis report based on multi-corners. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 1. MAX_TIMING_VIOLATIONS_MULTI_CORNER boolean Max Delay Static Timing Analysis violation report based on multi-corners. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 1. MIN_TIMING_MULTI_CORNER boolean Min Delay Static Timing Analysis report based on multi-corners. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 1. MIN_TIMING_VIOLATIONS_MULTI_CORNER boolean Min Delay Static Timing Analysis violation report based on multi-corners. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 1. MAX_TIMING_SLOW_LV_HT boolean Max Delay Static Timing Analysis report based on Slow process, Low Voltage, and High Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 1. MIN_TIMING_FAST_HV_LT boolean Min Delay Static Timing Analysis report based on Fast process, High Voltage, and Low Temperature operating conditions. MAX_TIMING_FAST_HV_LT boolean Max Delay Static Timing Analysis report based on Fast process, High Voltage, and Low Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MIN_TIMING_SLOW_LV_HT boolean Min Delay Static Timing Analysis report based on Slow process, Low Voltage and High Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MAX_TIMING_VIOLATIONS_SLOW_LV_HT boolean Max Delay Static Timing Analysis violation report based on Slow process, Low Voltage and High Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MIN_TIMING_VIOLATIONS_FAST_HV_LT boolean Min Delay Static Timing Analysis violation report based on Fast process, High Voltage and Low Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MAX_TIMING_VIOLATIONS_FAST_HV_LT boolean Max Delay Static Timing Analysis violation report based on Fast process, High Voltage and Low Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MIN_TIMING_VIOLATIONS_SLOW_LV_HT boolean Min Delay Static Timing Analysis violation report based on Slow process, Low Voltage and High Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MAX_EXPANDED_PATHS_TIMING integer Sets the number of expanded paths under each section. The number of paths set can be anywhere from 1 to 20000. Default is 5. MAX_EXPANDED_PATHS_VIOLATION integer Sets the number of expanded paths under each section. The number of paths set can be anywhere from 0-20000. Default is 20. MAX_PARALLEL_PATHS_TIMING integer Sets the number of parallel paths for each expanded path. MAX_PARALLEL_PATHS_VIOLATION integer Sets the number of parallel paths for each expanded path. The number of paths set can be anywhere from 1-20000. Default is 1. MAX_PATHS_TIMING integer Sets the number of reported paths under each section. The number of paths set can be anywhere from 1- 20000. Default is 10. MAX_PATHS_VIOLATION integer Sets the number of reported paths under each section. The number of paths set can be anywhere from 1- 20000. Default is 20. SLACK_THRESHOLD_VIOLATION real Sets a maximum slack threshold value in nanoseconds. Paths will be filtered based on the slack threshold value only in Timing Violation reports. Value entered is a real number. CONSTRAINTS_COVERAGE boolean Constraint Timing Coverage report. FORMAT string Selects the format for the Timing Report: Text(txt), XML(xml), CSV(csv) or HTML(html) format. SMART_INTERACTIVE boolean When SMART_INTERACTIVE parameter is set to 1. The verify timing tool opens timing report explorer interactively and reports timing paths. Available from Libero v12.6+. MAX_PATHS_INTERACTIVE_REPORT integer Specifies maximum number of path in the max and min analysis. The default value is set to 1000. The Range is 1-10000. Available from Libero v12.6+. <p>The following table list the \"VERIFYTIMING\" arguments for PolarFire and PolarFire SoC.</p> Parameter Type Description MAX_TIMING_SLOW_LV_LT boolean Max Delay Static Timing Analysis report based on Slow process, Low Voltage, and Low Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 1. MIN_TIMING_SLOW_LV_LT boolean Min Delay Static Timing Analysis report based on Slow process, Low Voltage and Low Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MAX_TIMING_VIOLATIONS_SLOW_LV_LT boolean Max Delay Static Timing Analysis violation report based on Slow process, Low Voltage and Low Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. MIN_TIMING_VIOLATIONS_SLOW_LV_LT boolean Min Delay Static Timing Analysis violation report based on Slow process, Low Voltage and Low Temperature operating conditions. Specify 0 or \"False\" to turn report generation OFF and 1 or \"True\" to turn it ON. Default is 0. Return Type Description Integer \"configure_tool -name {VERIFYTIMING}\" returns 0 on success and 1 on failure. \"run_tool -name {VERIFYTIMING} -script {&lt;timing.tcl&gt;}\" returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E752D2B-5A8E-48CB-BAB9-A8192E78933B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing. None FORMAT is set to an illegal value 'forma_value'. Formats for timing reports generation are XML, TEXT, HTML and CSV. None MAX_EXPANDED_PATHS_TIMING is set to an illegal value 'value'. Legal values must be between 1 and 200000. None MAX_PARALLEL_PATHS_VIOLATION is set to an illegal value 'values'. Legal values must be between 1 and 200000. None MAX_PARALLEL_PATHS_TIMING is set to an illegal value 'value'. Legal values must be between 1 and 200000. None MAX_PATHS_VIOLATION is set to an illegal value 'value'. Legal values must be between 1 and 200000. None MAX_PATHS_TIMING is set to an illegal value 'value'. Legal values must be between 1 and 200000. None MAX_TIMING_FAST_HV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MAX_TIMING_MULTI_CORNER is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MAX_TIMING_SLOW_LV_HT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MAX_TIMING_SLOW_LV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MAX_TIMING_VIOLATIONS_SLOW_LV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MAX_TIMING_VIOLATIONS_SLOW_LV_HT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MAX_TIMING_VIOLATIONS_MULTI_CORNER is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MAX_TIMING_VIOLATIONS_FAST_HV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_SLOW_LV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_SLOW_LV_HT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_MULTI_CORNER is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_FAST_HV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_VIOLATIONS_SLOW_LV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_VIOLATIONS_SLOW_LV_HT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_VIOLATIONS_MULTI_CORNER is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MIN_TIMING_VIOLATIONS_FAST_HV_LT is set to an illegal value 'value'. Legal value are true, false, 0 or 1."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E752D2B-5A8E-48CB-BAB9-A8192E78933B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7E752D2B-5A8E-48CB-BAB9-A8192E78933B/#example","title":"Example","text":"<p>The following example specifies text as the Report format and turns on report generation for Constraint_coverage report, the Max_Delay_Analysis Timing Report based on Slow process, Low Voltage, and High Temperature and the Max_Delay_Analysis Timing Violation Report based on Slow Process, Low Voltage, and High Temperature operating conditions. The script turns off Min_Delay_Analysis Timing Violation Report generation based on Slow process, Low Voltage, and High Temperature operating conditions. It also sets the maximum number of timing paths to 25 and maximum slack threshold of 0.04:</p> <pre><code>configure_tool -name {VERIFYTIMING} \\\n               -params {FORMAT:txt} \\\n               -params {CONSTRAINT_COVERAGE:1} \\\n               -params {MAX_TIMING_SLOW_LV_HT:1} \\\n               -params {MAX_TIMING_VIOLATIONS_SLOW_LV_HT:1} \\\n               -params {MIN_TIMING_VIOLATIONS_SLOW_LV_HT:0}\n               -params {MAX_PATHS_TIMING:25} \\\n               -params {SLACK_THRESHOLD_VIOLATION:0.04}\n\nrun_tool -name {VERIFYTIMING} -script {timing.tcl}\n</code></pre> <p>Sample SmartTime Tcl Script &lt;timing.tcl&gt;</p> <pre><code># Create user path set -from B_reg \ncreate_set -name from_B_reg \\\n    -source {B_reg*[*]:CLK} -sink {*}\n\n# Create user set -from A, B, C\ncreate_set -name from_in_ports \\\n    -source {A B C} \\\n    -sink {*}\n\n# Generate Timing Reports\nreport \\\n    -type timing \\\n    -analysis min \\\n    -format text \\\n    -max_paths 10 \\\n    -print_paths yes \\\n    -max_expanded_paths 10 \\\n    -include_user_sets yes \\\n    min_timing.rpt\n\n# Export SDC\nwrite_sdc -scenario {Primary} exported.sdc\n\n#save the changes\nsave\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7EA855D7-A5E1-4040-9E0A-1440973EE8D4/","title":"set_manufacturer","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7EA855D7-A5E1-4040-9E0A-1440973EE8D4/#description","title":"Description","text":"<p>This command specifies the manufacturer for the SPI Flash device.</p> <pre><code>set_manufacturer {MICRON | SPANSION | Macronix | Winbond }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7EA855D7-A5E1-4040-9E0A-1440973EE8D4/#arguments","title":"Arguments","text":"Parameter    Type    Description    None    string    The value for the set\\_manufacturer command must be one of the following: -   MICRON -   SPANSION -   Macronix -   Winbond   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7EA855D7-A5E1-4040-9E0A-1440973EE8D4/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7EA855D7-A5E1-4040-9E0A-1440973EE8D4/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7EA855D7-A5E1-4040-9E0A-1440973EE8D4/#example","title":"Example","text":"<p>This example sets the manufacturer {MICRON}.</p> <pre><code>set_manufacturer {MICRON}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FAE595A-C978-488B-B832-9690E0912C3F/","title":"sd_create_scalar_net","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FAE595A-C978-488B-B832-9690E0912C3F/#description","title":"Description","text":"<p>This Tcl command creates a scalar net in a SmartDesign component. Any net created must be connected to two or more ports/pins using the command <code>\"sd_connect_net_to_pins\"</code>.</p> <p>Note: This command is not required to build a SmartDesign component. It is not exported when user selects 'Export Component Description(Tcl)' on a SmartDesign component. This command is used to manually create a Tcl script and specify a new name to the net that connects two or more ports/pins.</p> <pre><code>sd_create_scalar_net -sd_name {smartdesign component name} \\\n                     -net_name {net name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FAE595A-C978-488B-B832-9690E0912C3F/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. net_name string Specifies the name of the net added to the SmartDesign component. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FAE595A-C978-488B-B832-9690E0912C3F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'net_name' is missing. None Required parameter 'pin_names' is missing. None Required parameter 'sd_name' is missing. None Unconnected input pin instance_name:pin_name None Parameter 'param_name' is not defined. Valid command formatting is 'sd_connect_net_to_pins -sd_name \"sd_name\" -net_name \"net_name\" -pin_names \"[pin_names]+\"'. None Parameter 'net_name' has illegal value. None Net 'net_name' does not exist. None The component '' doesn't exist. None The component 'component_name' doesn't exist. SDCTRL05 Pin 'pin_or_port_name' does not exist. None Cannot promote pin 'pin_name' on 'instance_name' to top because it is already connected to a top level port."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FAE595A-C978-488B-B832-9690E0912C3F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FAE595A-C978-488B-B832-9690E0912C3F/#example","title":"Example","text":"<p>The following example creates a scalar net with \"clk_net\" name in a \"Top\" component and connects <code>CLKRAM64x12_0:R_CLK, RAM64x12_0:W_CLK</code> ports via <code>clk_net</code> net:</p> <p>Note: This new net is visible in the UI only when it is connected to two or more ports/pins using the command sd_connect_net_to_pins shown below.</p> <pre><code>sd_create_scalar_net -sd_name {Top} -net_name {clk_net}\nsd_connect_net_to_pins -sd_name {Top} -net_name {clk_net} \\\n                       -pin_names {CLKRAM64x12_0:R_CLK RAM64x12_0:W_CLK}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FAE595A-C978-488B-B832-9690E0912C3F/#see-also","title":"See Also","text":"<ul> <li>sd_create_scalar_port</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FC4E07B-C8E0-4CDC-A66F-B961475EBFB9/","title":"export_ba_files","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FC4E07B-C8E0-4CDC-A66F-B961475EBFB9/#description","title":"Description","text":"<p>Tcl command to export the backannotated files. The backannotated files are:</p> <ul> <li>&lt;design_name&gt;_fast_hv_lt_ba.v</li> <li>&lt;design_name&gt;_slow_lv_ht_ba.v</li> <li>&lt;design_name&gt;_slow_lv_lt_ba.v (Verilog backannotated netlist) or &lt;design_name&gt;_fast_hv_lt_ba.vhd</li> <li>&lt;design_name&gt;_slow_lv_ht_ba.vhd</li> <li>&lt;design_name&gt;_slow_lv_lt_ba.vhd (VHDL backannotated netlist)</li> <li>&lt;design_name&gt;_fast_hv_lt_ba.sdf</li> <li>&lt;design_name&gt;_slow_lv_ht_ba.sdf</li> <li>&lt;design_name&gt;_slow_lv_lt_ba.sdf (Standard Delay Format) timing file.</li> </ul> <p>These files are passed to the default simulator for postlayout simulation. Before exporting, you need to run 'Place and Route'.</p> <pre><code>export_ba_files -export_dir {absolute path to folder location} \\\n                -export_file_name {name of file} \\\n                -vhdl {value} \\\n                -min_delay {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FC4E07B-C8E0-4CDC-A66F-B961475EBFB9/#arguments","title":"Arguments","text":"Parameter Type Description export_dir string Specifies the path where you wish to export the backannotated files. export_file_name string File name to generate the files. If not specified, it takes &lt;design_name&gt; as the default. If specified it takes &lt;design_name_file_name&gt;. vhdl integer Generates the &lt;design_name&gt;_ba.v and &lt;design_name&gt;_ba.sdf when set to 0 and &lt;design_name&gt;_ba.vhd and &lt;design_name&gt;_ba.sdf when set to 1. Default is 0. min_delay integer Set to 1 to export enhanced min delays to include your best-case timing results in your Back Annotated file. Default is 0."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FC4E07B-C8E0-4CDC-A66F-B961475EBFB9/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'export_dir' is missing. None vhdl: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None min_delay: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'export_ba_files -export_dir \"Export Dir Name\" \\ [-export_file_name \"Export File Name\"] \\ [-vhdl \"TRUE | FALSE\"] \\ [-min_delay \"TRUE | FALSE\"] ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FC4E07B-C8E0-4CDC-A66F-B961475EBFB9/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FC4E07B-C8E0-4CDC-A66F-B961475EBFB9/#example","title":"Example","text":"<p>The following example creates the \"<code>E:\\designer\\export\\sd1\"</code> directory where the following backannotated files are generated and exported.</p> <ul> <li>test_fast_hv_lt_ba.sdf</li> <li>test_fast_hv_lt_ba.v</li> <li>test_slow_lv_ht_ba.sdf</li> <li>test_slow_lv_ht_ba.v</li> <li>test_slow_lv_lt_ba.sdf</li> <li>test_slow_lv_lt_ba.v</li> </ul> <pre><code>export_ba_files -export_dir {E:\\designs\\export\\sd1} \\\n                -export_file_name {test} \\\n                -vhdl 0 \\\n                -min_delay 1\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FEF84C1-61D1-4CAD-A274-0E70B8E24C10/","title":"sd_rename_net","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FEF84C1-61D1-4CAD-A274-0E70B8E24C10/#description","title":"Description","text":"<p>This Tcl command renames a net in a SmartDesign component.</p> <pre><code>sd_rename_net -sd_name {smartdesign component name} \\\n              -current_net_name {current net name} \\\n              -new_net_name {new net name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FEF84C1-61D1-4CAD-A274-0E70B8E24C10/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. current_net_name string Specifies the name of the net to be renamed in the SmartDesign component. It is mandatory. new_net_name string Specifies the new name of the net in the SmartDesign. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FEF84C1-61D1-4CAD-A274-0E70B8E24C10/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Required parameter 'current_net_name' is missing. None Required parameter 'new_net_name' is missing. None Parameter 'new_net_name' has illegal value. None Parameter 'current_net_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_rename_net -sd_name \"sd_name\" -current_net_name \"current_net_name\" -new_net_name \"new_net_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FEF84C1-61D1-4CAD-A274-0E70B8E24C10/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FEF84C1-61D1-4CAD-A274-0E70B8E24C10/#example","title":"Example","text":"<p>This command renames \"clk_net\" net name to \"clk_rclk_wclk\" in the \"top\" design:</p> <pre><code>sd_rename_net -sd_name {top} \\\n              -current_net_name {clk_net} \\\n              -new_net_name {clk_rclk_wclk}\n</code></pre> <p>This command renames \"USER_RESETN\" to \"reset_input\" in the \"PCIe_EP_Demo\" design:</p> <pre><code>sd_rename_net -sd_name {PCIe_EP_Demo} \\\n              -current_net_name {USER_RESETN} \\\n              -new_net_name {reset_input}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-7FEF84C1-61D1-4CAD-A274-0E70B8E24C10/#see-also","title":"See Also","text":"<ul> <li>sd_create_scalar_net</li> <li>sd_delete_nets</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-808A8983-45CC-479E-BACC-AEF4B5AF1BE7/","title":"smartpower_init_set_set_reset_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-808A8983-45CC-479E-BACC-AEF4B5AF1BE7/#description","title":"Description","text":"<p>This Tcl command initializes the frequency and probability of all set and reset nets.</p> <pre><code>smartpower_init_set_set_reset_options \\\n         [-freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] \\\n         [-proba \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-808A8983-45CC-479E-BACC-AEF4B5AF1BE7/#arguments","title":"Arguments","text":"Parameter Type Description freq decimal Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate (in %). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate, if toggle rate is not active, the value is handled as a frequency. This parameter is optional. proba decimal Specifies the user input probability in persentage(%). This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-808A8983-45CC-479E-BACC-AEF4B5AF1BE7/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'proba' must be a positive decimal value. None Parameter 'proba' must be less than or equal to 100.000. None proba: Invalid argument value: 'value' (expecting decimal value). None proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'proba' has illegal value. None freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz, MHz or %)). None Parameter 'freq' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_set_set_reset_options [-freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] [-proba \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-808A8983-45CC-479E-BACC-AEF4B5AF1BE7/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-808A8983-45CC-479E-BACC-AEF4B5AF1BE7/#example","title":"Example","text":"<p>The following example initializes all set/reset nets after executing \"smartpower_init_do\" with \"-set_reset {true}\":</p> <pre><code>smartpower_init_do -set_reset {true}\nsmartpower_init_set_set_reset_options -freq {10 MHz} -proba {20}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-808A8983-45CC-479E-BACC-AEF4B5AF1BE7/#see-also","title":"See Also","text":"<ul> <li>smartpower_init_do</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-812821B6-6DA4-435C-80E8-B3FAC104E401/","title":"set_device_type","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-812821B6-6DA4-435C-80E8-B3FAC104E401/#description","title":"Description","text":"<p>This Tcl command changes the family of a Microchip device in the chain. The device must be a Microchip device.</p> <pre><code>set_device_type [-name {device name}] -type {type}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-812821B6-6DA4-435C-80E8-B3FAC104E401/#arguments","title":"Arguments","text":"Parameter Type Description name string Identifies the name of the device you want to change. This parameter is optional. type string Specifies the device family. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-812821B6-6DA4-435C-80E8-B3FAC104E401/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'type' is missing. None Parameter 'type' has illegal value. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_device_type [-name \"name\"] -type \"type\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-812821B6-6DA4-435C-80E8-B3FAC104E401/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-812821B6-6DA4-435C-80E8-B3FAC104E401/#example","title":"Example","text":"<p>The following example sets the device 'MyDevice' to the type MPF324.</p> <pre><code>set_device_type -name {MyDevice} -type {MPF324}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8164C3C3-E12F-4A83-A9E4-562CF233E375/","title":"list_input_delays","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8164C3C3-E12F-4A83-A9E4-562CF233E375/#description","title":"Description","text":"<p>Returns details about all of the input delay constraints in the current timing constraint scenario.</p> <pre><code>list_input_delays\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8164C3C3-E12F-4A83-A9E4-562CF233E375/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Details about all of the input delay constraints in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8164C3C3-E12F-4A83-A9E4-562CF233E375/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8164C3C3-E12F-4A83-A9E4-562CF233E375/#example","title":"Example","text":"<p>With this command we get the details about all of the input delay constraints in the current timing constraint scenario.</p> <pre><code>puts [list_input_delays]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8164C3C3-E12F-4A83-A9E4-562CF233E375/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_input_delays</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8164C3C3-E12F-4A83-A9E4-562CF233E375/#see-also","title":"See Also","text":"<ul> <li>remove_input_delay</li> <li>set_input_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-826D17A3-1F1F-4DC1-A585-AF408131D56F/","title":"write_active_probe","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-826D17A3-1F1F-4DC1-A585-AF408131D56F/#description","title":"Description","text":"<p>This Tcl command sets the target probe point on the device to the specified value. The target probe point name must be specified.</p> <pre><code>write_active_probe [-deviceName device_name ] \\\n                    -name probe_name \\\n                    -value true|false \\\n                    -group_name group_bus_name \\\n                    -group_value \"hex-value\" | \"binary-value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-826D17A3-1F1F-4DC1-A585-AF408131D56F/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Parameter is optional if only one device is available in the current configuration. name string Specifies the name for the target probe point. Cannot be a search pattern. value boolean Specifies values to be written. True = High, False = Low. group_name string Specify the group or bus name to write to complete group or bus. group_value string Specify the value for the complete group or bus.Hex-value format : \"&lt;size&gt;'h&lt;value&gt;\" Binary-value format: \"&lt;size&gt;'b&lt;value&gt;\" Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-826D17A3-1F1F-4DC1-A585-AF408131D56F/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'group_value' has illegal value. None Active probe value must be specified. None Parameter 'group_name' has illegal value.\u200b\u200b\u200b\u200b None Parameter 'value' has illegal value. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'write_active_probe [-deviceName \"device name\"] \\[-name \"Probe point name\"]* \\[-value \"TRUE | FALSE\"]* \\[-group_name \"Group or Bus Name\"]* \\[-group_value \"Group or Bus value\"]* \\[-silent \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-826D17A3-1F1F-4DC1-A585-AF408131D56F/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-826D17A3-1F1F-4DC1-A585-AF408131D56F/#example","title":"Example","text":"<p>This example writes to a single probe.</p> <pre><code>write_active_probe \u2013name out[5]:out[5]:Q \u2013value true\n</code></pre> <p>This example writes to a probe in the group:</p> <pre><code>write_active_probe -name grp1.out[3]:out[3]:Q -value \"low\"\n</code></pre> <p>This example writes the value to complete group:</p> <pre><code>write_active_probe -group_name grp1 \u2013group_value \u201c8\u2019hF0\u201d\n</code></pre> <p>This example writes multiple probes at the same time:</p> <pre><code>write_active_probe -group_name out \\\n                   -group_value \u201c8\u2019b11110000\u201d \\\n                   -name out[2]:out[2]:Q \\\n                   -value true\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-826D17A3-1F1F-4DC1-A585-AF408131D56F/#see-also","title":"See Also","text":"<ul> <li> <p>select_active_probe</p> </li> <li> <p>read_active_probe</p> </li> <li> <p>save_active_probe_list</p> </li> <li> <p>load_active_probe_list</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-83394289-9936-4DBB-B556-C9638FF7AC2B/","title":"sd_instantiate_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-83394289-9936-4DBB-B556-C9638FF7AC2B/#description","title":"Description","text":"<p>This Tcl command instantiates a Libero SmartDesign component or a core component into another SmartDesign component.</p> <pre><code>sd_instantiate_component -sd_name {smartdesign component name} \\\n                         -component_name {component module name} \\    \n                         [-instance_name {instance name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-83394289-9936-4DBB-B556-C9638FF7AC2B/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component in which other components will be instantiated. It is mandatory. component_name string Specifies the name of the component being instantiated in the SmartDesign component. It is mandatory. The components include SmartDesign components, core components created for different types of cores from the catalog and blocks. instance_name string Specifies the instance name of the Libero component being instantiated in the SmartDesign component. It is optional. By default, the instance name is &lt;component_module_name&gt;_&lt;index&gt; (index is an automatically generated integer starting at 0 such that the instance name is unique in the SmartDesign). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-83394289-9936-4DBB-B556-C9638FF7AC2B/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'component_name' has illegal value. None Parameter 'component_to_instantiate' is missing or has invalid value. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'sd_instantiate_component -sd_name \"sd_name\" [-component_name \"component_name\"] [-instance_name \"instance_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-83394289-9936-4DBB-B556-C9638FF7AC2B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-83394289-9936-4DBB-B556-C9638FF7AC2B/#example","title":"Example","text":"<p>This example instantiates \"sd1\" component into \"sd1_0.\"</p> <pre><code>sd_instantiate_component -sd_name {sub} \\\n                         -component_name {sd1} \\\n                         -instance_name {sd1_0}\n</code></pre> <p>Ths example instantiates \"PF_CCC_C0\" component.</p> <pre><code>sd_instantiate_component -sd_name {top} -component_name {PF_CCC_C0}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8462385E-5C0C-4EC7-8AF6-58803D6D143E/","title":"create_set","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8462385E-5C0C-4EC7-8AF6-58803D6D143E/#description","title":"Description","text":"<p>Creates a set of paths to be analyzed. Use the arguments to specify which paths to include. To create a set that is a subset of a clock domain, specify it with the <code>-clock</code> and <code>-type</code> arguments. To create a set that is a subset of an inter-clock domain set, specify it with the <code>-source_clock</code> and <code>-sink_clock</code> arguments. To create a set that is a subset (filter) of an existing named set, specify the set to be filtered with the <code>-parent_set</code> argument.</p> <pre><code>create_set\\ -name &lt;name&gt;\\ -parent_set &lt;name&gt;\\ -type &lt;set_type&gt;\\ -clock &lt;clock name&gt; \\ -\nsource_clock &lt;clock name&gt;\\ -sink_clock &lt;clock name&gt;\\ -in_to_out\\ -source &lt;port/pin pattern&gt; \\\n-sink &lt;port/pin pattern&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8462385E-5C0C-4EC7-8AF6-58803D6D143E/#arguments","title":"Arguments","text":"Parameter Type Description <code>name</code> string Specifies a unique name for the newly created path set. <code>parent_set</code> string Specifies the name of the set to filter from. <code>clock</code> string Specifies that the set is to be a subset of the given clock domain. This argument is valid only if you also specify the <code>-type</code> argument. <code>type</code> string Specifies the predefined set type on which to base the new path set. You can only use this argument with the <code>-clock</code> argument, not by itself. reg_to_reg - paths between registers in the design.async_to_reg - paths from asynchronous pins to registers.reg_to_async - paths from registers to asynchronous pins.external_recovery - the set of paths from inputs to asynchronous pins.external_removal - the set of paths from inputs to asynchronous pins.external_setup - paths from input ports to registers.external_hold - paths from input ports to registers.clock_to_out - paths from registers to output ports. <code>in_to_out</code> None Specifies that the set is based on the \"Input to Output\" set, which includes paths that start at input ports and end at output ports. <code>source_clock</code> string Specifies that the set will be a subset of an inter-clock domain set with the given source clock. You can only use this option with the <code>-sink_clock</code> argument. <code>sink_clock</code> string Specifies that the set will be a subset of an inter-clock domain set with the given sink clock. You can only use this option with the <code>-source_clock</code> argument. <code>source</code> string Specifies a filter on the source pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design. <code>sink</code> string Specifies a filter on the sink pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8462385E-5C0C-4EC7-8AF6-58803D6D143E/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8462385E-5C0C-4EC7-8AF6-58803D6D143E/#example","title":"Example","text":"<p>The following example creates set with \"my_user_set\" name. Filters all C* ports and D* pins in the current design.</p> <pre><code>create_set -name { my_user_set } \u2013source { C* } \u2013sink { D* }\n</code></pre> <p>The following example creates set with <code>my_other_user_set</code> name that is a subset (filter) of an existing \"my_user_set\" set.</p> <pre><code>create_set -name { my_other_user_set } \u2013parent_set { my_user_set } \u2013source { CL* }\n</code></pre> <p>The following example creates set with <code>another_set</code> name which is the subset of an inter-clock domain set with the given source clock.</p> <pre><code>create_set -name { another_set } \u2013source_clock { EXTERN_CLOCK } \\\n\u2013sink_clock { MY_GEN_CLOCK }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8462385E-5C0C-4EC7-8AF6-58803D6D143E/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>create_set</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8462385E-5C0C-4EC7-8AF6-58803D6D143E/#see-also","title":"See Also","text":"<ul> <li>remove_set</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-84C61F20-9772-40ED-81A5-F1891E963902/","title":"nvm_update_serialization_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-84C61F20-9772-40ED-81A5-F1891E963902/#description","title":"Description","text":"<p>This Tcl command updates an existing serialization client in the SmartFusion 2 and IGLOO 2 eNVM.</p> <p>Note: You can repeat &lt;params&gt; argument for specifying multiple parameters.</p> <pre><code>nvm_update_serialization_client -params {parameter:value}\n</code></pre> <p>This command is usually put in a configuration <code>*.cfg</code> file and passed as an argument to the script parameter of the run_tool command.</p> <pre><code>run_tool -name {UPDATE_ENVM} -script \"update.cfg\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-84C61F20-9772-40ED-81A5-F1891E963902/#arguments","title":"Arguments","text":"Parameter Type Description client_name string Specifies the name of the eNVM serialization client to update. number_of_words decimal Specifies the number of words, <code>number_of_words</code> available to users = Number of user pages * BYTES_PER_PAGE *8 / word_size. use_for_simulation boolean Specifies whether or not the serialization client is used for simulation. The possible value are: true, 1, false or 0. base_address hexadecimal Specifies the client base address. eNVM address range and available number of words are device dependent. See the eNVM Configuration User Guide for details. maximum_devices_to_program integer Specify maximum devices to program. reprogram boolean Specifies whether reprogram or not. content_from_file boolean Specify the content from file. number_of_pages decimal Specify the number of pages, <code>number_of_words</code> available to users = Number of user pages * BYTES_PER_PAGE *8 / word_size. content_file string Specify absolute or relative path to content file. content_file_format string Specifies the content file format: Decimal or Hexadecimal. start_value integer Specifies the start value. step_value integer Specifies the step value. maximum_value integer Specifies the maximum value. See eNVM Configuration User Guide for details. use_as_rom boolean Specifies whether or not the serialization client is to be used as ROM. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-84C61F20-9772-40ED-81A5-F1891E963902/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-84C61F20-9772-40ED-81A5-F1891E963902/#supported-families","title":"Supported Families","text":"SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-84C61F20-9772-40ED-81A5-F1891E963902/#example","title":"Example","text":"<p>The following example configures eNVM client with the <code>update_envm.cfg</code>: sets name, maximum devices to program and maximum value:</p> <pre><code>nvm_update_serialization_client \\\n                    -client_name {client1} \\\n                    -maximum_devices_to_program {6}\n                    -maximum_value {12}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-84C61F20-9772-40ED-81A5-F1891E963902/#see-also","title":"See Also","text":"<ul> <li>UPDATE_ENVM</li> <li>nvm_update_storage_client</li> </ul> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-851E7187-6AE7-484F-AF0D-66F160FA9CC8/","title":"import_mss_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-851E7187-6AE7-484F-AF0D-66F160FA9CC8/#description","title":"Description","text":"<p>This Tcl command imports the MSS component to your project.</p> <pre><code>import_mss_component [-file {path to the *.cxz file}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-851E7187-6AE7-484F-AF0D-66F160FA9CC8/#arguments","title":"Arguments","text":"Parameter Type Description file string Path of the *.cxz files to be imported. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-851E7187-6AE7-484F-AF0D-66F160FA9CC8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'import_mss_component -file \"file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-851E7187-6AE7-484F-AF0D-66F160FA9CC8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-851E7187-6AE7-484F-AF0D-66F160FA9CC8/#example","title":"Example","text":"<p>Importing a mss component file located at \u2018./src/file_name.cxz\u2019 to your project.</p> <pre><code>import_mss_component -file {./src/file_name.cxz}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-85BFC6FB-E580-4A7D-B2AB-BAEAF8FE1EEC/","title":"rescan_programmer","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-85BFC6FB-E580-4A7D-B2AB-BAEAF8FE1EEC/#description","title":"Description","text":"<p>This Tcl command rescans for programmer connected to the host via the USB port.</p> <p>Note:</p> <ul> <li> <p>This command does not have any arguments.</p> </li> <li> <p>In the demo mode, this command returns \"simulation\".</p> </li> </ul> <pre><code>rescan_programmer [-deviceName \"device name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-85BFC6FB-E580-4A7D-B2AB-BAEAF8FE1EEC/#arguments","title":"Arguments","text":"Return Type Description String Displays the programmer ID."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-85BFC6FB-E580-4A7D-B2AB-BAEAF8FE1EEC/#error-codes","title":"Error Codes","text":"Error Code Description None No programmers found. Check the programmer connection to the computer and ensure the drivers are properly installed. None Parameter 'param_name' is not defined. Valid command formatting is 'rescan_programmer [-deviceName \"device name\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-85BFC6FB-E580-4A7D-B2AB-BAEAF8FE1EEC/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-85BFC6FB-E580-4A7D-B2AB-BAEAF8FE1EEC/#example","title":"Example","text":"<p>This example rescans the programmer connection.</p> <pre><code>rescan_programmer\n</code></pre> <p>This example rescans and retrieves the programmer name.</p> <pre><code>set programmer_id [rescan_programmer]\nputs $programmer_id\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-86A9184C-9D49-4009-B09F-33475D971F91/","title":"sd_rename_port","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-86A9184C-9D49-4009-B09F-33475D971F91/#description","title":"Description","text":"<p>This Tcl command renames a SmartDesign port name.</p> <p>Important: This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_rename_port -sd_name {smartdesign component name} \\\n               -current_port_name {port name} \\\n               -new_port_name {new port name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-86A9184C-9D49-4009-B09F-33475D971F91/#arguments","title":"Arguments","text":"Parameter    Type    Description    sd\\_name    string    Specifies the name of the SmartDesign component. It is mandatory.    current\\_port\\_name    string    Specifies the name of the port to be renamed in the SmartDesign component. It is mandatory. **Note:** Only port names can be renamed, and not port types \\(scalar ports cannot be renamed as bus ports and vice versa\\).    new\\_port\\_name    string    Specifies the new name of the specified port. It is mandatory.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-86A9184C-9D49-4009-B09F-33475D971F91/#error-codes","title":"Error Codes","text":"Error Code Description None 'P*' is containing the invalid character '*'. None Parameter 'new_port_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'current_port_name' has illegal value. None Port 'port_name' doesn't exist. None Required parameter 'current_port_name' is missing. None Required parameter 'new_port_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_rename_port -sd_name \"sd_name\" -current_port_name \"current_port_name\" -new_port_name \"new_port_name\"'. SDCTRL02 Port name already exists."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-86A9184C-9D49-4009-B09F-33475D971F91/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-86A9184C-9D49-4009-B09F-33475D971F91/#example","title":"Example","text":"<p>The following command renames c1 port name with c2 in \"top\" design:</p> <pre><code>sd_rename_port -sd_name {top} -current_port_name {c1} -new_port_name {c2}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-86A9184C-9D49-4009-B09F-33475D971F91/#see-also","title":"See Also","text":"<ul> <li>sd_create_scalar_port</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8729C5CD-090F-4F2F-AAF5-91E001F140B1/","title":"select_active_probe","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8729C5CD-090F-4F2F-AAF5-91E001F140B1/#description","title":"Description","text":"<p>This Tcl command manages the current selection of active probe points to be used by active probe READ operations. This command extends or replaces your current selection with the probe points found using the search pattern.</p> <pre><code>select_active_probe [\u2013name probe_name_pattern ] \\\n                    [-reset true|false ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8729C5CD-090F-4F2F-AAF5-91E001F140B1/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the probe. Optionally, search pattern string can specify one or multiple probe points. The pattern search characters \u201c*\u201d and \u201c?\u201d also can be specified to filter out the probe names. reset boolean This optional parameter resets all previously selected probe points. If name is not specified, empties out current selection. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8729C5CD-090F-4F2F-AAF5-91E001F140B1/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'reset' has illegal value. None Parameter 'name' has illegal value. None Cannot select active probe: Specified probe point(s) not found. None Parameter 'param_name' is not defined. Valid command formatting is'select_active_probe [-name \"name\"]* \\[-reset \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8729C5CD-090F-4F2F-AAF5-91E001F140B1/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8729C5CD-090F-4F2F-AAF5-91E001F140B1/#example","title":"Example","text":"<pre><code>Select_active_probe -name out[5]:out[5]:Q\nSelect_active_probe -name out.out[1]:out[1]:Q \\\n                    -name out.out[3]:out[3]:Q \\\n                    -name out.out[5]:out[5]:Q\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8729C5CD-090F-4F2F-AAF5-91E001F140B1/#see-also","title":"See Also","text":"<ul> <li> <p>write_active_probe</p> </li> <li> <p>read_active_probe</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8991A66F-7871-41C1-B4F4-D7C9C9B6A9E0/","title":"Tcl Commands and Supported Families","text":"<p>When we specify a family name, we refer to the device family and all its derivatives, unless otherwise specified. See Supported Families in the Tcl command help topics for the families supported for a specific Tcl command.</p> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-89939176-4B85-4439-B23E-12B47111AC3B/","title":"sd_clear_pin_attributes","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-89939176-4B85-4439-B23E-12B47111AC3B/#description","title":"Description","text":"<p>This tcl command clears all attributes on one or more pins/ports in a SmartDesign. Pin attributes include pin inversion, mark as unused and constant value settings.</p> <p>Important: This command will not work on multiple pins in release v2021.1. Support for multiple pins will be provided in the next Libero release.</p> <pre><code>sd_clear_pin_attributes -sd_name {smartdesign component name} \\ -pin_names {port or pin names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-89939176-4B85-4439-B23E-12B47111AC3B/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_names string Specifies the name of the port/pin for which all the attributes must be cleared. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-89939176-4B85-4439-B23E-12B47111AC3B/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'sd_name' has illegal value. None Parameter 'pin_names' has illegal value. None Required parameter 'pin_names' is missing. None Required parameter 'sd_name' is missing. None The component 'design_name' doesn't exist. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_clear_pin_attributes -sd_name \"sd_name\" -pin_names \"pin_names\"'. SDCTRL05 Pin 'pin_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-89939176-4B85-4439-B23E-12B47111AC3B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-89939176-4B85-4439-B23E-12B47111AC3B/#example","title":"Example","text":"<p>This example clears all attributes of the pin {RAM1K18_0:A_DOUT_CLK} in the {sd1} SmartDesign component.</p> <pre><code>sd_clear_pin_attributes -sd_name {sd1} -pin_names {RAM1K18_0:A_DOUT_CLK}\n</code></pre> <p>This example clears all attributes of the pin {CARRY_OUT} in the {top} SmartDesign component.</p> <pre><code>sd_clear_pin_attributes -sd_name {top} -pin_names {CARRY_OUT}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-89939176-4B85-4439-B23E-12B47111AC3B/#see-also","title":"See Also","text":"<ul> <li>sd_mark_pins_unused</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B39F439-74F0-4934-90F3-0A0B51B4963C/","title":"add_file_to_library","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B39F439-74F0-4934-90F3-0A0B51B4963C/#description","title":"Description","text":"<p>This Tcl command adds a file to a library in your project.</p> <pre><code>add_file_to_library -library \"library name\" [-file \"filename\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B39F439-74F0-4934-90F3-0A0B51B4963C/#arguments","title":"Arguments","text":"Parameter Type Description library string Name of the library where you wish to add your file. file string Specifies the new name of the file you wish to add (must be a full pathname). This parameter is optional"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B39F439-74F0-4934-90F3-0A0B51B4963C/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' is missing or has invalid value. None Parameter 'param_name' is not defined. Valid command formatting is 'add_file_to_library -library \"library name\" [-file \"file\"]+ '. None File is not in the project"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B39F439-74F0-4934-90F3-0A0B51B4963C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B39F439-74F0-4934-90F3-0A0B51B4963C/#example","title":"Example","text":"<p>Add a file named <code>foo.vhd</code> from the <code>./project/hdl</code>directory to the library <code>my_lib</code>.</p> <pre><code>add_file_to_library -library \"my_lib\" -file \"./project/hdl/foo.vhd\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B39F439-74F0-4934-90F3-0A0B51B4963C/#see-also","title":"See Also","text":"<ul> <li>add_library</li> <li>remove_library</li> <li>rename_library</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B43CF88-0009-4C89-9B68-C13CD2E17F40/","title":"change_link","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B43CF88-0009-4C89-9B68-C13CD2E17F40/#description","title":"Description","text":"<p>This Tcl command changes the source of a linked file in your project.</p> <pre><code>change_link -file filename -path new_source_path\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B43CF88-0009-4C89-9B68-C13CD2E17F40/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies absolute or relative path and name of the linked file you want to change. path string Location of the file (absolute or relative path) you want to link to."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B43CF88-0009-4C89-9B68-C13CD2E17F40/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'path' is missing. None Required parameter 'file' is missing. None Parameter 'file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'change_link -file \"file\" -path \"new source path\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B43CF88-0009-4C89-9B68-C13CD2E17F40/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B43CF88-0009-4C89-9B68-C13CD2E17F40/#example","title":"Example","text":"<ol> <li> <p>Change the link to a file 'sim1.vhd' in your project and link it to the <code>c:\\Microchip\\link_source\\simulation_test.vhd</code> file.</p> <pre><code>change_link -file sim1.vhd \\\n            -path {c:\\Microchip\\link_source\\simulation_test.vhd}\n</code></pre> </li> <li> <p>Change link for the file 'test.v' from 'E:\\Share\\test.v' to 'E:\\Share\\test\\srcs\\test.v' using environment variable 'MSCC_ROOT_1' that has the root directory path 'E:\\Share'.</p> <pre><code>change_link -file {${MSCC_ROOT_1}/test.v} \\\n            -path {${MSCC_ROOT_1}/test/srcs/test.v}\n</code></pre> </li> </ol>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B43CF88-0009-4C89-9B68-C13CD2E17F40/#see-also","title":"See Also","text":"<ul> <li>create_links</li> <li>unlink_files</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B58C353-2FF8-4C14-A062-C221A1C2DA29/","title":"PLACEROUTE","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B58C353-2FF8-4C14-A062-C221A1C2DA29/#description","title":"Description","text":"<p>To place and route a design in Libero SoC, you must first configure the \"PLACEROUTE\" tool with the configure_tool command and then execute the \"PLACEROUTE\" tool with the run_tool command.</p> <p>Note: At least one \"parameter:value\" must be specified. You can repeat <code>-params</code> argument for multiple parameters.</p> <pre><code>configure_tool -name {PLACEROUTE} -params {parameter:value} \nrun_tool -name {PLACEROUTE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B58C353-2FF8-4C14-A062-C221A1C2DA29/#arguments","title":"Arguments","text":"<p>The following table list the \"PLACEROUTE\" arguments for PolarFire.</p>   Parameter    Type    Description    TDPR    boolean    Set to true or 1 to enable Timing-Driven Place and Route. Default is true or 1.    PDPR    boolean    Set to true or 1 to enable Power-Driven Place and Route. Default is false or 0.    IOREG\\_COMBINING    boolean    Set to true or 1 to enable I/O Register Combining. Default is false or 0.    GB\\_DEMOTION    boolean    Set to true or 1 to enable Global Pins Demotion. Default is true or 1.    REPLICATION    boolean    Set to true or 1 to enable Driver Replication. Default is false or 0.    EFFORT\\_LEVEL    boolean    Set to true or 1 to enable High Effort Layout to optimize design performance. Default is false or 0.    INCRPLACEANDROUTE    boolean    Set to true or 1 to use previous placement data as the initial placement for the next run. Default is false or 0. This parameter gets reset to false or 0 after each run of Place and Route to prevent inadvertent loss of performance across large design changes. Incremental Place and Route should be used in conjunction with Compile points synthesis.    REPAIR\\_MIN\\_DELAY    boolean    Set to True or 1 to enable Repair Minimum Delay violations. Default is false or 0.    MULTI\\_PASS\\_LAYOUT    boolean    Set to true or 1 to enable Multi-Pass Layout Mode for Place and Route. Default is false or 0.    NUM\\_MULTI\\_PASSES    integer    Specifies the positive number of passes to run. The default is 5.    START\\_SEED\\_INDEX    integer    Indicates the random seed index\\(positive integer\\) which is the starting point for the Multi-pass Layout. If not specified, the default behavior is to continue after the last seed index which was used.    MULTI\\_PASS\\_CRITERIA    string    Specifies the criteria used to run multi-pass layout. The acceptable values are the following: -   SLOWEST\\_ClOCK: Use the slowest clock Fmax in the design in a given pass as the performance reference for the layout pass. -   SPECIFIC\\_CLOCK: Use a specific clock performance as the reference for all layout passes. -   VIOLATIONS: Apply SLACK\\_CRITERIA from the Timing violations report as the performance reference for all passes. This is the default criterion. -   TOTAL\\_POWER: Specifies the best pass to be the one that has the lowest total power \\(static + dynamic\\) out of all layout passes.    SPECIFIC\\_CLOCK    string    Applies only when MULTI\\_PASS\\_CRITERIA is set to SPECIFIC\\_CLOCK. It specifies the name of the clock in the design used for performance measurement.    DELAY\\_ANALYSIS    string    Applies only when MULTI\\_PASS\\_CRITERIA is set to VIOLATIONS. Specifies the type of timing violations \\(slacks\\) to be examined. The acceptable values are the following: -   max: Use timing violations \\(slacks\\) obtained from maximum delay analysis. This is the default. -   min: Use timing violations \\(slacks\\) obtained from minimum delay analysis.    STOP\\_ON\\_FIRST\\_PASS    boolean    Applies only when MULTI\\_PASS\\_CRITERIA is set to VIOLATIONS. It stops performing remaining passes if all timing constraints are met \\(when there are no negative slacks reported in the timing violations report\\). **Note:** The type of timing violations \\(slacks\\) used is determined by the DELAY\\_ANALYSIS parameter.    SLACK\\_CRITERIA    string    Applies only when MULTI\\_PASS\\_CRITERIA is set to VIOLATIONS. Specifies how to evaluate the timing violations \\(slacks\\). The acceptable values are the following: -   WORST\\_SLACK: The largest amount of negative slack \\(or least amount of positive slack if all constraints are met\\) for each pass is identified and then the largest value out of all passes will determine the best pass. This is the default value. -   TOTAL\\_NEGATIVE\\_SLACK: The sum of negative slacks from the first 100 paths for each pass in the Timing Violation report is identified. The largest value out of all passes will determine the best pass. If no negative slacks exist for a pass, then use the worst slack to evaluate that pass.  **Note:** The type of timing violations \\(slacks\\) used is determined by the DELAY\\_ANALYSIS parameter.     RGB\\_COUNT    integer    Allows an entity to override the placer's RGB/RCLK bandwidth constraint. This option is useful for Block Creation. The possible values for this parameter are 1-18.    RANDOM\\_SEED    integer    Sets the actual seed non-negative integer value for next Place and Route run. When MULTI\\_PASS\\_LAYOUT is True or 1, the START\\_SEED\\_INDEX takes precedence over RANDOM\\_SEED. It overrides RANDOM\\_SEED for the first run to $START\\_SEED\\_INDEX-1.   <p>The following table list the \"PLACEROUTE\" arguments for SmartFusion 2, IGLOO 2 and RTG4.</p>   Parameter    Type    Description    TDPR    boolean    Set to true or 1 to enable Timing-Driven Place and Route. Default is true or 1.    PDPR    boolean    Set to true or 1 to enable Power-Driven Place and Route. Default is false or 0.    IOREG\\_COMBINING    boolean    Set to true or 1 to enable I/O Register Combining. Default is false or 0.    EFFORT\\_LEVEL    boolean    Set to true or 1 to enable High Effort Layout to optimize design performance. Default is false or 0.    INCRPLACEANDROUTE    boolean    Set to true or 1 to use previous placement data as the initial placement for the next run. Default is false or 0.    REPAIR\\_MIN\\_DELAY    boolean    Set to True or 1 to enable Repair Minimum Delay violations for the routher when TDPR option is set to true or 1. Default is false or 0.    NUM\\_MULTI\\_PASSES    integer    Specifies the positive number of passes to run. The default is 5. Maximum is 25.    START\\_SEED\\_INDEX    integer    Indicates the random seed index\\(positive integer\\) which is the starting point for the passes. Its value should range from 1 to 100. If not specified, the default behavior is to continue from the last seed index which was used.    MULTI\\_PASS\\_LAYOUT    boolean    Set to true or 1 to enable Multi-Pass Layout Mode for Place and Route. Default is false or 0.    MULTI\\_PASS\\_CRITERIA    string    Specifies the criteria used to run multi-pass layout. The acceptable values are the following: -   SLOWEST\\_ClOCK: Use the slowest clock frequency in the design in a given pass as the performance reference for the layout pass. -   SPECIFIC\\_CLOCK: Use a specific clock frequency as the performance reference for all layout passes. -   VIOLATIONS: Use the pass that best meets the slack or timing-violations constraints. This is the default. -   TOTAL\\_POWER: Specifies the best pass to be the one that has the lowest total power \\(static + dynamic\\) out of all layout passes.    SPECIFIC\\_CLOCK    string    Applies only when MULTI\\_PASS\\_CRITERIA is set to SPECIFIC\\_CLOCK. It specifies the name of the clock in the design used for Timing Violation Measurement.    DELAY\\_ANALYSIS    string    Used only when MULTI\\_PASS\\_CRITERIA is set to \u201cVIOLATIONS\u201d. Specifies the type of timing violations \\(slacks\\) to be examined. The default is \"max.\" -   max: Use timing violations \\(slacks\\) obtained from maximum delay analysis. -   min: Use timing violations \\(slacks\\) obtained from minimum delay analysis.    STOP\\_ON\\_FIRST\\_PASS    boolean    Applies only when \"MULTI\\_PASS\\_CRITERIA\" is set to \"VIOLATIONS.\" It stops performing remaining passes if all timing constraints are met \\(when there are no negative slacks reported in the timing violations report\\). **Note:** The type of timing violations \\(slacks\\) used is determined by the \"DELAY\\_ANALYSIS\" parameter.    SLACK\\_CRITERIA    string    Applies only when \"MULTI\\_PASS\\_CRITERIA\" is set to \"VIOLATIONS.\" Specifies how to evaluate the timing violations \\(slacks\\). The acceptable values are the following: -   WORST\\_SLACK: The largest amount of negative slack \\(or least amount of positive slack if all constraints are met\\) for each pass is identified and then the largest value out of all passes will determine the best pass. This is the default value. -   TOTAL\\_NEGATIVE\\_SLACK: The sum of negative slacks from the first 100 paths for each pass in the Timing Violation report is identified. The largest value out of all passes will determine the best pass. If no negative slacks exist for a pass, then use the worst slack to evaluate that pass.  **Note:** The type of timing violations \\(slacks\\) used is determined by the \"DELAY\\_ANALYSIS\" parameter.     RGB\\_COUNT    integer    Allows an entity to override the placer's RGB/RCLK bandwidth constraint. This option is useful for Block Creation. The possible values for this parameter are 1-18.   Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B58C353-2FF8-4C14-A062-C221A1C2DA29/#error-codes","title":"Error Codes","text":"Error Code Description None EFFORT_LEVEL is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None INCRPLACEANDROUTE is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MULTI_PASS_CRITERIA is set to an illegal value 'value'. Legal values are SLOWEST_CLOCK, SPECIFIC_CLOCK, VIOLATIONS and TOTAL_POWER. None IOREG_COMBINING is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None PDPR is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None REPAIR_MIN_DELAY is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None SLACK_CRITERIA is set to an illegal value 'value'. Legal values are WORST_SLACK and TOTAL_NEGATIVE_SLACK. None START_SEED_INDEX is set to an illegal value 'value'. Legal values must be between 1 and 101. None STOP_ON_FIRST_PASS is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None TDPR is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None GB_DEMOTION is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None REPLICATION is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None MULTI_PASS_LAYOUT is set to an illegal value 'value'. Legal value are true, false, 0 or 1. None DELAY_ANALYSIS is set to an illegal value 'value'. Legal values are MAX and MIN."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B58C353-2FF8-4C14-A062-C221A1C2DA29/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8B58C353-2FF8-4C14-A062-C221A1C2DA29/#example","title":"Example","text":"<p>The following example configures \"PLACEROUTE\" for PolarFire:</p> <pre><code>configure_tool -name {PLACEROUTE} \\\n               -params {TDPR:true} \\\n               -params {EFFORT_LEVEL:true} \\\n               -params {GB_DEMOTION:true} \\\n               -params {INCRPLACEANDROUTE:false} \\\n               -params {IOREG_COMBINING:false} \\\n               -params {PDPR:false} \\\n               -params {REPAIR_MIN_DELAY:true} \\\n               -params {REPLICATION:false} \\\n               -params {MULTI_PASS_LAYOUT:true} \\\n               -params {MULTI_PASS_CRITERIA:VIOLATIONS} \\\n               -params {NUM_MULTI_PASSES:5} \\\n               -params {SLACK_CRITERIA:WORST_SLACK} \\\n               -params {START_SEED_INDEX:1} \\\n               -params {STOP_ON_FIRST_PASS:false}\nrun_tool -name {PLACEROUTE}\n</code></pre> <p>The following example configures \"PLACEROUTE\" for SmartFusion 2:</p> <pre><code>configure_tool -name {PLACEROUTE} \\\n               -params {EFFORT_LEVEL:true} \\\n               -params {INCRPLACEANDROUTE:false} \\\n               -params {IOREG_COMBINING:false} \\\n               -params {MULTI_PASS_CRITERIA:VIOLATIONS} \\\n               -params {MULTI_PASS_LAYOUT:false} \\\n               -params {NUM_MULTI_PASSES:5} \\\n               -params {PDPR:false} \\\n               -params {REPAIR_MIN_DELAY:true} \\\n               -params {SLACK_CRITERIA:WORST_SLACK} \\\n               -params {SPECIFIC_CLOCK:} \\\n               -params {START_SEED_INDEX:1} \\\n               -params {STOP_ON_FIRST_PASS:false} \\\n               -params {TDPR:true}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8BD4B140-6F47-4F3B-A4B3-ABE739404AC6/","title":"sd_hide_bif_pins","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8BD4B140-6F47-4F3B-A4B3-ABE739404AC6/#description","title":"Description","text":"<p>This tcl command hides one or more already exposed internal scalar or bus pins/ports of a Bus Interface pin/port.</p> <p>Note: This command will not hide multiple pins/ports in this release. Support to hide multiple pins/ports will be provided in the next Libero release. This command is not required to build a SmartDesign component. This command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_hide_bif_pins -sd_name {smartdesign component name} \\\n                 -bif_pin_name {name of the bif pin or port} \\\n                 -pin_names {pins or ports to be exposed}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8BD4B140-6F47-4F3B-A4B3-ABE739404AC6/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. bif_pin_name string Specifies the name of the Bus Interface pin for which the internal pins must be hidden. It is mandatory. pin_names string Specifies the bus interface internal pin/port names to be hidden. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8BD4B140-6F47-4F3B-A4B3-ABE739404AC6/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'pin_names' has illegal value. None Required parameter 'pin_names' is missing. None Parameter 'bif_pin_name' has illegal value. None Required parameter 'bif_pin_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_hide_bif_pins -sd_name \"sd_name\" -bif_pin_name \"bif_pin_name\" -pin_names \"pin_names\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8BD4B140-6F47-4F3B-A4B3-ABE739404AC6/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8BD4B140-6F47-4F3B-A4B3-ABE739404AC6/#example","title":"Example","text":"<p>This example hides \"TX_PLL_LOCK_0\" pin of \"CLKS_FROM_TXPLL_0\" bif pin.</p> <pre><code>sd_hide_bif_pins -sd_name {SD1} \\\n                 -bif_pin_name {CLKS_FROM_TXPLL_0} \\\n                 -pin_names{TX_PLL_LOCK_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8BD4B140-6F47-4F3B-A4B3-ABE739404AC6/#see-also","title":"See Also","text":"<ul> <li> <p>sd_show_bif_pins</p> </li> <li> <p>sd_delete_bif_pin</p> </li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8C818914-417E-4569-A2A4-113F678F5CE7/","title":"set_modelsim_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8C818914-417E-4569-A2A4-113F678F5CE7/#description","title":"Description","text":"<p>This Tcl command sets your ModelSim simulation options. You can set change how Libero SoC handles Do files in simulation, import your own Do files, set simulation run time, and change the DUT name used in your simulation. You can sets options from the Project Settings &gt; Simulation menu. Default values are used if parameters are omitted.</p> <pre><code>set_modelsim_options \\\n[-use_automatic_do_file \"TRUE | FALSE\"] \\\n[-user_do_file {path}] \\\n[-sim_runtime {value}] \\\n[-tb_module_name {value}] \\\n[-tb_top_level_name {value}] \\\n[-include_do_file \"TRUE | FALSE\" \\\n[-included_do_file {value}] \\\n[-type {value}] \\\n[-resolution {value}] \\\n[-add_vsim_options {value}] \\\n[-display_dut_wave \"TRUE | FALSE\"] \\\n[-log_all_signals \"TRUE | FALSE\"] \\\n[-do_file_args {value}] \\\n[-dump_vcd \"TRUE | FALSE\"] \\\n[-vcd_file \"VCD file name\"] \\\n[-sdf_corner \"sdf_corner\"] \\\n[-verilog {value}] \\\n[-VHDL {value}] \\\n[-disable_pulse_filtering \"TRUE | FALSE\"] \\\n[-timeunit {value}] \\\n[-timeunit_base {value}] \\\n[-precision {value}] \\\n[-precision_base {value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8C818914-417E-4569-A2A4-113F678F5CE7/#arguments","title":"Arguments","text":"Parameter    Type    Description    use\\_automatic\\_do\\_file    boolean    Automatically create a DO file that enables you to simulate your design. Following are the valid values: -   TRUE, true, 1 - uses the default `automatic.do` file in your project. This box is checked by default. -   FALSE, false, 0 - uses a different `*.do` file; use the other simulation options to specify it.    user\\_do\\_file    string    Specifies the location of your user-defined `*.do` file.    sim\\_runtime    number and unit of time    Sets your simulation runtime. It is optional. Value is the number and unit of time, such as \\{1000 ns\\}.    tb\\_module\\_name    string    Specifies your test bench module name, where value is the name. Default value is \"test bench\".    tb\\_top\\_level\\_name    string    Sets the top-level instance name in the test bench, where value is the name. Default is &lt;top&gt;\\_0.    include\\_do\\_file    boolean    Enables you to include DO file. Valid values are: -   TRUE, true, 1 - Includes the `*.do` file. -   FALSE, false, 0 - Does not include the `*.do` file.    included\\_do\\_file    string    Specifies the path of the included `*.do` file, where the value is the name of the file. Including a DO file enables you to customize the set of signal waveforms that will be displayed in ModelSim. Specify this argument with `-include_do_file` argument. Default is `work.do`.    type    string    Resolution type; possible values are: -   min - minimum. This is the default value. -   typ - typical. -   max - maximum.    resolution    unit of time    Sets your resolution value. Value is the number and unit of time, such as \\{1ps\\}. The default is family-specific, but you can customize it to fit your needs.    add\\_vsim\\_options    string    Adds more Vsim options, where value specifies the option\\(s\\).    display\\_dut\\_wave    boolean    Enables ModelSim to display signals for the tested design. Following are the possible values:-   FALSE, false, 0 - displays the signal for the top\\_level\\_test bench. -   TRUE, true, 1 - enables ModelSim to display the signals for the tested design.    log\\_all\\_signals    boolean    Saves and logs all signals during simulation. -   TRUE, true, 1 - logs all signals. -   FALSE, false, 0 - does not log all signals. Default this box checked.    do\\_file\\_args    list of strings    Specifies `*.do` file command parameters. Default is empty.    dump\\_vcd    boolean    Dumps the VCD file when simulation is complete. Following are the possible values:-   TRUE, true, 1 - dumps the VCD file -   FALSE, false, 0 - does not dump the VCD file. Default this box checked.    vcd\\_file    string    Specifies the name of the dumped VCD file, where value is the name of the file. Default is \"`power.vcd`\".    sdf\\_corner \\{parameter\\}    string    Sets the corner on which the post layout simulation will be done. -   slow\\_lv\\_ht - slow process, low voltage and high temperature operating conditions. Default value. -   slow\\_lv\\_lt - slow process, low voltage and low temperature operating conditions. -   fast\\_hv\\_lt - fast process, high voltage and low temperature operating conditions.    verilog    integer    HDL Testbench file type can be either Verilog or VHDL, possible values are: 1 or 0. Default value is 0.    VHDL    integer    HDL Testbench file type can be either Verilog or VHDL, possible values are: 1 or 0. Default value is 0.    disable\\_pulse\\_filtering    boolean    Specifies to enable/disable pulse filtering during SDF based simulations. -   TRUE, true, 1 - enable pulse filtering. -   FALSE, false, 0 - disable pulse filtering. The default value is false.    timeunit    integer    TimeScale time unit value. Default value is 1.    timeunit\\_base    unit of time    TimeScale precision base value. The default setting is ns, possible values are: -   s - second -   ms - milisecond -   us - microsecond -   ns - nanosecond -   ps - picosecond -   fs - femtosecond    precision    integer    TimeScale precision value. Default value is 100.    precision\\_base    unit of time    TimeScale precision base value. The default setting is ps; possible values are: -   s - second -   ms - milisecond -   us - microsecond -   ns - nanosecond -   ps - picosecond -   fs - femtosecond"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8C818914-417E-4569-A2A4-113F678F5CE7/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8C818914-417E-4569-A2A4-113F678F5CE7/#example","title":"Example","text":"<p>Sets ModelSim options to use the automatic <code>*.do</code> file, sets simulation runtime to 1000 ns, sets the testbench module name to \"testbench\", sets the testbench top level to top_0, sets simulation type to \"max\", resolution to 1 ps, adds no vsim options, does not log signals, adds no additional DO file arguments, dumps the VCD file with a name <code>power.vcd</code>.</p> <pre><code>set_modelsim_options -use_automatic_do_file 1 -sim_runtime {1000ns} \\\n-tb_module_name {testbench} -tb_top_level_name {top_0} -include_do_file 0 \\\n-type {max} -resolution {1ps} -add_vsim_options {} -display_dut_wave 0 \\\n-log_all_signals 0 -do_file_args {} - dump_vcd 0 -vcd_file {power.vcd}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8C818914-417E-4569-A2A4-113F678F5CE7/#see-also","title":"See Also","text":"<ul> <li>set_actel_lib_options</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/","title":"remove_clock_latency","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#description","title":"Description","text":"<p>Removes a clock source latency from the specified clock and from all edges of the clock. If the specified name does not match a generated clock constraint in the current scenario, or if the specified ID does not refer to a generated clock constraint, this command fails.</p> <p>Do not specify both the clock and port names and the constraint ID.</p> <pre><code>remove_clock_latency -source clock_name | -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#arguments","title":"Arguments","text":"Parameter Type Description <code>source</code> <code>string</code> Specifies either the clock name or source name of the clock constraint from which to remove the clock source latency. You must specify either a clock name or an ID. <code>id</code> <code>integer</code> Specifies the ID of the clock constraint to remove the clock source latency from the current scenario. You must specify either an ID or a clock name that exists in the current scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#error-codes","title":"Error Codes","text":"Error Code Description None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying the clock names.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#example","title":"Example","text":"<p>The following example removes the clock source latency from the specified clock.</p> <pre><code>remove_clock_latency -source [get_clocks {my_clock} ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_clock_latency</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F18E510-9CD5-4F0A-93F6-8C7C997E37C9/#see-also","title":"See Also","text":"<ul> <li>set_clock_latency</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F1CB855-9E67-407F-B5B7-B812091453E8/","title":"generate_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F1CB855-9E67-407F-B5B7-B812091453E8/#description","title":"Description","text":"<p>This Tcl command generates a SmartDesign or a core component VHDL code. After generating component, the VHDL file is placed in the <code>&lt;project_folder&gt;/component/work/&lt;component_name&gt;</code> folder.</p> <pre><code>generate_component -component_name \"component_name\" \\\n                   [-recursive 0|1 ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F1CB855-9E67-407F-B5B7-B812091453E8/#arguments","title":"Arguments","text":"Parameter Type Description component_name string Specifies the name of the SmartDesign component or the core component is generated. It is mandatory. recursive integer Specifies if a SmartDesign component must be generated recursively. It is optional. It is \u20180\u2019 by default and generates only the specified component. If set to \u20181\u2019, all the dependent components, which are in ungenerated state will be generated along with the SmartDesign component. It is recommended to generate all components individually."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F1CB855-9E67-407F-B5B7-B812091453E8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'component_name' cannot be empty. None recursive: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'generate_component [-component_name \"component_name\"] [-name \"name\"] [-recursive \"TRUE | FALSE\"]' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F1CB855-9E67-407F-B5B7-B812091453E8/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F1CB855-9E67-407F-B5B7-B812091453E8/#example","title":"Example","text":"<p>The following command generates SmartDesign \"sd2\" only.</p> <pre><code>generate_component -component_name {sd2}\n</code></pre> <p>The following command generates SmartDesign \"TOP\" and all its dependent components, which are in ungenerated state.</p> <pre><code>generate_component -component_name {TOP} -recursive 1\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F1CB855-9E67-407F-B5B7-B812091453E8/#see-also","title":"See Also","text":"<ul> <li>delete_component</li> <li>import_component</li> <li>export_component_to_tcl</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F69B2C8-DD33-4434-992C-E20478165269/","title":"smartpower_get_temperature","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F69B2C8-DD33-4434-992C-E20478165269/#description","title":"Description","text":"<p>Enter description here</p> <pre><code>smartpower_get_temperature [-what \"TRUE | FALSE\"] [-opcond \"Best | Typical | Worst\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F69B2C8-DD33-4434-992C-E20478165269/#arguments","title":"Arguments","text":"Parameter    Type    Description    what    boolean     opcond    string    Specifies the operating condition. The acceptable values for this argument are the following: -   Worst - The operating condition is set to worst case. -   Typical - The operating condition is set to typical case. -   Best - The operating condition is set to best case.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F69B2C8-DD33-4434-992C-E20478165269/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. None what: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, false, ambient or opcond). None opcond: Invalid argument value: 'value' (expecting Best, Typical or Worst)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F69B2C8-DD33-4434-992C-E20478165269/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F69B2C8-DD33-4434-992C-E20478165269/#example","title":"Example","text":"<p>Enter example description here</p> <pre><code>smartpower_get_temperature  -what \"TRUE\" -opcond \"Best\"\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/","title":"sd_remove_net_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/#description","title":"Description","text":"<p>This Tcl command removes synthesis attribute from the specified net of the specified SmartDesign.</p> <pre><code>sd_remove_net_synth_attr \\\n        -sd_name {SmartDesign component name} \\\n        -net_name {net name} \\\n        [-attr_name {synthesis attribute name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign component from which the net synthesis attribute is removed. This is a mandatory argument. net_name string Name of the net in SmartDesign from which synthesis attribute is removed. This is a mandatory argument. attr_name string Synthesis attribute to be deleted. If the argument is not specified all the attributes are deleted."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/#error-codes","title":"Error Codes","text":"Error Code Description None Failed to remove synthesis attribute 'syn_keep' from the net 'net_name'. This attribute does not exist. None Net 'net_name' does not exist. None Parameter 'net_name' has illegal value. None Required parameter 'net_name' is missing. None Parameter 'attr_name' has illegal value. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_remove_net_synth_attr -sd_name \"sd_name\" [-attr_name \"attr_name\"] -net_name \"net_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/#example","title":"Example","text":"<p>This example removes \"syn_keep\" attribute of \"CLK\" net in the \"top\" design.</p> <pre><code>sd_remove_net_synth_attr -sd_name {top} \\\n                         -attr_name {syn_keep} \\\n                         -net_name {CLK}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129/#see-also","title":"See Also","text":"<ul> <li>sd_set_net_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90149FA0-8ED1-4B8C-83EB-7904C94B2807/","title":"Types of Tcl Commands","text":"<p>This section describes the following types of Tcl commands:</p> <ul> <li>Built-in Commands</li> <li>Procedures Created with the proc Command</li> </ul> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90149FA0-8ED1-4B8C-83EB-7904C94B2807/#built-in-commands","title":"Built-in Commands","text":"<p>Built-in commands are provided by the Tcl interpreter. They are available in all Tcl applications.</p> <ul> <li>Tcl provides several commands for manipulating file names, reading and writing file attributes, copying files, deleting files, creating directories, and so on.</li> <li> <p>You can execute an external program using <code>exec</code>. Upon execution, the return value is the output (on stdout) from the external program, for example:</p> <pre><code>set tmp [ exec myprog ] puts stdout $tmp\n</code></pre> </li> <li> <p>You can easily create collections of values (lists) and manipulate them in a variety of ways.</p> </li> <li>You can create arrays - structured values consisting of name-value pairs with arbitrary string values for the names and values.</li> <li>You can manipulate the time and date variables.</li> <li>You can write scripts that can wait for certain events to occur, such as an elapsed time or the availability of input data on a network socket.</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90149FA0-8ED1-4B8C-83EB-7904C94B2807/#procedures-created-with-the-proc-command","title":"Procedures Created with the proc Command","text":"<p>You use the <code>proc</code> command to declare a procedure. You can then use the name of the procedure as a Tcl command.</p> <p>The following sample script consists of a single command named <code>proc</code>. The <code>proc</code> command takes three arguments:</p> <ul> <li>The name of a procedure (<code>myproc</code>)</li> <li>A list of argument names (<code>arg1 arg2</code>)</li> <li> <p>The body of the procedure, which is a Tcl script</p> <pre><code>proc myproc { arg1 arg2 } { \n# procedure body\n}\nmyproc a b\n</code></pre> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90E56621-BABD-4DA4-843C-0C7EED6DFBE1/","title":"smartpower_remove_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90E56621-BABD-4DA4-843C-0C7EED6DFBE1/#description","title":"Description","text":"<p>This Tcl command removes a custom scenario from the current design.</p> <pre><code>smartpower_remove_scenario -name {Scenario name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90E56621-BABD-4DA4-843C-0C7EED6DFBE1/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the custom scenario to be removed. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90E56621-BABD-4DA4-843C-0C7EED6DFBE1/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'name' has illegal value. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_scenario -name \"scenario name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90E56621-BABD-4DA4-843C-0C7EED6DFBE1/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90E56621-BABD-4DA4-843C-0C7EED6DFBE1/#example","title":"Example","text":"<p>This example removes a \"MyScenario\" custom scenario from the current design:</p> <pre><code>smartpower_remove_scenario -name {MyScenario}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-90E56621-BABD-4DA4-843C-0C7EED6DFBE1/#see-also","title":"See Also","text":"<ul> <li>smartpower_add_new_scenario</li> <li>smartpower_edit_scenario</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-915951D1-2380-4B59-8451-AE725EAA5A74/","title":"set_system_jitter","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-915951D1-2380-4B59-8451-AE725EAA5A74/#description","title":"Description","text":"<p>Sets the system jitter and overrides the automatically computed value.</p> <pre><code>set_system_jitter &lt;system_jitter&gt;\n</code></pre> <p>Important: This constraint is not supported as a Tcl command. Enter it as part of a timing constraint (<code>.sdc</code>) file.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-915951D1-2380-4B59-8451-AE725EAA5A74/#arguments","title":"Arguments","text":"Parameter Type Description <code>system_jitter</code> floating point Specifies the system jitter value in nanoseconds. This value must be greater than zero. <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91795311-7E73-42E4-84A1-0F4797A5C57A/","title":"Exporting Tcl Scripts","text":"<p>You can write out a Tcl script file that contains the commands executed in the current session. You can then use this exported Tcl script to re-execute the same commands interactively or in batch. You can also use this exported script to become more familiar with Tcl syntax.</p> <p>You can export Tcl scripts from the Project Manager.</p> <p>To export a Tcl session script from the Project Manager:</p> <ol> <li> <p>From the File menu, choose Export Script File. The Export Script dialog box appears.</p> </li> <li> <p>Click OK. The Script Export Options dialog box appears:</p> </li> <li> <p>Check the Include Commands from Current Design [Project] Only checkbox. This option applies only if you opened more than one design or project in your current session. If so, and you do not check this box, Project Manager exports all commands from your current session.</p> </li> <li> <p>Select the radio button for the appropriate filename formatting. To export filenames relative to the current working directory, select Relative filenames (default) formatting. To export filenames that include a fully specified path, select Qualified filenames (full path; including directory name) formatting.</p> </li> <li> <p>Choose Relative filenames if you do not intend to move the Tcl script from the saved location, or Qualified filenames if you plan to move the Tcl script to another directory or machine.</p> </li> <li> <p>Click OK. Project Manager saves the Tcl script with the specified filename.</p> <p>Note:</p> <ul> <li>When exporting Tcl scripts, Project Manager always encloses filenames in curly braces to ensure portability.</li> <li>Libero SoC software does not write out any Tcl variables or flow-control statements to the exported Tcl file, even if you had executed the design commands using your own Tcl script. The exported Tcl file only contains the tool commands and their accompanying arguments.</li> </ul> </li> </ol> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/","title":"sd_remove_inst_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/#description","title":"Description","text":"<p>This Tcl command removes the synthesis attribute from the specified instance of the specified SmartDesign.</p> <pre><code>sd_remove_inst_synth_attr \\\n        -sd_name {SmartDesign component name} \\\n        -instance_name {instance name} \\\n        [-attr_name {synthesis attribute name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign component from which the instance synthesis attribute is removed. This is a mandatory argument. inst_name string Name of the instance in SmartDesign from which synthesis attribute is removed. This is a mandatory argument. attr_name string Synthesis attribute to be deleted. If the argument is not specified, all the attributes are deleted."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/#error-codes","title":"Error Codes","text":"Error Code Description None Failed to remove the synthesis attribute 'syn_insert_buffer' from the instance 'top'. This attribute does not exist. None Instance 'instance_name' does not exist. None Parameter 'instance_name' has illegal value. None Required parameter 'instance_name' is missing. None Parameter 'attr_name' has illegal value. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_remove_inst_synth_attr -sd_name \"sd_name\" [-attr_name \"attr_name\"] -instance_name \"instance_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/#example","title":"Example","text":"<p>This example removes the \"syn_insert_buffer\" attribute of \"COREABC_C0_0\" instance in the \"top\" design.</p> <pre><code>sd_remove_inst_synth_attr -sd_name {top} -attr_name {syn_insert_buffer} \\\n                          -instance_name {COREABC_C0_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-91E803F5-314A-43DD-830F-EE19D311E2E0/#see-also","title":"See Also","text":"<ul> <li>sd_set_inst_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92930EEC-A47B-49FE-86D9-A3CAAD008386/","title":"signal_integrity_write","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92930EEC-A47B-49FE-86D9-A3CAAD008386/#description","title":"Description","text":"<p>This Tcl command writes parameter to a specified lane.</p> <pre><code>signal_integrity_write \\\n[-deviceName \"device name\"] \\\n[-lane \"Lane Instance Name\"] \\\n[-TX_EMPHASIS_AMPLITUDE \"TX Transmit Emphasis and Amplitude\"] \\\n[-TX_IMPEDANCE \"TX Impedance\"] \\\n[-TX_POLARITY \"TX Impedance\"] \\\n[-TX_TRANSMIT_COMMON_MODE_ADJUSTMENT \"TX Transmit Common Mode Adjust\"] \\\n[-RX_TERMINATION \"RX Termination\"] \\\n[-RX_LOSS_OF_SIGNAL_DETECTOR_LOW \"RX Loss of Signal Detector Low \"] \\\n[-RX_LOSS_OF_SIGNAL_DETECTOR_HIGH \"RX Loss of Signal Detector High \"] \\\n[-RX_PN_BOARD_CONNECTION \"RX Board Connection \"] \\\n[-RX_POLARITY \"Polarity RX \"] \\\n[-RX_CTLE \"RX CTLE\"] \\\n[-RX_INSERTION_LOSS \"RX Insertion Loss\"] \\\n[-RX_CDR_GAIN \"RX CDR Gain\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92930EEC-A47B-49FE-86D9-A3CAAD008386/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration. lane string Specifies the physical location of the lane. TX_EMPHASIS_AMPLITUDE string Specifies TX Emphasis Amplitude. TX_IMPEDANCE integer Specifies TX Impedance(ohms) value. Possible values are: 100, 150, 85 180. TX_TRANSMIT_COMMON_MODE_ADJUSTMENT integer\u200b SpecifiesTX Transmit Common Mode Adjustment (% of VDDA). Possible values are: 50, 60, 70, and 80. RX_INSERTION_LOSS string Specifies RX Insertion Loss. Possible values are: 6.5dB, 17.0bdB and 25.0dB. RX_CTLE string RX CTLE value. RX_CDR_GAIN string Specifies CDR Gain value. It can be \"Low\" or \"High\". RX_TERMINATION integer\u200b Specifies RX Termination(ohms). Possible values are: 85, 100 and150. RX_PN_BOARD_CONNECTION string Specifies RX P/N Board Connection. Possible values are \"AC_COUPLED_WITH_EXT_CAP\" or \"DC_COUPLED\". RX_LOSS_OF_SIGNAL_DETECTOR_LOW string/ integer Specifies RX Loss Signal Detector value. Possible values are: Off, PCIE, SATA, BMR and 1, 2, 3, 4, 5, 6 and 7. RX_LOSS_OF_SIGNAL_DETECTOR_HIGH string/ integer\u200b Specifies RX Loss Signal Detector value. Possible values are: Off, PCIE, SATA, BMR and 1, 2, 3, 4, 5, 6 and 7. RX_POLARITY string\u200b Specifies Polarity (P/N reversal) value, it can be \"Normal\" or \"Inverted\". Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92930EEC-A47B-49FE-86D9-A3CAAD008386/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'signal_integrity_write [-deviceName \"device name\"] [-lane \"Lane Instance Name\"] [-TX_EMPHASIS_AMPLITUDE \"TX Transmit Emphasis and Amplitude\"] [-TX_IMPEDANCE \"TX Impedance\"] [-TX_POLARITY \"TX Impedance\"] [-TX_TRANSMIT_COMMON_MODE_ADJUSTMENT \"TX Transmit Common Mode Adjust\"] [-RX_TERMINATION \"RX Termination\"] [-RX_LOSS_OF_SIGNAL_DETECTOR_LOW \"RX Loss of Signal Detector Low \"] [-RX_LOSS_OF_SIGNAL_DETECTOR_HIGH \"RX Loss of Signal Detector High \"] [-RX_PN_BOARD_CONNECTION \"RX Board Connection \"] [-RX_POLARITY \"Polarity RX \"] [-RX_CTLE \"RX CTLE\"] [-RX_INSERTION_LOSS \"RX Insertion Loss\"] [-RX_CDR_GAIN \"RX CDR Gain\"]'. None Parameter 'RX_CDR_GAIN' has illegal value. None Parameter 'RX_INSERTION_LOSS' has illegal value. None Parameter 'RX_CTLE' has illegal value. None Signal Integrity: RX_INSERTION value is invalid. It must be 6.5dB, 17.0dB or 25.0dB. None Parameter 'RX_POLARITY' has illegal value. None Parameter 'RX_PN_BOARD_CONNECTION' has illegal value. None Parameter 'RX_LOSS_OF_SIGNAL_DETECTOR_HIGH' has illegal value. None Parameter 'RX_LOSS_OF_SIGNAL_DETECTOR_LOW' has illegal value. None Parameter 'RX_TERMINATION' has illegal value. None Parameter 'TX_TRANSMIT_COMMON_MODE_ADJUSTMENT' has illegal value. None Parameter 'TX_IMPEDANCE' has illegal value. \u200b\u200b\u200b\u200b\u200b\u200bNone\u200b Parameter 'TX_EMPHASIS_AMPLITUDE' has illegal value. None\u200b Signal Integrity: Must specify one of '-TX_EMPHASIS_AMPLITUDE', '-TX_IMPEDANCE','-TX_POLARITY','-TX_TRANSMIT_COMMON_MODE-ADJUSTMENT','-RX_TERMINATION','-RX_LOSS_OF_SIGNAL_DETECTOR_LOW', '-RX_LOSS_OF_SIGNAL_DETECTOR_HIGH', 'RX_PN_BOARD_CONNECTION', '-RX_POLARITY', '-RX_CTLE', '-RX_INSERTION_LOSS' or '-RX_CDR_GAIN' arguments. None\u200b Parameter 'lane' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92930EEC-A47B-49FE-86D9-A3CAAD008386/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92930EEC-A47B-49FE-86D9-A3CAAD008386/#example","title":"Example","text":"<p>Write signal integrity on \"Q2_LANE0\" lane with the possible values of parameters:</p> <pre><code>signal_integrity_write \\\n-lane {Q2_LANE0} \\\n-TX_EMPHASIS_AMPLITUDE {400mV_with_-3.5dB} \\\n-TX_IMPEDANCE {100} \\\n-TX_TRANSMIT_COMMON_MODE_ADJUSTMENT {50} \\\n-RX_TERMINATION {100} \\\n-RX_LOSS_OF_SIGNAL_DETECTOR_LOW {1} \\\n-RX_LOSS_OF_SIGNAL_DETECTOR_HIGH {3} \\\n-RX_PN_BOARD_CONNECTION {AC_COUPLED_WITH_EXT_CAP} \\\n-RX_POLARITY {Normal} \\\n-RX_CTLE {No_Peak_+2.8dB} \\\n-RX_INSERTION_LOSS {6.5dB} \\\n-RX_CDR_GAIN {High}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92930EEC-A47B-49FE-86D9-A3CAAD008386/#see-also","title":"See Also","text":"<ul> <li> <p>signal_integrity_import</p> </li> <li> <p>signal_integrity_export</p> </li> <li> <p>load_SI_design_defaults</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-92BDB298-D736-4F37-87A0-3E5E1200BEE6/","title":"SmartDesign Tcl Commands","text":"<p>The SmartDesign Tcl commands can be used to create a design in the SmartDesign. You must either create or open a SmartDesign before you can use any of the SmartDesign commands - sd_* .</p> <p>All SmartDesign Tcl commands are supported by the PolarFire family.</p> <ul> <li> <p>create_smartdesign_testbench </p> </li> <li> <p>sd_add_pins_to_group </p> </li> <li> <p>sd_apply_presentation </p> </li> <li> <p>sd_clear_pin_attributes </p> </li> <li> <p>sd_configure_core_instance </p> </li> <li> <p>sd_connect_instance_pins_to_ports </p> </li> <li> <p>sd_connect_net_to_pins </p> </li> <li> <p>sd_connect_pins_to_constant </p> </li> <li> <p>sd_connect_pins </p> </li> <li> <p>sd_connect_pin_to_port </p> </li> <li> <p>sd_copy_paste </p> </li> <li> <p>sd_create_bif_net </p> </li> <li> <p>sd_create_bif_port </p> </li> <li> <p>sd_create_bus_net </p> </li> <li> <p>sd_create_bus_port </p> </li> <li> <p>sd_create_pin_group </p> </li> <li> <p>sd_create_pin_slices </p> </li> <li> <p>sd_create_scalar_net </p> </li> <li> <p>sd_create_scalar_port </p> </li> <li> <p>sd_cut_paste </p> </li> <li> <p>sd_delete_bif_pin </p> </li> <li> <p>sd_delete_instances </p> </li> <li> <p>sd_delete_nets </p> </li> <li> <p>sd_delete_pin_group </p> </li> <li> <p>sd_delete_pin_slices </p> </li> <li> <p>sd_delete_ports </p> </li> <li> <p>sd_disconnect_instance </p> </li> <li> <p>sd_disconnect_pins </p> </li> <li> <p>sd_duplicate_instance </p> </li> <li> <p>sd_hide_bif_pins </p> </li> <li> <p>sd_instantiate_component </p> </li> <li> <p>sd_instantiate_core </p> </li> <li> <p>sd_instantiate_hdl_core </p> </li> <li> <p>sd_instantiate_hdl_module </p> </li> <li> <p>sd_instantiate_macro </p> </li> <li> <p>sd_invert_pins </p> </li> <li> <p>sd_mark_pins_unused </p> </li> <li> <p>sd_remove_pins_from_group </p> </li> <li> <p>sd_rename_instance </p> </li> <li> <p>sd_rename_net </p> </li> <li> <p>sd_rename_pin_group </p> </li> <li> <p>sd_rename_port </p> </li> <li> <p>sd_replace_component </p> </li> <li> <p>sd_reset_layout </p> </li> <li> <p>sd_set_port_synth_attr </p> </li> <li> <p>sd_set_net_synth_attr </p> </li> <li> <p>sd_set_inst_synth_attr </p> </li> <li> <p>sd_set_comp_synth_attr </p> </li> <li> <p>sd_remove_port_synth_attr </p> </li> <li> <p>sd_remove_net_synth_attr </p> </li> <li> <p>sd_remove_inst_synth_attr </p> </li> <li> <p>sd_remove_comp_synth_attr </p> </li> <li> <p>sd_save_core_instance_config </p> </li> <li> <p>sd_show_bif_pins </p> </li> <li> <p>sd_update_instance </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE/","title":"SIM_PRESYNTH","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE/#description","title":"Description","text":"<p>\"SIM_PRESYNTH\" is a command tool used in the run_tool command. The \"run_tool -name {SIM_PRESYNTH}\" Tcl command runs the simulator for pre-synthesis simulation on the simulation tool.</p> <p>Important: Before running simulation, you must associate a testbench. If you attempt to run simulation without an associated testbench, the Libero SoC Project Manager asks you to associate a testbench or open the simulator without a testbench.</p> <pre><code>run_tool -name {SIM_PRESYNTH}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE/#example","title":"Example","text":"<p>This example runs the pre-synthesis simulation tool:</p> <pre><code>run_tool -name {SIM_PRESYNTH}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE/#see-also","title":"See Also","text":"<ul> <li>SIM_POSTSYNTH</li> <li>SIM_POSTLAYOUT</li> <li>associate_stimulus</li> <li>organize_tool_files</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93AF4F1A-05FB-479C-80F8-B2481F75B46D/","title":"smartpower_report_power_history","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93AF4F1A-05FB-479C-80F8-B2481F75B46D/#description","title":"Description","text":"<p>Enter description here</p> <pre><code>smartpower_report_power_history\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93AF4F1A-05FB-479C-80F8-B2481F75B46D/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93AF4F1A-05FB-479C-80F8-B2481F75B46D/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93AF4F1A-05FB-479C-80F8-B2481F75B46D/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-93AF4F1A-05FB-479C-80F8-B2481F75B46D/#example","title":"Example","text":"<p>Enter example description here</p> <pre><code>smartpower_report_power_history\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/","title":"ssn_analyzer_rerun_analysis","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/#description","title":"Description","text":"<p>This Tcl command is specific to the Simultaneous Switching Noise (SSN) Analyzer. It instructs the SSN Analyzer to run the SSN analysis and compute the noise margin numbers.</p> <pre><code>ssn_analyzer_rerun_analysis\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/#supported-diepackage","title":"Supported Die/Package","text":"Family Die Package SmartFusion\u00ae 2 M2S150|T|TS 1152 FC M2S090|T|TS 676 FBGA M2S060|T|TS 676 FBGA M2S050|T|TS|T_ES 896 FBGA M2S025|T|TS 484 FBGA M2S025|T|TS 400 VF M2S010|T|TS 484 FBGA IGLOO\u00ae 2 M2GL150|T|TS 1152 FC M2GL090|T|TS 676 FBGA M2GL060|T|TS 676 FBGA M2GL050|T|TS 896 FBGA M2GL025|T|TS 484 FBGA M2GL025|T|TS 400 VF M2GL010|T|TS 484 FBGA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/#not-supported-diepackage","title":"Not Supported Die/Package","text":"Family Die Package RTG4\u2122 RT4G150|L 1657 FCG PolarFire\u00ae MPF200TS FCS325 MPF300TS FC484/FCS536/FCV484 MPF300XT FCG484 MPF500TS FC1152/FC784 RTPF500T|TL|TS|TLS CG1509 <p>Important: 1 ns pulse width is only supported for MPF300XT/FCG1152.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'rerun_analysis'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-946B2A50-44F3-41ED-982B-7B0DD5D75FBA/#example","title":"Example","text":"<p>The following example reruns the SSN Analyzer and computes the Noise Margin number:</p> <pre><code>ssn_analyzer_rerun_analysis\n</code></pre> <p>Parent topic:Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9471307B-AEA4-4C87-B67E-E2F6FEDA1A5D/","title":"sb_enable_peripheral","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9471307B-AEA4-4C87-B67E-E2F6FEDA1A5D/#description","title":"Description","text":"<p>This Tcl command is used to enable the MSS peripherals in various subsystems of the Peripherals page of the System Builder component.</p> <p>Note: By default, MSS_GIO, MSS_USB, MSS_MAC and MSS_CAN are disabled in all devices. Use the <code>sb_enable_peripheral</code> command to enable the required peripheral.</p> <pre><code>sb_enable_peripheral \\\n-component_name {component_name} \\\n[-peripheral_name {peripheral_name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9471307B-AEA4-4C87-B67E-E2F6FEDA1A5D/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} Mandatory. Name of the system builder component. -peripheral_name {peripheral_name} Mandatory. Name of the MSS peripheral instance to be enabled."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9471307B-AEA4-4C87-B67E-E2F6FEDA1A5D/#example","title":"Example","text":"<pre><code>sb_enable_peripheral -component_name {sb} -peripheral_name {MSS_SPI_0}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-94A1CF0B-C4CA-4F03-A642-58F0BBF5982D/","title":"update_component_version","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-94A1CF0B-C4CA-4F03-A642-58F0BBF5982D/#description","title":"Description","text":"<p>This Tcl command allows to update a component of an instance with another version. Connections of the instance will be kept.</p> <pre><code>update_component_version -component_name {\"comp_name\"} -new_version {\"version\"} [-download_core]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-94A1CF0B-C4CA-4F03-A642-58F0BBF5982D/#arguments","title":"Arguments","text":"Parameter Type Description component_name string Name of the component for which version needs to be replaced. new_version string  New version of a component that will be used as a replacement. This argument supports regexp syntax. If the specified version is 2.1.*, latest version that starts with 2.1 will be used as a replacement. download_core flag This argument specifies whether core can be searched on the remote repositories or not. This is an optional argument.If it is set and appropriate version of the core is not found in the local vault, it will be searched and downloaded (if any) from the remote repository."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-94A1CF0B-C4CA-4F03-A642-58F0BBF5982D/#error-codes","title":"Error Codes","text":"Error Code Type Description None Error Update version failed. The specified core version \\'%sCore\\' v\\%sVersion\\ is neither available in your vault, nor available remotely for download in any of the repositories. None Error Component \\'%sComponent\\' doesn't exist in the project. None Info Component \\'%sComponent\\' was successfully updated to \\'%sCore\\' core version \\'%sVersion\\'. None Info Version of the \\'%sCore\\' core of the \\'%sComponent\\' component is already \\'%sVersion\\'. None Info Component \\'%sComponent\\' is already using core \\'%sCore\\' v\\%sVersion\\, which is the latest accessible version of the core that matches '\\%sWildCard\\' expression."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-94A1CF0B-C4CA-4F03-A642-58F0BBF5982D/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-94A1CF0B-C4CA-4F03-A642-58F0BBF5982D/#example","title":"Example","text":"<pre><code>update_component_version -component_name {COREJTAGDEBUG_C1} -new_version {3.1.100}\n</code></pre> <pre><code>update_component_version -component_name {COREJTAGDEBUG_C0} -new_version {4.*} -download_core\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-955D6D2F-2CAE-4332-BC2C-6683E6D48BE6/","title":"xcvr_export_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-955D6D2F-2CAE-4332-BC2C-6683E6D48BE6/#description","title":"Description","text":"<p>This Tcl command exports previously added transceiver registers details to a *.csv file.</p> <pre><code>xcvr_export_register [-deviceName {device name}] \\\n                     [-file_name {file Name}] [-all]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-955D6D2F-2CAE-4332-BC2C-6683E6D48BE6/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. file_name string Path of the export file. all none Specify to export all transceiver registers details to *.csv file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-955D6D2F-2CAE-4332-BC2C-6683E6D48BE6/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'xcvr_export_register [-deviceName \"device name\"] [-file_name \"File Name\"] [-all \"TRUE | FALSE\"]'. None Parameter 'file_name' has illegal value. None\u200b Register Access: file specified for Export must have .csv extension. None\u200b Register Access: Must specify '-file_name."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-955D6D2F-2CAE-4332-BC2C-6683E6D48BE6/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-955D6D2F-2CAE-4332-BC2C-6683E6D48BE6/#example","title":"Example","text":"<p>Export previously added transceiver registers details to a .csv file:</p> <pre><code>xcvr_export_register -file_name {register_export.csv}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-955D6D2F-2CAE-4332-BC2C-6683E6D48BE6/#see-also","title":"See Also","text":"<ul> <li> <p>xcvr_add_register\u200b\u200b</p> </li> <li> <p>xcvr_read_register\u200b</p> </li> <li> <p>xcvr_write_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95897A6D-DBF3-4D57-AC93-8114E9736570/","title":"import_files","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95897A6D-DBF3-4D57-AC93-8114E9736570/#description","title":"Description","text":"<p>This Tcl command enables you to import design source files and constraint files.</p> <p>For importing constraint files, import_files has retired the <code>-pdc</code> parameter for SmartFusion 2, IGLOO 2, PolarFire and RTG4. It has been replaced with two new parameters to match the new design flow. Physical Design Constraints (PDC) Tcl must now be divided between I/O attribute and pin information from all floorplanning and timing constraints. These commands must now reside in and be imported as separate files. The new parameters specify the type of *.pdc file being imported. The path to the file can be absolute or relative but must be enclosed in curly braces { }.</p> <p>Use the <code>-convert_EDN_to_HDL</code> parameter to convert the EDIF file to HDL and then import the converted HDL file.</p> <p>Note: The EDIF File is not imported.</p> <pre><code>import_files \\\n-schematic {file} \\\n-symbol {file} \\\n-smartgen_core {file} \\\n-ccp {file} \\\n-stimulus {file} \\\n-hdl_source {file} \\\n-io_pdc {file} \\\n-fp_pdc {file} \\\n-edif {file} \\\n-sdc {file} \\\n-crt {file} \\\n-dcf {file} \\\n-vcd {file} \\\n-saif {file} \\\n-simulation {file} \\\n-profiles {file} \\\n-cxf {file} \\\n-templates {file} \\\n-ccz {file} \\\n-modelsim_ini {file} \\\n-library {file} \\\n-convert_EDN_to_HDL {true | false}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95897A6D-DBF3-4D57-AC93-8114E9736570/#arguments","title":"Arguments","text":"Parameter    Type    Description    schematic    string    Specifies the schematics you wish to import into your IDE project. Type parameter must be repeated for each file.    symbol    string    Specifies the symbols you wish to import into your IDE project. Type parameter must be repeated for each file.    smartgen\\_core    string    Specifies the SmartGen Cores you wish to import into your project. Type parameter must be repeated for each file.    ccp    string    Specifies the Arm\u00ae or Cortex\u00ae-M1 cores you wish to import into your project. Type parameter must be repeated for each file.    stimulus    string    Specifies HDL stimulus files you wish to import into your project. Type parameter must be repeated for each file.    hdl\\_source\\_folder    string    Name of the HDL folder you want to import into your project.    hdl\\_source    string    Specifies the HDL source files you wish to import into your project. Type parameter must be repeated for each file.    io\\_pdc    string    Specifies the PDC file that contains the I/O attribute and pin information.    fp\\_pdc    string    Specifies the PDC file that contains the timing and placement information.    edif    string    Specifies the EDIF files you wish to import into your project. Type parameter must be repeated for each file. This is a mandatory option if you want to convert EDIF to HDL with the `-convert_EDN_to_HDL` option. This option is not supported in PolarFire.    sdc    string    Specifies the SDC constraint files you wish to import into your project. Type parameter must be repeated for each file.    crt    string    Specifies the CRT constraint files you wish to import into your project. Type parameter must be repeated for each file. This option is not supported for PolarFire\u00ae, SmartFusion\u00ae 2, IGLOO\u00ae 2, and RTG4\u2122 families.    dcf    string    Specifies the DCF constraint files you wish to import into your project. Type parameter must be repeated for each file. **Note:** Not supported for PolarFire, SmartFusion 2, IGLOO 2, and RTG4 families.    vcd    string    Specifies the VCD constraint files you wish to import into your project. Type parameter must be repeated for each file.    saif    string    Specifies the SAIF constraint files you wish to import into your project. Type parameter must be repeated for each file.    simulation    string    Specifies the simulation files you wish to import into your Libero SoC project. Type parameter must be repeated for each file.    profiles    string    Specifies the profile files you wish to import into your Libero SoC project. Type parameter must be repeated for each file.    cxf    string    Specifies the CXF \\(Component\\) file you wish to import into your Libero SoC project. Type parameter must be repeated for each file.    templates    string    Specifies the template file you wish to import into your project.    ccz    string    Specifies the IP Control core file you wish to import into your project.    modelsim\\_ini    string    Specifies the ModelSIM INI file that you wish to import into your project.    library    string    Specifies the library file that you wish to import into your project. If a library file is not available it will be created and added to the library.    convert\\_EDN\\_to\\_HDL    boolean    The `-edif` option is mandatory. If the `\u2013edif` option is not specified or the `-convert_EDN_to_HDL` is used with another option, EDIF to HDL conversion will fail."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95897A6D-DBF3-4D57-AC93-8114E9736570/#error-codes","title":"Error Codes","text":"Error Code Description None Unable to find the file 'a.v'. None Cannot import the 'ProASIC Constraint Files'; your selected family does not support GCF constraints. None Cannot import the 'Criticality Files'; your selected family does not support CRT constraints. None Cannot import the 'Timing Constraint Files'; your selected family does not support DCF constraints. None Cannot import the 'Pin Files'; your selected family does not support PIN constraints. None Error: Parameter is not defined. Valid command formatting is 'import_files [-convert_EDN_to_HDL \"TRUE | FALSE\"] \\ [-hdl_source_folder \"Source folder\"]* \\ [-library \"library\"] \\ [-cxz \"file\"]* \\ [-cxf \"file\"]* \\ [-ccp \"file\"]* \\ [-crt \"file\"]* \\ [-hdl_source \"file\"]* \\ [-stimulus \"file\"]* \\ [-templates \"file\"]* \\ [-modelsim_ini \"file\"]* \\ [-fp_pdc \"file\"]* \\ [-io_pdc \"file\"]* \\ [-sdc \"file\"]* \\ [-ndc \"file\"]* \\ [-net_fdc \"file\"]* \\ [-icf \"file\"]* \\ [-ccz \"file\"]* \\ [-cpz \"file\"]* \\ [-pin \"file\"]* \\ [-gcf \"file\"]* \\ [-saif \"file\"]* \\ [-schematic \"file\"]* \\ [-simulation \"file\"]* \\ [-smartgen_core \"file\"]* \\ [-symbol \"file\"]* \\ [-verilog_netlist \"file\"]* \\ [-dcf \"file\"]* \\ [-profiles \"file\"]* \\ [-vcd \"file\"]*"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95897A6D-DBF3-4D57-AC93-8114E9736570/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95897A6D-DBF3-4D57-AC93-8114E9736570/#example","title":"Example","text":"<p>The command below imports the HDL source files file1.vhd and file2.vhd.</p> <pre><code>import_files -hdl_source file1.vhd \u2013hdl_source file2.vhd\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95A98923-EFC6-48A7-AC15-C1FA0FD711D0/","title":"create_set","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95A98923-EFC6-48A7-AC15-C1FA0FD711D0/#description","title":"Description","text":"<p>This Tcl command creates a set of paths to be analyzed. Use the arguments to specify which paths to include. To create a set that is a subset of a clock domain, specify it with the <code>-clock</code> and <code>-type</code> arguments. To create a set that is a subset of an inter-clock domain set, specify it with the <code>-source_clock</code> and <code>-sink_clock</code> arguments. To create a set that is a subset (filter) of an existing named set, specify the set to be filtered with the <code>-parent_set</code> argument.</p> <pre><code>create_set -name \"set name\" -parent_set \"parent set name\" \\\n           -type &lt;set_type&gt; -clock &lt;clock name&gt; \\\n           -source_clock &lt;clock name&gt; -sink_clock &lt;clock name&gt; \\\n           -in_to_out -source &lt;port/pin pattern&gt; -sink &lt;port/pin pattern&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95A98923-EFC6-48A7-AC15-C1FA0FD711D0/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies a unique name for the newly created path set. parent_set string Specifies the name of the set to filter from. clock string Specifies that the set is to be a subset of the given clock domain. This argument is valid only if you also specify the <code>-type</code> argument. type string Specifies the predefined set type on which to base the new path set. You can only use this argument with the <code>-clock</code> argument, not by itself. reg_to_reg - paths between registers in the design.async_to_reg - paths from asynchronous pins to registers.reg_to_async - paths from registers to asynchronous pins.external_recovery - the set of paths from inputs to asynchronous pins.external_removal - the set of paths from inputs to asynchronous pins.external_setup - paths from input ports to registers.external_hold - paths from input ports to registers.clock_to_out - paths from registers to output ports. in_to_out None Specifies that the set is based on the \"Input to Output\" set, which includes paths that start at input ports and end at output ports. source_clock string Specifies that the set will be a subset of an inter-clock domain set with the given source clock. You can only use this option with the <code>-sink_clock</code> argument. sink_clock string Specifies that the set will be a subset of an inter-clock domain set with the given sink clock. You can only use this option with the <code>-source_clock</code> argument. source string Specifies a filter on the source pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design. sink string Specifies a filter on the sink pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95A98923-EFC6-48A7-AC15-C1FA0FD711D0/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95A98923-EFC6-48A7-AC15-C1FA0FD711D0/#example","title":"Example","text":"<p>The following example creates set with \"my_user_set\" name. Filters all C* ports and D* pins in the current design.</p> <pre><code>create_set -name {my_user_set} -source {C*} -sink {D*}\n</code></pre> <p>The following example creates set with \"my_other_user_set\" name that is a subset (filter) of an existing \"my_user_set\" set.</p> <pre><code>create_set -name {my_other_user_set} -parent_set {my_user_set} \\\n           -source {CL*}\n</code></pre> <p>The following example creates set with \"another_set\" name which is the subset of an inter-clock domain set with the given source clock.</p> <pre><code>create_set -name {another_set} -source_clock {EXTERN_CLOCK} \\\n           -sink_clock {MY_GEN_CLOCK}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95CA2D04-E047-4994-A8B9-AF738B78BB35/","title":"generate_sdc_constraint_coverage","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95CA2D04-E047-4994-A8B9-AF738B78BB35/#description","title":"Description","text":"<p>This Tcl command generates the constraint coverage report. The constraint coverage report contains information about the coverage of the paths from associated SDC constraints in the design. Two constraint coverage reports can be generated: one for Place and Route, and other for Timing Verification.</p> <p>To run this command, there is no need to run Place-and-Route first, but the design must be in the post-synthesis state. The generated constraint coverage reports (*.xml) are listed in the Reports tab and are physically located in the <code>&lt;prj_folder&gt;/designer/&lt;module&gt;/*constraints_coverage.xml</code> file.</p> <p>Note: This command cannot be run until Compile has been run. Constraint Coverage Reports can be generated only after synthesis. A warning message appears, if the design is not in the post-synthesis state when this button is clicked.</p> <pre><code>generate_sdc_constraint_coverage -tool {PLACEROUTE | VERIFYTIMING}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95CA2D04-E047-4994-A8B9-AF738B78BB35/#arguments","title":"Arguments","text":"Parameter Type Description tool string Specifies whether the constraint coverage report is based on the SDC constraint file associated with Place and Route or associated with Timing Verification. Use this dialog box to configure the \u2018Verify Timing\u2019 tool to generate a timing constraint coverage report and detailed static timing analysis and violation reports based on different combinations of process speed, operating voltage, and temperature. This is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95CA2D04-E047-4994-A8B9-AF738B78BB35/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'tool' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'generate_sdc_constraint_coverage -tool \"tool name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95CA2D04-E047-4994-A8B9-AF738B78BB35/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95CA2D04-E047-4994-A8B9-AF738B78BB35/#example","title":"Example","text":"<p>This command generates the SDC Constraint Coverage report for the SDC file associated with Place and Route.</p> <pre><code>generate_sdc_constraint_coverage -tool {PLACEROUTE}\n</code></pre> <p>This command generates the SDC Constraint Coverage report for the SDC file associated with Timing Verification.</p> <pre><code>generate_sdc_constraint_coverage -tool {VERIFYTIMING}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95CA2D04-E047-4994-A8B9-AF738B78BB35/#see-also","title":"See Also","text":"<ul> <li>Understanding Constraints Coverage Reports</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/","title":"INIT_LOCK","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/#description","title":"Description","text":"<p>\"INIT_LOCK\" is a TCL equivalent command name for the Configure Register Lock Bits tool. This command imports a Lock Bit Configuration File (*.txt) and configures the Register Lock Bits of FDDR, MSS, and SERDES blocks for SmartFusion 2 and IGLOO 2 devices so that they cannot be overwritten by Fabric or MSS Masters that have write access to these registers. This command takes only one parameter, INIT_LOCK_FILE.</p> <pre><code>configure_tool \\\n     -name {INIT_LOCK} \\\n     -params {INIT_LOCK_FILE: &lt;path to the config lock bit file&gt;}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/#arguments","title":"Arguments","text":"Parameter Type Description INIT_LOCK_FILE string Specifies full or relative path to the config lock bit file that contains the Register Lock Bit settings. Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/#register-lock-bit-text-file-template","title":"Register Lock Bit Text File Template","text":"<p>An initial Configuration Lock Bit file can be generated from the Design Flow window (Design Flow window &gt; Generate FPGA Array Data) or via \"run_tool -name {GENERATEPROGRAMMINGDATA}\" TCL command. The file is named &lt;proj_location&gt;/designer/&lt;root&gt;/&lt;root&gt;_init_config_lock_bits.txt. This is the initial and the default Lock Bit Configuration File. Use this file as a template to make changes. Modify it to ensure that the lock bits are set to \"0\" for all register bits you want to lock. Save the file as a *.txt file with a different name and import the file into the project using the Register Lock Bit Settings dialog box (Design Flow window &gt; Configure Register Lock Bits).</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/#register-lock-bit-text-file-syntax","title":"Register Lock Bit Text File Syntax","text":"<p>A valid entry in the Lock Bit Configuration file is defined as &lt;lock_parameters&gt; &lt;lock bit value&gt; pair.</p> <ul> <li>If the lock bit is for a register the parameter name is defined as:<ul> <li>&lt;Physical block name&gt;_&lt;register name&gt;_LOCK</li> </ul> </li> <li>If the lock bit is for a field the parameter name is defined as:<ul> <li>&lt;Physical block name&gt;_&lt;register name&gt;_&lt;field name&gt;_LOCK</li> </ul> </li> <li>The physical block name (which may vary with device family and die) is defined as:<ul> <li>MSS</li> <li>FDDR</li> <li>SERDES_IF_x (where x is 0,1,2,3 to indicate the physical SERDES location) for SmartFusion 2, and IGLOO 2 (010/025/050/150) devices</li> <li>SERDES_IF2 (060/090) devices (only one SERDES block per device for SmartFusion 2 and IGLOO 2 devices)</li> </ul> </li> </ul> <p>Set the lock bit value to \u20181\u2019 to indicate that the register can be written, \u201c0\u201d to indicate that the register cannot be written (locked). Lines starting with \u201c#\u201d or \u201c;\u201d are comments and empty lines are allowed in the Lock Bit Configuration file(example below).</p> <pre><code># Register Lock Bits Configuration File for MSS, SERDES(s) and Fabric DDR\n# Microchip Corporation - Microchip Libero Software Release v12.4 (Version 12.900.0.16)\n# Date: Tue Jun 15 09:33:35 2021\n\n# Lock Value = 0, disables modification of the Register field.\n\n\n# HPMS/MDDR ( Unused )\n MSS_ESRAM_CONFIG_LOCK                               1  \n MSS_ESRAM_MAX_LAT_LOCK                              1  \n MSS_DDR_CONFIG_LOCK                                 1  \n MSS_ENVM_CONFIG_LOCK                                1  \n MSS_ENVM_REMAP_BASE_LOCK                            1  \n MSS_ENVM_FAB_REMAP_LOCK                             1  \n MSS_CC_CONFIG_LOCK                                  1  \n MSS_CC_CACHEREGION_LOCK                             1  \n MSS_CC_LOCKBASEADDR_LOCK                            1  \n MSS_CC_FLUSHINDX_LOCK                               1 \n</code></pre> <p>During Map File generation (Design Flow window &gt; Generate FPGA Array Data), Libero SoC validates the Register Lock Bit Configuration file and displays error message when invalid parameter or parameter values are found.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/#supported-families","title":"Supported Families","text":"SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-95E0EB43-E78A-422F-83D0-24B75248492E/#example","title":"Example","text":"<p>Configure Register Lock Bits</p> <pre><code># Full path\nconfigure_tool -name {INIT_LOCK} \\\n               -params {INIT_LOCK_FILE:D:/designs/g4_fclk_mddr_clk/sb_init_config_lock_bits_src.txt}\n# Relative path from project folder\nconfigure_tool -name {INIT_LOCK} \\\n               -params {INIT_LOCK_FILE:../sb_init_config_lock_bits_src.txt}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9627032D-A46D-4645-8A05-A83F26A88233/","title":"IO_PROGRAMMING_STATE","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9627032D-A46D-4645-8A05-A83F26A88233/#description","title":"Description","text":"<p>\"IO_PROGRAMMING_STATE\" is a command tool used in the configure_tool Tcl command. The <code>configure_tool -name {IO_PROGRAMMING_STATE}</code> Tcl command loads the I/O State information from a file during programming. The file used for loading the I/O State information during programming is specified in a parameter to the command.</p> <p>Note: I/O States During programming will be used during programming or when exporting the bitstream.</p> <pre><code>configure_tool \\\n    -name {IO_PROGRAMMING_STATE} \\\n    -params {ios_file:absolute_path_to_i/o_state_information_file(*.ios)}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9627032D-A46D-4645-8A05-A83F26A88233/#arguments","title":"Arguments","text":"Parameter Type Description ios_file string Specifies the path to the configuration file(*.ios) of the I/O States. It is mandatory. Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9627032D-A46D-4645-8A05-A83F26A88233/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing. None Unable locate file '*.ios'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9627032D-A46D-4645-8A05-A83F26A88233/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9627032D-A46D-4645-8A05-A83F26A88233/#example","title":"Example","text":"<p>The following example configures IO States, loads States from prj_path/designer/top/top.ios configure file.</p> <pre><code>configure_tool -name {IO_PROGRAMMING_STATE} \\\n               -params {ios_file:/prj_path/designer/top/top.ios}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-963C798F-DFB9-40FB-A3B9-E467FA2AF6F5/","title":"sd_show_bif_pins","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-963C798F-DFB9-40FB-A3B9-E467FA2AF6F5/#description","title":"Description","text":"<p>This tcl command exposes one or more internal scalar or bus pins/ports of a Bus Interface pin/port. A Bus Interfacepin/port is usually a group of normal scalar or bus pins/ports grouped together and used to connect instances thathave similar interfaces.</p> <p>Note:</p> <p>This command will not expose multiple pins/ports in release v2021.1. Support to expose multiple scalar or bus pins/portswill be provided in the next Libero release.</p> <pre><code>sd_show_bif_pins -sd_name {smartdesign component name} \\\n                 -bif_pin_name {name of the bif pin or port} \\\n                 -pin_names {pins or ports to be exposed}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-963C798F-DFB9-40FB-A3B9-E467FA2AF6F5/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. bif_pin_name string Specifies the name of the Bus Interface pin/port for which the internal pins/ports need to be exposed. It is mandatory. pin_names string Specifies the names of the Bus Interface internal pins/ports to be exposed. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-963C798F-DFB9-40FB-A3B9-E467FA2AF6F5/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'pin_names' has illegal value. None Required parameter 'pin_names' is missing. None Parameter 'bif_pin_name' has illegal value. None Required parameter 'bif_pin_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_show_bif_pins -sd_name \"sd_name\" -bif_pin_name \"bif_pin_name\" -pin_names \"pin_names\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-963C798F-DFB9-40FB-A3B9-E467FA2AF6F5/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-963C798F-DFB9-40FB-A3B9-E467FA2AF6F5/#example","title":"Example","text":"<p>This example exposes \"COREAXI4INTERCONNECT_C0_0:MASTER0_AWADDR\" pin for \"COREAXI4INTERCONNECT_C0_0:AXI4mmaster0\" bif pin.</p> <pre><code>sd_show_bif_pins -sd_name {top} \\\n                 -bif_pin_name {COREAXI4INTERCONNECT_C0_0:AXI4mmaster0} \\\n                 -pin_names {COREAXI4INTERCONNECT_C0_0:MASTER0_AWADDR}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-963C798F-DFB9-40FB-A3B9-E467FA2AF6F5/#see-also","title":"See Also","text":"<ul> <li>sd_delete_bif_pin</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-96623DD0-9D90-4AFA-90C3-B2BAEEE15670/","title":"SmartTime Tcl Commands","text":"<ul> <li> <p>all_inputs </p> </li> <li> <p>all_outputs </p> </li> <li> <p>all_registers </p> </li> <li> <p>check_constraints </p> </li> <li> <p>clone_scenario </p> </li> <li> <p>create_clock </p> </li> <li> <p>create_generated_clock </p> </li> <li> <p>create_scenario </p> </li> <li> <p>create_set </p> </li> <li> <p>expand_path </p> </li> <li> <p>get_cells </p> </li> <li> <p>get_clocks </p> </li> <li> <p>get_current_scenario </p> </li> <li> <p>get_nets </p> </li> <li> <p>get_pins </p> </li> <li> <p>get_ports </p> </li> <li> <p>list_clock_groups </p> </li> <li> <p>list_clock_latencies </p> </li> <li> <p>list_clock_uncertainties </p> </li> <li> <p>list_clocks </p> </li> <li> <p>list_disable_timings </p> </li> <li> <p>list_false_paths </p> </li> <li> <p>list_generated_clocks </p> </li> <li> <p>list_input_delays </p> </li> <li> <p>list_max_delays </p> </li> <li> <p>list_min_delays </p> </li> <li> <p>list_multicycle_paths </p> </li> <li> <p>list_objects </p> </li> <li> <p>list_output_delays </p> </li> <li> <p>list_paths </p> </li> <li> <p>list_scenario </p> </li> <li> <p>read_sdc </p> </li> <li> <p>remove_all_constraints </p> </li> <li> <p>remove_clock </p> </li> <li> <p>remove_clock_groups </p> </li> <li> <p>remove_clock_latency </p> </li> <li> <p>remove_clock_uncertainty </p> </li> <li> <p>remove_disable_timing </p> </li> <li> <p>remove_false_path </p> </li> <li> <p>remove_generated_clock </p> </li> <li> <p>remove_input_delay </p> </li> <li> <p>remove_max_delay </p> </li> <li> <p>remove_min_delay </p> </li> <li> <p>remove_multicycle_path </p> </li> <li> <p>remove_output_delay </p> </li> <li> <p>remove_scenario </p> </li> <li> <p>remove_set </p> </li> <li> <p>rename_scenario </p> </li> <li> <p>report </p> </li> <li> <p>save </p> </li> <li> <p>set_clock_groups </p> </li> <li> <p>set_clock_latency </p> </li> <li> <p>set_clock_to_output </p> </li> <li> <p>set_clock_uncertainty </p> </li> <li> <p>set_current_scenario </p> </li> <li> <p>set_disable_timing </p> </li> <li> <p>set_external_check </p> </li> <li> <p>set_external_delay </p> </li> <li> <p>set_false_path </p> </li> <li> <p>set_input_delay </p> </li> <li> <p>set_input_jitter </p> </li> <li> <p>set_max_delay </p> </li> <li> <p>set_min_delay </p> </li> <li> <p>set_multicycle_path </p> </li> <li> <p>set_options </p> </li> <li> <p>set_output_delay </p> </li> <li> <p>set_system_jitter </p> </li> <li> <p>write_sdc </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-974B5DCE-F879-49A2-A7C9-4DFDFE8BA4EE/","title":"sd_disconnect_pins","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-974B5DCE-F879-49A2-A7C9-4DFDFE8BA4EE/#description","title":"Description","text":"<p>This Tcl command disconnects a list of SmartDesign top level ports and/or instance pins from the net they are connected to.</p> <p>Note: This command is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported file when user selects Libero Project -'Export Component Description(Tcl)' on a SmartDesign component.</p> <pre><code>sd_disconnect_pins -sd_name {smartdesign component name} \\\n                   -pin_names {port or pin or slice names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-974B5DCE-F879-49A2-A7C9-4DFDFE8BA4EE/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_names string Specifies the port, pin and/or slice names to be disconnected as follows: {\"instance_name:pin_name\" \"port_name\"}. This command will fail if the ports, pins and/or slices do not exist. There may be multiple <code>-pin_names</code> arguments (see example below). This is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-974B5DCE-F879-49A2-A7C9-4DFDFE8BA4EE/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'pin_names' is missing or has invalid value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_disconnect_pins -sd_name \"sd_name\" -pin_names \"[pin_names]+\"'. SDCTRL05 Pin 'pin_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-974B5DCE-F879-49A2-A7C9-4DFDFE8BA4EE/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-974B5DCE-F879-49A2-A7C9-4DFDFE8BA4EE/#example","title":"Example","text":"<ul> <li> <p>The following command disconnects \"B_ren\" and \"B_ADRR[12:12]\" slice from the \"SD1\" design:</p> <pre><code>sd_disconnect_pins -sd_name {SD1} \\\n                   -pin_names {B_ren RAM1K20_0:B_ADRR[12:12]}\n</code></pre> </li> <li> <p>The following command disconnects \"AND2_0:B\", \"AND3_0:APF_XCVR_ERM_C0_0:LANE0_RX_READY\" pin/ports from the \"SD2\" SmartDesign:</p> <pre><code>sd_disconnect_pins \\\n      -sd_name {SD2} \\\n      -pin_names {AND2_0:B AND3_0:APF_XCVR_ERM_C0_0:LANE0_RX_READY}\n</code></pre> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-974B5DCE-F879-49A2-A7C9-4DFDFE8BA4EE/#see-also","title":"See Also","text":"<ul> <li>sd_connect_pins</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9764D7C8-6A85-4446-BC31-FBE02582C45B/","title":"event_counter","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9764D7C8-6A85-4446-BC31-FBE02582C45B/#description","title":"Description","text":"<p>This Tcl command runs on signals that are assigned to Channel A through the Live Probe feature and displays the total events.</p> <p>It is run after setting the live probe signal to channel A. The user specifies the duration to run the event_counter command.</p> <pre><code>event_counter -run | -stop -after {duration in seconds}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9764D7C8-6A85-4446-BC31-FBE02582C45B/#arguments","title":"Arguments","text":"Parameter Type Description run none Run event counter. stop none Stop event counter. This parameter must be specified with the -after parameter. after integer Specify duration in seconds to stop event_counter. This argument is required when \u2013stop argument is specified. Return Type Description string Displays the total events with value-property format."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9764D7C8-6A85-4446-BC31-FBE02582C45B/#error-codes","title":"Error Codes","text":"Error Code Description None Missing argument. Must specify '-run' or '-stop'. None Must specify time by using the argument '-after'. None after: Invalid argument value: 'value' (expecting integer value). None No signal assigned to channel A. None Parameter 'param_name' is not defined. Valid command formatting is'event_counter [-deviceName \"device name\"] [-run \"TRUE | FALSE\"] [-stop \"TRUE | FALSE\"] [-after \"integer value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9764D7C8-6A85-4446-BC31-FBE02582C45B/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9764D7C8-6A85-4446-BC31-FBE02582C45B/#example","title":"Example","text":"<p>The following example assigns 'Q_c:DFN1_0:Q' signal to Channel A, runts event counter with the 5 delay seconds to stop:</p> <pre><code>set_live_probe -probeA {Q_c:DFN1_0:Q}\nevent_counter -run\nevent_counter -stop -after 5\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9764D7C8-6A85-4446-BC31-FBE02582C45B/#see-also","title":"See Also","text":"<ul> <li> <p>fhb_control</p> </li> <li> <p>run_frequency_monitor</p> </li> <li> <p>set_live_probe</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-97F66AE7-9FC3-4526-B677-4DE7D1996B23/","title":"move_to_probe_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-97F66AE7-9FC3-4526-B677-4DE7D1996B23/#description","title":"Description","text":"<p>This Tcl command moves the specified probe points to the specified probe group.</p> <p>Note:</p> <p>\u200bProbe points related to a bus cannot be moved to another group.</p> <pre><code>move_to_probe_group -name {probe name} -group {group name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-97F66AE7-9FC3-4526-B677-4DE7D1996B23/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies one or more probes to move. group string Specifies name of the probe group. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-97F66AE7-9FC3-4526-B677-4DE7D1996B23/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'group' has illegal value. None Required parameter 'group' is missing. None Parameter 'name' has illegal value. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'move_to_probe_group [-name \"name\"]+ \\-group \"group name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-97F66AE7-9FC3-4526-B677-4DE7D1996B23/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-97F66AE7-9FC3-4526-B677-4DE7D1996B23/#example","title":"Example","text":"<p>This example moves {out[5]:out[5]:Q} and {grp1.out[3]:out[3]:Q} probes to the {my_grp2}:</p> <pre><code>move_to_probe_group -name {out[5]:out[5]:Q} \\\n                    -name {grp1.out[3]:out[3]:Q} \\\n                    -group {my_grp2}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-97F66AE7-9FC3-4526-B677-4DE7D1996B23/#see-also","title":"See Also","text":"<ul> <li> <p>create_probe_group</p> </li> <li> <p>add_to_probe_group</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-98566C6E-BB25-407B-8260-7E09EE05C60C/","title":"mss_enable_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-98566C6E-BB25-407B-8260-7E09EE05C60C/#description","title":"Description","text":"<p>This command is used to enable a core instance inside the MSS component.</p> <pre><code>mss_enable_instance \\\n-component_name {component_name} \\\n-instance_name {instance_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-98566C6E-BB25-407B-8260-7E09EE05C60C/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the MSS component. -instance_name {instance_name} string Mandatory. Name of the core instance to be enabled inside the MSS component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-98566C6E-BB25-407B-8260-7E09EE05C60C/#example","title":"Example","text":"<pre><code>mss_enable_instance -component_name {test_sb_MSS} -instance_name {MMUART_0}\n</code></pre> <p>Parent topic:MSS Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286/","title":"Microchip FPGA Support","text":"<p>Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.</p> <p>Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.</p> <p>Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.</p> <ul> <li>From North America, call 800.262.1060</li> <li>From the rest of the world, call 650.318.4460</li> <li>Fax, from anywhere in the world, 650.318.8044</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-997AEA4F-A99C-4A33-9BBC-A531807A1669/","title":"delete_active_probe","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-997AEA4F-A99C-4A33-9BBC-A531807A1669/#description","title":"Description","text":"<p>This Tcl command deletes either all or the selected active probes.</p> <p>Note:</p> <p>You cannot delete an individual probe from the Probe Bus.</p> <pre><code>delete_active_probe -deviceName \"device name\" -all | -name {probe name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-997AEA4F-A99C-4A33-9BBC-A531807A1669/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. all None Deletes all active probe names. name string Deletes the selected probe names. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-997AEA4F-A99C-4A33-9BBC-A531807A1669/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'name' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-997AEA4F-A99C-4A33-9BBC-A531807A1669/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-997AEA4F-A99C-4A33-9BBC-A531807A1669/#example","title":"Example","text":"<ol> <li> <p>This example deletes all active probe names.</p> <pre><code>delete_active_probe -all\n</code></pre> </li> <li> <p>This example deletes the selected \"out[5]:out[5]:Q\" and \"my_grp1.out[1]:out[1]:Q\" active probe names;</p> <pre><code>delete_active_probe -name out[5]:out[5]:Q \\\n                    -name my_grp1.out[1]:out[1]:Q\n</code></pre> </li> <li> <p>This example deletes the group, bus and their members.</p> <pre><code>delete_active_probe -name my_grp1 \\\n                    -name my_busT\n</code></pre> </li> </ol>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-997AEA4F-A99C-4A33-9BBC-A531807A1669/#see-also","title":"See Also","text":"<ul> <li> <p>select_active_probe</p> </li> <li> <p>create_probe_group</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A3AC5D0-ACB6-43CB-A93A-B5046B7EA8E3/","title":"list_min_delays","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A3AC5D0-ACB6-43CB-A93A-B5046B7EA8E3/#description","title":"Description","text":"<p>Returns details about all of the minimum delay constraints in the current timing constraint scenario.</p> <pre><code>list_min_delays\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A3AC5D0-ACB6-43CB-A93A-B5046B7EA8E3/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Details about all of the min delay constraints in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A3AC5D0-ACB6-43CB-A93A-B5046B7EA8E3/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A3AC5D0-ACB6-43CB-A93A-B5046B7EA8E3/#example","title":"Example","text":"<p>With this command we get the details about all of the minimum delay constraints in the current timing constraint scenario.</p> <pre><code>puts [list_min_delays]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A3AC5D0-ACB6-43CB-A93A-B5046B7EA8E3/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_min_delays</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A3AC5D0-ACB6-43CB-A93A-B5046B7EA8E3/#see-also","title":"See Also","text":"<ul> <li>remove_min_delay</li> <li>set_min_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A72E12B-00CF-4FBA-AFCA-E62449B9E8C7/","title":"export_interrupt_map","text":"<p>This Tcl command exports the interrupt connectivity map of a chosen SmartDesign to a file. As input, it takes the file path to export the <code>.json</code> file in a particular location and the SmartDesign name for which you want to export the interrupt report.</p> <p>Tip: This command can be executed for all families without receiving any error messages. However, the exported data might only be of assistance for the PolarFire SoC family.</p> <pre><code>export_interrupt_map -file {C:\\Users\\name\\Desktop\\tmp.json} -sd_name topSD \n        -file : exported file path/name\n        -sd_name : SmartDesign name, for which the connectivity map will be constructed\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A72E12B-00CF-4FBA-AFCA-E62449B9E8C7/#arguments","title":"Arguments","text":"Parameter Type Description file String Specifies the exported file path/name. sd_name String Specifies the SmartDesign name, for which the connectivity map will be constructed. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A72E12B-00CF-4FBA-AFCA-E62449B9E8C7/#error-codes","title":"Error Codes","text":"Error Code Description Error: SmartDesign 'DesignName' doesn't exist. Please specify a valid SmartDesign component name. When specifying wrong SmartDesign name in the <code>sd_name</code> parameter. Error: Invalid extension specified for the report. Please specify a valid extension. Valid extension is \\'json\\'. When the specified file extension is not correct. Error: The report cannot be exported. Please check the specified file path and write permissions to it. When the file is not possible to open (file path is wrong, we do not have write permission). Error: Unable to load SmartDesign 'DesignName' model, please provide a valid SmartDesign. When the specified SmartDesign is impossible to load Error: 'DesignName' is not a SmartDesign component. Please specify a valid SmartDesign component name. When the specified SmartDesign component type is not valid (is test bench, IP core, etc) Info: Successfully exported Interrupt Map Report file to: \\'FileName\\'\\n\". When the JSON file is successfully exported. Please specify a valid file path and name. If the \"File Name\" label is empty in pop-up dialog. Please specify a valid extension (<code>.json</code>) for the report. If the \"File Name\" label doesn't have correct extension in pop-up dialog. Please specify a valid SmartDesign component name. If the \"SmartDesign Name\" label is empty in pop-up dialog."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9A72E12B-00CF-4FBA-AFCA-E62449B9E8C7/#example","title":"Example","text":"<p>This example exports the interrupt connectivity map of the chosen SmartDesign to a file.</p> <pre><code>export_interrupt_map -file {C:\\Users\\name\\Desktop\\tmp.json} -sd_name topSD\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B5F27E2-9291-4B4C-B35D-2B825E5D98B4/","title":"set_global_include_path_order","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B5F27E2-9291-4B4C-B35D-2B825E5D98B4/#description","title":"Description","text":"<p>This Tcl command is for providing global include paths information.</p> <pre><code>set_global_include_path_order [-paths {\u201cpath_1\u201d \u201cpath_2\u201d \u201cpath_3\u201d}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B5F27E2-9291-4B4C-B35D-2B825E5D98B4/#arguments","title":"Arguments","text":"Parameter Type Description paths string The user provides the list of paths to be considered as global include paths. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B5F27E2-9291-4B4C-B35D-2B825E5D98B4/#error-codes","title":"Error Codes","text":"Error Code Description None One or more Global Include Paths set are invalid or do not exist. None Invalid Global Include Path - 'value'. None Parameter 'paths' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_global_include_path_order [-paths \"[paths]+\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B5F27E2-9291-4B4C-B35D-2B825E5D98B4/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B5F27E2-9291-4B4C-B35D-2B825E5D98B4/#example","title":"Example","text":"<p>This example considers as global include the following paths.</p> <pre><code>set_global_include_path_order -paths { \u201c./src/GLOBAL_INCLUDE_PATH_1\u201d \u201c./src/GLOBAL_INCLUDE_PATH_2\u201d \u201c${ENV_VAR}/GLOBAL_INCLUDE_PATH_1\u201d}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B766EDF-E9D2-4494-97DB-F6E1FE1A9A23/","title":"list_clock_uncertainties","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B766EDF-E9D2-4494-97DB-F6E1FE1A9A23/#description","title":"Description","text":"<p>Returns details about all of the clock uncertainties in the current timing constraint scenario.</p> <pre><code>list_clock_uncertainties\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B766EDF-E9D2-4494-97DB-F6E1FE1A9A23/#arguments","title":"Arguments","text":"Parameter Type Description <code>None</code> None None Return Type Description <code>string</code> Returns details about all of the clock uncertainties."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B766EDF-E9D2-4494-97DB-F6E1FE1A9A23/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B766EDF-E9D2-4494-97DB-F6E1FE1A9A23/#example","title":"Example","text":"<p>With this command we get the details about all of the clock uncertainties in the current timing constraint scenario.</p> <pre><code>puts [list_clock_uncertainties]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B766EDF-E9D2-4494-97DB-F6E1FE1A9A23/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_clock_uncertainties</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9B766EDF-E9D2-4494-97DB-F6E1FE1A9A23/#see-also","title":"See Also","text":"<ul> <li>set_clock_uncertainty</li> <li>remove_clock_uncertainty</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9BE994B7-6AC8-4CC1-9F92-E1059AEDD8AD/","title":"select_libero_design_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9BE994B7-6AC8-4CC1-9F92-E1059AEDD8AD/#description","title":"Description","text":"<p>This Tcl command selects the Libero design device for the Programming Connectivity and Interface tool within Libero. This command is needed when the tool cannot automatically resolve the Libero design device when there are two or more identical devices that match the Libero design device in the configured JTAG chain.</p> <pre><code>select_libero_design_device -name {device name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9BE994B7-6AC8-4CC1-9F92-E1059AEDD8AD/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies a user-assigned unique device name in the JTAG chain. This paramater is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9BE994B7-6AC8-4CC1-9F92-E1059AEDD8AD/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None The device '' doesn't exist. None Parameter 'param_name' is not defined. Valid command formatting is 'select_libero_design_device -name \"name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9BE994B7-6AC8-4CC1-9F92-E1059AEDD8AD/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9BE994B7-6AC8-4CC1-9F92-E1059AEDD8AD/#example","title":"Example","text":"<p>This example selects {M3E050TS} device for the Programming Connectivity and Interface tool within Libero.</p> <pre><code>select_libero_design_device -name {M3E050TS}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9CC18FEA-95FF-4670-9632-B05E8408B18B/","title":"mss_configure_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9CC18FEA-95FF-4670-9632-B05E8408B18B/#description","title":"Description","text":"<p>This command is used to configure the parameters of a core instance inside the MSS component.</p> <pre><code>mss_configure_instance \\\n-component_name {component_name} \\\n-instance_name {instance_name} \\\n-params{param:value list}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9CC18FEA-95FF-4670-9632-B05E8408B18B/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the MSS component. -instance_name {instance_name} string Mandatory. Name of the core instance to be configured inside the MSS component. -params{param:value list} string Mandatory. List of parameters and values to be configured for the selected core instance inside the MSS component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9CC18FEA-95FF-4670-9632-B05E8408B18B/#example","title":"Example","text":"<pre><code>mss_configure_instance -component_name {test_sb_MSS} -instance_name {CC} -params {\\\n\"CACHE_ENABLED:false\" \\\n\"CC_CACHE_REGION:128MB_0001\" }\n</code></pre> <p>Parent topic:MSS Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D34CA72-2124-4CDA-B92D-F67A6B7B51EC/","title":"open_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D34CA72-2124-4CDA-B92D-F67A6B7B51EC/#description","title":"Description","text":"<p>This Tcl command opens an existing SmartDebug project (*.dprj).</p> <pre><code>open_project -project {relative or absolute path and name of the project file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D34CA72-2124-4CDA-B92D-F67A6B7B51EC/#arguments","title":"Arguments","text":"Parameter Type Description project string Specify relative or absolute path to the *.dprj file. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D34CA72-2124-4CDA-B92D-F67A6B7B51EC/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'project' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'open_project -project \"file\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D34CA72-2124-4CDA-B92D-F67A6B7B51EC/#supported-families","title":"Supported Families","text":"PolarFire    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D34CA72-2124-4CDA-B92D-F67A6B7B51EC/#example","title":"Example","text":"<p>This command opens the 'SDPrj.dprj' project from the SDProject directory:</p> <pre><code>open_project -project {./SDProject/SDPrj.dprj}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D34CA72-2124-4CDA-B92D-F67A6B7B51EC/#see-also","title":"See Also","text":"<ul> <li>new_project</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/","title":"set_clock_groups","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/#description","title":"Description","text":"<p>Disables timing analysis between the specified clock groups. No paths are reported between the clock groups in both directions. Paths between clocks in the same group continue to be reported.</p> <p>Important: If you use the same name and the same exclusive flag of a previously defined clock group to create a new clock group, the previous clock group is removed and a new one is created in its place. The exclusive flags for the arguments above are all mutually exclusive. Only one can be specified.</p> <pre><code>set_clock_groups [-name name ] \\\n[-physically exclusive | -logically exclusive | -asynchronous] \\\n[-comment comment_string ] \\\n-group clock_list\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/#arguments","title":"Arguments","text":"Parameter    Type    Description    `name`    string    Name given to the clock group.    `physically_exclusive`    None    Specifies that the clock groups are physically exclusive with respect to each other. Examples are multiple clocks feeding a register clock pin. **Important:** The exclusive flags are all mutually exclusive. Only one can be specified.    `logically_exclusive`    None    Specifies that the clocks groups are logically exclusive with respect to each other. Examples are clocks passing through a MUX.    `asynchronous`    None    Specifies that the clock groups are asynchronous with respect to each other, as there is no phase relationship between them. **Important:** The exclusive flags are all mutually exclusive. Only one can be specified.    `group`    list of strings    Specifies a list of clocks. There can any number of groups specified in the `set_clock_groups` command.   Return Type Description <code>integer</code> Returns the ID of the clock group."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid set_clock_groups constraint - only one of -physically_exclusive, -logically_exclusive, or -asynchronous should be used."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/#example","title":"Example","text":"<ol> <li> <p>The following figure shows how to use the <code>set_clock_groups</code> constraint for multiplexed clocks..</p> <p></p> <p>SDC:</p> <pre><code>create_clock -name clk_1 -period 5 [ get_ports clk_1 ]\ncreate_clock -name clk_2 -period 10 [ get_ports clk_2 ]\nset_clock_groups -logically_exclusive -group clk_1 -group clk_2\n</code></pre> <p>This command implies that <code>clk_1</code> is asynchronous to <code>clk_2</code>.</p> </li> <li> <p>Here, there are three synchronous clocks receiving data from an asynchronous clock.</p> <p></p> <p>SDC:</p> <pre><code>create_clock -name clk_in -period 10 [ get_ports clk_in ]\ncreate_clock -name clk_50 -period 20 [ get_ports clk_50 ]\ncreate_generated_clock -name ccc_100 -divide_by 2 \\\n-source [ get_pins ccc_100_0/ccc_100_0/pll_inst_0/REF_CLK_0 ] \\\n[ get_pins ccc_100_0/ccc_100_0/pll_inst_0/OUT0 ] \\\ncreate_generated_clock -name clk_out -divide_by 1 \\\n-source [ get_pins { ccc_100_0/ccc_100_0/pll_inst_0/OUT0 } ] \\\n[ get_ports clk_out ]\nset_clock_groups -asynchronous -group { clk_in ccc_100 clk_out } -group clk_50\n</code></pre> <p>This command implies the following:</p> <ul> <li><code>clk_in</code> is asynchronous to <code>clk_50</code>.</li> <li><code>ccc_100</code> is asynchronous to <code>clk_50</code>.</li> <li><code>clk_out</code> is asynchronous to <code>clk_50</code>.</li> <li>The place and route engine and the timing tool treat the paths between <code>clk_in</code>, <code>ccc_100</code>, and <code>clk_out</code> as synchronous.</li> </ul> </li> </ol>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_clock_groups</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392/#see-also","title":"See Also","text":"<ul> <li>list_clock_groups</li> <li>remove_clock_groups</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9E675440-3F06-4118-A3E5-57F157F925C1/","title":"Revision History","text":"<p>The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.</p>   Revision    Date    Description    S    07/2025    The following are the changes made in this revision:-   Updated the [Arrays](GUID-512F2A73-EFF8-4EAC-9BEA-74515011EFF8.md#) section. -   Added the [set\\_active\\_testbench](GUID-C2BDAE8C-3DEE-4E4E-B396-99593711A5E1.md) command.    R    05/2025    The following are the changes made in this revision:-   Updated the [download\\_latest\\_cores](GUID-6A9D5996-EBF2-4FBA-8A35-1A82822441FD.md) command. -   Updated the [export\\_bitstream\\_file](GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1.md) command. -   Updated the [export\\_job\\_data](GUID-CA9BC2CF-F72C-482C-86D7-50E4F4A59E95.md) command. -   Updated the [get\\_tool\\_options](GUID-B7150D0E-4DDD-423C-945C-17B175566F62.md) command. -   Updated the [get\\_tool\\_state](GUID-D33F4E0A-3663-4ACF-A06A-A7DF12F7C716.md) command. -   Updated the [project\\_settings](GUID-C0C3C3A1-6699-41D1-982F-1786D5F5B73B.md) command. -   Updated the [create\\_generated\\_clock](GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964.md) command. -   Updated the [get\\_clocks](GUID-6CE2249B-1344-48FE-8FF8-074D0BB012C0.md) command. -   Updated the [set\\_clock\\_groups](GUID-9D3AF3CD-4B17-4B46-B93B-19B50BF22392.md) command. -   Updated the [set\\_false\\_path](GUID-7CE41461-4066-4811-9165-24CE466AB221.md) command. -   Updated the [export\\_spiflash\\_image](GUID-E4921E8F-9D01-429B-B68D-BDF11A2B3F68.md) command. -   Added the [auto\\_construct\\_job\\_project](GUID-4F0D98E7-35FB-4753-ABD4-E8C62BD6041D.md) command. -   Added the [get\\_connected\\_programmers](GUID-02C0DE45-107C-485F-A43B-318BD415CE34.md) command. -   Added the [debug\\_mss\\_ddr](GUID-BEFF3C93-D03F-4699-835B-3B2836CD52FB.md) command. -   Added the [export\\_mss\\_ddr\\_training\\_data](GUID-4579B423-8A5B-4FEF-AA7E-69603B421E46.md) command.    Q    09/2024    The following are the changes made in this revision:-   Updated the [Introduction](GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28.md) section. -   Updated the [add\\_modelsim\\_path](GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847.md) command. -   Updated the [set\\_modelsim\\_options](GUID-8C818914-417E-4569-A2A4-113F678F5CE7.md) command. -   Updated the [set\\_max\\_delay](GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05.md) command. -   Updated the [set\\_min\\_delay](GUID-244CC545-2A74-4548-8861-D493EAB878BA.md) command.    P    08/2024    The following are the changes made in this revision:-   Updated the [Introduction](GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28.md) section. -   Updated the [add\\_modelsim\\_path](GUID-1D7A7CFF-22E1-41D7-A75C-56A6874BC847.md) command. -   Updated the [add\\_profile](GUID-1E8C7F68-EF6B-4401-A1E3-AB0B2C96579B.md) command. -   Updated the [associate\\_stimulus](GUID-0619147D-3C08-46E3-B3EB-EE58682ACBFC.md) command. -   Updated the [export\\_smart\\_debug\\_data](GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659.md) command. -   Updated the [set\\_modelsim\\_options](GUID-8C818914-417E-4569-A2A4-113F678F5CE7.md) command. -   Updated the [create\\_hdl\\_core](GUID-08244CD2-0AA0-42A9-9630-87203775D375.md) command. -   Updated the [PROGRAM\\_SPI\\_FLASH\\_IMAGE](GUID-DB24D7C8-A164-47D7-81E8-2DC5F21E1D3A.md) command. -   Updated the [SIM\\_PRESYNTH](GUID-93A13D85-8F91-4030-A9E2-9880F586C0BE.md) command. -   Updated the [SIM\\_POSTSYNTH](GUID-EE22F7B4-5424-4A8D-A850-A32610144372.md) command. -   Updated the [SIM\\_POSTLAYOUT](GUID-A838974B-5206-491C-8903-E4291338BD44.md) command. -   Updated the [set\\_input\\_jitter](GUID-104B5D4C-AD1F-406A-B2DA-5B321AFBE506.md) command. -   Updated the [set\\_max\\_delay](GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05.md) command. -   Updated the [set\\_min\\_delay](GUID-244CC545-2A74-4548-8861-D493EAB878BA.md) command. -   Updated the [set\\_options](GUID-345A3B16-276E-4617-985C-E1D38A923EDB.md) command. -   Added the [configure\\_envm](GUID-AEE4A8CA-CC74-47DA-9D35-AE16C28EE819.md) command.    N    02/2024    The following are the changes made in this revision:-   Updated the [export\\_smart\\_debug\\_data](GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659.md) command. -   Added the [create\\_smartdesign\\_testbench](GUID-BB2C3373-136F-41D1-89BD-2D27A1EB85D8.md) command. -   Updated the [create\\_generated\\_clock](GUID-36A5C4BB-EA20-4AF5-B4D5-1C9F4DA91964.md) command.    M    09/2023    The following are the changes made in this revision:-   Moved the [is\\_synthesis\\_enabled](GUID-ECCFAE0B-9C12-4FB5-88F3-E0C6A7ED55A5.md) command from System Builder to Project Manager Tcl commands. -   Updated the [set\\_clock\\_to\\_output](GUID-AD3B678B-834B-4BE3-823F-476C4E292404.md) command.    L    08/2023    The following are the changes made in this revision:-   Updated the [import\\_component\\_data](GUID-D9AA2D86-4CC9-406F-B818-D4E8BF4F9D3F.md) command.    K    05/2023    The following are the changes made in this revision:-   Updated the [run\\_tool](GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C.md) command.    J    04/2023    The following are the changes made in this revision:-   Added the [set\\_external\\_delay](GUID-FA11FE93-06A7-4EEF-9B65-4F5DD598EBDD.md) command    H    12/2022    The following are the changes made in this revision:-   Updated the [export\\_bitstream\\_file](GUID-6DCFF208-F1B4-464D-B861-5E946CF771E1.md) command. -   Added the [export\\_interrupt\\_map](GUID-9A72E12B-00CF-4FBA-AFCA-E62449B9E8C7.md) command. -   Added the [one\\_way\\_passcode](GUID-1B3E08E5-E019-4ED0-BF9D-916D165968D4.md) command. -   Updated the [SPM\\_OTP](GUID-406C95D8-AF78-4B0A-BB51-C10994DA2AFF.md) command. -   Updated the [set\\_clock\\_to\\_output](GUID-AD3B678B-834B-4BE3-823F-476C4E292404.md) command. -   Updated the [set\\_input\\_jitter](GUID-104B5D4C-AD1F-406A-B2DA-5B321AFBE506.md) command. -   Added the [complete\\_debug\\_job](GUID-E737EECC-AAC8-4965-BDC2-61970BA53FDD.md) command. -   Added the [process\\_job\\_request](GUID-0D21B9C2-13C9-4F71-899A-89DB41A9CB77.md) command. -   Added the [set\\_hsm\\_params](GUID-E529C933-4188-422F-BBEF-292579E29E71.md) command. -   Added the [tvs\\_monitor](GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2.md) command.    G    08/2022    The following are the changes made in this revision:-   Added the [Building a Libero Design Using Tcl](GUID-05F3AA42-6941-47FC-B42B-E644BD610E81.md) chapter. -   Added the [update\\_and\\_run\\_tool](GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8.md) command. -   Added the [sd\\_apply\\_presentation](GUID-697D4E4B-BCBF-413B-969C-E0543EFE689C.md) command. -   Added the [sd\\_reset\\_layout](GUID-D2BB6EC6-5EAC-4A1A-BB70-702E491B6783.md) command. -   Updated the [PROGRAMMER\\_INFO](GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71.md) command. -   Updated the [optimize\\_receiver](GUID-24B94AA8-E01B-43C4-94F4-CFA3B15677D4.md) command.    F    04/2022    The following are the changes made in this revision:-   Removed the `smartpower_init_set_enables_options` section. -   Added [modified\\_client](GUID-BE62871D-12A0-43DC-B4CB-A361D941D933.md) command. -   Updated for bug fixes and other minor enhancements.    E    12/2021    The following are the changes made in this revision:-   Added [Derive Constraints Tcl Commands](GUID-EF4215C4-4E60-4551-BFBD-C4A85BEC13C2.md#GUID-DA6BE3D3-45CB-4649-8D22-BFEF9315E24C). -   Added [update\\_fp6\\_programmers](GUID-D257EE74-C529-417D-ADEF-C1DF0F196DF8.md). -   Added [smartdesign](GUID-71A40FE9-5444-4D55-8C40-D01D9205C0B5.md). -   Added [update\\_component\\_version](GUID-94A1CF0B-C4CA-4F03-A642-58F0BBF5982D.md). -   Updated for bug fixes and other minor enhancements.    D    08/2021    The document was updated for bug fixes and small enhancements.    C    08/2021    The following changes were made in this revision:-   Added [set\\_debug\\_device](GUID-AA099118-2872-4E99-B783-2976BDA414DE.md).  -   Added [mss\\_import\\_register](GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E.md), [rescan\\_programmer](GUID-85BFC6FB-E580-4A7D-B2AB-BAEAF8FE1EEC.md), and [xcvr\\_add\\_register](GUID-41BADD8D-9B6D-445B-9288-9F379C57A911.md). -   Added [edit\\_post\\_layout\\_design](GUID-CAFB615D-4C71-4E5A-9D7A-1B3285C87CA2.md). -   Added [sd\\_set\\_port\\_synth\\_attr](GUID-08C774AB-B417-4CB9-9DFD-C7B876135E87.md), [sd\\_set\\_net\\_synth\\_attr](GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86.md), [sd\\_set\\_inst\\_synth\\_attr](GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F.md), [sd\\_set\\_comp\\_synth\\_attr](GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15.md), [sd\\_remove\\_port\\_synth\\_attr](GUID-C734B10A-093C-426B-86E8-13B95FA0A05A.md), [sd\\_remove\\_net\\_synth\\_attr](GUID-8F821FD3-FB79-429F-B27D-6A97E0A6A129.md), [sd\\_remove\\_inst\\_synth\\_attr](GUID-91E803F5-314A-43DD-830F-EE19D311E2E0.md), and [sd\\_remove\\_comp\\_synth\\_attr](GUID-3EF51EAE-E9A8-47AA-92EF-36B02FB9D86A.md). -   Added [Simultaneous Switching Noise Analyzer \\(SSNA\\) Tcl Commands](GUID-6974B6B6-2F4C-426D-AF6B-A4FC5791C527.md). -   Added [HSM Tcl Commands](GUID-CD881DBA-BED9-4BE7-B7B4-5359C305F0A3.md). -   Unified Tcl commands for all families into one single document.    B    4/2021    The following changes were made in this revision:-   Updated [SmartTime Tcl Commands](GUID-96623DD0-9D90-4AFA-90C3-B2BAEEE15670.md) with references to the [Libero\u00ae SoC Design Suite Tcl Examples](https://github.com/MicrochipTech/Libero-SoC-Design-Suite-Tcl-Examples) GitHub repository. -   Updated [Project Manager Tcl Commands](GUID-CE445F8D-419D-434B-9288-A0005F280E89.md) -   Updated [HDL Tcl Commands](GUID-3294E455-71CE-460F-8C72-F36BDE261EA4.md) -   Updated [Command Tools](GUID-57EC11A5-2069-4086-ADFB-D63113B3E275.md) -   Updated [FlashPro Express Tcl Commands](GUID-4320979B-E17A-424D-ABEB-FC0D4BBACB08.md) -   Added the [mss\\_add\\_register](GUID-0AD3144F-962F-4D86-BF69-A6E04B0BE220.md), [mss\\_read\\_register](GUID-133153E6-12FD-444C-94A1-C8DB6E3591A1.md), [mss\\_write\\_register](GUID-40D295B5-9535-4278-8A45-369EA6963474.md), and [mss\\_export\\_register](GUID-338D688E-8A33-4700-8E98-7AF52DAF29B8.md) SmartDebug Tcl commands.    A    11/2020    Initial Revision"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F62BA4D-6898-4120-A790-EF4C67197ADC/","title":"sd_connect_net_to_pins","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F62BA4D-6898-4120-A790-EF4C67197ADC/#description","title":"Description","text":"<p>This tcl command connects a list of SmartDesign top level ports and/or instance pins to a net.</p> <pre><code>sd_connect_net_to_pins -sd_name {smartdesign component name} \\\n                       -net_name {net name} \\\n                       -pin_names {port or pin names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F62BA4D-6898-4120-A790-EF4C67197ADC/#arguments","title":"Arguments","text":"Parameter    Type    Description    sd\\_name    string    Specifies the name of the SmartDesign component. It is mandatory.    net\\_name    string    Specifies the name of the net to be connected to pins/ports in the SmartDesign component. It is mandatory.    pin\\_names    list of string    Specifies the name of the ports/pins to be connected to the net in the SmartDesign. It is mandatory.The command will fail if:-   The ports/pins do not exist.  -   The ports/pins and the net being connected are of different range/size.  -   There is more than one port/pin driving the net.    Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F62BA4D-6898-4120-A790-EF4C67197ADC/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'net_name' is missing. None Parameter 'net_name' has illegal value. None Required parameter 'pin_names' is missing. SDCTRL05 Pin 'pin_name' does not exist. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_connect_net_to_pins -sd_name \"sd_name\" -net_name \"net_name\" -pin_names \"[pin_names]+\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F62BA4D-6898-4120-A790-EF4C67197ADC/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F62BA4D-6898-4120-A790-EF4C67197ADC/#example","title":"Example","text":"<p>This example connects \"clk_net\" net to \"CLK RAM64x12_0:R_CLK\" and \"RAM64x12_0:W_CLK\" pins:</p> <pre><code>sd_connect_net_to_pins \\\n              -sd_name {top} \\\n              -net_name {clk_net} \\\n              -pin_names {\"CLK RAM64x12_0:R_CLK\"  \"RAM64x12_0:W_CLK\"}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659/","title":"export_smart_debug_data","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659/#description","title":"Description","text":"<p>This Tcl command exports debug data for the SmartDebug application and creates *.ddc that contains data based on selected options. The command corresponds to the Export SmartDebug Data tool in Libero. This file is used by SmartDebug (standalone application) to create a new SmartDebug project, or it can be imported into a device in SmartDebug (standalone application).</p> <p>Important:</p> <ul> <li> <p>If you do not specify any design components, all components available in the design will be included by default except the bitstream components.</p> </li> <li> <p>The generate_bitstream parameter is required if you want to generate bitstream file and include it in the exported file.</p> </li> <li> <p>You must specify the bitstream components you want to include in the generated bitstream file or all available components will be included.</p> </li> <li> <p>If you choose to include bitstream, and the design has custom security, the custom security bitstream component must be included.</p> </li> </ul> <pre><code>export_smart_debug_data [-file_name \"file_name\"] \\ [-export_dir \"export_dir\"] \\ [-probes \"TRUE | FALSE\"] \\ [-package_pins \"TRUE | FALSE\"] \\ [-memory_blocks \"TRUE | FALSE\"] \\ [-envm_data \"TRUE | FALSE\"] \\ [-security_data \"TRUE | FALSE\"] \\ [-display_security_in_smartdebug \"TRUE | FALSE\"]\\ [-chain \"TRUE | FALSE\"] \\ [-programmer_settings \"TRUE | FALSE\"] \\ [-ios_states \"TRUE | FALSE\"] \\ [-generate_bitstream \"TRUE | FALSE\"] \\ [-bitstream_format \"PPD | STP\"] \\ [-bitstream_security \"TRUE | FALSE\"] \\ [-bitstream_fabric \"TRUE | FALSE\"] \\ [-bitstream_envm \"TRUE | FALSE\"] \\ [-bitstream_snvm \"TRUE | FALSE\"] \\ [-snvm_data \"TRUE | FALSE\"] \\ [-sanitize_snvm \"TRUE | FALSE\" ] \\ [-sanitize_envm \"TRUE | FALSE\" ] \\ [-master_include_plaintext_passkey \"TRUE|FALSE\"]\\ [-uprom_data \"TRUE | FALSE\"] \\ [dpk_security \"TRUE | FALSE\"] \\ [upk1_security \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659/#arguments","title":"Arguments","text":"Parameter    Type    Description    file\\_name    string    Name of the exported file with extension .ddc.    export\\_dir    string    Location where the DDC file will be exported. If omitted, the design export folder will be used.    probes    boolean    Specified probes related data to be included in the DDC file, data used for Active/Live    package\\_pins    boolean    Specifes probe insertion related data to be included in the DDC file.    memory\\_blocks    boolean    Specifes memory blocks such as LSRAM and USRAM related data to be included in DDC file.    security\\_data    boolean    Specifies security keys related data.    display\\_security\\_in\\_smartdebug    boolean    If security\\_data is set to 1, then this option is included to hide/show passkeys on SmartDebug main window **option provided in 12.4 release**.    chain    boolean    This option is set if user wants to connect the devices in chain.    programmer\\_settings    boolean    Programmer related settings from Libero to be included in DDC file.    io\\_states    boolean    I/O states information preserved during programming to be included in DDC file.    snvm\\_data    boolean    Set to 1 if snvm debug related information needs to be included in the DDC file.**Note:** This parameter is only applicable to PolarFire, PolarFire SoC and RT PolarFire devices.    envm\\_data    boolean    Set to 1 if envm debug related information needs to be included in DDC file. Applicable to PF SOC device only. Option provided from 12.5 release onwards.    generate\\_bitstream    boolean    Bitstream content to be included in the DDC file.    bitstream\\_format    string    Bitstream generated format option. The valid values are: PPD, STAPL.    bitstream\\_security    boolean    Bitstream security pass keys information needed in bitstream to be included along with bitstream.    master\\_include\\_plaintext\\_passkey    boolean    This option indicates whether plaintext passkey needs to be included for REPROGRAM/ERASE action in SASD.    bitstream\\_fabric    boolean    Bitstream fabric component included in bitstream.    bitstream\\_snvm    boolean    If snvm component needs to be included in the bitstream. Applicable to PF, PFSOC, RTPF family only.    bitstream\\_envm    boolean    If envm component needs to be included in the bitstream. Applicable to SF2, PFSOC family only.    sanitize\\_snvm    boolean    If snvm has to be sanitized during ERASE action. Applicable to PF, PFSOC only, providede in 2021.2 release.    sanitize\\_envm    boolean    If envm has to be sanitized during ERASE action. Applicable to PFSOC only, provided in 2021.2 release.    dpk\\_security    boolean    Specifies to include the debug pass key security information for debug.    upk1\\_security    boolean    Specifies to include the User Passcode Key 1 security information for debug.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659/#error-codes","title":"Error Codes","text":"Error Code Description None probes: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None package_pins: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None memory_blocks: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None security_data: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None chain: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None programmer_settings: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None ios_states: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None generate_bitstream: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None bitstream_security: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None bitstream_fabric: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None bitstream_snvm: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0, or false). None Parameter 'param_names' is not defined. Valid command formatting is'export_smart_debug_data [-file_name \"file_name\"] \\[-export_dir \"export_dir\"] \\[-probes \"TRUE | FALSE\"] \\[-package_pins \"TRUE | FALSE\"] \\[-memory_blocks \"TRUE | FALSE\"] \\[-envm_data \"TRUE | FALSE\"] \\[-security_data \"TRUE | FALSE\"] \\[-display_security_in_smartdebug \"TRUE | FALSE\"] \\[-chain \"TRUE | FALSE\"] \\[-programmer_settings \"TRUE | FALSE\"] \\[-ios_states \"TRUE | FALSE\"] \\[-generate_bitstream \"TRUE | FALSE\"] \\[-bitstream_format \"PPD | STP\"] \\[-bitstream_security \"TRUE | FALSE\"] \\[-bitstream_fabric \"TRUE | FALSE\"] \\[-bitstream_envm \"TRUE | FALSE\"] \\[-bitstream_snvm \"TRUE | FALSE\"] \\[-master_include_plaintext_passkey \"TRUE | FALSE\"] \\[-uprom_data \"TRUE | FALSE\"] \\[-snvm_data \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-9F792DD2-62AB-4DBF-B24F-0C45860F7659/#example","title":"Example","text":"<p>The following examples show the export_smart_debug_data command with all parameters.</p> <p>SmartFusion 2, IGLOO 2, RTG4 example:</p> <pre><code>export_smart_debug_data \\ -file_name {sd1} \\ -export_dir {d:\\sd_prj\\test3T\\designer\\sd1\\export} \\ -force_rtg4_otp 1 \\ -probes 1 \\ -package_pins 0 \\ -memory_blocks 1 \\ -envm_data 0 \\ -security_data 1 \\ -chain 1 \\ -programmer_settings 1 \\ -ios_states 1 \\ -generate_bitstream 0 \\ -bitstream_security 0 \\ -bitstream_fabric 0 \\ -bitstream_envm 0\n</code></pre> <p>PolarFire examples:</p> <pre><code>export_smart_debug_data \\ -file_name \"top\" \\ -export_dir.\"/\" \\ -probes 1 \\ -package_pins 0 \\ -memory_blocks 1 \\ -security_data 1 \\ -chain 1 \\ -programmer_settings 1 \\ -ios_states 1 \\ -generate_bitstream 1 \\ -bitstream_security 0 \\ -bitstream_fabric 1 \\ -bitstream_snvm 1\n</code></pre> <pre><code>\u200b\u200b\u200bexport_smart_debug_data \\ -file_name {smartdebug_export.ddc} \\ -export_dir{H:\\Designs\\mss\\designer\\sd\\export} \\ -probes 1 \\ -package_pins 0 \\ -memory_blocks 1 \\ -envm_data 1 \\ -security_data 1 \\ -display_security_in_smartdebug 0 \\ -chain 1 \\ -programmer_settings 1 \\ -ios_states 1 \\ -generate_bitstream 1 \\ -bitstream_format {PPD} \\ -bitstream_security 0 \\ -bitstream_fabric 1 \\ -bitstream_envm 1 \\ -sanitize_envm 1 \\ -bitstream_snvm 1 \\ -sanitize_snvm 1 \\ -master_include_plaintext_passkey 0 \\ -snvm_data 1\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A01383AA-20DC-41D5-A7B3-87F60429FD18/","title":"remove_from_probe_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A01383AA-20DC-41D5-A7B3-87F60429FD18/#description","title":"Description","text":"<p>This Tcl command removes the specified probe points from the group. That is, the removed probe points won\u2019t be associated with any probe group.</p> <p>This command will fail if the specified value of the parameter is incorrect.</p> <p>Note:</p> <p>Probes cannot be removed from the bus.</p> <pre><code>remove_from_probe_group -name {group_name.probe_point_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A01383AA-20DC-41D5-A7B3-87F60429FD18/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies one or more probe points to remove from the probe group. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A01383AA-20DC-41D5-A7B3-87F60429FD18/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'name' has illegal value. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'remove_from_probe_group [-name \"name\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A01383AA-20DC-41D5-A7B3-87F60429FD18/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A01383AA-20DC-41D5-A7B3-87F60429FD18/#example","title":"Example","text":"<p>This example removes DFN1_0_Q:DFN1_0/U0:Q instace from new_group.</p> <pre><code>remove_from_probe_group -name new_group.DFN1_0_Q:DFN1_0/U0:Q\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A01383AA-20DC-41D5-A7B3-87F60429FD18/#see-also","title":"See Also","text":"<ul> <li> <p>create_probe_group</p> </li> <li> <p>add_to_probe_group</p> </li> <li> <p>move_to_probe_group</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A036B5AC-0F4D-401A-9813-58FC9392A2FB/","title":"list_max_delays","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A036B5AC-0F4D-401A-9813-58FC9392A2FB/#description","title":"Description","text":"<p>Returns details about all of the maximum delay constraints in the current timing constraint scenario.</p> <pre><code>list_max_delays\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A036B5AC-0F4D-401A-9813-58FC9392A2FB/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Details about all of the max delay constraints in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A036B5AC-0F4D-401A-9813-58FC9392A2FB/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A036B5AC-0F4D-401A-9813-58FC9392A2FB/#example","title":"Example","text":"<p>With this command we get the details about all of the maximum delay constraints in the current timing constraint scenario.</p> <pre><code>puts [list_max_delays]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A036B5AC-0F4D-401A-9813-58FC9392A2FB/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_max_delays</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A036B5AC-0F4D-401A-9813-58FC9392A2FB/#see-also","title":"See Also","text":"<ul> <li>remove_max_delay</li> <li>set_max_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A11F936D-BF27-4FFD-BE89-1633ECED0B83/","title":"cut_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A11F936D-BF27-4FFD-BE89-1633ECED0B83/#description","title":"Description","text":"<p>This Tcl command removes one or more devices from the chain. It places the removed device in the clipboard. Chain programming mode must be set to use this command. See the paste_device command for more information.</p> <pre><code>cut_device -name {name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A11F936D-BF27-4FFD-BE89-1633ECED0B83/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the device name. You can repeat this argument for multiple devices. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A11F936D-BF27-4FFD-BE89-1633ECED0B83/#error-codes","title":"Error Codes","text":"Error Code Description None The device with name 'device_name' doesn't exist. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'cut_device [-name \"name\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A11F936D-BF27-4FFD-BE89-1633ECED0B83/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A11F936D-BF27-4FFD-BE89-1633ECED0B83/#example","title":"Example","text":"<p>The following example removes the devices 'MyDevice1' and 'MyDevice2' from the chain.</p> <pre><code>cut_device -name {MyDevice1} -name {MyDevice2}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A11F936D-BF27-4FFD-BE89-1633ECED0B83/#see-also","title":"See Also","text":"<ul> <li>paste_device</li> </ul> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A48099-7404-478B-BCB8-89D1ACA6A6F6/","title":"sd_delete_pin_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A48099-7404-478B-BCB8-89D1ACA6A6F6/#description","title":"Description","text":"<p>This tcl command deletes a pin group from an instance in a SmartDesign component.</p> <pre><code>sd_delete_pin_group -sd_name {smartdesign component name} \\\n                    -instance_name {instance name} \\\n                    -group_name {group name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A48099-7404-478B-BCB8-89D1ACA6A6F6/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance from which the group pin needs to be deleted. It is mandatory. group_name string Specifies the name of the pin group to be deleted. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A48099-7404-478B-BCB8-89D1ACA6A6F6/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Required parameter 'instance_name' is missing. None Required parameter 'group_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_delete_pin_group -sd_name \"sd_name\" -group_name \"group_name\" -instance_name \"instance_name\"'. SDCTRL05 Pin 'group_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A48099-7404-478B-BCB8-89D1ACA6A6F6/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A48099-7404-478B-BCB8-89D1ACA6A6F6/#example","title":"Example","text":"<p>The following example deletes the \"MyGroup\" group on the \"COREAXINTERCONNECT_C0_0\" instance in the \"TOP\" design:</p> <pre><code>sd_delete_pin_group -sd_name {TOP} \\\n                    -instance_name {COREAXINTERCONNECT_C0_0} \\\n                    -group_name {MyGroup}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A48099-7404-478B-BCB8-89D1ACA6A6F6/#see-also","title":"See Also","text":"<ul> <li>sd_create_pin_group</li> <li>sd_add_pins_to_group</li> <li>sd_rename_pin_group</li> <li>sd_remove_pins_from_group</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A8A541-D7AC-4342-B73C-AF516D97F2F8/","title":"sd_add_pins_to_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A8A541-D7AC-4342-B73C-AF516D97F2F8/#description","title":"Description","text":"<p>This tcl command adds one or more pins to a pin group on an instance in a SmartDesign component.</p> <pre><code>sd_add_pins_to_group -sd_name {smartdesign component name} \\\n                     -instance_name {instance name} \\\n                     -group_name {group name} \\\n                     -pin_names {pin names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A8A541-D7AC-4342-B73C-AF516D97F2F8/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance on which the pin group is present. It is mandatory. group_name string Specifies the name of the group to add the pins to. It is mandatory. pin_names string Specifies the list of instance pins to be added to the pin group. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A8A541-D7AC-4342-B73C-AF516D97F2F8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'sd_add_pins_to_group -sd_name \"sd_name\" -instance_name \"instance_name\" [-group_name \"group_name\"] [-pin_names \"[pin_names]+\"]'. None Required parameter 'sd_name' is missing. None Required parameter 'instance_name' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A8A541-D7AC-4342-B73C-AF516D97F2F8/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A8A541-D7AC-4342-B73C-AF516D97F2F8/#example","title":"Example","text":"<p>The following example adds \"ARESETN\" and \"CLK\" pins to the Group of \"COREAX_C0_0\" instance in the \"top\" design:</p> <pre><code>sd_add_pins_to_group -sd_name {top} \\\n                     -instance_name {COREAX_C0_0} \\\n                     -group_name {Group} \\\n                     -pin_names {ARESETN ACLK}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1A8A541-D7AC-4342-B73C-AF516D97F2F8/#see-also","title":"See Also","text":"<ul> <li>sd_create_pin_group</li> <li>sd_remove_pins_from_group</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1D7F10A-DFF8-466A-92C7-F44265B2875C/","title":"Variables","text":"<p>With Tcl scripting, you can store a value in a variable for later use. You use the set command to assign variables. For example, the following set command creates a variable named x and sets its initial value to 10.</p> <pre><code>set x 10\n</code></pre> <p>A variable can be a letter, a digit, an underscore, or any combination of letters, digits, and underscore characters. All variable values are stored as strings.</p> <p>In the Tcl language, you do not declare variables or their types. Any variable can hold any value. Use the dollar sign (<code>$</code>) to obtain the value of a variable, for example:</p> <pre><code>set a 1 \nset b $a\nset cmd expr \nset x 11\n$cmd $x*$x\n</code></pre> <p>The dollar sign <code>$</code> tells Tcl to handle the letters and digits following it as a variable name and to substitute the variable name with its value.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A1D7F10A-DFF8-466A-92C7-F44265B2875C/#global-variables","title":"Global Variables","text":"<p>Variables can be declared global in scope using the Tcl global command. All procedures, including the declaration can access and modify global variables, for example:</p> <pre><code>global myvar\n</code></pre> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A294DA39-50AC-498B-8247-BBB2D2C3EAAE/","title":"read_sdc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A294DA39-50AC-498B-8247-BBB2D2C3EAAE/#description","title":"Description","text":"<p>Read a SDC file into the component database.</p> <pre><code>read_sdc -component &lt;filename&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A294DA39-50AC-498B-8247-BBB2D2C3EAAE/#arguments","title":"Arguments","text":"Parameter Type Description -component \u2014 This is a mandatory flag for <code>read_sdc</code> command when we derive constraints. filename String Path to the SDC file. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A294DA39-50AC-498B-8247-BBB2D2C3EAAE/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0023 Required parameter file name is missing. The mandatory option file name is not specified. ERR0000 SDC file &lt;file_path&gt; is not readable. The specified SDC file does not have read permissions. ERR0001 Unable to open &lt;file_path&gt; file. The SDC file does not exist. The path must be corrected. ERR0008 Missing <code>set_component</code> command in &lt;file_path&gt; file The specified component of SDC file does not specify the component. ERR0009 &lt;List of errors from sdc file&gt; The SDC file contains incorrect sdc commands. Example when there is an error in <code>set_multicycle_path</code> constraint: Error while executing command <code>read_sdc: in &lt;sdc_file_path&gt; file</code>: Error in command <code>set_multicycle_path: Unknown parameter [get_cells {reg_a}]</code>."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A294DA39-50AC-498B-8247-BBB2D2C3EAAE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A294DA39-50AC-498B-8247-BBB2D2C3EAAE/#example","title":"Example","text":"<pre><code>read_sdc -component {./component/work/ccc0/ccc0_0/ccc0_ccc0_0_PF_CCC.sdc}\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A410A719-9593-4BD5-B3D0-C163273EC360/","title":"smartpower_edit_custom_mode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A410A719-9593-4BD5-B3D0-C163273EC360/#description","title":"Description","text":"<p>This Tcl command edits a custom mode. You should specify at least one of the following optional parameters: new name and description.</p> <pre><code>smartpower_edit_custom_mode -name {old mode name} \\\n                            [-new_name {new mode name}] \\\n                            [-description {mode description}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A410A719-9593-4BD5-B3D0-C163273EC360/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the custom mode you want to edit. This parameter is mandatory. new_name string Specifies the new name of the custom mode. This parameter is optional. description string Specifies the description of the new custom mode. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A410A719-9593-4BD5-B3D0-C163273EC360/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'name' has illegal value. None Parameter 'new_name' has illegal value. None Parameter 'description' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_edit_custom_mode -name \"name\" [-description \"description\"] [-new_name \"new mode name\"]'. None A custom mode with name \"mode_name\" does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A410A719-9593-4BD5-B3D0-C163273EC360/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A410A719-9593-4BD5-B3D0-C163273EC360/#example","title":"Example","text":"<p>This example edits custom mode \"CustomMode\" and renames it \"CustomMode2\":</p> <pre><code>smartpower_edit_custom_mode -name {CustomMode} \\\n                            -new_name {CustomMode2} \\\n                            -description {frequency 10 MHz}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A410A719-9593-4BD5-B3D0-C163273EC360/#see-also","title":"See Also","text":"<ul> <li>smartpower_add_new_custom_mode</li> <li>smartpower_remove_custom_mode</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A46DC1C6-3B6B-40CF-A595-59C9F2870413/","title":"generate_initialization_mem_files","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A46DC1C6-3B6B-40CF-A595-59C9F2870413/#description","title":"Description","text":"<p>This Tcl command sets the parameter values needed for generating memory files to be used with design initialization clients.</p> <pre><code>generate_initialization_mem_files \\\n            [-second_stage_start_address {valid snvm address}] \\\n            [-third_stage_start_address {valid address for third stage memory type}] \\\n            [-third_stage_memory_type {UPROM | SNVM | SPIFLASH_NONAUTH}] \\\n            [-third_stage_spi_clock_divider {1 | 2 | 4 | 6}] \\\n            [-init_timeout {int between 1 and 128 seconds}] \\\n            [-custom_cfg_file {valid user specified configuration file}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A46DC1C6-3B6B-40CF-A595-59C9F2870413/#arguments","title":"Arguments","text":"Parameter    Type    Description    second\\_stage\\_start\\_address    string    String parameter for the start address of the second stage sNVM initialization client. Specified as a 32-bit hexadecimal string.The second stage client is always placed in sNVM, so it must be a valid sNVM address aligned on a page boundary. This address will be between 0 and DB00. There are 221 sNVM pages and each page is 256 bytes long. The last two pages are reserved for the first stage initialization client so they are not available for the second stage initialization client.    third\\_stage\\_start\\_address    string    The memory where the third stage initialization client will be placed. The value can be UPROM, SNVM, or SPIFLASH\\_NONAUTH. The default is sNVM. This parameter determines the valid value for parameter \u2018third\\_stage\\_start\\_address\u2019.    third\\_stage\\_memory\\_type    string    String parameter for the start address of the third stage initialization client. Specified as a 32-bit hexadecimal string, and must be one of the following: -   valid sNVM address aligned on a page boundary. -   valid UPROM address aligned on a block boundary. -   valid SPIFLASH address.    third\\_stage\\_spi\\_clock\\_divider    integer    The value can be 1, 2, 4, or 6. The default value is 1.    init\\_timeout    integer    Timeout value in seconds. Initialization is aborted if it does not complete before timeout expires. The value can be between 1 and 128. The default value is 128.    custom\\_cfg\\_file    string    Specifies the user\\_specified configuration file to be loaded in.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A46DC1C6-3B6B-40CF-A595-59C9F2870413/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A46DC1C6-3B6B-40CF-A595-59C9F2870413/#example","title":"Example","text":"<pre><code>generate_initialization_mem_files \\\n            -second_stage_start_address 200 \\\n            -third_stage_memory_type UPROM \\\n            -third_stage_start_address 400 \\\n            -third_stage_spi_clock_divider 6 \\\n            -init_timeout 120 \\\n            -custom_cfg_file {./src/my.txt}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A582A623-86BE-4721-9705-7D627084E6F4/","title":"save_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A582A623-86BE-4721-9705-7D627084E6F4/#description","title":"Description","text":"<p>This Tcl command saves the FlashPro or FlashPro Express project. Equivalent to clicking the Project menu, and choosing Save Job Project.</p> <pre><code>save_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A582A623-86BE-4721-9705-7D627084E6F4/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A582A623-86BE-4721-9705-7D627084E6F4/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A582A623-86BE-4721-9705-7D627084E6F4/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A582A623-86BE-4721-9705-7D627084E6F4/#example","title":"Example","text":"<p>Saves the FlashPro/FlashPro Express job in your current working directory:</p> <pre><code>save_project\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5AAB056-F651-454F-81E7-96B381EECACF/","title":"Sample Tcl Script - Project Manager","text":"<p>The following Tcl commands create a new project and set your project options.</p> <pre><code>new_project -location {D:/2Work/my_pf_proj} -name {my_pf_proj} -project_description {}\\\n-block_mode 0 -standalone_peripheral_initialization 0 -use_enhanced_constraint_flow 1\\\n-hdl {VERILOG} -family {PolarFire} -die {MPF300TS_ES} -package {FCG1152} -speed {-1} \\\n-die_voltage {1.0} -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V}\\\n-adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0}\\\n-adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:1} -adv_options {TEMPR:EXT} \\\n-adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} \\\n-adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} \\\n-adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} \n#Import HDL source file\nimport_files -convert_EDN_to_HDL 0 -hdl_source {C:/test/prep1.v} \n#Import HDL stimulus file\nimport_files -convert_EDN_to_HDL 0 -stimulus {C:/test/prep1tb.v} \n#set the top level design name\nset_root -module {prep1::work}\n#Associate SDC constraint file to Place and Route tool\norganize_tool_files -tool {PLACEROUTE} -file {D:/2Work/my_pf_proj/constraint/user.sdc} \\\n-module {prep1::work} -input_type {constraint} \n#Associate SDC constraint file to Verify Timing tool\norganize_tool_files -tool {VERIFYTIMING} -file {D:/2Work/my_pf_proj/constraint/user.sdc}\\\n-module {prep1::work} -input_type {constraint} \n#Run synthesize\nrun_tool -name {SYNTHESIZE} \n#Configure Place and Route tool\nconfigure_tool -name {PLACEROUTE} -params {DELAY_ANALYSIS:MAX} -params {EFFORT_LEVEL:false}\\\n-params {INCRPLACEANDROUTE:false} -params {MULTI_PASS_CRITERIA:VIOLATIONS}\\\n-params {MULTI_PASS_LAYOUT:false} -params {NUM_MULTI_PASSES:5} -params {PDPR:false}\\\n-params {RANDOM_SEED:0} -params {REPAIR_MIN_DELAY:false} -params {SLACK_CRITERIA:WORST_SLACK} \\\n-params {SPECIFIC_CLOCK:} -params {START_SEED_INDEX:1} -params {STOP_ON_FIRST_PASS:false}\\\n-params {TDPR:true} \n#Run Place and Route\nrun_tool -name {PLACEROUTE} \n#Configure Timing Report Generation\nconfigure_tool -name {VERIFYTIMING} -run_tool -name {PLACEROUTE}params {CONSTRAINTS_COVERAGE:1}\\\n-params {FORMAT:XML} -params {MAX_TIMING_FAST_HV_LT:0} -params {MAX_TIMING_SLOW_LV_HT:1} \\\n-params {MAX_TIMING_SLOW_LV_LT:0} -params {MAX_TIMING_VIOLATIONS_FAST_HV_LT:0} \\\n-params {MAX_TIMING_VIOLATIONS_SLOW_LV_HT:1} -params {MAX_TIMING_VIOLATIONS_SLOW_LV_LT:0}\\\n-params {MIN_TIMING_FAST_HV_LT:1} -params {MIN_TIMING_SLOW_LV_HT:0} -params {MIN_TIMING_SLOW_LV_LT:0} -params {MIN_TIMING_VIOLATIONS_FAST_HV_LT:1} -params {MIN_TIMING_VIOLATIONS_SLOW_LV_HT:0} \\\n-params {MIN_TIMING_VIOLATIONS_SLOW_LV_LT:0}\n#Run Verify Timing tool \nrun_tool -name {VERIFYTIMING} \n#Run Power Verification tool \nrun_tool -name {VERIFYPOWER} \n#Export bitstream\nexport_bitstream_file -file_name {prep1} \\\n-export_dir {D:\\2Work\\my_pf_proj\\designer\\prep1\\export} -format {STP} -master_file 0 \\\n-master_file_components {} -encrypted_uek1_file 0 -encrypted_uek1_file_components {} \\\n-encrypted_uek2_file 0 -encrypted_uek2_file_components {} \\\n-trusted_facility_file 1 -trusted_facility_file_components {FABRIC}\n</code></pre> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5E56B0F-5783-4B06-BF5A-70AF6CFF3EB2/","title":"new_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5E56B0F-5783-4B06-BF5A-70AF6CFF3EB2/#description","title":"Description","text":"<p>This Tcl command creates a SmartDebug project that enables the user to debug the design. Either DDC can be used to create a project or construct automatically with DDC.</p> <pre><code>new_project [-location {project location}] \\\n        [-name {name of the new SmarDebug project}] \\\n        -import_ddc {path to the DDC file} \\\n        [-auto_construct {\"TRUE\"|\"FALSE\"}] \\\n        [-set_programmer {set debug programmer}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5E56B0F-5783-4B06-BF5A-70AF6CFF3EB2/#arguments","title":"Arguments","text":"Parameter Type Description location string Specifiy the location of the project where user wants to create the project. Must not be an existing directory. This parameter is optional. If -location option is omitted, the tool creates a new project in the current directory. name string Specifiy name of the new project. This parameter is optional. This parameter is optional. If this option is omitted, the tool creates a new project with 'untitled_project' name. import_ddc string Specifiy the path to the DDC(Design Debug Data Container) file exported from Libero to be imported. Set empty parameter value if -auto_construct is 1. auto_construct boolean Valid values are:TRUE or 1, FALSE or 0(default). Specify 1 or TRUE if you want to create new project importing DDC file otherwise specify 0 or FALSE. This parameter is optional. set_programmer string Set ID code of the programmer. This parameter is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5E56B0F-5783-4B06-BF5A-70AF6CFF3EB2/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'new_project [-location \"project folder\"] [-name \"name\"] [-import_ddc \"DDC file\"] [-auto_construct \"TRUE | FALSE\"] [-set_programmer \"set debug programmer\"]. <p>.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5E56B0F-5783-4B06-BF5A-70AF6CFF3EB2/#supported-families","title":"Supported Families","text":"PolarFire    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5E56B0F-5783-4B06-BF5A-70AF6CFF3EB2/#example","title":"Example","text":"<p>Create new project using Standalone SmartDebug:</p> <pre><code>new_project -location {/exprj} \\\n        -name {exprj} \\\n        -import_ddc {./src/top.ddc} \\\n        -auto_construct 0 \\\n        -set_programmer {AF01QVEAF}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A5E56B0F-5783-4B06-BF5A-70AF6CFF3EB2/#see-also","title":"See Also","text":"<ul> <li>import_ddc_file</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C/","title":"run_tool","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C/#description","title":"Description","text":"<p>This Tcl command starts the specified tool. For tools that support command files, an optional command file can be supplied through the <code>-script</code> parameter. Select a root before running this tool.</p> <p>Note: Where possible, the value of <code>tool_name</code> corresponds to the name of the tool in Libero SoC.</p> <p>Invoking some tools will cause Libero SoC to automatically run some upstream tools in the design flow. For example, invoking Place and Route will invoke Synthesis (if not already run) before it runs Place and Route.</p> <pre><code>run_tool -name {tool_name} \\\n         [-script {absolute or relative path to script file} ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specified tool name. The following is a list of supported tool names.-   SYNTHESIZE -   COMPILE -   SIM\\_PRESYNTH -   SIM\\_POSTSYNTH -   SIM\\_POSTLAYOUT -   PLACEROUTE -   VERIFYTIMING -   VERIFYPOWER -   GENERATEPROGRAMMINGFILE -   GENERATE\\_MEMORY\\_MAP -   PROGRAMDEVICE -   CONFIGURE\\_CHAIN -   SMARTDEBUG -   SSNANALYZER -   UPDATE\\_ENVM -   UPDATE\\_UPROM -   EXPORTNETLIST -   EXPORTSDF -   GENERATEPROGRAMMINGDATA -   GENERATEDEBUGDATA -   GENERATE\\_SPI\\_FLASH\\_IMAGE -   PROGRAM\\_SPI\\_FLASH\\_IMAGE    script    string    Specify absolute or relative path of the script file. This is an optional parameter."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C/#supported-tool_names","title":"Supported tool_names","text":"<p>The following table lists the supported tool names for <code>run_tool -name {tool_name}</code>.</p> tool_name Parameter Description SYNTHESIZE N/A Runs synthesis on your design. COMPILE N/A Runs Compile with default or configured settings. SIM_PRESYNTH N/A Runs pre-synthesis simulation with your default simulation tool SIM_POSTSYNTH N/A Runs post-synthesis simulation with your default simulation tool. SIM_POSTLAYOUT N/A Runs the post layout simulation on the simulation tool. PLACEROUTE N/A Runs Place and Route tool with default or configured settings. VERIFYTIMING -script{script_file} Runs timing analysis with default settings/configured settings in <code>script_file</code>. VERIFYPOWER -script{script_file} Runs power analysis with default settings/configured settings in <code>script_file</code>. GENERATEPROGRAMMINGFILE N/A Generates the bitstream used for programming within Libero. This is similar to executing \"Generate FPGA Array Data\" in the Libero design flow. GENERATE_MEMORY_MAP (SmartFusion 2, IGLOO 2 and RTG4 only) N/A Exports an XML file in &lt;prj_folder&gt; component/work/&lt;design&gt; /&lt;design&gt;_DataSheet.xml. The file contains information about your root SmartDesign in your project. PROGRAMDEVICE N/A Programs your device with configured parameters. CONFIGURE_CHAIN -script{script_file} Takes a script that contains FlashPro-specific Tcl commands and passes them to FlashPro Express for execution. SMARTDEBUG -script{script_file} Takes a script that contains SmartDebug-specific Tcl commands and passes them to SmartDebug for execution. SSNANALYZER -script{script_file} Takes a script that contains Simultaneous Switching Noise (SSN)-specific Tcl commands and passes them to the SSN tool for execution. Simultaneous Switching Noise (SSN) is a Libero SoC tool that analyzes and generates a Nosie Margin report for I/Os after layout. Depends on Die ane Package. UPDATE_ENVM (SmartFusion 2 and IGLOO 2 only) -script{update_config_file} Takes a script file that updates the client(s) in the ENVM. In the script file, the client(s) to be updated may be a serialization client or a data storage client or a mix of serialization clients and data storage clients. UPDATE_UPROM (RTG4 only) -script{update_config_file} Takes a script file that updates the data storage client(s) in RTG4 UPROMS. EXPORTNETLIST N/A This command exports a .v/.vhd netlist file to the active synthesis implementation folder. EXPORTSDF N/A This command exports the back annotated files to the designer/impl1 folder. GENERATEPROGRAMMINGDATA N/A Generates the files needed by generating programming bitstream files. GENERATEDEBUGDATA (PolarFire only) N/A Generates the files needed by SmartDebug during device debug. GENERATE_SPI_FLASH_IMAGE (PolarFire only) N/A Generates SPI Flash Image file used for programming SPI FLASH Image within Libero. PROGRAM_SPI_FLASH_IMAGE (PolarFire only) N/A Programs SPI Flash Image with configured parameters."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C/#error-codes","title":"Error Codes","text":"Error Code Description None You must specify the Tcl script to run with the CONFIGURE_CHAIN tool. None You must specify the Tcl script to run with the SMARTDEBUG tool. None PROGRAMDEVICE: No programmer is connected. None SPI Flash Memory is not configured. Use the Configure Design Initialization Data and Memories tool to configure it."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A66EA5DA-669A-4461-9639-D4E15DC41F3C/#example","title":"Example","text":"<pre><code>run_tool \\\n-name {COMPILE}\nrun_tool \\\n-name {SYNTHESIZE} \n# control _synopsys.tcl contains the synthesis-specific Tcl commands\nrun_tool \\\n-name {VERIFYTIMING} \\\n-script {./SmartTime.tcl}\n# Script file contains SmartTime-specific Tcl commands\nrun_tool \\\n-name {VERIFYPOWER} \\\n-script {./SmartPower.tcl}\n# Script file contains SmartPower-specific Tcl commands\nrun_tool \\\n-name {SMARTDEBUG}\n-script {./sd_test.tcl}\n# Script file contains SmartDebug-specific Tcl commands\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6AA4775-957A-4C1C-B37A-509372D304E7/","title":"remove_non_actel_device_from_database","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6AA4775-957A-4C1C-B37A-509372D304E7/#description","title":"Description","text":"<p>This Tcl command removes settings for non-Microchip or non-Actel device from the device database.</p> <pre><code>remove_non_actel_device_from_database [-name {device name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6AA4775-957A-4C1C-B37A-509372D304E7/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the non-Actel or non-Microchip device name to be removed from the database. You can repeat this argument for multiple devices. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6AA4775-957A-4C1C-B37A-509372D304E7/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None The device 'device_name' does not exist in the database. None Parameter 'name' is missing or has invalid value. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'remove_non_actel_device_from_database [-name \"name\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6AA4775-957A-4C1C-B37A-509372D304E7/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6AA4775-957A-4C1C-B37A-509372D304E7/#example","title":"Example","text":"<p>The following example removes the \"F1502AS\" device from the database:</p> <pre><code>remove_non_actel_device_from_database -name {F1502AS}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6AA4775-957A-4C1C-B37A-509372D304E7/#see-also","title":"See Also","text":"<ul> <li>add_non_actel_device_to_database</li> </ul> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6B878AC-8A09-4A07-9F0F-8F56A93ACC4B/","title":"read_verilog","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6B878AC-8A09-4A07-9F0F-8F56A93ACC4B/#description","title":"Description","text":"<p>Read a Verilog file using Verific.</p> <pre><code>read_verilog [-lib &lt;libname&gt;] [-mode &lt;mode&gt;] &lt;filename&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6B878AC-8A09-4A07-9F0F-8F56A93ACC4B/#arguments","title":"Arguments","text":"Parameter Type Description -lib &lt;libname&gt; String Specify the library that contains the modules to be added into the library. -mode &lt;mode&gt; String Specify the Verilog standard. Possible values are <code>verilog_95, verilog_2k, system_verilog_2005, system_verilog_2009, system_verilog, verilog_ams, verilog_psl, system_verilog_mfcu</code>. Values are case insensitive. Default is <code>verilog_2k.</code> filename String Verilog file name. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6B878AC-8A09-4A07-9F0F-8F56A93ACC4B/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0023 Parameter\u2014lib is missing value The lib option is specified without value. ERR0023 Parameter\u2014mode is missing value The mode option is specified without value. ERR0015 Unknown mode '&lt;mode&gt;' The specified verilog mode is unknown. See the list of possible verilog mode in\u2014mode option description. ERR0023 Required parameter file name is missing No verilog file path is provided. ERR0016 Failed due to Verific's parser Syntax error in verilog file. Verific's parser can be observed in the console above the error message. ERR0012 set_device is not called The device information is not specified. Use <code>set_device</code> command to describe the device."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6B878AC-8A09-4A07-9F0F-8F56A93ACC4B/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6B878AC-8A09-4A07-9F0F-8F56A93ACC4B/#example","title":"Example","text":"<pre><code>read_verilog -mode system_verilog {component/work/top/top.v}\n</code></pre> <pre><code>read_verilog -mode system_verilog_mfcu design.v\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6C5E82F-C632-4525-9825-4D72D4689425/","title":"configure_uprom","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6C5E82F-C632-4525-9825-4D72D4689425/#description","title":"Description","text":"<p>This Tcl command configures the uPROM clients in the uPROM tab of the Design and Memory Initialization tool. Can specify user uPROM clients using this command.</p> <p>Note: You must run Generate Design Initialization Data (generate_design_initialization_data) after configuring uPROM (configure_uprom) and/or Design Initialization (configure_design_initialization_data).</p> <pre><code>configure_uprom -cfg_file {path_to_configuration_file.cfg}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6C5E82F-C632-4525-9825-4D72D4689425/#arguments","title":"Arguments","text":"Parameter Type Description cfg_file string Specifies the path to the configuration file of the uPROM client. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6C5E82F-C632-4525-9825-4D72D4689425/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'cfg_file' is missing. None You have to specify UPROM configuration file for 'cfg_file' parameter. None Parameter 'cfg_file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_uprom -cfg_file \"cfg_file\"'. None Unable to locate or read UPROM configuration file '*UPROM.cfg'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6C5E82F-C632-4525-9825-4D72D4689425/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A6C5E82F-C632-4525-9825-4D72D4689425/#example","title":"Example","text":"<p>This example configures the uPROM clients with {<code>./src/UPROM.cfg</code>} file.</p> <pre><code>configure_uprom -cfg_file {./src/UPROM.cfg}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7256723-BF13-4895-AF02-51DC1A8E7270/","title":"smartpower_remove_pin_probability","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7256723-BF13-4895-AF02-51DC1A8E7270/#description","title":"Description","text":"<p>This tcl command removes the probability value associated with a specific pin. This pin will have a default probability based on the domain set it belongs to.</p> <pre><code>smartpower_remove_pin_probability -pin_name \"name of pin\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7256723-BF13-4895-AF02-51DC1A8E7270/#arguments","title":"Arguments","text":"Parameter Type Description pin_name string Specifies the name of the pin with the probability to remove. This pin must be the direct driver of an enable pin. There may be multiple <code>-pin_name</code> arguments. This is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7256723-BF13-4895-AF02-51DC1A8E7270/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'pin_name' is missing. None Parameter 'pin_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_pin_probability [-pin_name \"name of pin\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7256723-BF13-4895-AF02-51DC1A8E7270/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7256723-BF13-4895-AF02-51DC1A8E7270/#example","title":"Example","text":"<p>The following example removes the probability of the pin driving the enable pin of a bidirectional I/O:</p> <pre><code>smartpower_remove_pin_probability -pin_name \"mybibuf/U0/U1:EOUT\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7256723-BF13-4895-AF02-51DC1A8E7270/#see-also","title":"See Also","text":"<ul> <li>smartpower_set_pin_probability</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/","title":"remove_clock","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#description","title":"Description","text":"<p>Removes the specified clock constraint from the current timing scenario. If the specified name does not match a clock constraint in the current scenario, or if the specified ID does not refer to a clock constraint, this command fails.</p> <p>Do not specify both the clock and port names and the constraint ID.</p> <pre><code>remove_clock -name clock_name | -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#arguments","title":"Arguments","text":"Parameter    Type    Description    `name`    `string`    Specifies the name of the clock constraint to remove from the current scenario. Specify either a clock name or an ID. **Note:** Specify clock name as \\{CLK\\}, not \\[get\\_clocks \\{CLK\\}\\].    `id`    `integer`    Specifies the ID of the clock constraint to remove from the current scenario. Specify either an ID or a clock name that exists in the current scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid clock name argument. None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock names.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#example","title":"Example","text":"<p>The following example removes the clock constraint named <code>my_user_clock</code>.</p> <pre><code>remove_clock -name my_user_clock\n</code></pre> <p>The following example removes the clock constraint using its ID.</p> <pre><code>set clockId [create_clock \u2013name my_user_clock \u2013period 2]\n</code></pre> <pre><code>remove_clock \u2013id $clockId\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_clock</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A7351E8C-03D7-4E8B-ADFC-338A9BDBA3B8/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>create_generated_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A828F21B-E707-4EC6-95EA-03F2A386C6E2/","title":"export_ddr_training_data","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A828F21B-E707-4EC6-95EA-03F2A386C6E2/#description","title":"Description","text":"<p>This Tcl command exports the training data that it reads from the device into a simple text file, which helps users to compare data between multiple runs by exporting the training data.</p> <pre><code>export_ddr_training_data [-file \"file name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A828F21B-E707-4EC6-95EA-03F2A386C6E2/#arguments","title":"Arguments","text":"Parameter Type Description  file  string  Specifies the file name with file path to save the exported data."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A828F21B-E707-4EC6-95EA-03F2A386C6E2/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A828F21B-E707-4EC6-95EA-03F2A386C6E2/#example","title":"Example","text":"<p>This example exports the DDR training data to <code>D:\\exportedData.txt</code>.</p> <pre><code>export_ddr_training_data -file D:\\exportedData.txt\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A838974B-5206-491C-8903-E4291338BD44/","title":"SIM_POSTLAYOUT","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A838974B-5206-491C-8903-E4291338BD44/#description","title":"Description","text":"<p>\"SIM_POSTLAYOUT\" is a command tool used in the run_tool command. The \"run_tool -name {SIM_POSTLAYOUT}\" Tcl command runs the post layout simulation on the simulation tool.</p> <p>Important: Before running simulation, you must associate a testbench. If you attempt to run simulation without an associated testbench, the Libero SoC Project Manager asks you to associate a testbench or open the simulator without a testbench.</p> <pre><code>run_tool -name {SIM_POSTLAYOUT}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A838974B-5206-491C-8903-E4291338BD44/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A838974B-5206-491C-8903-E4291338BD44/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A838974B-5206-491C-8903-E4291338BD44/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A838974B-5206-491C-8903-E4291338BD44/#example","title":"Example","text":"<p>This example runs the post layout simulation tool:</p> <pre><code>run_tool -name {SIM_POSTLAYOUT}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A838974B-5206-491C-8903-E4291338BD44/#see-also","title":"See Also","text":"<ul> <li>SIM_PRESYNTH</li> <li>SIM_PRESYNTH</li> <li>associate_stimulus</li> <li>organize_tool_files</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A8F9AABC-3379-48E5-9326-4685DF8DAAC7/","title":"xcvr_read_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A8F9AABC-3379-48E5-9326-4685DF8DAAC7/#description","title":"Description","text":"<p>This Tcl command reads SCB registers and their field values. Read value is in hex format. This command is used in SmartDebug Signal Integrity.</p> <pre><code>xcvr_read_register [-deviceName {device name}] \\\n                   -inst_name {instanse name} \\\n                   -reg_name [&lt;reg_name&gt; | &lt;reg_name:field_name&gt;]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A8F9AABC-3379-48E5-9326-4685DF8DAAC7/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. inst_name string Specify the lane instance name used in the design. reg_name string Specify the &lt;reg_name&gt; for register name or &lt;reg_name&gt;:&lt;field_name&gt; for the register\u2019s field. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A8F9AABC-3379-48E5-9326-4685DF8DAAC7/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'reg_name' has illegal value. None Required parameter 'reg_name' is missing. None Parameter 'inst_name' has illegal value. None Required parameter 'inst_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'xcvr_read_register [-deviceName \"device name\"] -inst_name \"Instance Name\" -reg_name \"Transceiver Register Name\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A8F9AABC-3379-48E5-9326-4685DF8DAAC7/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A8F9AABC-3379-48E5-9326-4685DF8DAAC7/#example","title":"Example","text":"<p>Reading pcslane\u2019s 32-bit register LNTV_R0:</p> <pre><code>xcvr_read_register -inst_name {CM1_PCIe_SS_0/PF_PCIE_0/LANE1} \\\n                   -reg_name {LNTV_R0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A8F9AABC-3379-48E5-9326-4685DF8DAAC7/#see-also","title":"See Also","text":"<ul> <li> <p>xcvr_add_register\u200b\u200b</p> </li> <li> <p>xcvr_export_register</p> </li> <li> <p>xcvr_write_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A978A031-E455-4107-A0CA-62758AB277B0/","title":"close_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A978A031-E455-4107-A0CA-62758AB277B0/#description","title":"Description","text":"<p>This Tcl command closes the FlashPro or FlashPro Express project. Equivalent to clicking the Project menu, and choosing Close Job Project.</p> <pre><code>close_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A978A031-E455-4107-A0CA-62758AB277B0/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A978A031-E455-4107-A0CA-62758AB277B0/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A978A031-E455-4107-A0CA-62758AB277B0/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A978A031-E455-4107-A0CA-62758AB277B0/#example","title":"Example","text":"<p>This command closes the FlashPro/FlashPro Express project:</p> <pre><code>close_project\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A978A031-E455-4107-A0CA-62758AB277B0/#see-also","title":"See Also","text":"<ul> <li>open_project</li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A99271D1-9333-4B0D-97EC-4FC699AFAF31/","title":"sd_delete_instances","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A99271D1-9333-4B0D-97EC-4FC699AFAF31/#description","title":"Description","text":"<p>This tcl command deletes one or more instances from a SmartDesign component.</p> <p>Note: This command is not required to build a SmartDesign component. This command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_delete_instances -sd_name {smartdesign component name} \\\n                    -instance_names {instance names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A99271D1-9333-4B0D-97EC-4FC699AFAF31/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_names string Specifies the instance names to be deleted. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A99271D1-9333-4B0D-97EC-4FC699AFAF31/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'instance_names' has illegal value. None Required parameter 'instance_names' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_delete_instances -sd_name \"sd_name\" -instance_names \"[instance_names]+\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A99271D1-9333-4B0D-97EC-4FC699AFAF31/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A99271D1-9333-4B0D-97EC-4FC699AFAF31/#example","title":"Example","text":"<p>This example deletes \"RAM64X12_0\" instance.</p> <pre><code>sd_delete_instances -sd_name {top} \\\n                    -instance_names {RAM64X12_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A99271D1-9333-4B0D-97EC-4FC699AFAF31/#see-also","title":"See Also","text":"<ul> <li>sd_disconnect_instance</li> <li>sd_duplicate_instance</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A9B56A20-99AA-4565-8D4C-88EB7B79C826/","title":"smartpower_set_pin_frequency","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A9B56A20-99AA-4565-8D4C-88EB7B79C826/#description","title":"Description","text":"<p>This Tcl command sets the frequency of a pin in megahertz (MHz). If you do not use this command, each pin will have default frequency based on its domain.</p> <p>Note: The pin_name must be the name of a pin that already exists in the design and already belongs to a domain. When specifying the unit, a space must be between the frequency value and the unit. Execute the \"smartpower_commit\" Tcl command for preserving any changes in SmartPower.</p> <pre><code>smartpower_set_pin_frequency -pin_name {pin_name} -pin_freq {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A9B56A20-99AA-4565-8D4C-88EB7B79C826/#arguments","title":"Arguments","text":"Parameter Type Description pin_freq string Specifies the value of the frequency in Hz, KHz and MHz, which can be any positive decimal number. pin_name string Specifies the name of the pin for which the frequency will be set. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A9B56A20-99AA-4565-8D4C-88EB7B79C826/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'pin_name' is missing. None Parameter 'pin_name' is missing or has invalid value. None Required parameter 'pin_freq' is missing. None Failed to set \"pin name\" pin frequency to 2.60 Hz. None pin_freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz or MHz)). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_pin_frequency [-pin_name \"name of pin\"]+ -pin_freq \"decimal value [ unit { Hz | KHz | MHz } ]\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A9B56A20-99AA-4565-8D4C-88EB7B79C826/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A9B56A20-99AA-4565-8D4C-88EB7B79C826/#example","title":"Example","text":"<p>This example sets the frequency of the pin named \"d_in\" to 100 MHz:</p> <pre><code>smartpower_set_pin_frequency -pin_name {d_in} -pin_freq {100}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-A9B56A20-99AA-4565-8D4C-88EB7B79C826/#see-also","title":"See Also","text":"<ul> <li>smartpower_remove_pin_frequency</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AA099118-2872-4E99-B783-2976BDA414DE/","title":"set_debug_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AA099118-2872-4E99-B783-2976BDA414DE/#description","title":"Description","text":"<p>Sets the device name in the tool.</p> <pre><code>set_debug_device -name \u201cdevice name\u201d\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AA099118-2872-4E99-B783-2976BDA414DE/#arguments","title":"Arguments","text":"Parameter Type Description name string Specify the name of the device. This argument is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AA099118-2872-4E99-B783-2976BDA414DE/#error-codes","title":"Error Codes","text":"Error Code Description None\u200b Parameter 'param_name' is not defined. Valid command formatting is 'set_debug_device -name \"device name\" None\u200b Required parameter 'name' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AA099118-2872-4E99-B783-2976BDA414DE/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AA099118-2872-4E99-B783-2976BDA414DE/#example","title":"Example","text":"<p>The following example sets MPF250T_ES as the device name:</p> <pre><code>set_debug_device -name \u201cMPF250T_ES\u201d\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AB921559-8284-466D-BCDE-688C5922952D/","title":"smartpower_temperature_opcond_set_mode_specific","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AB921559-8284-466D-BCDE-688C5922952D/#description","title":"Description","text":"<p>This Tcl command sets the temperature for SmartPower mode-specific operating conditions.</p> <pre><code>smartpower_temperature_opcond_set_mode_specific \\\n                     -opmode \"Active | Static\" \\\n                     [-thermal_mode \"opcond | ambient\"] \\\n                     [-best \"decimal value\"] \\\n                     [-typical \"decimal value\"] \\\n                     [-worst \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AB921559-8284-466D-BCDE-688C5922952D/#arguments","title":"Arguments","text":"Parameter    Type    Description    opmode    string    Specifies the operating mode. The acceptable values for this argument are the following: -   Active - The operating mode is set to Active. -   Static - The operating mode is set to Static. -   Flash\\*Freeze - The operating mode is set to Flash\\*Freeze\\(RTG4\u2122, SmartFusion\u00ae 2 and IGLOO\u00ae 2\\).    thermal\\_mode    string    Specifies the mode in which the junction temperature is computed. This parameter is optional. The acceptable values for this argument are the following: -   ambient - The junction temperature will be iteratively computed with total static power. -   opcond - The junction temperature will be given as one of the operating condition rangevalues specified in the device selection.    best    decimal    Specifies the best temperature \\(in degrees Celsius\\) for the selected mode. This parameter is optional.    typical    decimal    Specifies the typical temperature \\(in degrees Celsius\\) for the selected mode. This parameter is optional.    worst    decimal    Specifies the worst temperature \\(in degrees Celsius\\) for the selected mode. This parameter is optional.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AB921559-8284-466D-BCDE-688C5922952D/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'worst' has illegal value. None Parameter 'typical' has illegal value. None typical: Invalid argument value: 'value' (expecting decimal value). None Parameter 'best' has illegal value. None best: Invalid argument value: 'best_value' (expecting decimal value). None Parameter 'thermal_mode' has illegal value. None thermal_mode: Invalid argument value: 'value' (expecting opcond or ambient). None Required parameter 'opmode' is missing. None Parameter 'opmode' has illegal value. None opmode: Invalid argument value: 'value' (expecting Active or Static). None Invalid temperature sequence for 'Active' mode. The value for best cannot exceed typical and typical cannot exceed worst. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_temperature_opcond_set_mode_specific -opmode \"Active | Static\" [-thermal_mode \"opcond | ambient\"] [-best \"decimal value\"] [-typical \"decimal value\"] [-worst \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AB921559-8284-466D-BCDE-688C5922952D/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AB921559-8284-466D-BCDE-688C5922952D/#example","title":"Example","text":"<p>This example sets the temperature for mode-specific operating conditions for mode1:</p> <pre><code>smartpower_temperature_opcond_set_mode_specific \\\n                                -opmode {Active} \\\n                    -thermal_mode {ambient} \\\n                                -best {20} \\\n                                -typical {30} \\\n                                -worst {60}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AB921559-8284-466D-BCDE-688C5922952D/#see-also","title":"See Also","text":"<ul> <li>smartpower_temperature_opcond_set_design_wide</li> <li>smartpower_set_temperature_opcond</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ABB3D62F-F2CF-49CC-9DC4-8C3B307A6A0A/","title":"Configure JTAG Chain Tcl Commands","text":"<p>These commands take a script that contains JTAG chain configuration-specific Tcl commands and passes them to FlashPro Express for execution.</p> <p>Note that these commands cannot be executed directly from Libero.</p> <ul> <li> <p>add_actel_device </p> </li> <li> <p>select_libero_design_device </p> </li> <li> <p>copy_device </p> </li> <li> <p>cut_device </p> </li> <li> <p>enable_device </p> </li> <li> <p>remove_device </p> </li> <li> <p>set_device_name </p> </li> <li> <p>add_non_actel_device </p> </li> <li> <p>add_non_actel_device_to_database </p> </li> <li> <p>construct_chain_automatically </p> </li> <li> <p>paste_device </p> </li> <li> <p>remove_non_actel_device_from_database </p> </li> <li> <p>set_bsdl_file </p> </li> <li> <p>set_device_ir </p> </li> <li> <p>set_device_order </p> </li> <li> <p>set_device_tck </p> </li> <li> <p>set_device_type </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/","title":"sd_set_net_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/#description","title":"Description","text":"<p>Set synthesis attribute to the specified net of the specified SmartDesign. The attribute is added in the HDL file at the component generation.</p> <pre><code>sd_set_net_synth_attr \\\n        -sd_name {SmartDesign component name} \\\n        -net_name {net name} \\\n        -attr_name {synthesis attribute name} \\\n        -attr_value {synthesis attribute value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign component in which the port synthesis attribute is set. This is a mandatory argument. net_name string Name of the net in SmartDesign that synthesis attribute is added to. This is a mandatory argument. attr_name string Synthesis attribute. This is a mandatory argument. attr_value string Value of the attribute. Some attributes do not require values."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/#error-codes","title":"Error Codes","text":"Error Code Description None Net 'net_name' does not exist. None Parameter 'net_name' has illegal value. None Required parameter 'net_name' is missing. None Parameter 'attr_value' has illegal value. None Required parameter 'attr_value' is missing. None Parameter 'attr_name' has illegal value. None Required parameter 'attr_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_set_net_synth_attr -sd_name \"sd_name\" -attr_name \"attr_name\" -attr_value \"attr_value\" -net_name \"net_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/#example","title":"Example","text":"<p>This example sets \"syn_keep\" attribute with \"false\" value on the \"CLK\" net in the \"top\" design.</p> <pre><code>sd_set_net_synth_attr -sd_name {top} -attr_name {syn_keep} \\\n                      -attr_value {false} -net_name {CLK}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC3A73AC-B6A9-4E22-9446-83F59ED6EB86/#see-also","title":"See Also","text":"<ul> <li>sd_remove_net_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC49E0C6-E7D0-4500-B3A7-DF56585FD7EE/","title":"write_pdc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC49E0C6-E7D0-4500-B3A7-DF56585FD7EE/#description","title":"Description","text":"<p>Writes physical constraints (Derive Constraints only).</p> <pre><code>write_pdc &lt;filename&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC49E0C6-E7D0-4500-B3A7-DF56585FD7EE/#arguments","title":"Arguments","text":"Parameter Type Description &lt;filename&gt; String Path to the PDC file will be generated. This is a mandatory option. If the file path exists, it will be overwritten. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC49E0C6-E7D0-4500-B3A7-DF56585FD7EE/#list-of-errors","title":"List of Errors","text":"Error Code Error Messages Description ERR0003 Unable to open &lt;file path&gt; file The file path is not correct. Check whether the parent directories exist. ERR0002 PDC file '&lt;file path&gt;' is not writeable. The specified PDC file does not have write permission. ERR0023 Required parameter file name is missing The PDC file path is a mandatory option and needs to be specified."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC49E0C6-E7D0-4500-B3A7-DF56585FD7EE/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AC49E0C6-E7D0-4500-B3A7-DF56585FD7EE/#example","title":"Example","text":"<pre><code>write_pdc \"derived.pdc\"\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ACBBDE9A-877A-4CDA-BA0B-4FA35CF25272/","title":"FLASH_FREEZE","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ACBBDE9A-877A-4CDA-BA0B-4FA35CF25272/#description","title":"Description","text":"<p>\"FLASH_FREEZE\" is a command tool used in configure_tool. Use the \"configure_tool -name {FLASH_FREEZE}\" command to specify:</p> <ul> <li> <p>The state of the uRAM and LSRAM when the FPGA fabric is in the Flash Freeze state.</p> <pre><code>configure_tool -name {FLASH_FREEZE} \\\n               -params {name:value} \\\n               -params {name:value}\n</code></pre> </li> <li> <p>The MSS clock source when the FPGA fabric is in the Flash Freeze state.</p> </li> </ul> <pre><code>configure_tool -name {FLASH_FREEZE} -params {parameter:value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ACBBDE9A-877A-4CDA-BA0B-4FA35CF25272/#arguments","title":"Arguments","text":"Parameter    Type    Description    FF\\_RAM\\_STATE    string    Specifies the uRAM and LSRAM state during Flash Freeze. The possible for this argument are: -   SUSPEND - Sets to Suspend; LSRAM and uSRAM contents are retained. By default is SUSPEND. -   SLEEP - Sets to Sleep; LSRAM and uSRAM contents are not retained.    FF\\_MSS\\_CLOCK    string    Specifies the MSS Clock Source during Flash Freeze. The possible value for this argument are: -   RCOSC\\_1MHZ - On-Chip 1 MHz RC Oscillator. By default is RCOSC\\_1MHZ. -   RCOSC\\_50MHZ - On-Chip 50 MHz RC Oscillator.   Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ACBBDE9A-877A-4CDA-BA0B-4FA35CF25272/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ACBBDE9A-877A-4CDA-BA0B-4FA35CF25272/#supported-families","title":"Supported Families","text":"Supported Families SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ACBBDE9A-877A-4CDA-BA0B-4FA35CF25272/#example","title":"Example","text":"<p>The following example sets uRAM and LSRAM state as \"SUSPEND\" and MSS Clock On-Chip 50 MHz RC Oscillator:</p> <pre><code>configure_tool -name {FLASH_FREEZE} \\\n               -params {FF_MSS_CLOCK:RCOSC_50MHZ} \\\n               -params {FF_RAM_STATE:SLEEP}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD3B678B-834B-4BE3-823F-476C4E292404/","title":"set_clock_to_output","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD3B678B-834B-4BE3-823F-476C4E292404/#description","title":"Description","text":"<p>Defines the timing budget available inside the FPGA for an output relative to a clock.</p> <p>This non-standard sdc command is intended to constrain an output flip-flop clock-to-output time. This command is only honored by Libero SoC Timing analysis engine. It is not honored by Libero SoC Place and Route, Synplify Synthesis, or any other sdc-compliant synthesis tool. Timing analysis is performed from the initial clock source. If sdc-compliant commands are desired, see set_max_delay, set_min_delay, and set_output_delay.</p> <p>The clock argument for this command must be set to the actual clock driving the output flip-flop.</p> <pre><code>set_clock_to_output delay_value -clock clock_ref [\u2013max] [\u2013min] output_list\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD3B678B-834B-4BE3-823F-476C4E292404/#arguments","title":"Arguments","text":"Parameter    Type    Description    `delay_value`    integer    Specifies the clock to output delay in nanoseconds. This time represents the amount of time available inside the FPGA between the launch clock edge and the data change at the output port.    `clock`    string    Specifies the clock to which the specified clock to output is related. This is a mandatory argument.**Note:** The clock parameter needs to be set to the clock driving the FF. If it is a generated clock, STA is performed from the initial clock source.    `max`    None    Specifies that delay\\_value refers to the maximum clock to output at the specified output. If you do not specify `\u2013max` or `\u2013min` options, the tool assumes maximum and minimum clock to output constraint values to be equal.    `min`    None    Specifies that delay\\_value refers to the minimum clock to output at the specified output. If you do not specify `\u2013max` or `\u2013min` options, the tool assumes maximum and minimum clock to output constraint values to be equal.    `output_list`    list of strings    Provides a list of output ports in the current design to which `delay_value` is assigned. If you need to specify more than one object, enclose the objects in braces \\(\\{\\}\\)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD3B678B-834B-4BE3-823F-476C4E292404/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter -clock is missing"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD3B678B-834B-4BE3-823F-476C4E292404/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD3B678B-834B-4BE3-823F-476C4E292404/#examples","title":"Examples","text":"<p>The following example sets an output delay of 0.3 ns for port Q relative to the clk clock.</p> <pre><code>set_clock_to_output -max 0.3 -clock { clk } [ get_ports { Q } ]\n</code></pre> <p>The following example sets an output delay of 12 ns for port Q relative to the FCCC_C0_0/FCCC_C0_0/GL0 clock. Timing analysis will be performed from the CLK0_PAD clock source, assuming that there is a \u201ccreate_clock\u201d on CLK0_PAD and a \u201ccreate_generated_clock\u201d on FCCC_C0_0/FCCC_C0_0/GL0 whose source is defined as the CCC reference clock CLK0_PAD. It is recommended to use the supplied SDC constraints generated with the configured CCC core. The supplied SDC constraints can be added to the top-level design using the Derive Constraints action in the Libero SoC Constraints Manager or using the Derive Constraints utility described in the Custom Flow User Guide</p> <pre><code>set_clock_to_output -max 12 -clock { FCCC_C0_0/FCCC_C0_0/GL0 } [ get_ports { Q } ]\n</code></pre> <p></p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD3B678B-834B-4BE3-823F-476C4E292404/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_clock_to_output</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD428EA5-006D-487D-83FC-4EC3EBCC7973/","title":"unlink_copy_locally","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD428EA5-006D-487D-83FC-4EC3EBCC7973/#description","title":"Description","text":"<p>This Tcl command removes a link to a file and copies the file locally to the project.</p> <pre><code>unlink_copy_locally -file {filename}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD428EA5-006D-487D-83FC-4EC3EBCC7973/#arguments","title":"Arguments","text":"Parameter Type Description file string Name of the linked (remote) file you want to unlink and copy locally to the project. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD428EA5-006D-487D-83FC-4EC3EBCC7973/#error-codes","title":"Error Codes","text":"Error Code Description None Unable to find the file '*/src'. None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'unlink_copy_locally -file \"file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD428EA5-006D-487D-83FC-4EC3EBCC7973/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AD428EA5-006D-487D-83FC-4EC3EBCC7973/#example","title":"Example","text":"<p>Unlink the file file1.vhd from my project and copy locally to the project.</p> <pre><code>unlink_copy_locally -file file1.vhd\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/","title":"set_clock_latency","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/#description","title":"Description","text":"<p>Defines the delay between an external clock source and the definition pin of a clock within SmartTime.</p> <p>Clock source latency defines the delay between an external clock source and the definition pin of a clock within SmartTime. You can specify both an \"early\" delay and a \"late\" delay for this latency, providing an uncertainty which SmartTime propagates through its calculations. Rising and falling edges of the same clock can have different latencies. If only one value is provided for the clock source latency, it is taken as the exact latency value, for both rising and falling edges.</p> <p>Clock latency is of two types:</p> <ul> <li>External latency (source) - From an external source to on-chip clock definition point using the <code>-source</code> argument.</li> <li>Internal latency (network) - From a clock generator to an end point (FF) due to clock tree synthesis (CTS).</li> </ul> <p>In FPGA, internal clock latency is not used because the clock tree is already inserted and Libero SoC tool is already aware of the delay. Hence, <code>set_clock_latency</code> is primarily used to model external latency in FPGA.</p> <p>When external clock latency is modeled using the <code>-source</code> arguments, hold calculations are never impacted because the hold checks occur for the same clock edge. Setup times are only impacted when the <code>-early</code> and <code>-late</code> arguments are used because otherwise the clock is uniformly delayed to all endpoints in the design. The following table summarizes the behavior:</p> <code>-source</code> used <code>-early</code> used <code>-late</code> used Result Yes No No No setup or hold impact Yes No Yes No setup or hold impact Yes Yes No No setup or hold impact Yes Yes Yes Setup check only No N/A N/A Not recommended for FPGA designs. <p>Setup time is calculated for a scenario where the launch edge is delayed and the capture edge is early:</p> <ul> <li>The <code>-early</code> value is added from the required time.</li> <li>The <code>-late</code> value is added to the arrival time</li> </ul> <pre><code>set_clock_latency -source [-rise] [-fall] [-early] [-late] delay clock\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/#arguments","title":"Arguments","text":"Parameter Type Description <code>source</code> None Specifies the source latency on a clock pin, potentially only on certain edges of the clock. <code>rise</code> None Specifies the edge for which this constraint will apply. If neither or both rise and fall are passed, the same latency is applied to both edges. <code>fall</code> None Specifies the edge for which this constraint will apply. If neither or both fall and rise are passed, the same latency is applied to both edges. <code>late</code> None Optional. Specifies that the latency is late bound on the latency. The appropriate bound provide the most pessimistic timing scenario. However, if the value of <code>-late</code> is less than the value of <code>-early</code>, optimistic timing takes place which could result in incorrect analysis. If neither or both <code>-early</code> and <code>-late</code> are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks. <code>early</code> None Optional. Specifies that the latency is early bound on the latency. The appropriate bound provide the most pessimistic timing scenario. However, if the value of <code>-late</code> is less than the value of <code>-early</code>, optimistic timing takes place which could result in incorrect analysis. If neither or both <code>-early</code> and <code>-late</code> are provided, the same latency is used for both bounds, which results in the latency having no effect for single clock domain setup and hold checks. <code>delay</code> floating point Specifies the latency value for the constraint. <code>clock</code> string Specifies the clock to which the constraint is applied. This clock must be constrained."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/#error-codes","title":"Error Codes","text":"Error Code Description Error: SDC0061 Invalid clock latency constraint: Parameter has illegal value invoked from within command."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/#example","title":"Example","text":"<p>The following example sets an early clock source latency of 0.4 on the rising edge of <code>main_clock</code>. It also sets a clock source latency of 1.2, for both the early and late values of the falling edge of main_clock. The late value for the clock source latency for the falling edge of <code>main_clock</code> remains undefined.</p> <pre><code>set_clock_latency \u2013source \u2013rise \u2013early 0.4 { main_clock }\n</code></pre> <pre><code>set_clock_latency \u2013source \u2013fall 1.2 { main_clock }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_clock_latency</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>create_generated_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEBD5C60-168F-4F30-9C97-2C7F2B78D5C8/","title":"smartpower_set_operating_conditions","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEBD5C60-168F-4F30-9C97-2C7F2B78D5C8/#description","title":"Description","text":"<p>This Tcl command sets the operating conditions used in SmartPower.</p> <pre><code>smartpower_set_operating_conditions -airflow \"still_air \"1.0_mps | 2.5_mps | custom\" \\\n                                    -heatsink \"None | custom | 10mm_Low_Profile | 15mm_Medium_Profile | 20mm_High_Profile\" \\\n                                    -boardmodel \"None_Conservative | JEDEC_2s2p\" \\\n                                    [-teta_ja {decimal value}] \\\n                                    [-teta_sa {decimal value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEBD5C60-168F-4F30-9C97-2C7F2B78D5C8/#arguments","title":"Arguments","text":"Parameter    Type    Description    airflow    string    Specifies the value for the still air operating condition. The acceptable values for this argument are the following: -   1.0\\_mps - Sets the operating conditions to best. -   2.5\\_mps - Sets the operating conditions to typical. -   custom - Sets the operating conditions to worst. -   still\\_air.    heatsink    string    Specifies the value of the operating condition. The acceptable values for this argument are the following: -   none - No heat sink. -   custom - Sets a custom heat sink size. -   10mm\\_Low\\_Profile - 10 mm heat sink. -   15mm\\_Low\\_Profile - 15 mm heat sink. -   20mm\\_High\\_Profile - 20 mm heat sink.    boardmodel    string    Specifies your board model. The acceptable values for this argument are the following: -   None\\_Conservative - No board model, conservative routing. -   JEDEC\\_2s2p - JEDEC 2s2p board model.    teta\\_ja    decimal    This is an optional parameter, that sets your teta ja value. It must be a positive decimal.    teta\\_sa    decimal    This is an optional parameter, that sets your teta sa value. It must be a positive decimal.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEBD5C60-168F-4F30-9C97-2C7F2B78D5C8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'boardmodel' has illegal value. None Required parameter 'boardmodel' is missing. None Parameter 'heatsink' has illegal value. None Required parameter 'heatsink' is missing. None Parameter 'airflow' has illegal value. None Required parameter 'airflow' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_operating_conditions -airflow \"still_air | 1.0_mps | 2.5_mps | custom\" -heatsink \"None | custom | 10mm_Low_Profile | 15mm_Medium_Profile | 20mm_High_Profile\" -boardmodel \"None_Conservative | JEDEC_2s2p\" [-teta_ja \"decimal value\"] [-teta_sa \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEBD5C60-168F-4F30-9C97-2C7F2B78D5C8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEBD5C60-168F-4F30-9C97-2C7F2B78D5C8/#example","title":"Example","text":"<p>This example sets the operating conditions to best:</p> <pre><code>smartpower_set_operating_conditions -airflow \"1.0_mps\" \\\n                         -heatsink \"20mm_High_Profile\" \\\n                         -boardmodel \"JEDEC_2s2p\"\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AECC2A6C-6E46-47CB-AD72-E1E8F675AFDD/","title":"set_usk_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AECC2A6C-6E46-47CB-AD72-E1E8F675AFDD/#description","title":"Description","text":"<p>This Tcl command is added to the <code>sNVM .cfg</code> file that is given as the parameter to the configure_snvm command. The USK client is required if sNVM has one or more clients of type \u2018Authenticated\u2019.</p> <pre><code>set_usk_client -start_page {number} \\\n               -key {Hexadecimal string of size 24} \\\n               -use_for_simulation {0 | 1} \\\n               -reprogram {0 | 1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AECC2A6C-6E46-47CB-AD72-E1E8F675AFDD/#arguments","title":"Arguments","text":"Parameter Type Description start_page integer The page number in sNVM where data for this client will be placed. key hexadecimal A string of 24 hexadecimal characters. use_for_simulation boolean Specifies whether the client will be used for simulation or not. Possible values are 0 or 1. reprogram boolean Specifies whether the client will be programmed into the final design or not. Possible values are 0 or 1. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AECC2A6C-6E46-47CB-AD72-E1E8F675AFDD/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AECC2A6C-6E46-47CB-AD72-E1E8F675AFDD/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AECC2A6C-6E46-47CB-AD72-E1E8F675AFDD/#example","title":"Example","text":"<p>This example sets the USK client with the following parameter values.</p> <pre><code>set_usk_client -start_page 4 \\\n               -key {D8C8831F3A2F72EDC569503F} \\\n               -use_for_simulation 0 \\\n               -reprogram 1\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AECC2A6C-6E46-47CB-AD72-E1E8F675AFDD/#see-also","title":"See Also","text":"<ul> <li>set_plain_text_client</li> <li>set_plain_text_auth_client</li> <li>set_cipher_text_auth_client</li> </ul> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEE4A8CA-CC74-47DA-9D35-AE16C28EE819/","title":"configure_envm","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEE4A8CA-CC74-47DA-9D35-AE16C28EE819/#description","title":"Description","text":"<p>This Tcl command configures the eNVM clients in the eNVM tab of the Design and Memory Initialization tool. This command also specifies the user eNVM clients.</p> <p>Important: You must run Generate Design Initialization Data (generate_design_initialization_data) after configuring eNVM (configure_envm) and/or Design Initialization (configure_design_initialization_data).</p> <pre><code>configure_envm -cfg_file {path_to_configuration_file.cfg}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEE4A8CA-CC74-47DA-9D35-AE16C28EE819/#arguments","title":"Arguments","text":"Parameter Type Description cfg_file string Specifies the path to the configuration file of the eNVM client. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEE4A8CA-CC74-47DA-9D35-AE16C28EE819/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'cfg_file' is missing. None Unable to locate or read ENVM configuration file '*ENVM.cfg'. None You have to specify ENVM configuration file for 'cfg_file' parameter. None Parameter 'cfg_file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_envm -cfg_file \"cfg_file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEE4A8CA-CC74-47DA-9D35-AE16C28EE819/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEE4A8CA-CC74-47DA-9D35-AE16C28EE819/#example","title":"Example","text":"<p>This example configures the eNVM clients with {<code>./src/ENVM.cfg</code>} file.</p> <pre><code>configure_envm -cfg_file {./src/ENVM.cfg}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEFF716D-B657-4552-ACA3-D6DDDD6A30C9/","title":"EXPORTSDF","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEFF716D-B657-4552-ACA3-D6DDDD6A30C9/#description","title":"Description","text":"<p>\"EXPORTSDF\" is a command tool used in the configure_tool and run_tool command. This command exports the back annotated &lt;root_name&gt;_ba.v and &lt;root_name&gt;_ba.sdf files to the designer/&lt;root_name&gt; folder.</p> <pre><code>configure_tool -name {EXPORTSDF} -params {DELAY_TYPE: true | false}\nrun_tool -name {EXPORTSDF}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEFF716D-B657-4552-ACA3-D6DDDD6A30C9/#arguments","title":"Arguments","text":"Parameter Type Description DELAY_TYPE boolean Exports your enhanced min delays to include your best-case timing results in your Back Annotated file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEFF716D-B657-4552-ACA3-D6DDDD6A30C9/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'params' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEFF716D-B657-4552-ACA3-D6DDDD6A30C9/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-AEFF716D-B657-4552-ACA3-D6DDDD6A30C9/#example","title":"Example","text":"<p>The following example exports Back Annotated file:</p> <pre><code>configure_tool -name {EXPORTSDF} -params {DELAY_TYPE:true}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B01CFAF2-768E-46A6-B4D0-F3F3FC93E4D3/","title":"EXPORTNETLIST","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B01CFAF2-768E-46A6-B4D0-F3F3FC93E4D3/#description","title":"Description","text":"<p>\"EXPORTNETLIST\" is a command tool used in the run_tool command. This command exports a <code>*.v</code> or <code>*.vhd</code> netlist file to the active synthesis implementation folder.</p> <pre><code>run_tool -name {EXPORTNETLIST}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B01CFAF2-768E-46A6-B4D0-F3F3FC93E4D3/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B01CFAF2-768E-46A6-B4D0-F3F3FC93E4D3/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B01CFAF2-768E-46A6-B4D0-F3F3FC93E4D3/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B01CFAF2-768E-46A6-B4D0-F3F3FC93E4D3/#example","title":"Example","text":"<p>The following command exports netlist file:</p> <pre><code>run_tool -name {EXPORTNETLIST}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B021E93C-650D-42F1-B90A-AE43EE93E641/","title":"Programming and Configuration Tcl Commands","text":"<ul> <li> <p>configure_design_initialization_data </p> </li> <li> <p>configure_ram </p> </li> <li> <p>configure_envm </p> </li> <li> <p>configure_snvm </p> </li> <li> <p>configure_spiflash </p> </li> <li> <p>configure_uprom </p> </li> <li> <p>export_spiflash_image </p> </li> <li> <p>generate_design_initialization_data </p> </li> <li> <p>generate_initialization_mem_files </p> </li> <li> <p>modified_client </p> </li> <li> <p>nvm_update_serialization_client </p> </li> <li> <p>nvm_update_storage_client </p> </li> <li> <p>remove_permanent_locks </p> </li> <li> <p>select_programmer </p> </li> <li> <p>set_auto_update_mode </p> </li> <li> <p>set_manufacturer </p> </li> <li> <p>set_programming_interface </p> </li> <li> <p>set_cipher_text_auth_client </p> </li> <li> <p>set_plain_text_auth_client </p> </li> <li> <p>set_plain_text_client </p> </li> <li> <p>set_usk_client </p> </li> <li> <p>set_client </p> </li> <li> <p>set_data_storage_client </p> </li> <li> <p>update_storage_client </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B09DB3D1-826D-48B7-90F9-2AF74ED5A71B/","title":"set_plain_text_auth_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B09DB3D1-826D-48B7-90F9-2AF74ED5A71B/#description","title":"Description","text":"<p>This Tcl command is added to the <code>sNVM.cfg</code> file that is given as the parameter to the configure_snvm command. Plain-text Authenticated clients have 236 bytes available for user data in each page of sNVM.</p> <pre><code>set_plain_text_auth_client \\\n        -client_name {name} \\\n            -number_of_bytes {number} \\\n            -content_type {MEMORY_FILE | STATIC_FILL} \\\n            -content_file_format {Microchip-Binary 8/16/32 bit} \\\n            -content_file {path} \\\n            -start_page {number} \\\n            -use_for_simulation 0 \\\n            -reprogram {0 | 1} \\\n            -use_as_rom {0 | 1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B09DB3D1-826D-48B7-90F9-2AF74ED5A71B/#arguments","title":"Arguments","text":"Parameter Type Description client_name string Specifies the name of the client. Needs to start with an alphabetic letter. Underscores and numerals are allowed at all positions other than the first. number_of_bytes integer Specifies the size of the client specified in bytes. content_type string Specifies the source of data for the client. This can either be a memory file, or all zeros. Allowed values are MEMORY_FILE or STATIC_FILL. content_file_format string Only \u2018Microchip-Binary 8/16/32 bit\u2019 is supported at this time. content_file string Path of the memory file. This can be absolute, or relative to the project. start_page integer The page number in sNVM where data for this client will be placed. use_for_simulation boolean Only value 0 is allowed. reprogram boolean Specifies whether the client will be programmed into the final design or not. Possible values are 0 or 1. use_as_rom boolean Specifies whether the client will allow only reads, or both read and writes. Possible values are 0 or 1. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B09DB3D1-826D-48B7-90F9-2AF74ED5A71B/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B09DB3D1-826D-48B7-90F9-2AF74ED5A71B/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B09DB3D1-826D-48B7-90F9-2AF74ED5A71B/#example","title":"Example","text":"<p>This example sets the Plain-text Authenticated client with the following parameter values.</p> <pre><code>set_plain_text_auth_client \\\n            -client_name {b} \\\n            -number_of_bytes {12} \\\n            -content_type {MEMORY_FILE} \\\n            -content_file_format {Microchip-Binary 8/16/32 bit} \\\n            -content_file {} \\\n            -start_page 2 \\\n            -use_for_simulation 0 \\\n            -reprogram 1 \\\n            -use_as_rom 0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B09DB3D1-826D-48B7-90F9-2AF74ED5A71B/#see-also","title":"See Also","text":"<ul> <li>set_plain_text_client</li> <li>set_cipher_text_auth_client</li> <li>set_usk_client</li> </ul> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B20B2290-43E1-4F58-BFA6-67D126CC2B50/","title":"list_objects","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B20B2290-43E1-4F58-BFA6-67D126CC2B50/#description","title":"Description","text":"<p>Returns a list of object matching the parameter. Objects can be nets, pins, ports, clocks, or instances.</p> <pre><code>list_objects &lt;object&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B20B2290-43E1-4F58-BFA6-67D126CC2B50/#arguments","title":"Arguments","text":"Parameter Type Description <code>objects</code> string Any timing constraint parameter (object can be nets, pins, ports, clocks, or instances). This is mandatory. Return Type Description <code>list of objects</code> Returns a list of nets, pins, ports, clocks, or instances."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B20B2290-43E1-4F58-BFA6-67D126CC2B50/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter _AtclParam0_ is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B20B2290-43E1-4F58-BFA6-67D126CC2B50/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B20B2290-43E1-4F58-BFA6-67D126CC2B50/#example","title":"Example","text":"<p>The following example lists all the inputs in your design.</p> <pre><code>list_objects [all_inputs]\n</code></pre> <p>You can also use wildcards to filter your list, as in the following command.</p> <pre><code>list_objects [get_ports a*]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B20B2290-43E1-4F58-BFA6-67D126CC2B50/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_objects</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A2E58E-B6BE-48CA-A610-BC8373CEE819/","title":"refresh","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A2E58E-B6BE-48CA-A610-BC8373CEE819/#description","title":"Description","text":"<p>This Tcl command refreshes your project, rebuilds the Design Hierarchy, updates the view and checks for updated links and files. This command is equivalent to selecting Refresh Design Hierarchy (F5) from the View menu.</p> <pre><code>refresh\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A2E58E-B6BE-48CA-A610-BC8373CEE819/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A2E58E-B6BE-48CA-A610-BC8373CEE819/#example","title":"Example","text":"<p>The following command refreshes project, rebuilds the Design Hierarchy, updates the view and checks for updated links and files.</p> <pre><code>refresh\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A80E45-1E59-4B25-A83F-46DBB16BD64E/","title":"set_prg_name","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A80E45-1E59-4B25-A83F-46DBB16BD64E/#description","title":"Description","text":"<p>This Tcl command changes the user name of a programmer. Enter the new programmer name in the Programmer window to rename the programmer. By default, the programmer name is the same as the programmer ID.</p> <pre><code>set_prg_name -name { name } -new_name { new_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A80E45-1E59-4B25-A83F-46DBB16BD64E/#arguments","title":"Arguments","text":"Parameter Type Description name string Identifies the old programmer name. new_name string Specifies the new programmer name. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A80E45-1E59-4B25-A83F-46DBB16BD64E/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is set_prg_name -name \"name\" -new_name \"new_name\" None Required parameter 'new_name' is missing. None The programmer with name 'some_device_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A80E45-1E59-4B25-A83F-46DBB16BD64E/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2A80E45-1E59-4B25-A83F-46DBB16BD64E/#example","title":"Example","text":"<p>The following example changes the name of the programmer 'FP300086' to 'FP3Prg2':</p> <pre><code>set prj_name \"FP300086\"\nset_prg_name -name \"$prj_name\" -new_name {FP3Prg2}\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/","title":"sd_set_inst_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/#description","title":"Description","text":"<p>This Tcl command sets synthesis attribute to the specified instance of the specified SmartDesign. The attribute is added in the HDL file at the component generation.</p> <pre><code>sd_set_inst_synth_attr \\\n        -sd_name {SmartDesign component name} \\\n        -instance_name {instance name} \\\n        -attr_name {synthesis attribute name} \\\n        -attr_value {synthesis attribute value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign component in which the port synthesis attribute is set. This is a mandatory argument. instance_name string Name of the instance in SmartDesign that synthesis attribute is added to. This is a mandatory argument. attr_name string Synthesis attribute. This is a mandatory argument. attr_value string Value of the attribute. Some attributes do not require values."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/#error-codes","title":"Error Codes","text":"Error Code Description None Instance 'instance_name' does not exist. None Parameter 'instance_name' has illegal value. None Required parameter 'instance_name' is missing. None Parameter 'attr_value' has illegal value. None Required parameter 'attr_value' is missing. None Parameter 'attr_name' has illegal value. None Required parameter 'attr_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_set_inst_synth_attr -sd_name \"sd_name\" -attr_name \"attr_name\" -attr_value \"attr_value\" -instance_name \"instance_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/#example","title":"Example","text":"<p>This example sets \"syn_insert_buffer\" attribute with \"none\" value on the \"COREABC_C0_0\" instance in the \"top\" design.</p> <pre><code>sd_set_inst_synth_attr -sd_name {top} -attr_name {syn_insert_buffer} \\\n                       -attr_value {none} -instance_name {COREABC_C0_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2C880B0-5510-4F71-A50F-5A6211AA808F/#see-also","title":"See Also","text":"<ul> <li>sd_remove_inst_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2D6FE26-33D9-4230-8184-FFF9F1B353E7/","title":"organize_sources","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2D6FE26-33D9-4230-8184-FFF9F1B353E7/#description","title":"Description","text":"<p>This Tcl command enables you to set the source file order in the Libero SoC.</p> <p>To specify the file order:</p> <ol> <li>In the Design Flow window, right-click Synthesize or Simulation tool and choose Organize Input Files &gt; Organize Source Files. The Organize Source Files dialog box appears.</li> <li>Click the Use list of files organized by User radio button to Add/Remove source files for the selected tool.</li> <li>Use the Up and Down arrows to change the order of the Associated Source files.</li> </ol> <pre><code>organize_sources [-file filename ] [-mode \"new | add | remove\" ] \\\n                 -module value -tool \"synthesis | simulation\" \\\n                 [-use_default value ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2D6FE26-33D9-4230-8184-FFF9F1B353E7/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Specifies the name of the file to which you want to associate your source files. It is optional. Default is empty.    mode    string    Specifies whether you are creating a new source files association, adding, or removing for the selected tool; possible values are: -   new - creates a new source file association. -   add - adds a source file to an existing association. -   remove - removes a source file association.    module    string    Sets the module, where value is the name of the module. You can specify as \\{&lt;module::work&gt;\\} or \\{&lt;module&gt;\\} &lt;module&gt;. This is mandatory.    tool    string    Identifies the intended use for the file, possible values are: -   synthesis - file to be used for synthesis. -   simulation - file to be used in simulation.    use\\_default    string    Uses the default values for synthesis or simulation; possible values are: -   TRUE, true, 1 - uses default values for synthesis or simulation. This is the default value. -   FALSE, false, 0 - uses user-defined values for synthesis or simulation."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2D6FE26-33D9-4230-8184-FFF9F1B353E7/#error-codes","title":"Error Codes","text":"Error Code Description None 'file' is not in the project. None Required parameter 'module' is missing. None mode: Invalid argument value: 'mode_value' (expecting new, add or remove). None tool: Invalid argument value: 'designer' (expecting synthesis or simulation). None Parameter 'param_name' is not defined. Valid command formatting is 'organize_sources [-file \"file\"]* [-mode \"new | add | remove\"] -module \"module\" -tool \"synthesis | simulation\" [-use_default \"TRUE | FALSE\"] ' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2D6FE26-33D9-4230-8184-FFF9F1B353E7/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2D6FE26-33D9-4230-8184-FFF9F1B353E7/#example","title":"Example","text":"<p>The example organizes a new stimulus file 'stim.vhd' using default settings.</p> <pre><code>organize_sources -file \"stim.vhd\" -mode \"new\" -module \"stimulus\" \\\n                 -tool \"synthesis\" -use_default \"TRUE\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B2D6FE26-33D9-4230-8184-FFF9F1B353E7/#see-also","title":"See Also","text":"<ul> <li>organize_tool_files</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B39F0A7C-2544-4E5B-80BC-DE0FD4B42EB9/","title":"process_job_request","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B39F0A7C-2544-4E5B-80BC-DE0FD4B42EB9/#description","title":"Description","text":"<p>This Tcl command processes a job request received from Job Manager. It is part of the Job Ticket generation process.</p> <p>Important: HSM server name must be specified via HSM_SERVER_NAME DEF variable.</p> <pre><code>process_job_request -request_file \"job request file\" \\\n                    -reply_file \"job reply file\" \\\n            [-overwrite_reply \"TRUE | FALSE\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B39F0A7C-2544-4E5B-80BC-DE0FD4B42EB9/#arguments","title":"Arguments","text":"Parameter    Type    Description    request\\_file    string    Specifies full file name of job request file. This parameter is mandatory.    reply\\_file    string    Specifies full file name of job reply file. This parameter is mandatory.    overwrite\\_reply    boolean    This parameter is optional. The possible value of this parameter are the following: -   TRUE or 1: Allows overwriting of any pre-existing reply\\_file. -   FALSE or 0: Does not allow overwriting of any pre-existing reply\\_file.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B39F0A7C-2544-4E5B-80BC-DE0FD4B42EB9/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'request_file' is missing. None Required parameter 'reply_file' is missing. None Parameter 'request_file' : the file '/request_file_name' does not exist. None overwrite_reply: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Cannot get HSM. None Parameter 'param_name' is not defined. Valid command formatting is 'process_job_request -request_file \"job request file\" \\ -reply_file \"job reply file\" \\ [-overwrite_reply \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B39F0A7C-2544-4E5B-80BC-DE0FD4B42EB9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B39F0A7C-2544-4E5B-80BC-DE0FD4B42EB9/#example","title":"Example","text":"<p>This example processes a job request:</p> <pre><code>process_job_request \\\n        -request_file {D:/flashpro_files/jobmgr_project/cm_request.req} \\\n        -reply_file {D:/flashpro_files/jobmgr_project/cm_reply.rep} \\\n        -overwrite_reply {TRUE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B39F0A7C-2544-4E5B-80BC-DE0FD4B42EB9/#see-also","title":"See Also","text":"<ul> <li>set_hsm_params</li> <li>create_job_project</li> </ul> <p>Parent topic:HSM Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B4C1AF30-DF0A-4CA3-AB77-BF77E31FE0B7/","title":"set_clock_uncertainty","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B4C1AF30-DF0A-4CA3-AB77-BF77E31FE0B7/#description","title":"Description","text":"<p>Specifies simple clock uncertainty for single clock and clock-to-clock uncertainty between two clocks (from and to).</p> <p>The <code>set_clock_uncertainty</code> command sets the timing uncertainty of clock networks. It can be used to model clock jitter or add guard band in timing analysis.</p> <p>SmartTime computes uncertainty values very similar to the <code>set_clock_latency</code> command (when used with the <code>-early</code> and <code>-late</code> arguments), but with one difference in the timing report. Uncertainty number is always applied to the required time calculation whereas latency numbers are applied to both arrival and required time. Uncertainty is added for both setup and hold checks.</p> <p>To ensure that clock jitter is modeled accurately using the <code>set_clock_uncertainty</code> command, you must explicitly use <code>-setup</code> argument. If the <code>-setup</code> argument is not specified, SmartTime will apply the uncertainty value to both setup and hold calculations leading to incorrect jitter modeling.</p> <code>-setup</code> used <code>-hold</code> used Result No No Setup and hold checks. No Yes Hold checks only. Yes No Setup checks only. For jitter modeling. Yes Yes Setup and hold checks. <p>Either simple clock uncertainty or clock-to-clock uncertainty can be specified. Simple clock uncertainty can be set on a clock or on any pin in the clock network. It will then apply to any path with the capturing register in the forward cone of the uncertainty. If multiple simple uncertainty applies to a register, the last one (in the propagation order from the clock source to the register) is used. Clock-to-clock uncertainty applies to inter-clock paths. Both <code>from</code> clock and <code>to</code> clock must be specified. Clock-to-clock uncertainty has higher priority than simple uncertainty. If both are set (a clock-to-clock uncertainty and a simple clock uncertainty on the <code>to</code> clock), the simple clock uncertainty will be ignored for inter-clock paths, only the clock-to-clock uncertainty will be used.</p> <pre><code>set_clock_uncertainty [-setup] [-hold] uncertainty [object_list -from from_clock | \n-rise_from rise_from_clock | -fall_from fall_from_clock -to to_clock | -rise_to rise_to_clock |\n-fall_to fall_to_clock ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B4C1AF30-DF0A-4CA3-AB77-BF77E31FE0B7/#arguments","title":"Arguments","text":"Parameter Type Description uncertainty floating point Specifies the time in nanoseconds that represents the amount of variation between two clock edges. object_list list of strings Specifies a list of clocks, ports, or pins for simple uncertainty; the uncertainty is applied either to destination flops clocked by one of the clocks in the object list option, or destination flops whose clock pins are in the fanout of a port or a pin specified in the object_list option. from list of strings Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the source clock list. Only one of the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> arguments can be specified for the constraint to be valid. rise_from list of strings Specifies that the clock-to-clock uncertainty applies only to rising edges of the source clock list. Only one of the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> arguments can be specified for the constraint to be valid. fall_from list of strings Specifies that the clock-to-clock uncertainty applies only to falling edges of source clock list. Only one of the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> arguments can be specified for the constraint to be valid. from_clock/rise_from_clock/fall_from_clock list of strings Specifies the list of clock names as the uncertainty source. to list of strings Specifies that the clock-to-clock uncertainty applies to both rising and falling edges of the destination clock list. Only one of the <code>-to</code>, <code>-rise_to</code>, or <code>-fall_to</code> arguments can be specified for the constraint to be valid. rise_to list of strings Specifies that the clock-to-clock uncertainty applies only to rising edges of the destination clock list. Only one of the <code>-to</code>, <code>-rise_to</code>, or <code>-fall_to</code> arguments can be specified for the constraint to be valid. fall_to list of strings Specifies that the clock-to-clock uncertainty applies only to falling edges of the destination clock list. Only one of the <code>-to</code>, <code>-rise_to</code>, or <code>-fall_to</code> arguments can be specified for the constraint to be valid. to_clock/rise_to_clock/fall_to_clock list of strings Specifies the list of clock names as the uncertainty destination. setup None Specifies that the uncertainty applies only to setup checks. If none or both <code>-setup</code> and <code>-hold</code> are present, the uncertainty applies to both setup and hold checks. hold None Specifies that the uncertainty applies only to hold checks. If none or both <code>-setup</code> and <code>-hold</code> are present, the uncertainty applies to both setup and hold checks. Return Type Description integer Returns the ID of the clock uncertainty constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B4C1AF30-DF0A-4CA3-AB77-BF77E31FE0B7/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B4C1AF30-DF0A-4CA3-AB77-BF77E31FE0B7/#example","title":"Example","text":"<p>Simple Clock Uncertainty constraint examples.</p> <p>The following example specifies uncertainty of 2 ns.</p> <pre><code>set_clock_uncertainty 2 [get_clocks clk]\n</code></pre> <p>The following example specifies setup uncertainty of 2 ns.</p> <pre><code>set_clock_uncertainty 2 -setup [get_clocks clk]\n</code></pre> <p>Clock to Clock Uncertainty constraint examples:</p> <p>The following example specifies uncertainties of 10ns between Clk1 and Clk2 clock domains.</p> <pre><code>set_clock_uncertainty 10 -from [get_clocks { Clk1 }] -to [get_clocks { Clk2 }]\n</code></pre> <p>The following example specifies setup uncertainties between Clk1 and {Clk2 Clk3} clock domains with specific edges.</p> <pre><code>set_clock_uncertainty 0 -from [get_clocks { Clk1 }] -fall_to [get_clocks { Clk2 Clk3 }] -setup\n</code></pre> <pre><code>set_clock_uncertainty 4.3 -fall_from [get_clocks { Clk1 Clk2 }] -rise_to *\n</code></pre> <pre><code>set_clock_uncertainty 0.1 -rise_from [ get_clocks { Clk1 Clk2 }] \\\n-fall_to [get_clocks { Clk3 Clk4 }] -setup\n</code></pre> <pre><code>set_clock_uncertainty 5 -rise_from [get_clocks {Clk1}]  -to [ get_clocks {*} ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B4C1AF30-DF0A-4CA3-AB77-BF77E31FE0B7/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_clock_uncertainty</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B4C1AF30-DF0A-4CA3-AB77-BF77E31FE0B7/#see-also","title":"See Also","text":"<ul> <li>list_clock_uncertainties</li> <li>remove_clock_uncertainty</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B52EE20E-6E7D-4B2D-BA29-A0D4EF94862D/","title":"save_smartdesign","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B52EE20E-6E7D-4B2D-BA29-A0D4EF94862D/#description","title":"Description","text":"<p>This Tcl command saves all the changes made in a SmartDesign component.</p> <pre><code>save_smartdesign -sd_name \"smartdesign_component_name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B52EE20E-6E7D-4B2D-BA29-A0D4EF94862D/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component to be saved. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B52EE20E-6E7D-4B2D-BA29-A0D4EF94862D/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'save_smartdesign -sd_name \"sd_name\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B52EE20E-6E7D-4B2D-BA29-A0D4EF94862D/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B52EE20E-6E7D-4B2D-BA29-A0D4EF94862D/#example","title":"Example","text":"<p>The following example saves \"top\" SmartDesign.</p> <pre><code>save_smartdesign -sd_name {top}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B52EE20E-6E7D-4B2D-BA29-A0D4EF94862D/#see-also","title":"See Also","text":"<ul> <li>open_smartdesign</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E/","title":"mss_import_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E/#description","title":"Description","text":"<p>This Tcl command imports the register list from a <code>*.csv</code> file generated by register export operation.</p> <pre><code>mss_import_register \\\n           -file_name {absolute or relative path to the *.csv file} \\\n           [-deviceName \"device name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E/#arguments","title":"Arguments","text":"Parameter Type Description file_name string Specifies the absolute and relative path to the *.csv file. deviceName string Specify the device name. This parameter is optional, if only one device is available in the current configuration. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E/#error-codes","title":"Error Codes","text":"Error Code Description None Register Access: Must specify '-file_name'. None Required parameter 'file_name' is missing. None Parameter 'file_name' has illegal value. None Register Access: file specified for import must have <code>.csv</code> extension. None Unable to write to the file: /prj_path/imported_file.csv None Parameter 'param_name' is not defined. Valid command formatting is 'mss_import_register [-deviceName \"device name\"] -file_name \"filename\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E/#supported-families","title":"Supported Families","text":"PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E/#example","title":"Example","text":"<p>This example imports the register list from the <code>{./MssRegisters_SmartDebug.csv}</code> file.</p> <pre><code>mss_import_register -file_name {./MssRegisters_SmartDebug.csv}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B658DA08-2084-4C0A-84F9-319CCCA8CB0E/#see-also","title":"See Also","text":"<ul> <li> <p>mss_add_register</p> </li> <li> <p>mss_read_register</p> </li> <li> <p>mss_write_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B665F389-6D5B-495D-9D49-EFF30B83561E/","title":"eye_monitor_power","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B665F389-6D5B-495D-9D49-EFF30B83561E/#description","title":"Description","text":"<p>This tcl command switches on and off power eye monitor.</p> <pre><code>eye_monitor_power [-deviceName \"device name\"] \\\n                  -switch {on | off} \\\n                  -lane {physical lane name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B665F389-6D5B-495D-9D49-EFF30B83561E/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string\u200b Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. switch string This argument specifies if the eye monitor is on or off. lane string Specify the physical lane instance name. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B665F389-6D5B-495D-9D49-EFF30B83561E/#error-codes","title":"Error Codes","text":"Error Code Description None Eye Monitor Power On/Off: Lane name not found in the list of assigned physical lanes in Libero.Provide the correct lane name. None Parameter 'lane' has illegal value. None Parameter 'switch' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'eye_monitor_power [-deviceName \"device name\"] [-switch \"Eye Monitor Power\"] [-lane \"Physical Lane Name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B665F389-6D5B-495D-9D49-EFF30B83561E/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B665F389-6D5B-495D-9D49-EFF30B83561E/#example","title":"Example","text":"<p>This example turns on the eye monitor.</p> <pre><code>eye_monitor_power -switch {on} -lane {Q0_LANE0}\n</code></pre> <p>This example turns off the eye monitor.</p> <pre><code>eye_monitor_power -switch {off} -lane {Q0_LANE0}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B669BF93-0B47-4D26-9F3C-C3EC8F1B811E/","title":"CONFIGURE_CHAIN","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B669BF93-0B47-4D26-9F3C-C3EC8F1B811E/#description","title":"Description","text":"<p>This Tcl command tool used in \"run_tool.\" It takes a script file that contains specific Tcl commands and passes them to FlashPro Express for execution.</p> <p>Important: For a new Libero project without a JTAG chain, executing this command causes Libero to first add the existing design device to the JTAG chain and then execute the commands from the script. If, for example, the script fpro_cmds.tcl contains commands to add four devices, executing the command run_tool -name. {CONFIGURE_CHAIN} -script {fpro_cmds.tcl} will create a JTAG chain of the Libero design device and the four devices. For existing Libero projects that already have a JTAG chain, the command is executed on the existing JTAG chain.</p> <pre><code>run_tool -name {CONFIGURE_CHAIN} -script {fpro_cmds.tcl}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B669BF93-0B47-4D26-9F3C-C3EC8F1B811E/#arguments","title":"Arguments","text":"Parameter Type Description name string Specify tool name. script string Specify absolute or relative path of the script file. This is an optional parameter. fpro_cmds.tcl is a Tcl script that contains specific Tcl commands to configure JTAG chain. For details on JTAG chain programming Tcl commands, refer to the Tcl commands section in the Libero SoC Online Help. Do not include any project-management commands such as open_project, save_project, or close_project in this fpro_cmds.tcl script file. The run_tool -name {CONFIGURE_CHAIN} command generates these projectmanagement commands for you. Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B669BF93-0B47-4D26-9F3C-C3EC8F1B811E/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B669BF93-0B47-4D26-9F3C-C3EC8F1B811E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B669BF93-0B47-4D26-9F3C-C3EC8F1B811E/#example","title":"Example","text":"<p>The following example runs \"CONFIGURE_CHAIN\" tool with the script:</p> <pre><code>run_tool -name {CONFIGURE_CHAIN} -script {d:/fpro_cmds.tcl}\n#Example fpro_cmds.tcl command file for the -script parameter\nadd_actel_device -file {./prj/designer/impl/sd.stp} -name {dev}\nenable_device -name {M2S050TS_5} \\\n          -enable 0 add_non_actel_device \\\n              -ir 2 \\\n              -tck 1.00 \\\n              -name {Non-Microchip Device} \nadd_non_actel_device -ir 2 \\\n                     -tck 1.00 \\\n             -name {Non-Microchip Device (2)}\nremove_device -name {Non-Microchip Device}\nset_device_to_highz -name {M2S050TS_5} -highz 1 \nadd_actel_device -device {M2S050TS} -name {M2S050TS (3)}\nselect_libero_design_device -name {M2S050TS (3)}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B6FD2EC0-0352-4FB0-B91E-A53E9DAB2A8F/","title":"smartpower_remove_pin_of_domain","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B6FD2EC0-0352-4FB0-B91E-A53E9DAB2A8F/#description","title":"Description","text":"<p>This Tcl command removes a clock pin or a data pin from a clock or set domain, respectively.</p> <p>Note: The domain name must be the name of an existing domain. The pin name must be the name of an existing pin. Execute the \"smartpower_commit\" Tcl command for preserving any changes in SmartPower.</p> <pre><code>smartpower_remove_pin_of_domain [-pin_name {name of pin}] \\\n                                -pin_type {clock | data} \\\n                                -domain_name {name of domain} \\\n                                -domain_type {clock | set}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B6FD2EC0-0352-4FB0-B91E-A53E9DAB2A8F/#arguments","title":"Arguments","text":"Parameter    Type    Description    pin\\_name    string    Specifies the name of the pin to remove from the domain.    pin\\_type    string    Specifies the type of the pin to remove. The acceptable values for this argument are the following: -   clock - The pin to remove is a clock pin. -   set - The pin to remove is a data pin.    domain\\_name    string    Specifies the name of the domain from which to remove the pin.    domain\\_type    string    Specifies the type of domain from which the pin is being removed. The acceptable values for this argument are the following: -   clock - The domain is a clock domain. -   set - The domain is a set domain.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B6FD2EC0-0352-4FB0-B91E-A53E9DAB2A8F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'domain_type' is missing. None domain_type: Invalid argument value: 'type name' (expecting clock or set). None Required parameter 'domain_name' is missing. None Required parameter 'pin_name' is missing. None Required parameter 'pin_type' is missing. None pin_type: Invalid argument value: 'type_name' (expecting clock or data). None Parameter 'pin_name' is missing or has invalid value. None Parameter 'domain_name' is missing or has invalid value. None Failed to remove pin \"in\" from domain 'domain_value'. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_remove_pin_of_domain [-pin_name \"name of pin\"]+ -domain_type \"clock | set\" -domain_name \"name of domain\" -pin_type \"clock | data\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B6FD2EC0-0352-4FB0-B91E-A53E9DAB2A8F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B6FD2EC0-0352-4FB0-B91E-A53E9DAB2A8F/#example","title":"Example","text":"<p>The following example removes the clock pin named \"XCMP3/UO/U1:Y\" from the clock domain named \"myclk\":</p> <pre><code>smartpower_remove_pin_of_domain -pin_name {XCMP3/U0/U1:Y} \\\n                                -pin_type {clock} \\\n                                -domain_name {myclk} \\\n                                -domain_type {clock}\n</code></pre> <p>The following example removes the data pin named \"count\" from the set domain named \"InputSet\":</p> <pre><code>smartpower_remove_pin_of_domain -pin_name {count} \\\n                                -pin_type {data} \\\n                                -domain_name {InputSet} \\\n                                -domain_type {set}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B7150D0E-4DDD-423C-945C-17B175566F62/","title":"get_tool_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B7150D0E-4DDD-423C-945C-17B175566F62/#description","title":"Description","text":"<p>This Tcl command retrieves the configured options or parameters of a tool in the Libero Design Flow. You can use it to obtain the value of a single tool option or multiple tool options.</p> <p>Important: You can repeat the -params argument for multiple parameters.</p> <pre><code>get_tool_options -name {tool_name} -params {parameter_names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B7150D0E-4DDD-423C-945C-17B175566F62/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specifies the name of tool for which you want to know the configured tool options. It is mandatory. -   SYNTHESIZE -   COMPILE -   PLACEROUTE -   VERIFYTIMING -   VERIFYPOWER -   EXPORTNETLIST -   CONFIGURE\\_PROG\\_OPTIONS -   SPM -   PROGRAMDEVICE -   GENERATEPROGRAMMINGFILE -   CONFIGURE\\_ACTION\\_PROCEDURES -   PROGRAM\\_SPI\\_FLASH\\_IMAGE -   SPM\\_OTP -   FLASH\\_FREEZE -   INIT\\_LOCK -   IO\\_PROGRAMMING\\_STATE -   UPDATE\\_ENVM -   EXPORTSDF    params    string    Specifies the tool options/parameters for which you want to know the configured value. It is optional. It can either take single parameter or multiple parameters at a time. If omitted, all configured options/parameters are returned.   Return Type Description options/parameters Returns the configured options/parameters of a tool in the Libero Design Flow."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B7150D0E-4DDD-423C-945C-17B175566F62/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter value does not exist. None Parameter 'param_name' does not exist. None Parameter 'param_name' is not defined. Valid command formatting is 'get_tool_options -name \"tool name\" [-params \"[params]+\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B7150D0E-4DDD-423C-945C-17B175566F62/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2 <p>The following table lists all the tools for which this command is applicable.</p> Tool Name (Tcl) Tool Display Name Supported Families SYNTHESIZE Synthesize SmartFusion 2, IGLOO 2, RTG4, PolarFire COMPILE Compile SmartFusion 2, IGLOO 2, RTG4, PolarFire PLACEROUTE Place and Route SmartFusion 2, IGLOO 2, RTG4, PolarFire VERIFYTIMING Verify Timing SmartFusion 2, IGLOO 2, RTG4, PolarFire VERIFYPOWER Verify Power SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTNETLIST File &gt; Export &gt; Netlist SmartFusion 2, IGLOO 2, RTG4, PolarFire CONFIGURE_PROG_OPTIONS Configure Programming Options SmartFusion 2, IGLOO 2, RTG4, PolarFire SPM Configure Security SmartFusion 2, IGLOO 2, RTG4, PolarFire PROGRAMDEVICE Run PROGRAM Action SmartFusion 2, IGLOO 2, RTG4, PolarFire GENERATEPROGRAMMINGFILE Generate Bitstream SmartFusion 2, IGLOO 2, RTG4, PolarFire CONFIGURE_ACTION_PROCEDURES Configure Actions and Procedures SmartFusion 2, IGLOO 2, RTG4, PolarFire FLASH_FREEZE Configure Flash*Freeze SmartFusion 2, IGLOO 2 INIT_LOCK Configure Register Lock Bits SmartFusion 2, IGLOO 2, RTG4, PolarFire IO_PROGRAMMING_STATE Configure I/O States During JTAG Programming SmartFusion 2, IGLOO 2, RTG4, PolarFire UPDATE_ENVM Update eNVM Memory Content SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTSDF Generate Back Annotated Files SmartFusion 2, IGLOO 2, RTG4, PolarFire PROGRAM_SPI_FLASH_IMAGE Run PROGRAM SPI_IMAGE Action PolarFire SPM_OTP Configure Permanent Locks for Production PolarFire"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B7150D0E-4DDD-423C-945C-17B175566F62/#example","title":"Example","text":"<ol> <li> <p>The following command retrieves the value of the <code>RETIMING</code> parameter for the <code>SYNTHESIZE</code> tool.</p> <pre><code>puts [get_tool_options -name {SYNTHESIZE} -params {RETIMING}]\nOutput: true\n</code></pre> </li> <li> <p>The following example gets the values of multiple parameters.</p> <pre><code>set p [get_tool_options \\\n            -name {PLACEROUTE} \\\n            -params {REPAIR_MIN_DELAYEFFORT_LEVEL IOREG_COMBINING}]\nputs \"$p\"\nOutput:\nREPAIR_MIN_DELAY true EFFORT_LEVEL true IOREG_COMBINING false\n</code></pre> </li> <li> <p>When no parameters are given, in this case the following command returns all configured parameters of a VERIFYTIMING Libero tool.</p> <pre><code>puts [get_tool_options -name {VERIFYTIMING}]\nOutput:\nCONSTRAINTS_COVERAGE true FORMAT XML MAX_TIMING_FAST_HV_LT false\nMAX_TIMING_MULTI_CORNER true MAX_TIMING_SLOW_LV_HT false MAX_TIMING_SLOW_LV_LT\nfalse MAX_TIMING_VIOLATIONS_FAST_HV_LT false MAX_TIMING_VIOLATIONS_MULTI_CORNER\ntrue MAX_TIMING_VIOLATIONS_SLOW_LV_HT false MAX_TIMING_VIOLATIONS_SLOW_LV_LT\nfalse MIN_TIMING_FAST_HV_LT false MIN_TIMING_MULTI_CORNER true\nMIN_TIMING_SLOW_LV_HT false MIN_TIMING_SLOW_LV_LT false\nMIN_TIMING_VIOLATIONS_FAST_HV_LT false MIN_TIMING_VIOLATIONS_MULTI_CORNER true\nMIN_TIMING_VIOLATIONS_SLOW_LV_HT false MI\n</code></pre> </li> </ol> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B734E352-0B97-4BE4-861B-63C4E226CDA3/","title":"configure_flashpro3_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B734E352-0B97-4BE4-861B-63C4E226CDA3/#description","title":"Description","text":"<p>This Tcl command changes FlashPro3 programmer settings. You can configure FlashPro programmer in Libero SoC Software or via this command in FlashPro Express software. You will be able to set VPUMP voltage for the programmer and force TCK drop down list of frequencies you want to use for the programming. Similarly other programmer such as FlashPro4/5/6 can also be selected and related options can be set.</p> <pre><code>configure_flashpro3_prg [-vpump {ON | OFF}] \\\n[-clk_mode {discrete_clk | free_running_clk}] \\\n[-force_freq {ON | OFF}] \\\n[-freq {freq}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B734E352-0B97-4BE4-861B-63C4E226CDA3/#arguments","title":"Arguments","text":"Parameter Type Description vpump string Enables FlashPro programmer to drive VPUMP. Set to ON to drive VPUMP. Valid values are ON or OFF. clk_mode string Specifies free running or discrete TCK. Valid value is \"discrete_clk\" or \"free_running_cl\". force_freq string Forces the FlashPro software to use the TCK frequency specified by the software rather than the TCK frequency specified in the programmer file. Valid values are ON or OFF. freq integer Specifies the TCK frequency in MHz. It can be between 1 MHz to 6 MHz. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B734E352-0B97-4BE4-861B-63C4E226CDA3/#error-codes","title":"Error Codes","text":"Error Code    Description    None    Parameter 'parameter\\_name' is not defined. Valid command formatting is ``` configure_flashpro3_prg [-vpump \"ON | OFF\"] \\ [-clk_mode \"free_running_clk | discrete_clk\"] \\ [-force_freq \"ON | OFF\"] \\ [-freq \"freq\"] <pre><code>&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nNone\n\n&lt;/td&gt;&lt;td&gt;\n\nInvalid 'freq' argument value: \\(expecting 1000000, 2000000, 3000000, 4000000 or 6000000\\).\n\n&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nNone\n\n&lt;/td&gt;&lt;td&gt;\n\nInvalid 'clk\\_mode' argument value: '' \\(expecting free\\_running\\_clk or discrete\\_clk\\).\n\n&lt;/td&gt;&lt;/tr&gt;&lt;/tbody&gt;\n&lt;/table&gt;## Supported Families\n\n&lt;table id=\"GUID-D95644AA-D42B-40A5-B50B-D9FEC4654C1D\"&gt;&lt;tbody&gt;&lt;tr&gt;&lt;td&gt;\n\nPolarFire\u00ae\n\n&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nSmartFusion\u00ae 2\n\n&lt;/td&gt;&lt;/tr&gt;&lt;/tbody&gt;\n&lt;/table&gt;## Example\n\nThe following example sets the VPUMP option to ON, TCK to free running, and uses the TCK frequency specified in the programmer file \\(force\\_freq is set to OFF\\):\n</code></pre> configure_flashpro3_prg -vpump {ON} \\ -clk_mode {free_running_clk} \\ -force_freq {OFF} -freq {4} <pre><code>The following example sets VPUMP to ON, TCK to discrete, forces the FlashPro software to use the TCK frequency specified in the software \\(-force\\_freq is set to ON\\) at a frequency of 2 MHz:\n</code></pre> configure_flashpro3_prg -vpump {ON} \\ -clk_mode {discrete_clk} \\ -force_freq {ON} -freq {2} ```  ## See Also  -   configure\\_flashpro4\\_prg -   configure\\_flashpro5\\_prg -   configure\\_flashpro6\\_prg  **Parent topic:**[FlashPro Express Tcl Commands](GUID-4320979B-E17A-424D-ABEB-FC0D4BBACB08.md)"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8ADF5AB-B73D-4C59-AB07-3630609CA4EB/","title":"sb_disable_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8ADF5AB-B73D-4C59-AB07-3630609CA4EB/#description","title":"Description","text":"<p>This Tcl command is used to disable the cores/bus interfaces in various subsystems of the Peripherals page of the System Builder component (excluding the MSS Peripherals).</p> <pre><code>sb_disable_core \\\n-component_name {component_name} \\\n[-core_name {core_name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8ADF5AB-B73D-4C59-AB07-3630609CA4EB/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -core_name {core_name} string Optional. Name of the instance of the core in the System Builder component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8ADF5AB-B73D-4C59-AB07-3630609CA4EB/#example","title":"Example","text":"<pre><code>sb_disable_core -component_name {sb} -core_name {FIC_0_AMBA_MASTER}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8B51B9E-E616-4A0E-BE23-01CA7A779891/","title":"static_pattern_transmit","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8B51B9E-E616-4A0E-BE23-01CA7A779891/#description","title":"Description","text":"<p>This Tcl command starts and stops a Static Pattern Transmit on selected lanes.</p> <pre><code>static_pattern_transmit -start -lane {Transceiver Physical Lane Name} \\\n                        -pattern {pattern_type} \\\n                        -value {user_pattern_value}\nstatic_pattern_transmit -stop -lane {Transceiver Physical Lane Name} \\            \n                        -pattern {empty} -value {empty}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8B51B9E-E616-4A0E-BE23-01CA7A779891/#arguments","title":"Arguments","text":"Parameter    Type    Description    deviceName    string    Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the `set_debug_device` command.    lane    string    Specify Transceiver physical Lane Name.    start    none    Start the Static Pattern Transmit.    stop    none    Stop the Static Pattern Transmit.    pattern    string    Specify \"pattern\\_type\" of Static Pattern Transmit. \"pattern\\_type\" valid values are:-   fixed - Fixed Pattern is a 10101010... pattern. Length is equal to the data width of the Tx Lane.  -   maxrunlength - Max Run Length Pattern is a 1111000... pattern. Length is equal to the data width of the Tx Lane, with half 1s and half 0s.  -   custom - User Pattern is a user defined pattern in the value column. Length is equal to the data width.     value    hexadecimal    Specify user\\_pattern\\_value in hex if pattern\\_type selected is custom. Takes the input pattern to transmit from the Lane Tx of selected lanes. Internal validators dynamically check the pattern and indicate when an incorrect pattern is given as input.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8B51B9E-E616-4A0E-BE23-01CA7A779891/#error-codes","title":"Error Codes","text":"Error Code Description None\u200b Parameter 'param_name' is not defined. Valid command formatting is'static_pattern_transmit [-deviceName \"device name\"] [-start \"TRUE | FALSE\"] [-stop \"TRUE | FALSE\"] [-lane \"Physical Lane Name\"] [-pattern \"Pattern type\"] [-value \"User pattern Value\"]'. None\u200b Static Pattern Transmit: Must specify one of '-start', '-stop' arguments. None\u200b Static Pattern Transmit: Transceiver physical Lane Name must be specified. None\u200b Static Pattern Transmit: Must specify pattern type argument. None\u200b Static Pattern Transmit: Lane Name not found in the list of assigned physical lanes in Libero.Provide the correct lane name. None\u200b Static Pattern Transmit: Invalid static pattern type specified. None Static Pattern Transmit: Pattern Length exceeds the expected size."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8B51B9E-E616-4A0E-BE23-01CA7A779891/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B8B51B9E-E616-4A0E-BE23-01CA7A779891/#example","title":"Example","text":"<p>The following examples starts/stops fixed/maxrunlength Static Pattern transmit on \"Q0_LANE0\" /\"Q0_LANE1\" lane:</p> <pre><code>static_pattern_transmit -start -lane {Q0_LANE0} \\\n                        -pattern {fixed} -value {}\nstatic_pattern_transmit -stop -lane {Q0_LANE0}\n\nstatic_pattern_transmit -start -lane {Q0_LANE1} \n                        -pattern {maxrunlength} -value {}\nstatic_pattern_transmit -stop -lane {Q0_LANE1}\n</code></pre> <p>The following examples starts/stops fcustom Static Pattern transmit on \"Q2_LANE2\" lane with \"1010111\" user pattern value:</p> <pre><code>static_pattern_transmit -start -lane {Q2_LANE2} \\\n                        -pattern {custom} -value {1010111}\nstatic_pattern_transmit -stop -lane {Q2_LANE1}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/","title":"get_nets","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/#description","title":"Description","text":"<p>Returns a collection of nets matching the pattern you specify. You can only use this command as source objects in create clock (<code>create_clock</code>) or create generated clock (<code>create_generated_clock</code>) constraints and as <code>-through</code> arguments in the set false path, set minimum delay, set maximum delay, and set multicycle path constraints. Wildcards can be used to select multiple nets at once. If no objects match the criteria, the empty string is returned.</p> <pre><code>get_nets pattern\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/#arguments","title":"Arguments","text":"Parameter Type Description <code>pattern</code> string Specifies the pattern to match the names of the nets to return. For example, <code>get_nets N_255*</code> returns all nets starting with the characters <code>N_255</code>, where <code>*</code> is a wildcard that represents any character string. This is mandatory. Return Type Description <code>object</code> Returns an object representing the nets that match those specified in the pattern argument."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter _AtclParam0_ is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/#example","title":"Example","text":"<p>The following example sets maximum delay constraining all paths from <code>RDATA1</code> port passing <code>-through net_chkp1 net_chkqi</code> nets.</p> <pre><code>set_max_delay 2 -from [get_ports RDATA1] -through [get_nets {net_chkp1 net_chkqi}]\n</code></pre> <p>The following example specifies all paths through the nets Tblk/rm/n* to be false.</p> <pre><code>set_false_path \u2013through [get_nets {Tblk/rm/n*}]\n</code></pre> <p>The following example creates a clock on cknet net with a period of 2.5 ns.</p> <pre><code>create_clock -name  mainCLK -period 2.5 [get_nets {cknet}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>get_nets</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-B9B6528E-68E8-49A1-88F8-EF8EA1C71C73/#see-also","title":"See Also","text":"<ul> <li>create_clock</li> <li>create_generated_clock</li> <li>set_false_path</li> <li>set_min_delay</li> <li>set_max_delay</li> <li>set_multicycle_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BA5B7CB7-A98D-4702-8AFD-3E001FEC2FC1/","title":"plot_eye","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BA5B7CB7-A98D-4702-8AFD-3E001FEC2FC1/#description","title":"Description","text":"<p>This Tcl command is used to plot eye and export eye plots.</p> <pre><code>plot_eye [-deviceName \"device name\"] \\\n         -lane \"Physical Lane Name\" \\\n         [-file \"filename\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BA5B7CB7-A98D-4702-8AFD-3E001FEC2FC1/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. lane string Specify the lane instance name. file string Specify the path to the location where the file is to be exported. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BA5B7CB7-A98D-4702-8AFD-3E001FEC2FC1/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'lane' is missing. None Parameter 'file' has illegal value. None Plot Eye: Lane Name not found in the list of assigned physical lanes in Libero.Provide the correct lane name. None Parameter 'lane' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'plot_eye [-deviceName \"device name\"] -lane \"Physical Lane Name\" [-file \"filename\"] ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BA5B7CB7-A98D-4702-8AFD-3E001FEC2FC1/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BA5B7CB7-A98D-4702-8AFD-3E001FEC2FC1/#example","title":"Example","text":"<p>This example plots eye for lane {Q2_LANE0} and saves it into {./export.txt} file.</p> <pre><code>plot_eye -lane {Q2_LANE0} -file {./export.txt}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB1FFF32-7224-4088-8A76-A995F1A747A2/","title":"run_selected_actions","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB1FFF32-7224-4088-8A76-A995F1A747A2/#description","title":"Description","text":"<p>FlashPro-specific Tcl command. Runs the selected action on the specified programmer. If no programmer name is specified, the action is run on all connected programmers. A programming file must be loaded.</p> <pre><code>run_selected_actions [-name \"name\"] \\\n                     [-force_rtg4_erase \"TRUE | FALSE\"] \\\n                     [-prog_spi_flash \"TRUE | FALSE\"] \\\n                     [-disable_prog_design \"TRUE | FALSE\"] \\\n                     [-spi_flash_image \"spi_flash_image\"] \\\n                     [-spi_flash_action \"spi_flash_action\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB1FFF32-7224-4088-8A76-A995F1A747A2/#arguments","title":"Arguments","text":"Parameter Type Description name string Optional argument that specifies the programmer name. You can repeat this argument for multiple programmers(example below). force_rtg4_erase boolean This action is for RT4G device only. When the value of this option is set to \"TRUE\" the erase action will be run on RT4G device when erase action is executed in batch mode using TCL script. disable_prog_design boolean Specify 1 or \"TRUE\" to disable device programming, specify 0 or \"FALSE\" to enable device programming. prog_spi_flash boolean Specify 1 or \"TRUE\" to enable spi flash programming, sepcify 0 or \"FALSE\" to disable spi flash programming. spi_flash_image string Provide the path of spi flash image (bin) file. spi_flash_action string The value can be one of these: PROGRAM_SPI_IMAGE, VERIFY_SPI_IMAGE, READ_SPI_IMAGE, ERASE_SPI_FLASH. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB1FFF32-7224-4088-8A76-A995F1A747A2/#error-codes","title":"Error Codes","text":"Error Code Description None The programmer with name doesn't exist. None Parameter 'name' has illegal value. None Parameter 'argument_name' is not defined. Valid command formatting is 'run_selected_actions [-name \"name\"]* [-force_rtg4_erase \"TRUE | FALSE\"] \\ [-prog_spi_flash \"TRUE | FALSE\"] [-disable_prog_design \"TRUE | FALSE\"] \\ [-spi_flash_image \"spi_flash_image\"] [-spi_flash_action \"spi_flash_action\"]."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB1FFF32-7224-4088-8A76-A995F1A747A2/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    IGLOO 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB1FFF32-7224-4088-8A76-A995F1A747A2/#example","title":"Example","text":"<p>The following example runs the selected actions on the programmers 'FP30085' and 'FP30086':</p> <pre><code>run_selected_actions -name {FP300085} -name {FP300086}\n</code></pre> <p>The following example catches pass/fail:</p> <pre><code>if {[catch {run_selected_actions -name {FP300085}]} {\n    puts \"Error running Action\"\n} else {\n    puts \"Action passed\"}\n</code></pre> <p>The following example returning exit code to the command line (returns exit 99 on script failure, otherwise returns 0):</p> <pre><code>if {[catch {run_selected_actions}]}{\n    exit 99\n} else {\n    exit 0\n}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB1FFF32-7224-4088-8A76-A995F1A747A2/#see-also","title":"See Also","text":"<ul> <li>set_programming_action</li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB2C3373-136F-41D1-89BD-2D27A1EB85D8/","title":"create_smartdesign_testbench","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB2C3373-136F-41D1-89BD-2D27A1EB85D8/#description","title":"Description","text":"<p>This command is used to create an empty SmartDesign testbench.</p> <pre><code>create_smartdesign_testbench\n-sd_name{smartdesign_testbench_component_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB2C3373-136F-41D1-89BD-2D27A1EB85D8/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign testbench component. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB2C3373-136F-41D1-89BD-2D27A1EB85D8/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB2C3373-136F-41D1-89BD-2D27A1EB85D8/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2 <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB4D1385-BEFB-4628-ACD3-84206787F32B/","title":"close_sb_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB4D1385-BEFB-4628-ACD3-84206787F32B/#description","title":"Description","text":"<p>Close a System Builder component. You must close the System Builder component after you are done with configuring all its pages and generating it.</p> <pre><code>close_sb_component \\\n-component_name {component_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB4D1385-BEFB-4628-ACD3-84206787F32B/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BB4D1385-BEFB-4628-ACD3-84206787F32B/#example","title":"Example","text":"<pre><code>close_sb_component -component_name {sb}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/","title":"sd_set_comp_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/#description","title":"Description","text":"<p>This Tcl command sets synthesis attribute to the specified SmartDesign module. The attribute is added in the HDL file at the component generation.</p> <pre><code>sd_set_comp_synth_attr \\\n        -sd_name {SmartDesign component name} \\ \n        -attr_name {synthesis attribute name} \\\n        -attr_value {synthesis attribute value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign module in which the synthesis attribute is set. This is a mandatory argument. attr_name string This argument specifies the synthesis attribute. This is a mandatory argument. attr_value string Value of the attribute. Some attributes do not require values."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/#error-codes","title":"Error Codes","text":"Error Code Description None Error: Failed to set synthesis attribute 'tlm_psioooc_eynn_pin' to component 'top'. This attribute cannot be set to components. None Parameter 'attr_value' has illegal value. None Required parameter 'attr_value' is missing. None Parameter 'attr_name' has illegal value. None Required parameter 'attr_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_set_comp_synth_attr -sd_name \"sd_name\" -attr_name \"attr_name\" -attr_value \"attr_value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/#example","title":"Example","text":"<p>This example sets \"syn_no_compile_point\" attribute with \"false\" value on the \"top\" component.</p> <pre><code>sd_set_comp_synth_attr -sd_name {top} \\\n                       -attr_name {syn_no_compile_point} \\\n                       -attr_value {false}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BC1FCC1C-D54B-4C84-81F0-CF732896AB15/#see-also","title":"See Also","text":"<ul> <li>sd_remove_comp_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD002FDB-8117-4E4B-9069-D1A96E03CEE0/","title":"ddr_write","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD002FDB-8117-4E4B-9069-D1A96E03CEE0/#description","title":"Description","text":"<p>This tcl command writes the value of specified configuration registers pertaining to the DDR memory controller (MDDR/FDDR).</p> <pre><code>ddr_write [-deviceName \"device name\"] \\\n          -block {ddr name} \\\n          -name {register name} \\\n          -value {hexadecimal value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD002FDB-8117-4E4B-9069-D1A96E03CEE0/#arguments","title":"Arguments","text":"Parameter    Type    Description    deviceName    string    Specify device name. This parameter is optional if only one device is available in the current configuration.    block    string    Specify blcok name: fddr \\| mddr \\| east\\_fddr \\| west\\_fddr.-   Specifies which DDR configurator is used in the Libero design.  -   SmartFusion 2 and IGLOO 2 - fddr and mddr \u2022 RTG4 - east\\_fddr and west\\_fddr.     name    string    -   Specifies which configuration registers need to be read.  -   A complete list of registers is available in the DDR Interfaces User Guides for the respective families.     value    hexadecimal    -   Specifies the value to be written into the specified register of a given block.  -   Hex\\_value in the form of \u201c0x12FA\u201d.    Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD002FDB-8117-4E4B-9069-D1A96E03CEE0/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'value' has illegal value. None Required parameter 'value' is missing. None Parameter 'name' has illegal value. None Required parameter 'name' is missing. None Parameter 'block' has illegal value. None Required parameter 'block' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'ddr_write [-deviceName \"device name\"] -block \"DDR Block Name\" -name \"DDR Resgister Name\" -value \"DDR register value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD002FDB-8117-4E4B-9069-D1A96E03CEE0/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2    RTG4\\*"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD002FDB-8117-4E4B-9069-D1A96E03CEE0/#example","title":"Example","text":"<p>Write a 16-bit value DDR Controller register DDRC_DYN_REFRESH_1_CR for a configured FDDR block on a SmartFusion 2 or IGLOO 2 device:</p> <pre><code>ddr_write -block fddr -name DDRC_DYN_REFRESH_1_CR -value 0x123f\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD002FDB-8117-4E4B-9069-D1A96E03CEE0/#see-also","title":"See Also","text":"<ul> <li>ddr_read</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD8F929F-9581-4668-B45E-ED7A26CF71A5/","title":"set_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD8F929F-9581-4668-B45E-ED7A26CF71A5/#description","title":"Description","text":"<p>This Tcl command sets your device family, die, and package in the Project Manager. This command generates set_device.log file that contains information of device details. The file is saved in the <code>&lt;project_name&gt;/tooldata</code> folder.</p> <p>Important: The changes you made may invalidate your components and/or design flow; you may have to regenerate your components and rerun your design flow.</p> <pre><code>set_device [-family \"family\" ] [-die \"die\" ] [-die_voltage \"value\" ] \\\n           [-part_range \"part_range\" ] [-package \"package\" ] \\\n           [-speed \"speed_grade\" ] [-adv_options \"value\" ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD8F929F-9581-4668-B45E-ED7A26CF71A5/#arguments","title":"Arguments","text":"Parameter    Type    Description    family    string    Sets device family. If you have already set device name, you cannot change the device family name for the current project, you can change the rest of the arguments.    die    string    Sets device die. It is optional.    die\\_voltage    floating point    Sets the die voltage for your project. Possible values depend on your device. See your device datasheet for details.    part\\_range    string    Sets your default temperature range for your project -   PolarFire: EXT, IND, MIL -   SmartFusion 2: COM, IND, TGrade 2, MIL -   IGLOO 2: COM, IND, TGrade 1, TGrade 2, MIL -   RTG4: MIL    package    string    Sets device package. It is optional.    speed    string    Sets device speed grade. Valid value is: -1 and STD. It is optional.    adv\\_options    string    Sets your advanced options, such as temperature and voltage settings. -   IO\\_DEFT\\_STD:LVTTL - Sets your I/O default value to LVTTL. -   TEMPR:COM - Sets your default temperature range; can be COM \\(Commercial\\), MIL \\(Military\\) or IND \\(industrial\\). -   VCCI\\_1.5\\_VOLTR:COM - Sets VCCI to 1.5 and voltage range to Commercial. -   VCCI\\_1.8\\_VOLTR:COM - Sets VCCI to 1.8 and voltage range to Commercial. -   VCCI\\_2.5\\_VOLTR:COM - Sets VCCI to 2.5 and voltage range to Commercial. -   VCCI\\_3.3\\_VOLTR:COM - Sets VCCI to 3.3 and voltage range to Commercial. -   VOLTR:COM - Sets your voltage range; can be COM \\(Commercial\\), MIL \\(Military\\) or IND \\(industrial\\). -   RESTRICTPROBEPINS:1 - Sets to 1 to reserve your pins for probing if you intend to debug using SmartDebug.   <p>You can pass custom specific temperature ranges depending on the selected part range.</p> <p>The value parameter needs minimum, typical and maximum temperatures values to be added. The following table denotes the minimum, typical and maximum temperatures that are preset by the tool. You can set any value for the temperatures present within the range.</p> Part Range Minimum Typical Maximum EXT 0 25 100 COM (Available only for SmartFusion 2 and IGLOO 2 devices) 0 25 85 IND - 40 25 100 MIL - 55 25 125"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD8F929F-9581-4668-B45E-ED7A26CF71A5/#error-codes","title":"Error Codes","text":"Error Code Description None Unable to select speed 'ALL'. The speed value must be one of the following: '-1 STD'. None Unable to select family 'value'. The family value must be one of the following: 'IGLOO 2, SmartFusion 2, RTG4, PolarFire, PolarFireSoC' . None Unable to select die 'MPF0T'. The die value must be one of the following: 'MPF300T_ES MPF300TS_ES MPF050T MPF050TS MPF100T MPF100TS MPF200T MPF200TS MPF300T MPF300TS MPF500T MPF500TS MPF300XT MPF050TL MPF100TL MPF200TL MPF300TL MPF500TL MPF050TLS MPF100TLS MPF200TLS MPF300TLS MPF500TLS RTPF500T RTPF500TL RTPF500TS RTPF500TLS' . None Invalid value \"TGrade2\" for PART_RANGE variable; expected one of COM IND. None Invalid value \"MIL\" for VCCI_1.2_VOLTR variable; expected one of COM IND. None No family was specified. Select a family before proceeding. None Parameter 'param_name' is not defined. Valid command formatting is 'set_device [-family \"family\"] [-die \"die\"] [-package \"package\"] [-speed \"speed\"] [-die_voltage \"die_voltage\"] [-part_range \"part_range\"] [-adv_options \"adv_options\"]*."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD8F929F-9581-4668-B45E-ED7A26CF71A5/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BD8F929F-9581-4668-B45E-ED7A26CF71A5/#example","title":"Example","text":"<p>The following command sets SmartFusion 2 family with M25005 die, 484 FBGA package, {-1} speed, IND part range, temperature and voltage settings to your device.</p> <pre><code>set_device -family {SmartFusion 2} \\\n-die {M2S005} \\\n-package {484 FBGA} \\\n-speed {-1} \\\n-die_voltage {1.2} \\\n-part_range {IND} \\\n-adv_options {IO_DEFT_STD:LVCMOS 2.5V} \\\n-adv_options {RESERVEMIGRATIONPINS:1} \\\n-adv_options {VCCI_2.5_VOLTR:COM} \\\n-adv_options {VCCI_3.3_VOLTR:COM} \\\n-adv_options {VOLTR:IND}\n</code></pre> <p>The following commands sets RTG4 family with RTG4150_ES die, 1657_CG package, {STD} speed, MIL part range, and custom temperature range set at a minimum = 0, typical = 25, and maximum = 70.</p> <pre><code>set_device -family {RTG4} -die {RTG4150_ES} -package {1657_CG} -speed {STD} -die_voltage {1.2} -part_range {MIL} -adv_options  {TEMPR:0 25 70}\n</code></pre> <p>The following commands sets PolarFire family with MPF200T die, FCG784 package, {-1} speed, EXT part range, and custom temperature range set at a minimum = 0, typical = 25, and maximum = 70.</p> <pre><code>set_device -family {PolarFire} -die {MPF200T} -package {FCG784} -speed {-1} -part_range {EXT} -adv_options  {TEMPR:0 25 70}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p> <p></p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE62871D-12A0-43DC-B4CB-A361D941D933/","title":"modified_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE62871D-12A0-43DC-B4CB-A361D941D933/#description","title":"Description","text":"<p>This Tcl command appears in the fabric RAM configuration file when the Fabric RAM is modified to initialize memory.</p> <pre><code>modified_client \\\n   -logical_instance_name  { RAM user defined instance name }  \\\n   -storage_type { Initialization client storage type }  \\\n   -content_type { NO_CONTENT | MEMORY_FILE }  \\\n   -memory_file_format { Intel-Hex | Motorola-S | Simple-Hex | Microsemi-Binary }  \\\n   -memory_file { path }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE62871D-12A0-43DC-B4CB-A361D941D933/#arguments","title":"Arguments","text":"Parameter    Type    Description    logical\\_instance\\_name    string    Specifies the name of the user defined memory instance.    storage\\_type    string    Specifies storage type to initialize RAM: -   SNVM -   \u00b5PROM -   SPI    content\\_type    string    Specifies the type of memory content: -   MEMORY\\_FILE - content\\_file parameter must be specified. -   NO\\_CONTENT - no content memory file.    memory\\_file\\_format    string    Specifies the memory file format:-   Intel-Hex -   Motorola-S -   Simple-Hex -   Microchip-Binary    memory\\_file    string    Specifies the absolute or relative path of the memory file.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE62871D-12A0-43DC-B4CB-A361D941D933/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE62871D-12A0-43DC-B4CB-A361D941D933/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE62871D-12A0-43DC-B4CB-A361D941D933/#example","title":"Example","text":"<p>The following example show the <code>modified_client</code> Tcl command.</p> <pre><code>modified_client \\\n   -logical_instance_name  {PF_TPSRAM_C0_0/PF_TPSRAM_C0_0}  \\\n   -storage_type {SNVM}  \\\n   -content_type {MEMORY_FILE}  \\\n   -memory_file_format {Intel-Hex}  \\\n   -memory_file {Y:/TP_mem/TPRAM_1024_40lp/mem_files/hex .hex}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE984704-8BE4-4986-B1B0-935B3231561A/","title":"sd_instantiate_hdl_module","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE984704-8BE4-4986-B1B0-935B3231561A/#description","title":"Description","text":"<p>This Tcl command instantiates a HDL module in a SmartDesign component. The HDL file in which the HDL module is defined must be imported/linked before running this command.</p> <pre><code>sd_instantiate_hdl_module -sd_name {smartdesign component name} \\\n                          -hdl_module_name {hdl module name} \\\n                          -hdl_file {hdl file} \\\n                          [-instance_name {instance name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE984704-8BE4-4986-B1B0-935B3231561A/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. hdl_module_name string Specifies the name of the HDL module being instantiated in the SmartDesign component. It is mandatory. hdl_file string Specifies the path of the HDL file in which the HDL module is defined. The HDL file path can be relative to project folder for imported files but the path has to be complete for linked files. It is mandatory. instance_name string Specifies the instance name of the HDL module. It is optional. By default, the instance name is &amp;lt;hdl_module_name&amp;gt;_&amp;lt;index&amp;gt; (index is an automatically generated integer starting at 0 such that the instance name is unique in the SmartDesign). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE984704-8BE4-4986-B1B0-935B3231561A/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Required parameter 'hdl_file' is missing. None You cannot instantiate a sub-module 'module_name' of HDL module. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_instantiate_hdl_module -sd_name \"sd_name\" [-hdl_module_name \"hdl_module_name\"] -hdl_file \"hdl_file\" [-instance_name \"instance_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE984704-8BE4-4986-B1B0-935B3231561A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE984704-8BE4-4986-B1B0-935B3231561A/#example","title":"Example","text":"<p>The following example instantiates a 'top' module in a SmartDesign 'mydesign' component \"top_0\" instance name (by default):</p> <pre><code>sd_instantiate_hdl_module -sd_name {mydesign} \\\n                          -hdl_module_name {top} \\\n                          -hdl_file {hdl/top.v} \\\n                          -instance_name {}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BE984704-8BE4-4986-B1B0-935B3231561A/#see-also","title":"See Also","text":"<ul> <li> <p>sd_instantiate_hdl_core</p> </li> <li> <p>sd_instantiate_core</p> </li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BEFF3C93-D03F-4699-835B-3B2836CD52FB/","title":"debug_mss_ddr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BEFF3C93-D03F-4699-835B-3B2836CD52FB/#description","title":"Description","text":"<p>This command retrieves the training data from the memory subsystem, which executes the initialization and training sequence, and displays the status of various training stages.</p> <pre><code>debug_mss_ddr [-deviceName \"device name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BEFF3C93-D03F-4699-835B-3B2836CD52FB/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string\u200b Specifies the device name. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BEFF3C93-D03F-4699-835B-3B2836CD52FB/#supported-families","title":"Supported Families","text":"PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BEFF3C93-D03F-4699-835B-3B2836CD52FB/#example","title":"Example","text":"<p>This example gets the training data from the memory subsystem and displays the status of different stages of training:</p> <pre><code>debug_mss_ddr\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF1DBB09-F4E4-4402-AAE9-559774E14A0E/","title":"force_update_design_flow","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF1DBB09-F4E4-4402-AAE9-559774E14A0E/#description","title":"Description","text":"<p>This Tcl command is for validating the invalidated tool states of Synthesize/Compile and Place and Route Design Flow steps to Pass state from OOD (Out of Date) state</p> <pre><code>force_update_design_flow\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF1DBB09-F4E4-4402-AAE9-559774E14A0E/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF1DBB09-F4E4-4402-AAE9-559774E14A0E/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'force_update_design_flow'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF1DBB09-F4E4-4402-AAE9-559774E14A0E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF1DBB09-F4E4-4402-AAE9-559774E14A0E/#example","title":"Example","text":"<p>This example validating the invalidated tool states of Synthesize/Compile and Place and Route Design Flow steps.</p> <pre><code>force_update_design_flow\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF7FF89C-2622-4E5B-8253-AE8F57A7B1B5/","title":"read_snvm_memory","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF7FF89C-2622-4E5B-8253-AE8F57A7B1B5/#description","title":"Description","text":"<p>This Tcl command reads client or page(s) in the sNVM (Secure Non volatile memory) memory from the device and returns a plain text (status and data of page).</p> <p>Note:</p> <p>If you have more than one client configured in Libero and use a client name with inappropriate -startpage, -endpage or -uskKey option values, then the command will fail.</p> <pre><code>read_snvm_memory [-deviceName \"device name\"] \\\n                 [-client \"client name\"] \\\n                 -startpage \"integer value\" \\\n                 -endpage \"integer value\" \\\n                 [-fileName \"snvm data file name\"] \\\n                 -uskKey \"usk key\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF7FF89C-2622-4E5B-8253-AE8F57A7B1B5/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. client string Name of the client configured in Libero. startpage integer Start page number configured in Libero. endpage integer\u200b End page number. fileName string Name of output file for memory read. uskKey hexadecimal User Secret Key security key configured for the client in hexadecimal format Return Type Description String\u200b Displays page status and data of sNVM memory with plain text format."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF7FF89C-2622-4E5B-8253-AE8F57A7B1B5/#error-codes","title":"Error Codes","text":"Error Code Description None Number of usk keys entered do not match with page range mentioned. None The start page value is incorrect for the client entered. None The end page value is incorrect for the client entered. None Invalid usk key specified. Input should be either '0' or 24 hexadecimal characters. None\u200b Parameter 'param_name' is not defined. Valid command formatting is 'read_snvm_memory [-deviceName \"device name\"] [-client \"client name\"] -startpage \"integer value\" -endpage \"integer value\" [-fileName \"snvm data file name\"] -uskKey \"usk key\"'. None\u200b Parameter 'uskKey' has illegal value. None\u200b Required parameter 'uskKey' is missing. None\u200b Parameter 'fileName' has illegal value. None\u200b Parameter 'endpage' has illegal value. None\u200b Parameter 'startpage' has illegal value. None\u200b Parameter 'client' has illegal value. None Client name was not found. None\u200b Parameter 'deviceName' has illegal value. None Parameter 'startpage' must be a positive integer value. None startpage: Invalid argument value: 'value' (expecting integer value). None endpage: Invalid argument value: 'value' (expecting integer value). None Parameter 'endpage' must be a positive integer value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF7FF89C-2622-4E5B-8253-AE8F57A7B1B5/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BF7FF89C-2622-4E5B-8253-AE8F57A7B1B5/#example","title":"Example","text":"<p>Read \"0\" startpages and \"2\" endpages from sNMV memeory from the device and save into svnm.txt file:</p> <pre><code>read_snvm_memory -startpage \"0\" -endpage \"2\" \\\n                 -fileName \"snvm.txt\" -uskKey {0:0:0}  \n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BFBAF812-B191-48FD-9FC5-C577D8F2BD99/","title":"sd_invert_pins","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BFBAF812-B191-48FD-9FC5-C577D8F2BD99/#description","title":"Description","text":"<p>This Tcl command inverts one or more top level ports or instance level pins in a SmartDesign.</p> <p>Note: \u200b\u200b\u200bThis command will not work on multiple pins in release v2021.1. Support for multiple pins will be provided in the next Libero release.</p> <pre><code>sd_invert_pins -sd_name {smartdesign component name} \\ -pin_names {port or pin names}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BFBAF812-B191-48FD-9FC5-C577D8F2BD99/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Name of the SmartDesign component. It is mandatory. pin_names string Specified the names of the ports or pins to be inverted. It is mandatory. This parameter can take multiple values(example below). The command will fail if the port/pin does not exist. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BFBAF812-B191-48FD-9FC5-C577D8F2BD99/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None The component 'design_name' doesn't exist. None Parameter 'd' is not defined. Valid command formatting is 'sd_invert_pins -sd_name \"sd_name\" -pin_names \"[pin_names]+\"'. SDCTRL05 Pin 'pin_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BFBAF812-B191-48FD-9FC5-C577D8F2BD99/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-BFBAF812-B191-48FD-9FC5-C577D8F2BD99/#example","title":"Example","text":"<p>The following example inverts \"din_d\" top level port in a \"mydesign\" SmartDesign:</p> <pre><code>sd_invert_pins -sd_name {mydesign} -pin_names {\"din_d\"}\n</code></pre> <p>The following example inverts \"top_0:clk\" instance pin in a \"mydesign\" SmartDesign:</p> <pre><code>sd_invert_pins -sd_name {mydesign} -pin_names {\"top_0:clk\"}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0C3C3A1-6699-41D1-982F-1786D5F5B73B/","title":"project_settings","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0C3C3A1-6699-41D1-982F-1786D5F5B73B/#description","title":"Description","text":"<p>This Tcl command modifies project flow settings for your Libero SoC project. The Project Settings dialog box enables you to modify your Device, HDL, and Design Flow settings and your Simulation Options. In Libero SoC, from the Project menu, click Project Settings.</p> <pre><code>project_settings \\\n[-hdl \"VHDL | VERILOG\"] \\\n[-verilog_mode \"SYSTEM_VERILOG | VERILOG_2K\"] \\\n[-vhdl_mode \"VHDL_2008 | VHDL_93\"] \\\n[-auto_update_modelsim_ini \"TRUE | FALSE\"] \\\n[-auto_update_viewdraw_ini \"TRUE | FALSE\"] \\\n[-standalone_peripheral_initialization \"TRUE | FALSE\"] \\\n[-ondemand_build_dh \"TRUE | FALSE\"] \\\n[-auto_generate_synth_hdl \"TRUE | FALSE\"] \\\n[-auto_run_drc \"TRUE | FALSE\"] \\\n[-auto_generate_viewdraw_hdl \"TRUE | FALSE\"] \\\n[-auto_file_detection \"TRUE | FALSE\"] \\\n[-enable_set_mitigation \"TRUE | FALSE\"] \\\n[-enable_design_separation \"TRUE\" | \"FALSE\"] \\\n[-display_fanout_limit \"display_fanout_limit\"] \\\n[-block_mode \"TRUE | FALSE\"] \\\n[-abort_flow_on_sdc_errors \"TRUE | FALSE\"] \\\n[-abort_flow_on_pdc_errors \"TRUE | FALSE\"] \\\n[-sim_flow_mode \"TRUE | FALSE\"] \\\n[-auto_generate_physynth_hdl \"TRUE | FALSE\"] \\\n[-instantiate_in_smartdesign \"TRUE | FALSE\"] \\\n[-enable_viewdraw \"TRUE | FALSE\"] \\\n[-vm_netlist_flow \"TRUE | FALSE\"]\n[-system_verilog_mfcu \"TRUE | FALSE\"]\n[-abort_flow_on_3.3V_IO \"1 | 0\"] \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0C3C3A1-6699-41D1-982F-1786D5F5B73B/#arguments","title":"Arguments","text":"Parameter    Type    Description    hdl    string    Sets your project HDL type. Valid values are: VHDL or VERILOG.    verilog\\_mode    string    Sets the Verilog standard to Verilog-2001 or System Verilog. Valid values are: VERILOG\\_2K or SYSTEM\\_VERILOG. The default value is SYSTEM\\_VERILOG.    vhdl\\_mode    string    Sets the VHDL standard. Valid values are: VHDL-2008 or VHDL-1993. The default value is VHDL-2008.    auto\\_update\\_modelsim\\_ini    boolean    Sets the auto-update `modelsim.ini` file option. Valid values are True, true, 1, FALSE, false or 0: -   TRUE, true, 1 - updates the `modelsim.ini` file automatically. The default value is 1. -   FALSE, false, 0 - modelsim.ini file does not update automatically.    auto\\_update\\_viewdraw\\_ini    boolean    Sets the auto-update `viewdraw.ini` file option. Valid values are True, true, 1, FALSE, false or 0: -   TRUE, true, 1 - updates the `viewdraw.ini` file automatically. The default value is 1. -   FALSE, false, 0 - `viewdraw.ini` file does not update automatically.    block\\_mode    boolean    Enables you to create and publish design blocks \\(`*.cxz` files\\) in Libero\u00ae SoC. Puts the Project Manager in Block mode. Design blocks are low-level components that may have completed the place-and-route step and met the timing and power requirements. These low-level design blocks can then be imported into a Libero\u00ae SoC project and re-used as components in a higher level design. By default, this box is unchecked. -   TRUE, true, 1 - Enable to create and publish design blocks file. -   FALSE, false, 0 - Disables to create and publish design blocks file.    auto\\_generate\\_synth\\_hdl    boolean    Auto-generates your HDL file after synthesis. Valid values are: -   TRUE, true, 1 - Enables auto-generation of your HDL file after synthesis. -   FALSE, false, 0 - Disables auto-generation of your HDL file after synthesis. The default value is 0.    auto\\_run\\_drc    boolean    Automatically runs the design rule check immediately after synthesis. Valid values are: -   TRUE, true, 1 - Enables and auto-runs the design rule check immediately after synthesis. -   FALSE, false, 0 - Disables and auto-runs the design rule check immediately after synthesis. the default value is 0.    auto\\_generate\\_viewdraw\\_hdl    boolean    Automatically generates your HDL netlist after Save and Check in ViewDraw. Valid values are: -   TRUE, true, 1 - Enables auto-generation of your HDL netlist. The default value is 1. -   FALSE, false, 0 - Disables auto-generation of your HDL netlist.    auto\\_file\\_detection    boolean    Automatically detects when new files have been added to the Libero SoC project folder. Valid values are: -   TRUE, true, 1 - Automatically detects new added files in Libero SoC project. The default value is 1. -   FALSE, false, 0 - Automatically does not detect newly added files in Libero SoC project.    standalone\\_peripheral\\_initialization    boolean    Use Standalone Initialization for MDDR/FDDR/SERDES Peripherals \u2013 Check this box if you want to create your own peripheral initialization logic in SmartDesign, for each of your design peripherals \\(MDDR/FDDR/SERDES\\). When checked, System Builder does not build the peripherals initialization logic for you. Standalone initialization is useful if you want to make the initialization logic of each peripheral separate from and independent of each other. By default, this box is checked. Valid values are: TRUE, true, 1 , FALSE, false or 0.    ondemand\\_build\\_dh    integer    Enable/disable On Demand Build Design Hierarchy. Valid values are: TRUE, true, 1, FALSE, false or 0. The default value is 1.    enable\\_set\\_mitigation    boolean    Enable Single Event Transient mitigation - controls the mitigation of Single Event Transient \\(SET\\) in the FPGA fabric. When this box is checked, SET filters are turned on globally \\(including URAM, LSRAM, MACC, I/O FF, Regular FF, DDR\\_IN, DDR\\_OUT\\) to help mitigate radiation-induced transients. By default, this box is unchecked. Valid values are: TRUE, true, 1, FALSE, false or 0.    enable\\_design\\_separation    integer    Set it to \u201c1\u201d if your design is for security and safety critical applications and you want to make your design\u2019s individual subsystems \\(design blocks\\) separate and independent \\(in terms of physical layout and programming\\) to meet your design separation requirements. When set to \u201c1\u201d, Libero generates a parameter file \\(`MSVT.param`\\) that details the design blocks present in the design and the number of signals entering and leaving a design block. Microchip provides a separate tool, known as Microchip Separation Verification Tool \\(MSVT\\), which checks the final design place-and-route result against the `MSVT.param` file and determines whether the design separation meets your requirements. The default value is 1. This option available for SmartFusion\u00ae 2 and IGLOO\u00ae 2.    display\\_fanout\\_limit    integer    Use this option to set the limit of high fanout nets to be displayed; the default value is 10. This means the top 10 nets with the highest fanout will appear in the `root_compile_netlist.log` file.    abort\\_flow\\_on\\_pdc\\_errors    boolean    Abort flow if errors are found in Physical Design Constraints\\(PDC\\). Valid values are: TRUE, true, 1, FALSE, false or 0. By default, this box is checked.    abort\\_flow\\_on\\_sdc\\_errors    boolean    Abort flow if errors are found in Timing Constraints \\(SDC\\). Valid values are: TRUE, true, 1, FALSE, false or 0. By default, this box is checked.    auto\\_generate\\_physynth\\_hdl    boolean    Auto-generates your HDL file after physical synthesis. Valid values are: TRUE, true, FALSE, false or 0. The default value is 1.    instantiate\\_in\\_smartdesign    boolean    Instantiate System Builder/MSS component in a SmartDesign on creation. Uncheck this box if you are using this project to create System Builder or MSS components and do not plan on using them in a SmartDesign-based design. This is especially useful for design flows where the System Builder or MSS components are stitched in a design using HDL. Valid values are: TRUE, true, 1, FALSE, false or 0.    enable\\_viewdraw    boolean    Enable/disable to create a schematic source file in Libero SoC. Valid values are: TRUE, true, 1, FALSE, false or 0.    vm\\_netlist\\_flow    boolean    Sets Synthesis gate level netlist format. By default, this box is checked. Valid values are: TRUE, true, 1, FALSE, false or 0. -   TRUE, true, 1 - sets Verilog netlist format. -   FALSE, false, 0 - sets EDIF netlist format.    sim\\_flow\\_mode    boolean    Instantiate simulation cores in your SmartDesign Testbench. Simulation cores are basic cores that are useful for stimulus, such as driving clocks, resets, and pulses. Valid values are: TRUE, true, 1, FALSE, false or 0.    system\\_verilog\\_mfcu    boolean    Enable/disable the System Verilog Multi-File Compilation Unit \\(MFCU\\). Valid values are: TRUE, true, 1, FALSE, false or 0. **Note:** This option is only applicable when -verilog\\_mode is \u201cSYSTEM\\_VERILOG\u201d.    abort\\_flow\\_on\\_3.3V\\_IO    boolean    The following options are supported for this parameter.-   1 - The Place-and-Route tool is aborted and an error message is generated in the message log, if 3.3V I/Os are found in the design. -   0 - The Place-and-Route tool generates the same error message as a warning without interrupting the design flow.  **Note:** This option is only applicable for RT PolarFire\u00ae family of devices."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0C3C3A1-6699-41D1-982F-1786D5F5B73B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0C3C3A1-6699-41D1-982F-1786D5F5B73B/#example","title":"Example","text":"<p>SmartFusion 2, IGLOO 2:</p> <p>The following example sets your project to VHDL, disables the auto-update of the ModelSim INI or ViewDraw INI files, enables the automatic generation of HDL after synthesis, enables auto-detection for files, sets the display of high fanout nets to the top 12 high fanout nets, enables SET filters to mitigate radiation-induced transients, and enables design separation methodology for the design.</p> <pre><code>project_settings -hdl \"VHDL\" \\\n-auto_update_modelsim_ini \"FALSE\" \\\n-auto_update_viewdraw_ini \"FALSE\"\\\n-block_mode \"FALSE\" -auto_generate_synth_hdl \"TRUE\" \\\n-auto_file_detection \"TRUE\" \\\n-display_fanout_limit {12} \\\n-enable_set_mitigation {1}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0D1AEEB-06C7-42A8-A57C-4741B4431466/","title":"smartpower_set_operating_conditions","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0D1AEEB-06C7-42A8-A57C-4741B4431466/#description","title":"Description","text":"<p>This Tcl command sets the operating conditions used in SmartPower.</p> <pre><code>smartpower_set_operating_conditions -airflow \"still_air | 1.0_mps | 2.5_mps | custom\" \\\n                                    -heatsink {None | custom | 10mm_Low_Profile | 15mm_Medium_Profile | 20mm_High_Profile} \\\n                                    -boardmodel {None_Conservative | JEDEC_2s2p} \\\n                                    [-teta_ja {decimal value}] \\\n                                    [-teta_sa {decimal value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0D1AEEB-06C7-42A8-A57C-4741B4431466/#arguments","title":"Arguments","text":"Parameter    Type    Description    still\\_air    string    Specifies the value for the still air operating condition. The acceptable values for this argument are the following: -   1.0\\_mps - Sets the operating conditions to best. -   2.5\\_mps - Sets the operating conditions to typical. -   custom - Sets the operating conditions to worst.    heatsink    string    Specifies the value of the operating condition. The following table shows the acceptable values for this argument: -   none - No heat sink. -   custom - Sets a custom heat sink size. -   10mm\\_Low\\_Profile - 10 mm heat sink. -   15mm\\_Low\\_Profile - 15 mm heat sink. -   20mm\\_High\\_Profile - 20 mm heat sink.    boardmodel    string    Specifies your board model. The following table shows the acceptable values for this argument: -   None\\_Conservative - No board model, conservative routing. -   JEDEC\\_2s2p - JEDEC 2s2p board model.    teta\\_ja    decimal    This is an optional parameter, that sets your teta ja value. It must be a positive decimal.    teta\\_sa    decimal    This is an optional parameter, that sets your teta sa value. It must be a positive decimal.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0D1AEEB-06C7-42A8-A57C-4741B4431466/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'airflow' is missing. None Parameter 'airflow' has illegal value. None airflow: Invalid argument value: 'value' (expecting still_air, 1.0_mps, 2.5_mps or custom). None Parameter 'heatsink' has illegal value. None heatsink: Invalid argument value: 'value' (expecting None, custom, 10mm_Low_Profile, 15mm_Medium_Profile or 20mm_High_Profile). None Required parameter 'heatsink' is missing. None Parameter 'boardmodel' has illegal value. None boardmodel: Invalid argument value: 'value' (expecting None_Conservative or JEDEC_2s2p). None Required parameter 'boardmodel' is missing. None teta_ja: Invalid argument value: 'value' (expecting decimal value). None teta_sa: Invalid argument value: 'value' (expecting decimal value). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_operating_conditions -airflow \"still_air | 1.0_mps | 2.5_mps | custom\" -heatsink \"None | custom | 10mm_Low_Profile | 15mm_Medium_Profile | 20mm_High_Profile\" -boardmodel \"None_Conservative | JEDEC_2s2p\" [-teta_ja \"decimal value\"] [-teta_sa \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0D1AEEB-06C7-42A8-A57C-4741B4431466/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C0D1AEEB-06C7-42A8-A57C-4741B4431466/#example","title":"Example","text":"<p>This example sets the operating conditions to best:</p> <pre><code>smartpower_set_operating_conditions -airflow \"1.0_mps\" \\\n                         -heatsink \"20mm_High_Profile\" \\\n                         -boardmodel \"JEDEC_2s2p\"\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C11F41B0-9AB2-4167-97A4-E2AD31581934/","title":"create_links","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C11F41B0-9AB2-4167-97A4-E2AD31581934/#description","title":"Description","text":"<p>This Tcl command creates a link (or links) to a file/files in your project. Specify absolute or relative path and name of the file you want to link. The same file you cannot link to different libraries.</p> <pre><code>create_links [-convert_EDN_to_HDL \"TRUE | FALSE\"] \\\n[-hdl_source_folder \"Source folder\"]* \\\n[-library \"library\"] \\\n[-hdl_source \"file\"]* \\\n[-stimulus \"file\"]* \\\n[-edif \"file\"]* \\\n[-sdc \"file\"]* \\\n[-ndc \"file\"]* \\\n[-fp_pdc \"file\"]* \\\n[-io_pdc \"file\"]* \\\n[-net_fdc \"file\"]* \\\n[-verilog_netlist \"file\"]* \\\n[-vcd \"file\"]* \\\n[-dcf \"file\"]* \\\n[-pin \"file\"]* \\\n[-crt \"file\"]* \\\n[-gcf \"file\"]*\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C11F41B0-9AB2-4167-97A4-E2AD31581934/#arguments","title":"Arguments","text":"Parameter Type Description convert_EDN_to_HDL boolean Use the <code>-convert_EDN_to_HDL</code> parameter to convert the EDIF file to HDL and then import the converted HDL file. Valid values: TRUE, 1, true, FALSE, 0 or false. If the <code>\u2013edif</code> option is not specified or the <code>-convert_EDN_to_HDL</code> is used with another option, EDIF to HDL conversion will fail. hdl_source_folder string Name of the HDL folder you want to link. For unlink folder you must unlink files form folder one by one. library string Specifies the name of the library where you want to link file. The same file you cannot link different libraries. hdl_source string Name of the HDL file you want to link. stimulus string Name of the stimulus file you want to link. edif string Name of the EDIF Netlist file you want to link. It used with <code>convert_EDN_to_HDL</code> option. sdc string Name of the SDC file you want to link. ndc string Name of the NDC (Compile Netlist Constraint) file you want to link. fp_pdc string Name of the Floor Planner PDC file you want to link. io_pdc string Name of the IO PDC file you want to link. net_fdc string Name of the FDC (Synplify Netlist Constraint) file you want to link. vcd string Name of the VCD file you want to link. verilog_netlist string Name of the VM (Synthesized Verilog Netlist) file you want to link. pin string Name of the PIN file you want to link. (Not supported for PolarFire, SmartFusion 2, IGLOO 2, and RTG4 families). dcf string Name of the DCF(Timing Constraint Files) file you want to link. (Not supported for PolarFire, SmartFusion 2, IGLOO 2, and RTG4 families). gcf string Name of the GCF (ProASIC\u00ae Constraint Files) file you want to link. (Not supported for PolarFire, SmartFusion 2, IGLOO 2, and RTG4 families). crt string Name of the CRT (Criticality Files) file you want to link. (Not supported for PolarFire, SmartFusion 2, IGLOO 2, and RTG4 families)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C11F41B0-9AB2-4167-97A4-E2AD31581934/#error-codes","title":"Error Codes","text":"Error Code Description None Error: Parameter 'vhd' is not defined. Valid command formatting is 'create_links [-convert_EDN_to_HDL \"TRUE | FALSE\"] \\ [-hdl_source_folder \"Source folder\"]* [-library \"library\"] \\ [-ndc \"file\"]* [-crt \"file\"]* \\ [-fp_pdc \"file\"]* [-hdl_source \"file\"]* \\ [-stimulus \"file\"]* [-io_pdc \"file\"]* \\ [-pin \"file\"]* [-gcf \"file\"]* \\ [-sdc \"file\"]* [-net_fdc \"file\"]* \\ [-verilog_netlist \"file\"]* \\ [-dcf \"file\"]* [-vcd \"file\"]* None Cannot import the 'Timing Constraint Files'; your selected family does not support DCF constraints. None Cannot import the 'ProASIC Constraint Files'; your selected family does not support GCF constraints. None Cannot import the 'Criticality Files'; your selected family does not support CRT constraints. None Cannot import the 'Pin Files'; your selected family does not support PIN constraints."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C11F41B0-9AB2-4167-97A4-E2AD31581934/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C11F41B0-9AB2-4167-97A4-E2AD31581934/#example","title":"Example","text":"<ol> <li> <p>Create a link to the file hdl1.v.</p> <pre><code>create_links -hdl_source hdl1.v\n</code></pre> </li> <li> <p>Link files to the project located at \"E:\\Share\\abc.edn\" and \"E:\\Share\\test.v\" using Environment variable \"MSCC_ROOT_1\" that has the root directory path \"E:\\Share\".</p> <pre><code>create_links \\\n-convert_EDN_to_HDL 0 \\\n-library {work} \\\n-edif {${MSCC_ROOT_1}/abc.edn} \\\n-hdl_source {${MSCC_ROOT_1}/test.v}\n</code></pre> </li> </ol>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C11F41B0-9AB2-4167-97A4-E2AD31581934/#see-also","title":"See Also","text":"<ul> <li>change_link</li> <li>unlink_files</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C188CFB8-8105-43ED-842F-448B7E82214F/","title":"open_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C188CFB8-8105-43ED-842F-448B7E82214F/#description","title":"Description","text":"<p>This Tcl command opens FlashPro Express project (*.pro) that was created in FPExpress.</p> <pre><code>open_project -project {path and name of the project file} \\\n[-connect_programmers value]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C188CFB8-8105-43ED-842F-448B7E82214F/#arguments","title":"Arguments","text":"Parameter Type Description project string Specify the path of the FPExpress project with extension *.pro. Project path shouldinclude the complete path to the *.pro file. If you do not provide the full path, FlashPro Express infers that you want to open the project from your current working directory. connect_programmers boolean Valid values are: TRUE, true, 1, FALSE. false or 0. This is optional. Default is 1. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C188CFB8-8105-43ED-842F-448B7E82214F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'project' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C188CFB8-8105-43ED-842F-448B7E82214F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C188CFB8-8105-43ED-842F-448B7E82214F/#example","title":"Example","text":"<p>This command opens the 'FPPrj1.pro' project from the FPProject1 directory:</p> <pre><code>open_project -project {./FPProject1/FPPrj1.pro} -connect_programmers 1\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C188CFB8-8105-43ED-842F-448B7E82214F/#see-also","title":"See Also","text":"<ul> <li>close_project</li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C2BDAE8C-3DEE-4E4E-B396-99593711A5E1/","title":"set_active_testbench","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C2BDAE8C-3DEE-4E4E-B396-99593711A5E1/#description","title":"Description","text":"<p>This Tcl command sets the active testbench module to be executed during the simulation process.</p> <p>Important: To specify a custom list of stimulus files needed for the simulation, use the <code>associate_stimulus</code> command.</p> <p></p> <pre><code>set_active_testbench \"&lt;testbench_name&gt;::&lt;library_name&gt;,&lt;file_path&gt;\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C2BDAE8C-3DEE-4E4E-B396-99593711A5E1/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C2BDAE8C-3DEE-4E4E-B396-99593711A5E1/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C2BDAE8C-3DEE-4E4E-B396-99593711A5E1/#example","title":"Example","text":"<p>Example 1: This example instructs the tool to use the <code>tb1</code> module from the <code>work</code> library and specifies the location of the source file (<code>stimulus/tb1.v</code>).</p> <pre><code>set_active_testbench \"tb1::work,stimulus/tb1.v\"\n</code></pre> <p>Example 2: This example instructs the tool to use the <code>sdtb1</code> SmartDesign testbench module from the <code>work</code> library and specifies the location of the source file (<code>component/work/sdtb1/sdtb1.v</code>).</p> <pre><code>set_active_testbench \"sdtb1::work,component/work/sdtb1/sdtb1.v\"\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C40007EF-13F6-47B8-B92B-E60129338AD3/","title":"list_false_paths","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C40007EF-13F6-47B8-B92B-E60129338AD3/#description","title":"Description","text":"<p>Returns details about all of the false paths in the current timing constraint scenario.</p> <pre><code>list_false_paths\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C40007EF-13F6-47B8-B92B-E60129338AD3/#arguments","title":"Arguments","text":"Return Type Description <code>string</code> Returns details about all of the false paths in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C40007EF-13F6-47B8-B92B-E60129338AD3/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C40007EF-13F6-47B8-B92B-E60129338AD3/#example","title":"Example","text":"<p>With this command we get the details about all of the false paths in the current timing constraint scenario.</p> <pre><code>puts [list_false_paths]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C40007EF-13F6-47B8-B92B-E60129338AD3/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_false_paths</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C40007EF-13F6-47B8-B92B-E60129338AD3/#see-also","title":"See Also","text":"<ul> <li>set_false_path</li> <li>remove_false_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C466CA0E-6D7E-4242-8745-5F8F78B8D0B4/","title":"check_fdc_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C466CA0E-6D7E-4242-8745-5F8F78B8D0B4/#description","title":"Description","text":"<p>This Tcl command checks FDC (Synplify Netlist Constraint) constraints files associated with the Synthesis tool. FDC constraints are used to optimize the HDL design using Synopsys SynplifyPro Synthesis engine and have the *.fdc extension.</p> <pre><code>check_fdc_constraints -tool {synthesis}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C466CA0E-6D7E-4242-8745-5F8F78B8D0B4/#arguments","title":"Arguments","text":"Parameter Type Description tool string The valid value is synthesis only."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C466CA0E-6D7E-4242-8745-5F8F78B8D0B4/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'check_fdc_constraints -tool \"synthesis | designer | physynth | timing | compilenetlist | pnr\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C466CA0E-6D7E-4242-8745-5F8F78B8D0B4/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C466CA0E-6D7E-4242-8745-5F8F78B8D0B4/#example","title":"Example","text":"<p>The following command checks FDC constraints files associated with the Synthesis tool.</p> <pre><code>check_fdc_constraints -tool {synthesis}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C466CA0E-6D7E-4242-8745-5F8F78B8D0B4/#see-also","title":"See Also","text":"<ul> <li>check_ndc_constraints</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C530C250-93DE-4CF6-B05F-89AAF45B8FAC/","title":"sd_delete_bif_pin","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C530C250-93DE-4CF6-B05F-89AAF45B8FAC/#description","title":"Description","text":"<p>This tcl command deletes one or more BIF pins from the SmartDesign component.</p> <p>Important: This command will not delete multiple bifs in this release. Support for deleting multiple pin a will be provided in the next Libero release. It is not required to build a SmartDesign component. It maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.\u200b</p> <pre><code>sd_delete_bif_pin -sd_name {SmartDesign name} \\\n                  [-library \"library\"] \\\n                  -pin_name {pin name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C530C250-93DE-4CF6-B05F-89AAF45B8FAC/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. It is mandatory. library string Specifies the name of the library the component belongs to. It is optional. pin_name string Specifies the name of the BIF port to be deleted. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C530C250-93DE-4CF6-B05F-89AAF45B8FAC/#error-codes","title":"Error Codes","text":"Error Code Description None\u200b Required parameter 'sd_name' is missing. None\u200b The component 'design_name' doesn't exist. None\u200b Required parameter 'pin_name' is missing. None Parameter 'pin_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_delete_bif_pin -sd_name \"sd_name\" -pin_name \"pin_name\"'. SDCTRL05\u200b Pin 'pin_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C530C250-93DE-4CF6-B05F-89AAF45B8FAC/#supported-families","title":"Supported Families","text":"Supported Families Supported Versions PolarFire\u00ae v12.4+ SmartFusion\u00ae 2 v12.4+ RTG4\u2122 v12.4+ IGLOO\u00ae 2 v12.4+ PolarFire SoC v12.6+"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C530C250-93DE-4CF6-B05F-89AAF45B8FAC/#example","title":"Example","text":"<p>This examples deleted already create \"BIF_1\" port from the 'Top' design:</p> <pre><code>sd_delete_bif_pin -sd_name {sd1} -pin_name {BIF_1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C530C250-93DE-4CF6-B05F-89AAF45B8FAC/#see-also","title":"See Also","text":"<ul> <li>hdl_core_add_bif</li> <li>hdl_core_assign_bif_signal</li> <li>sd_create_bif_port</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C5F40B72-A3D5-4C39-A746-DA9DB6067355/","title":"loopback_test","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C5F40B72-A3D5-4C39-A746-DA9DB6067355/#description","title":"Description","text":"<p>This Tcl command used to start and stop the loopback tests. Loopback data stream patterns are generated and checked by the internal SerDes block. These are used to self-test signal integrity of the device. You can switch the device through predefined tests.</p> <p>Note:</p> <p>loopback_test is renamed as loopback_mode in G5.</p> <pre><code>loopback_test [-deviceName \"device name\"] [-start] \\\n              -serdes \"integer value\" -lane \"integer value\" \\\n              -type \"Loopback Type\"\nloopback_test [-deviceName \"device name\"] [-stop] \\\n              -serdes \"integer value\" -lane \"integer value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C5F40B72-A3D5-4C39-A746-DA9DB6067355/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specifies device name. This parameter is optional if only one device is available in the current configuration or set for debug. start none Starts the loopback test. stop none Stops the loopback test. SerDes integer Specifies SerDes block number. Must be between 0 and 4 and varies between dies. lane integer Specifies SerDes lane number. Must be between 0 and 3. type string Specifies the loopback test type. Loopback test types are: Must be meso (PCS Far End PMA RX to TX Loopback), plesio and parallel. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C5F40B72-A3D5-4C39-A746-DA9DB6067355/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'loopback_test [-deviceName \"device name\"] [-start \"TRUE | FALSE\"] [-stop \"TRUE | FALSE\"] -serdes \"integer value\" -lane \"integer value\" [-type \"Loopback type\"]'. None Required parameter 'serdes' is missing. None Required parameter 'lane' is missing. None serdes: Invalid argument value: 'serdes_value' (expecting integer value). None lane: Invalid argument value: 'lane_value' (expecting integer value). None Loopback test: IDCode verify failed. None Loopback test: Invalid loopback type specified."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C5F40B72-A3D5-4C39-A746-DA9DB6067355/#supported-families","title":"Supported Families","text":"IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C5F40B72-A3D5-4C39-A746-DA9DB6067355/#example","title":"Example","text":"<p>Start and stop loopback tests.</p> <pre><code>loopback_test \u2013start \u2013serdes 1 -lane 1 -type meso\nloopback_test \u2013start \u2013serdes 0 -lane 0 -type plesio\nloopback_test \u2013start \u2013serdes 1 -lane 2 -type parallel\nloopback_test \u2013stop \u2013serdes 1 -lane 2\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C5F40B72-A3D5-4C39-A746-DA9DB6067355/#see-also","title":"See Also","text":"<ul> <li> <p>loopback_mode</p> </li> <li> <p>prbs_test</p> </li> <li> <p>smartbert_test</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C6DC8BF8-746A-46CA-BFBC-17C3DE12BE2E/","title":"configure_flashpro4_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C6DC8BF8-746A-46CA-BFBC-17C3DE12BE2E/#description","title":"Description","text":"<p>This Tcl command changes FlashPro4 programmer settings. You can configure FlashPro programmer in Libero SoC Software or wia this command in FlashPro Express software. You will be able to set VPUMP voltage for the programmer and force TCK drop down list of frequencies you want to use for the programming. Similarly other programmer such as FlashPro3/5/6 can also be selected and related options can be set</p> <pre><code>configure_flashpro4_prg [-vpump {ON|OFF}] \\\n[-clk_mode {discrete_clk | free_running_clk}] \\\n[-force_freq {ON|OFF}] \\\n[-freq {freq}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C6DC8BF8-746A-46CA-BFBC-17C3DE12BE2E/#arguments","title":"Arguments","text":"Parameter Type Description vpump string Enables FlashPro4 programmer to drive VPUMP. Set to ON to drive VPUMP. Valid values are ON or OFF. clk_mode string Specifies free running or discrete TCK. Valid value is \"discrete_clk\" or \"free_running_cl\". force_freq string Forces the FlashPro software to use the TCK frequency specified by the software rather than the TCK frequency specified in the programmer file. Valid values are ON or OFF. freq integer Specifies the TCK frequency in MHz. It can be between 1 MHz to 6 MHz. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C6DC8BF8-746A-46CA-BFBC-17C3DE12BE2E/#error-codes","title":"Error Codes","text":"Error Code    Description    None    Parameter 'parameter\\_name' is not defined. Valid command formatting is ``` configure_flashpro4_prg [-vpump \"ON | OFF\"] \\ [-clk_mode \"free_running_clk | discrete_clk\"] \\ [-force_freq \"ON | OFF\"] \\ [-freq \"freq\"] <pre><code>&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nNone\n\n&lt;/td&gt;&lt;td&gt;\n\nInvalid argument value: \\(expecting 1000000, 2000000, 3000000, 4000000, 5000000 or 6000000\\).\n\n&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nNone\n\n&lt;/td&gt;&lt;td&gt;\n\nInvalid 'clk\\_mode' argument value: '' \\(expecting free\\_running\\_clk or discrete\\_clk\\).\n\n&lt;/td&gt;&lt;/tr&gt;&lt;/tbody&gt;\n&lt;/table&gt;## Supported Families\n\n&lt;table id=\"GUID-73E79B8D-0E43-464F-BB29-5F1B80C0317D\"&gt;&lt;tbody&gt;&lt;tr&gt;&lt;td&gt;\n\nPolarFire\u00ae\n\n&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;\n\nSmartFusion\u00ae 2\n\n&lt;/td&gt;&lt;/tr&gt;&lt;/tbody&gt;\n&lt;/table&gt;## Example\n\nThe following example sets the VPUMP option to ON and uses a free running TCK at a frequency of 4 MHz \\(force\\_freq is set to OFF\\):\n</code></pre> configure_flashpro4_prg -vpump {ON} \\ -clk_mode {free_running_clk} \\ -force_freq {OFF} \\ -freq {4} <pre><code>The following example sets the VPUMP option to ON, uses a discrete TCK and sets force\\_freq to ON at 2 MHz:\n</code></pre> configure_flashpro4_prg -vpump {ON} \\ -clk_mode {discrete_clk} \\ -force_freq {ON} \\ -freq {2} ```  ## See Also  -   configure\\_flashpro3\\_prg -   configure\\_flashpro5\\_prg -   configure\\_flashpro6\\_prg  **Parent topic:**[FlashPro Express Tcl Commands](GUID-4320979B-E17A-424D-ABEB-FC0D4BBACB08.md)"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/","title":"sd_remove_port_synth_attr","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/#description","title":"Description","text":"<p>This Tcl command removes synthesis attribute from the specified port of the specified SmartDesign.</p> <pre><code>sd_remove_port_synth_attr \\\n        -sd_name {SmartDesign component name} \\\n        -port_name {port name} \\\n        [-attr_name {synthesis attribute name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string This argument is used to specify the name of the SmartDesign component from which the port synthesis attribute is removed. This is a mandatory argument. port_name string Name of the port in SmartDesign from which synthesis attribute is removed. This is a mandatory argument. attr_name string Synthesis attribute to be deleted. If the argument is not specified, all the attributes are deleted."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/#synthesis-attributes","title":"Synthesis Attributes","text":"<p>The following is the list of attributes and directives available in the Synopsys\u00ae FPGA synthesis tool that are supported by SmartDesign.</p> Name Object Attribute/Directive syn_insert_buffer port, instance Attribute syn_keep net Directive syn_maxfan port, net, instance, register Attribute syn_no_compile_point module/architecture Attribute syn_noclockbuf port, net, module/architecture Attribute syn_noprune instance, module/architecture Directive syn_preserve register, port, module/architecture Directive Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/#error-codes","title":"Error Codes","text":"Error Code Description None Failed to remove synthesis attribute 'syn_preserve' from the port 'port_name'. This attribute does not exist. SDCTRL05 Pin 'port_name' does not exist. None Parameter 'port_name' has illegal value. None Required parameter 'port_name' is missing. None Parameter 'attr_name' has illegal value. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_remove_port_synth_attr -sd_name \"sd_name\" [-attr_name \"attr_name\"] -port_name \"port_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/#example","title":"Example","text":"<p>This example removes \"syn_preserve\" attribute of \"PRESETN\" port in the \"top\" design.</p> <pre><code>sd_remove_port_synth_attr -sd_name {top} -attr_name {syn_preserve} \\\n                          -port_name {PRESETN}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C734B10A-093C-426B-86E8-13B95FA0A05A/#see-also","title":"See Also","text":"<ul> <li>sd_set_port_synth_attr</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C78E4BD9-3A88-4AF5-823C-582E27D12C78/","title":"create_job_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C78E4BD9-3A88-4AF5-823C-582E27D12C78/#description","title":"Description","text":"<p>This Tcl command creates FlashPro Express job using the programming job exported from Libero.</p> <pre><code>create_job_project -job_project_location {job project location} \\\n-job_file {path and name of job file} \\\n-overwrite value\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C78E4BD9-3A88-4AF5-823C-582E27D12C78/#arguments","title":"Arguments","text":"Parameter Type Description job_project_location string Specifies the location for your FlashPro Express job (*.job) project. Must include the complete path to the *.pro file. If you do not provide the full path, FlashPro infers that you want to open the project from your current working directory. job_file string Path to the Libero job file (*.job) that is used as input to create the Flashpro Express job project. overwrite boolean Set value to TRUE, true or 1 to overwrite your existing job project. Valid values are: TRUE, true, 1, FALSE. false or 0. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C78E4BD9-3A88-4AF5-823C-582E27D12C78/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C78E4BD9-3A88-4AF5-823C-582E27D12C78/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C78E4BD9-3A88-4AF5-823C-582E27D12C78/#example","title":"Example","text":"<p>The following example creates a job project named test.job in the \\fpexpress directory. It does not overwrite the existing job project:</p> <pre><code>create_job_project \\\n-job_project_location {D:\\fpexpress} \\\n-job_file {D:\\test\\designer\\test\\export\\test.job} \u2013overwrite 0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C78E4BD9-3A88-4AF5-823C-582E27D12C78/#see-also","title":"See Also","text":"<ul> <li>open_project</li> </ul> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/","title":"remove_output_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#description","title":"Description","text":"<p>Removes an output delay by specifying both the clocks and port names or the ID of the output_delay constraint to remove. If the clocks and port names do not match an output delay constraint in the current scenario, or if the specified ID does not refer to an output delay constraint, this command fails.</p> <p>Note: Do not specify both the clock and port names and the constraint ID.</p> <pre><code>remove_output_delay -clock clock_name port_pin_list\n</code></pre> <pre><code>remove_output_delay -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#arguments","title":"Arguments","text":"Parameter    Type    Description    `clock`    string    Specifies the clock name to which the specified output delay value is assigned. **Note:** You must specify clock name as `{CLK}`, not `[get_clocks {CLK}]`.    `port_pin_list`    list of strings    Specifies the port names to which the specified output delay value is assigned.    `id`    integer    Specifies the ID of the clock with the output\\_delay value to remove from the current scenario. You must specify either both a clock name and list of port names or the output\\_delay constraint ID."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter -clock has illegal value. None Invalid clock/port arguments. None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock or port names, either alone or in an accessor command.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#example","title":"Example","text":"<p>The following example removes the output delay from <code>CLK1</code> on port <code>out1</code>.</p> <pre><code>remove_output_delay -clock {CLK1} [get_ports out1]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_output_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C7DF0865-1DA7-4CBB-BE49-00B26975E675/#see-also","title":"See Also","text":"<ul> <li>set_output_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C81FBA78-4F8D-44BE-B0A0-910F9089E93E/","title":"sd_save_core_instance_config","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C81FBA78-4F8D-44BE-B0A0-910F9089E93E/#description","title":"Description","text":"<p>This Tcl command is used to save the core instance configuration specified using one or more 'sd_configure_core_instance' commands. This command is typically used after configuring a core instance in a SmartDesign, to save that core instance's configuration.</p> <pre><code>sd_save_core_instance_config -sd_name {smartdesign component name} \\\n                             -instance_name {core instance name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C81FBA78-4F8D-44BE-B0A0-910F9089E93E/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the core instance in the SmartDesign for which the configuration must be saved. It ismandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C81FBA78-4F8D-44BE-B0A0-910F9089E93E/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'instance_name' has illegal value. None Required parameter 'instance_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'sd_save_core_instance_config -sd_name \"sd_name\" -instance_name \"instance_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C81FBA78-4F8D-44BE-B0A0-910F9089E93E/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C81FBA78-4F8D-44BE-B0A0-910F9089E93E/#example","title":"Example","text":"<p>This example saves \"COREFIFO_0\" core instance configuration.</p> <pre><code>sd_save_core_instance_config -sd_name {SD1} -instance_name {COREFIFO_0}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C875132D-E116-49F2-892F-F862E2A701E5/","title":"enable_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C875132D-E116-49F2-892F-F862E2A701E5/#description","title":"Description","text":"<p>This Tcl command enables or disables a device in the chain (if the device is disabled, it is bypassed). Chain programming mode must be set. The device must be a Microchip device.</p> <pre><code>enable_device -name {device name} -enable {TRUE | FALSE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C875132D-E116-49F2-892F-F862E2A701E5/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies your device name. This parameter is mandatory. enable boolean Specifies whether the device is to be enabled or disabled. If you specify multiple devices, this argument applies to all specified devices. Specify 1 or \"TRUE\" to enable device, specify 0 or \"FALSE\" to enable device. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C875132D-E116-49F2-892F-F862E2A701E5/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Required parameter 'enable' is missing. None The device with name 'MyDevice1' doesn't exist None enable: Invalid argument value: '' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'enable' has illegal value. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'enable_device -name \"name\" -enable \"TRUE | FALSE\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C875132D-E116-49F2-892F-F862E2A701E5/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C875132D-E116-49F2-892F-F862E2A701E5/#example","title":"Example","text":"<p>The following example disables the device 'MyDevice' in the chain.</p> <pre><code>enable_device -name {MyDevice} -enable {FALSE}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C9B62BF0-7F23-465A-BF37-301F944699AB/","title":"check_sdc_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C9B62BF0-7F23-465A-BF37-301F944699AB/#description","title":"Description","text":"<p>This Tcl command checks Synopsys Design Constraints (SDC) constraint files associated with the Libero tools: designer, synthesis or timing.</p> <p>Note: This command cannot be run until Compile has been run.</p> <pre><code>check_sdc_constraints -tool {tool_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C9B62BF0-7F23-465A-BF37-301F944699AB/#arguments","title":"Arguments","text":"Parameter Type Description tool string Valid values are: synthesis, designer and timing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C9B62BF0-7F23-465A-BF37-301F944699AB/#error-codes","title":"Error Codes","text":"Error Code Description None type: Invalid argument value: '' (expecting synthesis, designer, physynth, timing or compilenetlist). None Parameter 'param_name' is not defined. Valid command formatting is 'check_pdc_constraints -tool \"synthesis | designer | physynth | timing | compilenetlist | pnr\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C9B62BF0-7F23-465A-BF37-301F944699AB/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-C9B62BF0-7F23-465A-BF37-301F944699AB/#example","title":"Example","text":"<p>This command checks the SDC constraint files associated with Timing Verification.</p> <pre><code>check_sdc_constraints -tool {timing}\n</code></pre> <p>This command checks the SDC constraint files associated with Place and Route.</p> <pre><code>check_sdc_constraints -tool {designer}\n</code></pre> <p>This command checks the SDC constraint files associated with Synthesis.</p> <pre><code>check_sdc_constraints -tool {synthesis}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CA9BC2CF-F72C-482C-86D7-50E4F4A59E95/","title":"export_job_data","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CA9BC2CF-F72C-482C-86D7-50E4F4A59E95/#description","title":"Description","text":"<p>This Tcl command configures the parameters for the Job Manager Data Container (JDC) file to be exported from Libero and used by Job Manager. The exported file has a <code>*.jdc</code> file name extension. All parameters are optional. Default values are used if parameters are omitted.</p> <pre><code>export_job_data \\\n         [-file_name \"filename\"] \\\n         [-export_dir {absolute or relative path of the exported file}] \\\n         [-components \"SECURITY | FABRIC | ENVM\"] \\\n         [-include_spi_flash \"value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CA9BC2CF-F72C-482C-86D7-50E4F4A59E95/#arguments","title":"Arguments","text":"Parameter    Type    Description    file\\_name    string    Specifies the name of the file that will be exported. The default file name is the design name.    export\\_dir    string    Specifies the directory location for the export. By default, the file is saved in the `Libero projects/designer//export` directory with `*.jdc` file extension.    components    string    Specifies the components of the design that will be saved to the file. The value can be any one or a combination of `SECURITY`, `FABRIC`, `SNVM`, and `ENVM` if they are available in the design. If the parameter is omitted, all available components of the design will be saved. **Important:** The SECURITY component must be selected if user security is initialized for the current Libero\u00ae design.    include\\_spi\\_flash    boolean    Use the Configure Design Initialization Data and Memories tool to configure this option. Valid value is 0 and 1. Default is 0."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CA9BC2CF-F72C-482C-86D7-50E4F4A59E95/#error-codes","title":"Error Codes","text":"Error Code Description None PolarFire\u00ae: No bitstream components or SPI Flash data are selected to include in exported programming data file. None PolarFire: SPI Flash Memory is not configured. Use the Configure Design Initialization Data and Memories tool to configure it. None IGLOO\u00ae 2, PolarFire: The eNVM component is not available in the current design. None SmartFusion\u00ae 2: The eNVM component is not supported in the current design. None PolarFire: Invalid argument value. Expecting SECURITY, FABRIC, SNVM, ENVM or FABRIC_SNVM. None SmartFusion components: Invalid argument value. 'FABRIC_SNVM' (expecting SECURITY, FABRIC or ENVM) None SmartFusion 2, IGLOO 2: Parameter 'include_spi_flash' is not defined. Valid command formatting is 'export_job_data [-file_name \"file_name\"] \\ [-export_dir \"export_dir\"] \\ [-components \"[SECURITY | FABRIC | ENVM]+\"] None SmartFusion 2, IGLOO 2: There are no bitstream components to include in exported programming data file. None IGLOO 2: Invalid argument value: 'FM' (expecting SECURITY, FABRIC or ENVM). None include_spi_flash: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'export_job_data [-file_name \"file_name\"] \\ [-export_dir \"export_dir\"] \\ [-components \"[SECURITY | FABRIC | SNVM | ENVM | FABRIC_SNVM]+\"] \\ [-include_spi_flash \"TRUE | FALSE\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CA9BC2CF-F72C-482C-86D7-50E4F4A59E95/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CA9BC2CF-F72C-482C-86D7-50E4F4A59E95/#example","title":"Example","text":"<p>The following example exports Job Manager Data Container file (sd1.jdc) with FABRIC component.</p> <pre><code>export_job_data \\ \n-file_name {sd1} \\\n-export_dir {D:\\sd_prj\\test3T\\designer\\sd1\\export} \\\n-components {FABRIC}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CAFB615D-4C71-4E5A-9D7A-1B3285C87CA2/","title":"edit_post_layout_design","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CAFB615D-4C71-4E5A-9D7A-1B3285C87CA2/#description","title":"Description","text":"<p>This is the Design Flow tool that allows you to tune I/O signal integrity parameters and external timing without executing Place and Route again. Input is provided using a PDC file.</p> <p>The PDC file contains one or more invocations of two PDC commands:</p> <ul> <li><code>edit_io</code></li> <li><code>edit_instance_delay</code></li> </ul> <p>The <code>edit_post_layout_design</code> command fails when any commands in the input PDC file fail. The PDC commands fail, if the syntax is incorrect, the referenced instances do not exist, or the values are out of legal ranges. If the batch command fails, the layout state of the design does not change. If the batch command succeeds:</p> <ul> <li>Layout state changes to reflect the values in the PDC commands.</li> <li>Pin report and delay instance report files are regenerated to reflect the latest values.</li> <li>Downstream tools Verify Timing, Verify Power, Generate FPGA Array Data, and Generate Back Annotated Files are invalidated.</li> </ul> <p>Note:</p> <ul> <li> <p>The file is not managed by the project (no import/link into the project).</p> </li> <li> <p>The file does not show up in the Libero Constraint Manager window. It is not a source to the layout tool.</p> </li> <li> <p>The file is not linked. Therefore, there is no clean/un-link option for it.</p> </li> </ul> <p>The <code>edit_post_layout_design</code> command generates the <code>&lt;project&gt;/designer/&lt;root&gt;/top_editpostlayout_log.log</code> file to provide information about the run, and the PDC file that is used in the run.</p> <pre><code>edit_post_layout_design \\\n             -file {absolute or relative path and name of the pdc file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CAFB615D-4C71-4E5A-9D7A-1B3285C87CA2/#arguments","title":"Arguments","text":"Parameter Type Description file string Mandatory. Specifies absolute or relative path and name of the <code>.pdc</code> file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CAFB615D-4C71-4E5A-9D7A-1B3285C87CA2/#error-codes","title":"Error Codes","text":"Error Code Description None Specify a pdc file as an input. None File <code>/prj/user.pdc</code> does not exist. 19138170 Parameter 'param_name' is not defined. [edit_io -param_name][/prj/example.pdc] 19138170 Required parameter 'port_name' is missing. [edit_io][/prj/example.pdc] 19138170 Parameter 'port_name' is missing or has invalid value. [edit_io][/prj/example.pdc] 19138170 Parameter 'port_name' has illegal value. [edit_io][/prj/example.pdc] 19138170 Required parameter 'inst_name' is missing. [edit_instance_delay][/prj/example.pdc] 19138170 Parameter 'param_name' is not defined. [edit_instance_delay -param_name][edit_instance_delay][/prj/example.pdc] 19138170 Required parameter 'properties' is missing. [edit_instance_delay][/prj/example.pdc] 19138170 Parameter 'properties' has illegal value. [edit_instance_delay][/prj/example.pdc] None Post layout tuning cannot be done because Place and Route has not been run. Run Place and Route and then try again. 19137989 Port name does not exist in the netlist or is not connected to an IoCell macro.[edit_io -port_name \"port_name\"][[/prj/example.pdc] None Parameter 'param_name' is not defined. Valid command formatting is 'edit_post_layout_design -file \"file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CAFB615D-4C71-4E5A-9D7A-1B3285C87CA2/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CAFB615D-4C71-4E5A-9D7A-1B3285C87CA2/#example","title":"Example","text":"<p>The following example edits the post-layout design database using 'edit_io' invocation of PDC commands with 'port_name' option:</p> <pre><code>edit_post_layout_design -file {./user.pdc}\n</code></pre> <p>The `` contains the 'edit_io' PDC command:</p> <pre><code>edit_io -port_name \"D\"\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CBA30FF6-7297-4CF8-920B-4DA29AE11D30/","title":"GENERATEPROGRAMMINGFILE","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CBA30FF6-7297-4CF8-920B-4DA29AE11D30/#description","title":"Description","text":"<p>\"GENERATEPROGRAMMINGFILE\" is a command tool used in the configure_tool and run_tool commands. The <code>configure_tool -name {GENERATEPROGRAMMINGFILE}</code> Tcl command configures tool options. The <code>run_tool -name {GENERATEPROGRAMMINGFILE}</code> Tcl command runs the specified tool with the options specified in configure_tool.</p> <p>Important: The tools have the new Tcl parameters sanitize_snvm (PolarFire, RT PolarFire, and PolarFire SoC) and sanitize_envm (SmartFusion 2, IGLOO 2, and PolarFire SoC) available from Libero v12.6.</p> <p>The command usage for the PolarFire is the following:</p> <pre><code>configure_tool -name {GENERATEPROGRAMMINGFILE} \\\n               -params {program_fabric: true | false } \\\n               -params {program_security: true | false } \\\n               -params {program_snvm: true | false} \\\n               -params {sanitize_snvm: true | false}\nrun_tool -name {GENERATEPROGRAMMINGFILE}\n</code></pre> <p>The command usage for the RTG4 is the following:</p> <pre><code>configure_tool -name {GENERATEPROGRAMMINGFILE} \\\n               -params {program_fabric: true | false } \\\n               -params {program_security: true | false } \\\n               -params {program_mode:selected_features} \\\n               -params {program_envm: true | false} \\\n               -params {sanitize_envm: true | false} \nrun_tool -name {GENERATEPROGRAMMINGFILE}\n</code></pre> <p>The command usage for the SmartFusion 2, IGLOO 2 is the following:</p> <pre><code>configure_tool -name {GENERATEPROGRAMMINGFILE} \\\n               -params {program_fabric: true | false } \\\n               -params {program_security: true | false } \\\n               -params {program_snvm: true | false} \\\n               -params {sanitize_snvm: true | false} \nrun_tool -name {GENERATEPROGRAMMINGFILE}\n</code></pre> <p>The command usage for the PolarFire SoC is the following:</p> <pre><code>configure_tool -name {GENERATEPROGRAMMINGFILE} \\\n               -params {program_fabric_snvm: true | false} \\\n               -params {program_security: true | false} \\\n               -params {program_envm: true | false} \\\n               -params {sanitize_envm: true | false} \\\n               -params {sanitize_snvm: true | false}\nrun_tool -name {GENERATEPROGRAMMINGFILE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CBA30FF6-7297-4CF8-920B-4DA29AE11D30/#arguments","title":"Arguments","text":"<p>The following table list the \"GENERATEPROGRAMMINGFILE\" arguments for PolarFire.</p> Parameter Type Description program_fabric boolean Include fabric component in the programming bitstream. The acceptable values are: true, false. program_security boolean Include custom security component in the programming bitstream (\"true\" only if custom security was defined). The acceptable values are: true, false. program_snvm boolean Include sNVM component in the programming bitstream (\"true\" only if sNVM available in the design). The acceptable values are: true, false. sanitize_snvm boolean Enable eNVM sanitization. <p>The following table list the \"GENERATEPROGRAMMINGFILE\" arguments for RTG4.</p> Parameter Type Description program_fabric boolean Include fabric component in the programming bitstream. The acceptable values are: true, false. program_mode string The possible value is \"selected_features.\" program_security boolean Include custom security component in the programming bitstream (\"true\" only if custom security was defined). The acceptable values are: true, false. program_envm boolean Include eNVM component in the programming bitstream (\"true\" only if eNVM available in the design). The acceptable values are: true, false. sanitize_envm boolean Enable eNVM sanitization. <p>The following table list the \"GENERATEPROGRAMMINGFILE\" arguments for SmartFusion 2, IGLOO 2.</p> Parameter Type Description program_fabric boolean Include fabric component in the programming bitstream. The acceptable values are: true, false. program_security boolean Include custom security component in the programming bitstream (\"true\" only if custom security was defined). The acceptable values are: true, false. program_envm boolean Include eNVM component in the programming bitstream (\"true\" only if eNVM available in the design). The acceptable values are: true, false. sanitize_snvm boolean Enable sNVM sanitization. <p>The following table list the \"GENERATEPROGRAMMINGFILE\" arguments for PolarFire SoC.</p> Parameter Type Description program_fabric_snvm boolean Include Fabric/sNVM component in the programming bitstream. The acceptable values are: true, false. program_security boolean Include custom security component in the programming bitstream (\"true\" only if custom security was defined). The acceptable values are: true, false. program_envm boolean Include eNVM component in the programming bitstream (\"true\" only if eNVM available in the design). The acceptable values are: true, false. sanitize_envm boolean Enable eNVM sanitization. sanitize_snvm boolean Enable sNVM sanitization. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CBA30FF6-7297-4CF8-920B-4DA29AE11D30/#error-codes","title":"Error Codes","text":"Error Code Description None You must select at least one component to program. None Parameter program_snvm does not exist. None Parameter program_envm does not exist. None Fabric/sNVM is not selected for programming; sNVM sanitization is not available."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CBA30FF6-7297-4CF8-920B-4DA29AE11D30/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CBA30FF6-7297-4CF8-920B-4DA29AE11D30/#example","title":"Example","text":"<p>Configure \"GENERATEPROGRAMMINGFILE\" for PolarFire device:</p> <pre><code>configure_tool -name {GENERATEPROGRAMMINGFILE} \\\n               -params {program_fabric:false} \\\n               -params {program_security:true} \\\n               -params {program_snvm:true} \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CBA30FF6-7297-4CF8-920B-4DA29AE11D30/#see-also","title":"See Also","text":"<ul> <li>GENERATEPROGRAMMINGDATA</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCD8B76E-23D2-4BA5-897D-B8A74178BA02/","title":"get_libero_version","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCD8B76E-23D2-4BA5-897D-B8A74178BA02/#description","title":"Description","text":"<p>This Tcl command returns the version number of the Libero SoC version. The value that is returned is the same as the version number that is displayed in the Help &gt; About Libero window.</p> <pre><code>get_libero_version\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCD8B76E-23D2-4BA5-897D-B8A74178BA02/#arguments","title":"Arguments","text":"Return Type Description string Returns the version number of the Libero SoC version."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCD8B76E-23D2-4BA5-897D-B8A74178BA02/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCD8B76E-23D2-4BA5-897D-B8A74178BA02/#example","title":"Example","text":"<p>The following example displays Libero version number with var2 variable.</p> <pre><code>get_libero_version\n#save into a variable\nset var2 [get_libero_version]\n#display variable\nputs \"Libero Version is $var2\"\n</code></pre> <p>You will see output similar to the following.</p> <pre><code>Libero Version is 12.6.0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCD8B76E-23D2-4BA5-897D-B8A74178BA02/#see-also","title":"See Also","text":"<ul> <li>get_libero_release</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCF66A85-5536-4FF0-B9C3-7EC93AD7E612/","title":"add_actel_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCF66A85-5536-4FF0-B9C3-7EC93AD7E612/#description","title":"Description","text":"<p>This Tcl command adds an Actel device to the chain. Either the file or device parameter must be specified. Chain programming mode must have been set.</p> <pre><code>add_actel_device -name {name} \\\n                 [-file {filename}] \\\n                 [-device {device}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCF66A85-5536-4FF0-B9C3-7EC93AD7E612/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the device user name. This parameter is mandatory. file string Specifies a programming filename. This is an optional parameter. device string Specifies the device family (such as MPF300). This is an optional parameter. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCF66A85-5536-4FF0-B9C3-7EC93AD7E612/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'name' has illegal value. None You must either specify the 'file' or the 'device' parameter. None Parameter 'param_name' is not defined. Valid command formatting is 'add_actel_device [-file \"file\"] [-device \"device\"] [-name \"name\"]'. None Parameter name is missing or has invalid value. None Parameter 'device' has illegal value. None Parameter 'file' has illegal value. None Empty file 'stp_file.stp'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCF66A85-5536-4FF0-B9C3-7EC93AD7E612/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CCF66A85-5536-4FF0-B9C3-7EC93AD7E612/#example","title":"Example","text":"<p>This example adds \"MPF300T\" device with name \"dev_name\":</p> <pre><code>add_actel_device -device {MPF300T} -name {dev_name}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD29531C-1BAE-4BCE-8CDE-1843C2145A34/","title":"PROGRAMDEVICE","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD29531C-1BAE-4BCE-8CDE-1843C2145A34/#description","title":"Description","text":"<p>\"PROGRAMDEVICE\" is a command tool used in configure_tool and run_tool. Configure_tool allows you to configure the tool\u2019s parameters and values prior to executing the tool. \"run_tool\" executes the tool with the configured parameters. To program the design in Libero SoC, you must first configure the \"PROGRAMDEVICE\" tool with configure_tool command and then execute the \"PROGRAMDEVICE\" command with the run_tool command. Use the commands to configure the programming action and the programming procedures associated with the program action.</p> <pre><code>configure_tool -name {PROGRAMDEVICE} \\\n               -params {prog_action: params_value}\nrun_tool -name {PROGRAMDEVICE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD29531C-1BAE-4BCE-8CDE-1843C2145A34/#arguments","title":"Arguments","text":"Parameter    Type    Description    prog\\_action    string    The acceptable values for this argument are the following: -   PROGRAM - Programs all selected family features: FPGA Array, targeted eNVM clients and security settings. Mandatory procedures are: INIT\\_VARIABLES\\_FOR\\_ACTION, SET\\_PROGRAM\\_ACTIONTYPE, VERIFY\\_IDCODE, PROC\\_ENABLE, DO\\_PROGRAM, DO\\_VERIFY \\(optional\\) and DO\\_EXIT. -   VERIFY - Verifies all selected family features: FPGA Array, targeted eNVM clients and security settings. Mandatory procedures are: INIT\\_VARIABLES\\_FOR\\_ACTION, SET\\_VERIFY\\_ACTIONTYPE, VERIFY\\_IDCODE, PROC\\_ENABLE, DO\\_VERIFY and DO\\_EXIT. -   ERASE - Erases the selected family features: FPGA Array and security settings. Mandatory procedures are: INIT\\_VARIABLES\\_FOR\\_ACTION, SET\\_ERASE\\_ACTIONTYPE, VERIFY\\_IDCODE, PROC\\_ENABLE, DO ERASE and DO\\_EXIT. -   DEVICE\\_INFO - Displays the IDCODE, the design name, the checksum, and device security settings and programming environment information programmed into the device. Mandatory procedures are: INIT\\_VARIABLES\\_FOR\\_ACTION, SET\\_DEVICE\\_INFO\\_ACTIONTYPE, VERIFY\\_IDCODE, DO\\_DEVICE\\_INFO and DO\\_EXIT. -   READ\\_IDCODE - Reads the device ID code from the device. Mandatory procedures are: INIT\\_VARIABLES\\_FOR\\_ACTION, SET\\_READ\\_IDCODE, VERIFY\\_IDCODE, PRINT\\_IDCODE and DO\\_EXIT. -   ENC\\_DATA\\_AUTHENTICATION - Encrypted bitstream authentication data. Mandatory procedures are: INIT\\_VARIABLES\\_FOR\\_ACTION, SET\\_AUTHORIZATION\\_ACTIONTYPE, VERIFY\\_IDCODE, DO\\_AUTHENTICATION and DO\\_EXIT. -   VERIFY\\_DIGEST - Calculates the digests for the components included in the bitstream and compares them against the programmed values. Mandatory procedures are: INIT\\_VARIABLES\\_FOR\\_ACTION, VERIFY\\_IDCODE, PROC\\_ENABLE, DO\\_ENABLE\\_FABRIC \\(recommended\\), DO\\_ENABLE\\_SECURITY \\(recommended\\), DO\\_VERIFY\\_DIGEST \\(recommended\\) and DO\\_EXIT. -   READ\\_DEVICE\\_CERTIFICATE - Reads the device certificate from the device.   Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD29531C-1BAE-4BCE-8CDE-1843C2145A34/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD29531C-1BAE-4BCE-8CDE-1843C2145A34/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD29531C-1BAE-4BCE-8CDE-1843C2145A34/#example","title":"Example","text":"<p>The following example configures \"PROGRAMDEVICE\" tool to display the IDCODE, design name, device security settings and calculates the digests:</p> <pre><code>configure_tool -name {PROGRAMDEVICE} \\\n               -params {prog_action:VERIFY_DIGEST} \\\n               -params {prog_action:DEVICE_INFO}\nrun_tool -name {PROGRAMDEVICE} #run_tool takes no parameters\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD45B562-4FE6-4D4D-9414-C6B3CC933D89/","title":"generate_sb_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD45B562-4FE6-4D4D-9414-C6B3CC933D89/#description","title":"Description","text":"<p>This Tcl command is used to generate a System Builder component.</p> <pre><code>generate_sb_component \\\n-component_name {component_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD45B562-4FE6-4D4D-9414-C6B3CC933D89/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD45B562-4FE6-4D4D-9414-C6B3CC933D89/#example","title":"Example","text":"<pre><code>generate_sb_component -component_name {sb}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD881DBA-BED9-4BE7-B7B4-5359C305F0A3/","title":"HSM Tcl Commands","text":"<ul> <li> <p>list_all_hsm_tickets </p> </li> <li> <p>complete_prog_job </p> </li> <li> <p>get_job_status </p> </li> <li> <p>process_job_request </p> </li> <li> <p>remove_hsm_tickets </p> </li> <li> <p>set_hsm_params </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8E0222-DB08-421E-9154-2F74DD2A9D0A/","title":"write_lsram","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8E0222-DB08-421E-9154-2F74DD2A9D0A/#description","title":"Description","text":"<p>This tcl command writes a word into the specified large TPSRAM location.</p> <p>TPSRAM block has aspect ratio of 512x40 (ECC disabled) and 512x33 (ECC enabled). SmartDebug enhanced the physical block view to read and write as 40-bit and 33-bit data. The write value is more than the size of integer and hence provided a new parameter -tpsramValue to accommodate the changes</p> <p>Write onto TPSRAM physical block \u2192 40-bit wide or 33-bit wide for PF and 18-bit wide or 36-bit wide for RTG4</p> <pre><code>**Physical block**\nwrite_lsram [-deviceName \"device name\"] \\\n            -name {physical block name} \\\n            -offset {offset value} \\\n            -value {integer value} \\\n            [-tpsramValue \"TPSRAM physical block word value\"]\n**Logical block**\nwrite_lsram [-deviceName \"device name\"] \\\n            -logicalBlockName {block name} \\\n            -port {port name} \\\n            -offset {offset value} \\\n            -logicalValue {hexadecimal value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8E0222-DB08-421E-9154-2F74DD2A9D0A/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. name string Specifies the name for the target block. logicalBlockName string Specifies the name of the user defined memory block. port string Specifies the port of the memory block selected. Can be either Port A or Port B. offset integer Offset (address) of the target word within the memory block. logicalValue hexadecimal Specifies the hexadecimal value to be written to the memory block. Size of the value is equal to the width of the output port selected. value integer Word to be written to the target location. Depending on the configuration of memory blocks, the width can be 1, 2, 5, 10, or 20 bits.This is an integer, which minimum value is 0 and may go up to depending on the size of each location} tpsramValue integer integer value, minimum value is 0 to (2^N - 1) where N is number of bits configured.PolarFire , PolarFire Soc and RTG4 only. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8E0222-DB08-421E-9154-2F74DD2A9D0A/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'write_lsram [-deviceName \"device name\"] [-name \"LSRAM block name\"] [-logicalBlockName \"USRAM user defined block name\"] [-port \"LSRAM port name\"] [-offset \"integer value\"] [-logicalValue \"LSRAM block word value\"] [-value \"integer value\"] [-tpsramValue \"TPSRAM physical block word value\"]'. None Parameter 'name' has illegal value None Missing argument. Must specify '-name' or '-logicalBlockName'. None Parameter 'logicalValue' has illegal value. None Error write LSRAM block PF_DPSRAM_C0_0/PF_DPSRAM_C0_0: Target memory block should first be read before write.. None Parameter 'logicalBlockName' has illegal value. None LSRAM block cannot be read. Use phyical block option to read. None RAM port name must be specified. None Parameter 'port' has illegal value. None Port port_name is an invalid Port name. None Parameter 'file' has illegal value Parameter 'tpsramValue' has illegal value. None Parameter 'value' has illegal value. None value: Invalid argument value: 'value' (expecting integer value). None Parameter 'offset' has illegal value. None offset: Invalid argument value: 'value' (expecting integer value). None Active probe value must be specified."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8E0222-DB08-421E-9154-2F74DD2A9D0A/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8E0222-DB08-421E-9154-2F74DD2A9D0A/#example","title":"Example","text":"<p>This example writes a value of 69905 to the physical block of device PolarFire in the \"PF_DPSRAM_C0_0/INST_RAM1K20_IP\" with an offset of 3:</p> <pre><code>write_lsram -name {PF_DPSRAM_C0_0/INST_RAM1K20_IP} \\\n            -offset 3 -value 69905\n</code></pre> <pre><code>write_lsram -logicalBlockName {PF_DPSRAM_C0_0/PF_DPSRAM_C0_0} \\\n            -port {Port B} -offset {1} -logicalValue {0xA} \\\n            -tpsramValue 300\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8E0222-DB08-421E-9154-2F74DD2A9D0A/#see-also","title":"See Also","text":"<ul> <li>read_lsram</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8F3042-4D3F-4045-8927-2B7547891D77/","title":"import_ddc_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8F3042-4D3F-4045-8927-2B7547891D77/#description","title":"Description","text":"<p>This is a Standalone SmartDebug command. Enables you to import DDC file (created through Export SmartDebug Data in Libero) into the debug project.</p> <pre><code>import_ddc_file -import_ddc \"DDC file\" -device_name \"device name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8F3042-4D3F-4045-8927-2B7547891D77/#arguments","title":"Arguments","text":"Parameter Type Description import_ddc string Specify path to the DDC file. This parameter is mandatory. device_name string Specify the device name. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8F3042-4D3F-4045-8927-2B7547891D77/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'import_ddc' is missing. None Required parameter 'device_name' is missing. None Failed to import DDC file '*.ddc'. There is no device 'device_name' in the current JTAG chain. None Parameter 'param_name' is not defined. Valid command formatting is'import_ddc_file -import_ddc \"DDC file\" -device_name \"device name\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8F3042-4D3F-4045-8927-2B7547891D77/#supported-families","title":"Supported Families","text":"PolarFire    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8F3042-4D3F-4045-8927-2B7547891D77/#example","title":"Example","text":"<p>This example importes DDC file to the debug project:</p> <pre><code>import_ddc_file -import_ddc {./src/top.ddc} -device_name {MPF250T_ES}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CD8F3042-4D3F-4045-8927-2B7547891D77/#see-also","title":"See Also","text":"<ul> <li>new_project</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCAD3C7-1E6D-4D1B-A61B-FE8143E5F78B/","title":"mss_disable_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCAD3C7-1E6D-4D1B-A61B-FE8143E5F78B/#description","title":"Description","text":"<p>This command is used to disable a core instance inside the MSS component.</p> <pre><code>mss_disable_instance \\\n-component_name {component_name} \\\n-instance_name {instance_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCAD3C7-1E6D-4D1B-A61B-FE8143E5F78B/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the MSS component. -instance_name {instance_name} string Mandatory. Name of the core instance to be disabled inside the MSS component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCAD3C7-1E6D-4D1B-A61B-FE8143E5F78B/#example","title":"Example","text":"<pre><code>mss_disable_instance -component_name {test_sb_MSS} -instance_name {I2C_1}\n</code></pre> <p>Parent topic:MSS Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/","title":"set_max_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/#description","title":"Description","text":"<p>Specifies the required maximum delay for timing paths in the current design. The path length for any startpoint in <code>from_list</code> to any endpoint in <code>to_list</code> must be less than the <code>delay_value</code>. The timing engine automatically derives the individual maximum delay targets from clock waveforms and port input or output delays. For more information, refer to the <code>create_clock, set_input_delay</code>, and <code>set_output_delay</code> commands. The maximum delay constraint is a timing exception. This constraint overrides the default single cycle timing relationship for one or more timing paths. This constraint also overrides a multi-cycle path constraint.</p> <p>You must specify at least one of the <code>-from</code> , <code>-to</code>, or <code>-through</code> arguments for this constraint to be valid.</p> <pre><code>set_max_delay delay_value [-ignore_clock_latency] [-from from_list ] [-to to_list ] [-through through_list ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/#arguments","title":"Arguments","text":"Parameter    Type    Description    `delay_value`    floating point    Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths. -   If the path starting point is on a sequential device, the tool includes clock skew in the computed delay. -   If the path starting point has an input delay specified, the tool adds that delay value to the path delay. -   If the path ending point is on a sequential device, the tool includes clock skew and library setup time in the computed delay. -   If the ending point has an output delay specified, the tool adds that delay to the path delay.    `from`    list of strings    Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.    `to`    list of strings    Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.    `through`    list of strings    Specifies a list of pins, ports, nets, or instances \\(cells\\) through which the timing paths must pass.    `ignore_clock_latency`    flag    Specifies that the calculation of slack for the specified path excludes clock skew and jitter, and only the data path is considered. **Note:**  -   The flag is useful for analyzing the paths between the sequential elements driven by asynchronous clocks. -   This argument is not supported by the Synplify Pro Synthesis software. In Libero Design flow, this option is skipped for the Synplify Pro Synthesis software.   Return Type Description <code>integer</code> Returns the ID of the clock maximum delay constraint."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/#error-codes","title":"Error Codes","text":"Error Code    Description    Error: SDC0021    Invalid max delay constraint: the `-from` value is incorrect.    Error: SDC0022    Invalid max delay constraint: the `-from` is empty.    Error: SDC0023    Invalid max delay constraint: the `-to` value is incorrect.    Error: SDC0024    Invalid max delay constraint: the `-to` is empty.    Error: SDC0026    Invalid max delay constraint: the `-through` is empty    Error: SDC0061    Invalid max delay constraint: Missing or Illegal parameter/value.    Warning    cell \\(get\\_cells\\) is incorrect type;\"`-through`\" objects must be of type net \\(`get_nets`\\), or pin \\(`get_pins`\\).**Note:** Constraint will be disabled.    Warning    port \\(get\\_ports\\) is incorrect type;\"`-through`\" objects must be of type net \\(`get_nets`\\), or pin \\(`get_pins`\\). **Note:** Constraint will be disabled."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/#example","title":"Example","text":"<p>The following example sets a maximum delay by constraining all paths from <code>ff1a:CLK or ff1b:CLK</code> to <code>ff2e:D</code> with a delay less than 5 ns.</p> <pre><code>set_max_delay 5 -from {ff1a:CLK ff1b:CLK} -to {ff2e:D}\n</code></pre> <p>The following example sets a maximum delay by constraining all paths to output ports whose names start by \"out\" with a delay less than 3.8 ns.</p> <pre><code>set_max_delay 3.8 -to [get_ports out*]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>set_max_delay</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDCFAAE7-BB67-4F0A-9E54-88F759325E05/#see-also","title":"See Also","text":"<ul> <li>set_max_delay</li> <li>remove_max_delay</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDF63D82-F9E1-4A16-B138-FC5E60255E14/","title":"save_log","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDF63D82-F9E1-4A16-B138-FC5E60255E14/#description","title":"Description","text":"<p>This Tcl command saves your FlashPro or FlashPro Express log file. Equivalent to clicking the Project menu, and choosing Export Log File.</p> <pre><code>save_log -file {absolute or relative path of log file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDF63D82-F9E1-4A16-B138-FC5E60255E14/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies absolute or relative path and the name of the log file. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDF63D82-F9E1-4A16-B138-FC5E60255E14/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDF63D82-F9E1-4A16-B138-FC5E60255E14/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CDF63D82-F9E1-4A16-B138-FC5E60255E14/#example","title":"Example","text":"<p>The following example saves the log file with the name 'my_logfile.log':</p> <pre><code>save_log -file {my_logfile.log}\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE445F8D-419D-434B-9288-A0005F280E89/","title":"Project Manager Tcl Commands","text":"<ul> <li> <p>add_file_to_library </p> </li> <li> <p>add_library </p> </li> <li> <p>add_modelsim_path </p> </li> <li> <p>add_profile </p> </li> <li> <p>associate_stimulus </p> </li> <li> <p>build_design_hierarchy </p> </li> <li> <p>change_link </p> </li> <li> <p>change_all_links </p> </li> <li> <p>change_vault_location </p> </li> <li> <p>check_fdc_constraints </p> </li> <li> <p>check_hdl </p> </li> <li> <p>check_ndc_constraints </p> </li> <li> <p>check_pdc_constraints </p> </li> <li> <p>check_sdc_constraints </p> </li> <li> <p>cleanall_tool </p> </li> <li> <p>close_design </p> </li> <li> <p>close_project </p> </li> <li> <p>configure_core </p> </li> <li> <p>create_and_configure_core </p> </li> <li> <p>configure_tool </p> </li> <li> <p>create_links </p> </li> <li> <p>create_set </p> </li> <li> <p>create_smartdesign </p> </li> <li> <p>delete_component </p> </li> <li> <p>delete_files </p> </li> <li> <p>download_core </p> </li> <li> <p>download_latest_cores </p> </li> <li> <p>edit_profile </p> </li> <li> <p>edit_post_layout_design </p> </li> <li> <p>export_as_link </p> </li> <li> <p>export_ba_files </p> </li> <li> <p>export_bitstream_file </p> </li> <li> <p>export_bsdl_file </p> </li> <li> <p>export_component_to_tcl </p> </li> <li> <p>export_design_summary </p> </li> <li> <p>export_firmware </p> </li> <li> <p>export_fp_pdc </p> </li> <li> <p>export_ibis_file </p> </li> <li> <p>export_interrupt_map </p> </li> <li> <p>export_io_pdc </p> </li> <li> <p>export_job_data </p> </li> <li> <p>export_netlist_file </p> </li> <li> <p>export_parameter_report </p> </li> <li> <p>export_pin_reports </p> </li> <li> <p>export_profiles </p> </li> <li> <p>export_prog_job </p> </li> <li> <p>export_script </p> </li> <li> <p>export_sdc_file </p> </li> <li> <p>export_smart_debug_data </p> </li> <li> <p>force_update_design_flow </p> </li> <li> <p>generate_component </p> </li> <li> <p>generate_sdc_constraint_coverage </p> </li> <li> <p>get_libero_release </p> </li> <li> <p>get_libero_version </p> </li> <li> <p>get_tool_options </p> </li> <li> <p>get_tool_state </p> </li> <li> <p>import_component </p> </li> <li> <p>import_component_data </p> </li> <li> <p>import_files </p> </li> <li> <p>import_mss_component </p> </li> <li> <p>is_synthesis_enabled </p> </li> <li> <p>new_project </p> </li> <li> <p>one_way_passcode </p> </li> <li> <p>open_project </p> </li> <li> <p>open_smartdesign </p> </li> <li> <p>organize_constraints </p> </li> <li> <p>organize_sources </p> </li> <li> <p>organize_tool_files </p> </li> <li> <p>project_general_settings </p> </li> <li> <p>project_settings </p> </li> <li> <p>publish_block </p> </li> <li> <p>refresh </p> </li> <li> <p>remove_core </p> </li> <li> <p>remove_library </p> </li> <li> <p>remove_profile </p> </li> <li> <p>rename_file </p> </li> <li> <p>rename_library </p> </li> <li> <p>run_tool </p> </li> <li> <p>save_log </p> </li> <li> <p>save_project </p> </li> <li> <p>save_project_as </p> </li> <li> <p>save_smartdesign </p> </li> <li> <p>select_profile </p> </li> <li> <p>set_actel_lib_options </p> </li> <li> <p>set_active_testbench </p> </li> <li> <p>set_as_target </p> </li> <li> <p>set_device </p> </li> <li> <p>set_global_include_file </p> </li> <li> <p>set_global_include_path_order </p> </li> <li> <p>set_modelsim_options </p> </li> <li> <p>set_option </p> </li> <li> <p>set_root </p> </li> <li> <p>set_user_lib_options </p> </li> <li> <p>smartdesign </p> </li> <li> <p>unlink_copy_locally </p> </li> <li> <p>unlink_files </p> </li> <li> <p>unset_as_target </p> </li> <li> <p>unset_global_include_file </p> </li> <li> <p>update_component_version </p> </li> <li> <p>use_source_file </p> </li> <li> <p>update_and_run_tool </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71/","title":"PROGRAMMER_INFO","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71/#description","title":"Description","text":"<p>\"PROGRAMMER_INFO\" is a command tool used in configure_tool. The <code>configure_tool -name {PROGRAMMER_INFO}</code> Tcl command sets the programmer settings, similar to the way FlashPro commands set the programmer settings. For the JTAG interface, you can set specific voltage and force TCK frequency values for your programmer in this dialog. For the SPI Target interface, you can set specific voltage and force SCK frequency values for your programmer in this dialog.</p> <p>Note: This command supports the FlashPro3, FlashPro4, FlashPro5, and FlashPro6 programmers.</p> <pre><code>configure_tool -name {PROGRAMMER_INFO} -params {name:value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71/#arguments","title":"Arguments","text":"<p>The following table list the FlashPro3 arguments.</p> <p>Attention: When running tcl command with parameters <code>{flashpro3_clk_mode:discrete_clk}</code> and/or <code>{flashpro4_clk_mode:discrete_clk}</code>, a warning message is added to the log which states that using the Discrete Clocking TCK mode will increase the programming time significantly.</p> Parameter Type Description flashpro3_clk_mode string Specifies free-running or discrete TCK. The possible value for this argument are: free_running_clk or discrete_clocking. Default TCK mode setting is Free running clock. flashpro3_force_freq string Forces the FlashPro software to use the TCK frequency specified by the software rather than the TCK frequency specified in the programmer file. The possible value for this argument are: ON or OFF. Default is OFF. flashpro3_ freq integer Specifies the TCK frequency in MHz. It can be between 1MHz to 6MHz. flashpro3_vpump string The Vpump option is checked to instruct the FlashPro3 programmer to supply Vpump to the device. The possible value for this argument are: ON or OFF. Default is ON. <p>The following table list the FlashPro4 arguments.</p> Parameter Type Description flashpro4_clk_mode string Specifies free-running or discrete TCK. The possible value for this argument are: free_running_clk or discrete_clocking. Default TCK mode setting is Free running clock. flashpro4_force_freq string Forces the FlashPro software to use the TCK frequency specified by the software rather than the TCK frequency specified in the programmer file. The possible value for this argument are: ON or OFF. Default is OFF. flashpro4_ freq integer Specifies the TCK frequency in MHz. It can be between 1MHz to 6MHz. flashpro4_vpump\u200b string The Vpump option is checked to instruct the FlashPro4 programmer to supply Vpump to the device. The possible value for this argument are: ON or OFF. Default is ON. <p>The following table list the FlashPro5 arguments.</p> Parameter Type Description flashpro5_clk_mode string Specifies free-running or discrete TCK. The possible value for this argument are: free_running_clk or discrete_clocking. Default TCK mode setting is Free running clock. flashpro5_force_freq string Forces the FlashPro software to use the TCK frequency specified by the software rather than the TCK frequency specified in the programmer file. The possible value for this argument are: ON or OFF. Default is OFF. flashpro5_ freq integer Specifies the TCK frequency in MHz. It can be between 1MHz to 6MHz or 10, 16, 30 MHz. flashpro5_vpump string The Vpump option is checked to instruct the FlashPro5 programmer to supply Vpump to the device. The possible value for this argument are: ON or OFF. Default is ON. <p>The following table list the FlashPro6 arguments.</p> Parameter Type Description flashpro6_force_sck_freq string Forces the FlashPro software to use the SCK frequency. Valid values are ON, OFF(default). flashpro6_force_tck_freq string Forces the FlashPro software to use the TCK frequency. Valid values are ON, OFF(default). flashpro6_sck_freq integer Specifies the SCK frequency in MHz. SCK is used with a maximum frequency of 40 MHz, and the default frequency is 20 MHz. Limitation of the SCK frequency for the selected programmer: 1.00, 2.00, 2.50, 3.33, 4.00, 5.00, 6.67, 8.00, 10.00, 13.33, 20.00(default), 40.00 MHz. flashpro6_tck_freq integer Specifies the TCK frequency in MHz. It can be between 1MHz to 6MHz or 10, 16, 30 MHz. flashpro6_vpump\u200b string The Vpump option is checked to instruct the FlashPro6 programmer to supply Vpump to the device. The possible value for this argument are: ON or OFF. Default is ON. <p>The following table list the FlashPro programmer arguments.</p> Parameter Type Description flashpro_drive_trst string Valid values are ON, OFF(default). This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. flashpro_force_freq string Valid values are ON, OFF(default). This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. flashpro_force_vddp string The possible value for this argument are ON(default), OFF. This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. flashpro_freq integer Specifies the TCK frequency in MHz. It can be between 1MHz to 6MHz or 10, 16, 30 MHz. This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. flashpro_vddl string The possible value for this argument are: ON or OFF. Default is ON. This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. flashpro_vddp integer The possible value for this argument are: 2.5V or 3.3V. Default is 2.5V. This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. flashpro_vpn string The possible value for this argument are: ON or OFF. Default is ON. This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. flashpro_vpp string The possible value for this argument are: ON or OFF. Default is ON. This parameter supported by FlashPro Programmer for PolarFire, SmartFusion 2, IGLOO 2 and RTG4 devices. Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71/#error-codes","title":"Error Codes","text":"Error Code Description None Illegal Vddp value V for FlashPro. Expected: 2.5V or 3.3V. None Invalid Clock Mode for FlashPro3. Expected: 'free_running_clk' or 'discrete_clk'. None Invalid Clock Mode for FlashPro4. Expected: 'free_running_clk' or 'discrete_clk'. None Invalid Clock Mode for FlashPro5. FlashPro5 programmer supports 'free_running_clk' clock mode only."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71/#example","title":"Example","text":"<p>For FlashPro3 programmer:</p> <pre><code>configure_tool -name {PROGRAMMER_INFO} \\\n               -params {flashpro3_clk_mode:free_running_clk} \\\n               -params {flashpro3_force_freq:OFF} \\\n               -params {flashpro3_freq:400000} \\\n               -params {flashpro3_vpump:ON}\n</code></pre> <p>For FlashPro4 programmer:</p> <pre><code>configure_tool -name {PROGRAMMER_INFO} \\\n               -params {flashpro4_clk_mode:free_running_clk} \\\n               -params {flashpro4_force_freq:OFF} \\\n               -params {flashpro4_freq:400000} \\\n               -params {flashpro4_vpump:ON}\n</code></pre> <p>For FlashPro4 programmer:</p> <pre><code>configure_tool -name {PROGRAMMER_INFO} \\\n               -params {flashpro5_clk_mode:free_running_clk} \\\n               -params {flashpro5_force_freq:OFF} \\\n               -params {flashpro5_freq:400000} \\\n               -params {flashpro5_vpump:ON}\n</code></pre> <p>For FlashPro6 programmer:</p> <pre><code>configure_tool -name {PROGRAMMER_INFO} \\\n               -params {flashpro6_force_freq:OFF} \\\n           -params {flashpro6_freq:400000}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CE8865FB-FDC2-4967-A029-5C3A72CDAF71/#see-also","title":"See Also","text":"<ul> <li>configure_flashpro3_prg</li> <li>configure_flashpro4_prg</li> <li>configure_flashpro5_prg</li> <li>configure_flashpro6_prg</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CED28802-24E4-4A29-8C2E-CA55B5063F05/","title":"list_clock_groups","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CED28802-24E4-4A29-8C2E-CA55B5063F05/#description","title":"Description","text":"<p>Returns the details for all the existing clock groups in the current timing constraint scenario.</p> <pre><code>list_clock_groups\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CED28802-24E4-4A29-8C2E-CA55B5063F05/#arguments","title":"Arguments","text":"Parameter Type Description <code>None</code> None None Return Type Description <code>string</code> Details about all of the clock groups constraints in the current timing constraint scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CED28802-24E4-4A29-8C2E-CA55B5063F05/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CED28802-24E4-4A29-8C2E-CA55B5063F05/#example","title":"Example","text":"<p>With this command we get the details about all of the existing clock groups in the current timing constraint scenario.</p> <pre><code>puts [list_clock_groups]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CED28802-24E4-4A29-8C2E-CA55B5063F05/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_clock_groups</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CED28802-24E4-4A29-8C2E-CA55B5063F05/#see-also","title":"See Also","text":"<ul> <li>set_clock_groups</li> <li>remove_clock_groups</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CFF93D7F-FF42-45E0-AB90-B322ED0ECEFB/","title":"set_global_include_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CFF93D7F-FF42-45E0-AB90-B322ED0ECEFB/#description","title":"Description","text":"<p>This Tcl command for setting a file as global include file.</p> <pre><code>set_global_include_file -file {filename}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CFF93D7F-FF42-45E0-AB90-B322ED0ECEFB/#arguments","title":"Arguments","text":"Parameter Type Description file string The user provides the file path to set as global include file. The file path can be absolute path, linked files path or path with Environment variable from project settings. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CFF93D7F-FF42-45E0-AB90-B322ED0ECEFB/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid Global Include File 'value'. None Parameter 'file' has illegal value. None Required parameter 'file' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'set_global_include_file -file \"set global include file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CFF93D7F-FF42-45E0-AB90-B322ED0ECEFB/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-CFF93D7F-FF42-45E0-AB90-B322ED0ECEFB/#example","title":"Example","text":"<p>This example sets global include file with absolute file path.</p> <pre><code>set_global_include_file -file {E:\\prj\\global_include_files\\hdl\\add.h}\n</code></pre> <p>ENV from Project settings</p> <pre><code>set_global_include_file -file {${ENV_2}/xyz.h}\n</code></pre> <p>Linked Files TCL variable</p> <pre><code>set_global_include_file -file \"$proj/hdl/abcd.v\"\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/","title":"remove_false_path","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#description","title":"Description","text":"<p>Removes a false path constraint from the current timing scenario by specifying either its exact arguments or its ID. If the arguments do not match a false path constraint in the current scenario, or if the specified ID does not refer to a false path constraint, this command fails.</p> <p>Note: Do not specify both false path arguments and the constraint ID.</p> <pre><code>remove_false_path [-from from_list] [-to to_list] [-through through_list] | -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> <code>list of strings</code> Specifies a list of timing path starting points. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell. <code>through</code> <code>list of strings</code> Specifies a list of pins, ports, nets, or instances (cells) through which the disabled paths must pass. <code>to</code> <code>list of strings</code> Specifies a list of timing path ending points. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell. <code>id</code> <code>integer</code> Specifies the ID of the false path constraint to remove from the current scenario. You must specify either the exact false path arguments to remove or the constraint ID that refers to the false path constraint to remove."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid arguments -from/-to/-through. None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock name, either alone or in an accessor command such as <code>get_pins</code> or <code>get_ports</code>.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#example","title":"Example","text":"<p>The following example specifies all false path to remove.</p> <pre><code>remove_false_path -through U0/U1:Y\n</code></pre> <p>The following example removes the false path constraint using its id.</p> <pre><code>set fpId [set_false_path -from [get_clocks c*] -through {topx/reg/*} \\\n-to [get_ports out15] ]\n</code></pre> <pre><code>remove_false_path -id $fpId\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_false_path</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D02E86E9-6F55-4DDE-95C6-A26A893CE169/#see-also","title":"See Also","text":"<ul> <li>set_false_path</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D0451E8F-76B5-4548-A1CA-1D5324E15E16/","title":"remove_device","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D0451E8F-76B5-4548-A1CA-1D5324E15E16/#description","title":"Description","text":"<p>This Tcl command removes the device from the chain. Chain programming mode must be set.</p> <pre><code>remove_device -name {name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D0451E8F-76B5-4548-A1CA-1D5324E15E16/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the device name. You can repeat this argument for multiple devices. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D0451E8F-76B5-4548-A1CA-1D5324E15E16/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None The device with name 'test_name' doesn't exist. None Parameter 'name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'remove_device [-name \"name\"]+'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D0451E8F-76B5-4548-A1CA-1D5324E15E16/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D0451E8F-76B5-4548-A1CA-1D5324E15E16/#example","title":"Example","text":"<p>The following example removes a device 'M2L050TA' from the chain:</p> <pre><code>remove_device -name {M2L050TA}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D1BFC43C-F95B-412C-A231-7B3190D404D0/","title":"delete_component","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D1BFC43C-F95B-412C-A231-7B3190D404D0/#description","title":"Description","text":"<p>This Tcl command deletes a component from the Design Hierarchy.</p> <pre><code>delete_component -component_name \"component_name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D1BFC43C-F95B-412C-A231-7B3190D404D0/#arguments","title":"Arguments","text":"Parameter Type Description component_name string Specifies the name of the component to be deleted. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D1BFC43C-F95B-412C-A231-7B3190D404D0/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'component_name' is missing. None Parameter 'component_name' of command 'delete_component' cannot be empty. None Parameter 'param_name' is not defined. Valid command formatting is 'delete_component -component_name \"name of the component to delete\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D1BFC43C-F95B-412C-A231-7B3190D404D0/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D1BFC43C-F95B-412C-A231-7B3190D404D0/#example","title":"Example","text":"<p>The following command deletes a component with component name from the Design Hierarchy.</p> <pre><code>delete_component -component_name {component}\n</code></pre> <p>The following command deletes a component with shifter name from the Design Hierarchy.</p> <pre><code>delete_component -component_name {shifter}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D1BFC43C-F95B-412C-A231-7B3190D404D0/#see-also","title":"See Also","text":"<ul> <li>generate_component</li> <li>import_component</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D257EE74-C529-417D-ADEF-C1DF0F196DF8/","title":"update_fp6_programmers","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D257EE74-C529-417D-ADEF-C1DF0F196DF8/#description","title":"Description","text":"<p>This Tcl command updates all the FlashPro6 programmers that require update. This command takes no parameters. To execute the Tcl Command in Libero SoC, add the command before <code>run_tool</code>. To execute the Tcl command in FlashPro Express tool or SmartDebug tool, add the Tcl command before <code>run_selected_actions</code>.</p> <pre><code>update_fp6_programmers\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D257EE74-C529-417D-ADEF-C1DF0F196DF8/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D257EE74-C529-417D-ADEF-C1DF0F196DF8/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is 'update_fp6_programmers'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D257EE74-C529-417D-ADEF-C1DF0F196DF8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D257EE74-C529-417D-ADEF-C1DF0F196DF8/#example","title":"Example","text":"<p>This example updates all the FlashPro6 programmers that require update.</p> <pre><code>update_fp6_programmers\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D2BB6EC6-5EAC-4A1A-BB70-702E491B6783/","title":"sd_reset_layout","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D2BB6EC6-5EAC-4A1A-BB70-702E491B6783/#description","title":"Description","text":"<p>This tcl command resets the canvas layout of the given SmartDesign.</p> <pre><code>sd_reset_layout \\\n-sd_name {SmartDesign_component_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D2BB6EC6-5EAC-4A1A-BB70-702E491B6783/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign on which the layout will be auto arranged. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D2BB6EC6-5EAC-4A1A-BB70-702E491B6783/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None The component 'SmartDesign_component_name' does not exist."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D2BB6EC6-5EAC-4A1A-BB70-702E491B6783/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D2BB6EC6-5EAC-4A1A-BB70-702E491B6783/#example","title":"Example","text":"<p>The following example resets the canvas layout of the given SmartDesign.</p> <pre><code>sd_reset_layout -sd_name {sd}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D30329D3-5E2A-4E72-8E06-DB19ED44FDE9/","title":"smartpower_init_setofpins_values","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D30329D3-5E2A-4E72-8E06-DB19ED44FDE9/#description","title":"Description","text":"<p>This tcl command initializes the frequency and probability of all sets of pins.</p> <pre><code>smartpower_init_setofpins_values -domain_name \"IOsEnableSet | MemoriesEnableSet\" \\\n                         [-freq \"decimal value [unit { Hz | KHz | MHz }]\"] \\\n                         [-proba \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D30329D3-5E2A-4E72-8E06-DB19ED44FDE9/#arguments","title":"Arguments","text":"Parameter    Type    Description    domain\\_name    string    Specifies the set of pins that will be initialized. The acceptable values for this argument are the following: -   IOsEnableSet - Specifies that the IOsEnableSet set of pins will be initialized. -   MemoriesEnableSet - Specifies that the MemoriesEnableSet set of pins will be initialized.    freq    string    Specifies the user input frequency in Hz, MHz, or KHz.    proba    decimal    Specifies the user input probability in percentage\\(%\\).   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D30329D3-5E2A-4E72-8E06-DB19ED44FDE9/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'domain_name' is missing. None Parameter 'domain_name' has illegal value. None domain_name: Invalid argument value: 'value' (expecting IOsEnableSet or MemoriesEnableSet). None Parameter 'proba' has illegal value. None proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'freq' has illegal value. None freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz or MHz)). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_setofpins_values -domain_name \"IOsEnableSet | MemoriesEnableSet\" [-freq \"decimal value [ unit { Hz | KHz | MHz } ]\"] [-proba \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D30329D3-5E2A-4E72-8E06-DB19ED44FDE9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D30329D3-5E2A-4E72-8E06-DB19ED44FDE9/#example","title":"Example","text":"<p>The following example initializes all primary inputs after executing \"smartpower_init_do with\":</p> <pre><code>smartpower_init_do with -othersets {true}\nsmartpower_init_setofpins_values -domain_name {IOsEnableSet} \\\n                                 -freq {10 MHz} \\\n                                 -proba{20}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D30329D3-5E2A-4E72-8E06-DB19ED44FDE9/#see-also","title":"See Also","text":"<ul> <li>smartpower_init_do</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D310B305-8CFD-4691-AF05-BB300B25AD84/","title":"all_outputs","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D310B305-8CFD-4691-AF05-BB300B25AD84/#description","title":"Description","text":"<p>Returns an object representing all output and inout pins in the current design. This command is usually used with a command which puts the same attributes on output ports. If you want only certain ports, use <code>get_ports</code> command.</p> <pre><code>all_outputs\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D310B305-8CFD-4691-AF05-BB300B25AD84/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description object Returns an object representing all output and inout pins in the current design."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D310B305-8CFD-4691-AF05-BB300B25AD84/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D310B305-8CFD-4691-AF05-BB300B25AD84/#exceptions","title":"Exceptions","text":"<p>You can only use this command as part of a <code>\u2013from</code>, <code>-to</code> argument in the following Tcl commands: <code>set_min_delay</code>, <code>set_max_delay</code>, <code>set_multicycle_path</code>, and <code>set_false_path</code>. It cannot be used with <code>-through</code> option.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D310B305-8CFD-4691-AF05-BB300B25AD84/#example","title":"Example","text":"<p>The following example sets a maximum delay by constraining all paths from <code>all_inputs</code> to <code>all_outputs</code> with a delay less then 2 ns.</p> <pre><code>set_max_delay 2 -from [all_inputs] -to [all_outputs]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D310B305-8CFD-4691-AF05-BB300B25AD84/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>all_outputs</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D33F4E0A-3663-4ACF-A06A-A7DF12F7C716/","title":"get_tool_state","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D33F4E0A-3663-4ACF-A06A-A7DF12F7C716/#description","title":"Description","text":"<p>This Tcl command is used to get the state of a tool in the Libero Design Flow. It can be run on all tools which have a tool state in the UI such as green check mark/error/out of date/has not run yet/tool run with warnings, and so on.</p> <pre><code>get_tool_state -name {tool_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D33F4E0A-3663-4ACF-A06A-A7DF12F7C716/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specifies the name of tool for which you wish to get the tool state. It is mandatory.-   SYNTHESIZE -   COMPILE -   PLACEROUTE -   VERIFYTIMING -   VERIFYPOWER -   PROGRAMDEVICE -   GENERATE\\_MEMORY\\_MAP -   GENERATEPROGRAMMINGFILE -   EXPORTPROGRAMMINGFILE -   EXPORTPROGRAMMINGJOB -   EXPORTJOBDATA -   EXPORTNETLIST -   EXPORTSMARTDEBUGDATA -   PUBLISHBLOCK -   EXPORTSDF -   GENERATEPROGRAMMINGDATA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D33F4E0A-3663-4ACF-A06A-A7DF12F7C716/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'get_tool_state -name \"tool name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D33F4E0A-3663-4ACF-A06A-A7DF12F7C716/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2 <p>The following table shows the possible tool states/tool tips.</p> <p>Important: The tool states described may not be applicable to all tools.</p> Tool State/Tool tip Description Tool successfully run When the execution is successful. Device/Project settings have changed When the Device/Project settings that affect the tool are modified. Tool configuration has changed When a tool's configuration options are changed. Tool failed When a tool execution fails. Tool has not run yet When a tool has not run yet. Tool inputs are out of date When a parent tool state is cleaned, or when a design source is modified, or something in another tool is modified that the current tool is dependent on. Tool executed When a tool has run successfully. Tool has timing violations/Timing constraints have not been met When the Verify Timing tool has run successfully but the design has timing violations. Tool successfully run/Timing constraints have been met When the Verify Timing tool has run successfully and there are no timing violations for the design. <p>The following table shows all the tools for which this command is applicable.</p> Tool Name (Tcl) Tool Display Name Supported Families SYNTHESIZE Synthesize SmartFusion\u00ae 2, IGLOO\u00ae 2, RTG4\u2122, PolarFire\u00ae COMPILE Compile SmartFusion 2, IGLOO 2, RTG4, PolarFire PLACEROUTE Place and Route SmartFusion 2, IGLOO 2, RTG4, PolarFire VERIFYTIMING Verify Timing SmartFusion 2, IGLOO 2, RTG4, PolarFire VERIFYPOWER Verify Power SmartFusion 2, IGLOO 2, RTG4, PolarFire PROGRAMDEVICE Run PROGRAM Action SmartFusion 2, IGLOO 2, RTG4, PolarFire GENERATE_MEMORY_MAP Generate Memory Map SmartFusion 2, IGLOO 2, RTG4, PolarFire GENERATEPROGRAMMINGFILE Generate Bitstream SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTPROGRAMMINGFILE Export Bitstream SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTPROGRAMMINGJOB Export FlashPro Express Job SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTJOBDATA Export Job Manager Data SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTNETLIST File &gt; Export &gt; Netlist... SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTSMARTDEBUGDATA Export SmartDebug Data SmartFusion 2, IGLOO 2, RTG4, PolarFire PUBLISHBLOCK Publish Block SmartFusion 2, IGLOO 2, RTG4, PolarFire EXPORTSDF Generate Back Annotated Files SmartFusion 2, IGLOO 2, RTG4, PolarFire GENERATEPROGRAMMINGDATA Generate FPGA Array Data SmartFusion 2, IGLOO 2, RTG4, PolarFire"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D33F4E0A-3663-4ACF-A06A-A7DF12F7C716/#example","title":"Example","text":"<p>The following example gets the state of synthesize tool in the Libero Design flow.</p> <pre><code>set state [get_tool_state -name {SYNTHESIZE}]\nputs \"$state\"\nOutput: Tool successfully run\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D35A1E50-A2BD-41A5-B4A2-681946742593/","title":"debug_iod","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D35A1E50-A2BD-41A5-B4A2-681946742593/#description","title":"Description","text":"<p>This Tcl command gets the training data from the <code>CORERXIODBITALIGN</code> IP and displays Eye Width and Sampling Edge.</p> <pre><code>debug_iod [-deviceName \"device name\"] \\\n          -iod_type {RX_DDRX_B_G_DYN/RX_DDRX_B_R_DYN/RX_DDRX_B_G_FDYN} \\\n          -inst_path {PF_IOD_GENERIC_RX instance path from Top}\n</code></pre> <p>Important: <code>CORERXIODBITALIGN</code> IP must have the output debug pins either connected or promoted to the top for SmartDebug to detect and identify the debug signals. The following pins must be configured for CORERXIODBITALIGN for IOD training to succeed and to be able to perform tasks such as reading delay taps, left taps, right taps, and bit align errors:</p> <ul> <li>RX_BIT_ALIGN_LEFT_WIN</li> <li>RX_BIT_ALIGN_RGHT_WIN</li> <li>BIT_ALGN_ERR</li> <li>DEM_BIT_ALGN_TAPDLY</li> <li>BIT_ALGN_DONE</li> <li>BIT_ALGN_START</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D35A1E50-A2BD-41A5-B4A2-681946742593/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. iod_type string Specifie iod type. Valid types are: RX_DDRX_B_G_DYN, RX_DDRX_B_R_DYN and RX_DDRX_B_G_FDYN. inst_path string PF_IOD_GENERIC_RX instance path from Top. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D35A1E50-A2BD-41A5-B4A2-681946742593/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'iod_type' is missing. None Parameter 'iod_type' has illegal value. None Required parameter 'inst_path' is missing. None Parameter 'inst_path' has illegal value. None IOD Debug: Provide the path of IOD instace for top level module in the design valid for \"-inst_path\" parameter."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D35A1E50-A2BD-41A5-B4A2-681946742593/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D35A1E50-A2BD-41A5-B4A2-681946742593/#example","title":"Example","text":"<p>Get training data from {PF_IOD_GENERIC_RX_C1_0} instance.</p> <pre><code>debug_iod -iod_type {RX_DDRX_B_G_DYN} -inst_path {PF_IOD_GENERIC_RX_C1_0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D35A1E50-A2BD-41A5-B4A2-681946742593/#see-also","title":"See Also","text":"<ul> <li>debug_ddr</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D3A3265D-B201-4CD6-8648-A6EC3BC3CD47/","title":"mss_save_instance_config","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D3A3265D-B201-4CD6-8648-A6EC3BC3CD47/#description","title":"Description","text":"<p>This command is used to save the configuration of a core instance inside the MSS component specified using the 'mss_configure_instance' command.</p> <pre><code>mss_save_instance_config \\\n-component_name {component_name} \\\n-instance_name {instance_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D3A3265D-B201-4CD6-8648-A6EC3BC3CD47/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the MSS component. -instance_name {instance_name} string Mandatory. Name of the core instance inside the MSS component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D3A3265D-B201-4CD6-8648-A6EC3BC3CD47/#example","title":"Example","text":"<pre><code>mss_save_instance_config -component_name {test_sb_MSS} -instance_name {CAN}\n</code></pre> <p>Parent topic:MSS Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4211E8A-1205-4663-B338-43D4C8D29CCA/","title":"hdl_core_rename_bif","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4211E8A-1205-4663-B338-43D4C8D29CCA/#description","title":"Description","text":"<p>This Tcl command renames existing bus interface port of a HDL core. The command will fail if the module name is not specified or is incorrect.</p> <pre><code>hdl_core_rename_bif\n-hdl_core_name { hdl_core_name } \\\n-current_bif_name { current_bus_interface_name } \\\n-new_bif_name { new_bus_interface_name }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4211E8A-1205-4663-B338-43D4C8D29CCA/#arguments","title":"Arguments","text":"Parameter Type Description hdl_core_name string Specify the HDL core name for which the bus interface needs to be renamed. This is a mandatory argument. current_bif_name string\u200b Specify the bus old bus interface name that needs to be renamed for the HDL core. This is a mandatory argument. new_bif_name string\u200b Specify the new bus interface name that needs to be updated for the HDL core. This is a mandatory argument. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4211E8A-1205-4663-B338-43D4C8D29CCA/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hdl_core_name' is missing. None Parameter 'current_bus_interface' is missing or has invalid value. None Required parameter 'new_bif_name' is missing None \u200b\u200bThe bus interface 'BIF_name' has not been defined. None You must specify at least one parameter among: 'name, connection_required, interface_rendering, description, export'. None Parameter 'param_name' is not defined. Valid command formatting is'hdl_core_rename_bif -hdl_core_name \"hdl core name\" -current_bif_name \"Current BusInterface name\" -new_bif_name \"New BusInterface name\"'"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4211E8A-1205-4663-B338-43D4C8D29CCA/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4211E8A-1205-4663-B338-43D4C8D29CCA/#example","title":"Example","text":"<p>The following command renames the existing 'BIF_1' bus interface port name from the 'dffp' HDL core with the spceified new 'BIF_2' bus interface name:</p> <pre><code>hdl_core_rename_bif -hdl_core_name {test_hdl_plus} \\\n-current_bif_name {BIF_1} -new_bif_name {BIF_2}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4211E8A-1205-4663-B338-43D4C8D29CCA/#see-also","title":"See Also","text":"<ul> <li> <p>hdl_core_add_bif</p> </li> <li> <p>hdl_core_remove_bif</p> </li> </ul> <p>Parent topic:HDL Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4E2EE0E-7688-47FB-ACE8-73688CE1F008/","title":"sb_configure_core_count","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4E2EE0E-7688-47FB-ACE8-73688CE1F008/#description","title":"Description","text":"<p>This command is used to specify the number of instances of a core already added to Master/Slave subsystem in the Peripherals page of the System Builder component. All instances will have the same configuration.</p> <p>Note: There are two types of cores that can be added using the <code>sb_add_core</code> command.</p> <ol> <li>One type is of actual cores like CoreI2C, CoreGPIO with fixed core versions available in the Peripherals page. If, for example, CoreI2C is added to a subsystem with core_name specified as i2c_peripheral and a core count of 4, then the actual instance names of CoreI2C added will be i2c_peripheral_0, i2c_peripheral_1, i2c_peripheral_2 and i2c_peripheral_3 in the generated design.</li> <li>Second type of cores are Fabric AMBA Slave and Fabric AMBA Master. Adding them to a subsystem will configure the bus core of the subsystem to enable and expose master/slave interfaces of the bus core on the generated System Builder component to be connected to actual masters/slaves in the fabric. If, for example, Fabric AMBA Slave configured as AHBLite(<code>AMBA_INTERFACE_TYPE:AHBLITE</code>) is added to a subsystem with core_name specified as ahb_slave and a core count of 4, then the CoreAHBLite bus core of that subsystem will be configured to enable and expose 4 AHBLite slave bus interfaces with names ahb_slave, ahb_slave_1, ahb_slave_2 and ahb_slave_3 on the System Builder component to be connected to actual slave peripherals in the fabric.</li> </ol> <pre><code>sb_configure_core_count \\\n-component_name {component_name} \\\n-core_vlnv {vendor:library:name:version} \\\n[-core_name {core_name}] \\\n-subsystem_name {subsystem_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4E2EE0E-7688-47FB-ACE8-73688CE1F008/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -core_vlnv {vendor:library:name:version} Mandatory. Version identifier of the core being instantiated in the SmartDesign. -core_name {core_name} string Optional. Name of the instance of the core in the System Builder component. If no details are provided, the instance name will be automatically defined as <code>&lt;vlnv_core_name&gt;_n</code> (where <code>n</code> starts at 0). -subsystem_name {subsystem_name} string Mandatory. Name of the subsystem the core is being added to."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D4E2EE0E-7688-47FB-ACE8-73688CE1F008/#example","title":"Example","text":"<pre><code>sb_configure_core_count -component_name {sb} -core_name {AMBA_SLAVE_0} -count {2} \n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D507266A-4104-4F21-BCE5-F28D891E7FB7/","title":"Command Substitution","text":"<p>By using square brackets ([]), you can substitute the result of one command as an argument to a subsequent command, as shown in the following example:</p> <pre><code>set a 12\nset b [expr $a*4]\n</code></pre> <p>Tcl handles everything between square brackets as a nested Tcl command. Tcl evaluates the nested command and substitutes its result in place of the bracketed text. In the example above, the argument that appears in square brackets in the second set command is equal to 48 (that is, 12* 4 = 48).</p> <p>Conceptually,</p> <pre><code>set b [expr $a * 4]\n</code></pre> <p>expands to</p> <pre><code>set b [expr 12 * 4 ]\n</code></pre> <p>and then to</p> <pre><code>set b 48\n</code></pre> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6539C04-BE03-4CF8-9BA6-67B60090D23B/","title":"sd_duplicate_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6539C04-BE03-4CF8-9BA6-67B60090D23B/#description","title":"Description","text":"<p>This tcl command creates a new instance in a SmartDesign with the same module/component as the original instance.</p> <p>Note: This command is not required to build a SmartDesign component. This command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_duplicate_instance \n            -sd_name {smartdesign component name} \\\n            -instance_name {instance name} \\\n            [-duplicate_instance_name {duplicate instance name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6539C04-BE03-4CF8-9BA6-67B60090D23B/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance to be duplicated. It is mandatory. duplicate_instance_name string Specifies the name of the duplicate instance. It is optional. If value is not specified the default name is provided. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6539C04-BE03-4CF8-9BA6-67B60090D23B/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'instance_name' has illegal value. None Required parameter 'instance_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_duplicate_instance -sd_name \"sd_name\" -instance_name \"instance_name\" [-duplicate_instance_name \"duplicate_instance_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6539C04-BE03-4CF8-9BA6-67B60090D23B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6539C04-BE03-4CF8-9BA6-67B60090D23B/#example","title":"Example","text":"<p>This example duplicates \"PF_CCC_C0_0\" instance.</p> <p>Note: Will create instance named PF_CCC_C0_1.</p> <pre><code>sd_duplicate_instance -sd_name {top} -instance_name {PF_CCC_C0_0}\n</code></pre> <p>This example dupicates {PF_CCC_C0_0} instance with {abc_1} name.</p> <pre><code>sd_duplicate_instance -sd_name {top} \\ \n                      -instance_name {PF_CCC_C0_0} \\\n                      -duplicate_instance_name {abc_1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6539C04-BE03-4CF8-9BA6-67B60090D23B/#see-also","title":"See Also","text":"<ul> <li>sd_disconnect_instance</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6B24625-ADB1-46E3-B0D5-74C0D56EE90E/","title":"expand_path","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6B24625-ADB1-46E3-B0D5-74C0D56EE90E/#description","title":"Description","text":"<p>Displays expanded path information (path details) for paths. The paths to be expanded are identified by the parameters required to display these paths with list_paths. For example, to expand the first path listed with list_paths <code>-clock {MYCLOCK} -type {register_to_register}</code>, use the command expand_path <code>-clock {MYCLOCK}</code> <code>-type {register_to_register}</code>. Path details contain the pin name, type, net name, cell name, operation, delay, total delay, and edge as well as the arrival time, required time, and slack. These details are the same as details available in the SmartTime Expanded Path window.</p> <pre><code>expand_path \\\n-index value \\\n-set name \\\n-clock clock_name \\\n-type set_type \\\n-analysis {max| min} \\\n-format {csv | text} \\\n-from_clock clock_name \\\n-to_clock clock_name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6B24625-ADB1-46E3-B0D5-74C0D56EE90E/#arguments","title":"Arguments","text":"Parameter Type Description <code>index value</code> list of integers Specify the index of the path to be expanded in the list of paths and display them. The index starts at 1, and defaults to 1. If index value is less than 1, then it is considered as 1. List of specified indexes can be not sequential. Only the paths with indices lower than the max_paths option value will be expanded. <code>analysis {min|max}</code> string Specify whether the timing analysis is done via max-delay (setup check) or min-delay (hold check). Valid values are min/max or mindelay/maxdelay. <code>format {csv | text}</code> string Specify the file format of the output. It can be either text\u2014ASCII text format (default) or csv (comma separated values). <code>set</code> string Displays a list of paths from the named set. You can either use the <code>-set</code> option to specify a user set by its name or use both <code>-clock</code> and <code>-type</code> to specify a set. <code>clock</code> string Displays the set of paths belonging to the specified clock domain. You can either use this option along with <code>-type</code> to specify a set or use the <code>-set</code> option to specify the name of the set to display. <code>type</code> string Specifies the type of paths in the clock domain to display in a list. You can only use this option with the <code>-clock</code> option. You can either use this option along with <code>-clock</code> to specify a set or use the <code>-set</code> option t specify a set name. reg_to_reg\u2014paths between registers in the design.async_to_reg\u2014path from asynchronous pins to registers.reg_to_async\u2014path from registers to asynchronous pins.external_recovery\u2014set of paths from input ports to asynchronous pins.external_removal\u2014set of paths from input ports to asynchronous pins.external_setup\u2014path from input ports to registers.external_hold\u2014path from input ports to registers.clock_to_out\u2014path from registers to output ports. <code>from_clock</code> string Displays a list of timing paths for an inter-clock domain set belonging to the source clock specified. You can only use this option with the <code>-to_clock</code> option, not by itself. <code>to_clock</code> string Displays a list of timing paths for an inter-clock domain set belonging to the sink clock specified. You can only use this option with the <code>-from_clock</code> option, not by itself. Return Type Description <code>string</code> Displays expanded path information (path details) for paths."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6B24625-ADB1-46E3-B0D5-74C0D56EE90E/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6B24625-ADB1-46E3-B0D5-74C0D56EE90E/#example","title":"Example","text":"<p>The following example displays first expanded path information (path details) for paths between registers in the design.</p> <pre><code>puts [expand_path -clock { myclock } -type { reg_to_reg }]\n</code></pre> <p>The following example displays expanded paths details with 1, 2, and 3 indexes from list of paths.</p> <pre><code>puts [expand_path -clock { myclock } -type { reg_to_reg } -index { 1 2 3 } -format text]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6B24625-ADB1-46E3-B0D5-74C0D56EE90E/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>expand_path</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D6B24625-ADB1-46E3-B0D5-74C0D56EE90E/#see-also","title":"See Also","text":"<ul> <li>list_paths</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8832000-73FB-42DC-860F-FF30F05EE075/","title":"System Builder Tcl Commands","text":"<ul> <li> <p>sb_configure_page </p> </li> <li> <p>sb_add_core </p> </li> <li> <p>sb_configure_core </p> </li> <li> <p>sb_configure_core_count </p> </li> <li> <p>sb_move_core </p> </li> <li> <p>sb_enable_core </p> </li> <li> <p>sb_disable_core </p> </li> <li> <p>sb_enable_peripheral </p> </li> <li> <p>sb_disable_peripheral </p> </li> <li> <p>sb_configure_peripheral </p> </li> <li> <p>sb_set_fic_direct_mode </p> </li> <li> <p>sb_configure_envm </p> </li> <li> <p>open_sb_component </p> </li> <li> <p>generate_sb_component </p> </li> <li> <p>close_sb_component </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8BCFA1E-AFD8-4FD6-ADF9-2A57214F8EB9/","title":"set_data_storage_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8BCFA1E-AFD8-4FD6-ADF9-2A57214F8EB9/#description","title":"Description","text":"<p>This Tcl command is added to the <code>uprom.cfg</code> file, which will then be given as the parameter to the configure_uprom command.</p> <pre><code>set_data_storage_client -client_name {name} \\\n                        -number_of_words {number} \\\n                        -content_type {MEMORY_FILE | STATIC_FILL} \\\n                        -memory_file_format {Microsemi-Binary} \\\n                        -memory_file {path} \\\n                        -base_address {hexadecimal_string} \\\n                        -use_for_simulation {0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8BCFA1E-AFD8-4FD6-ADF9-2A57214F8EB9/#arguments","title":"Arguments","text":"Parameter    Type    Description    client\\_name    string    The name of the client. Must start with an alphabetic letter. Underscores and numerals are allowed at all positions other than the first.    number\\_of\\_words    integer    The size of the client specified in number of words.    content\\_type    string    Source of data for the client. This can either be a memory file, or all zeros. Allowed values are MEMORY\\_FILE or STATIC\\_FILL. -   MEMORY\\_FILE - content memory file must be specified. -   STATIC\\_FILL - client memory will be filled with 1s, no content memory file.    memory\\_file\\_format    string    Only \u2018Microchip-Binary\u2019 is supported at this time.    memory\\_file    string    Path of the memory file. This can be absolute, or relative to the project.    base\\_address    hexadecimal    Hexadecimal address where the first byte of user data will be placed.    use\\_for\\_simulation    boolean    Only value 0 is allowed.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8BCFA1E-AFD8-4FD6-ADF9-2A57214F8EB9/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8BCFA1E-AFD8-4FD6-ADF9-2A57214F8EB9/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8BCFA1E-AFD8-4FD6-ADF9-2A57214F8EB9/#example","title":"Example","text":"<p>This example sets data storage client with the following parameter values.</p> <pre><code>set_data_storage_client -client_name {client1} \\\n                        -number_of_words {57} \\\n                        -use_for_simulation {0} \\\n                        -content_type {MEMORY_FILE} \\\n                        -memory_file_format {Microsemi-Binary} \\\n                        -memory_file {D:/local_z_folder/work/memory_files/sar_86586_uprom.mem} \\\n                        -base_address {0}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8E94959-76E9-4271-97BF-B64A72DF17C1/","title":"derive_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8E94959-76E9-4271-97BF-B64A72DF17C1/#description","title":"Description","text":"<p>Instantiate component SDC/PDC/NDC files into the design-level database.</p> <pre><code>derive_constraints\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8E94959-76E9-4271-97BF-B64A72DF17C1/#arguments","title":"Arguments","text":"Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8E94959-76E9-4271-97BF-B64A72DF17C1/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0013 Top-level is not defined This means that the top-level module or entity is not specified. To fix this call, issue the <code>set_top_level</code> command before the <code>derive_constraints</code> command."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8E94959-76E9-4271-97BF-B64A72DF17C1/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D8E94959-76E9-4271-97BF-B64A72DF17C1/#example","title":"Example","text":"<pre><code>derive_constraints\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D97A4907-32F9-450F-9893-685508608A25/","title":"pcie_config_space","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D97A4907-32F9-450F-9893-685508608A25/#description","title":"Description","text":"<p>This Tcl command displays the value of the entered parameter in the SmartDebug log window and returns the register:field value to the Tcl.</p> <pre><code>pcie_config_space -pcie_logical_name {Pcie Logical Name} \\\n                  -paramNamelist {Pcie Parameter Name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D97A4907-32F9-450F-9893-685508608A25/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. pcie_logical_name string \u200bComplete logical hierarchy of the PCIe block whose status is to be read from the device. This parameter is mandatory. paramNamelist string Parameter name to read from the device. This parameter is optional. Return Type Description string Returns register:field value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D97A4907-32F9-450F-9893-685508608A25/#error-codes","title":"Error Codes","text":"Error Code Description None\u200b Parameter 'arg_name' is not defined. Valid command formatting is 'pcie_config_space [-deviceName \"device name\"] -pcie_logical_name \"Pcie Logical Name\" [-paramNameList \"[Pcie Parameter Name]+\"] [-allparams \"TRUE | FALSE\"]'. None\u200b Required parameter 'pcie_logical_name' is missing. None\u200b Parameter 'pcie_block_name' is not defined. Valid command formatting is'pcie_config_space [-deviceName \"device name\"] -pcie_logical_name \"Pcie Logical Name\" [-paramNameList \"[Pcie Parameter Name]+\"] [-allparams \"TRUE | FALSE\"]'. None\u200b Parameter 'param_name' is not defined. Valid command formatting is'pcie_config_space [-deviceName \"device name\"] -pcie_logical_name \"Pcie Logical Name\" [-paramNameList \"[Pcie Parameter Name]+\"] [-allparams \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D97A4907-32F9-450F-9893-685508608A25/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D97A4907-32F9-450F-9893-685508608A25/#example","title":"Example","text":"<p>Output Display in SmartDebug window: 512 bytes</p> <p>Return value to the tcl script: 0x2</p> <pre><code>pcie_config_space -pcie_block_name {sb_0/CM1_Subsystem/my_pcie_0} \\\n                  -param_name {neg_max_payload}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D97A4907-32F9-450F-9893-685508608A25/#see-also","title":"See Also","text":"<ul> <li>pcie_ltssm_status</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9903AAD-F9D9-435D-B916-D721E8C3DD10/","title":"serdes_write_register","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9903AAD-F9D9-435D-B916-D721E8C3DD10/#description","title":"Description","text":"<p>This tcl command writes the value to the SerDes register. Displays the result in the log window/console.</p> <pre><code>serdes_write_register [-serdes \"integer value\"] \\\n                      [-lane \"integer value\"] \\\n                      -name \"Serdes register name\" \\\n                      -value \"Serdes register value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9903AAD-F9D9-435D-B916-D721E8C3DD10/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <code>set_debug_device</code> command. serdes integer SerDes block number. Must be between 0 and 5 and varies between dies. lane integer SerDes lane number. Must be between 0 and 3.The lane number should be specified when the lane register is used. Otherwise, the command will fail.When the lane number is specified along with the SYSTEM or PCIe register, the command will fail with an error message, as the lane is not applicable to them. name string Name of the SerDes register. value hexadecimal Specify the value in hexadecimal format. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9903AAD-F9D9-435D-B916-D721E8C3DD10/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'serdes' has illegal value. None Parameter 'lane' has illegal value. None Parameter 'name' has illegal value. None Required parameter 'value' is missing. None Parameter 'value' has illegal value. None 'Reg_name' is either an invalid or unsupported SerDes register. None SerDes lane number should not be specified for system register. None Parameter 'parm_name' is not defined. Valid command formatting is 'serdes_write_register [-deviceName \"device name\"] [-serdes \"integer value\"] [-lane \"integer value\"] -name \"Serdes register name\" -value \"Serdes register value\" '"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9903AAD-F9D9-435D-B916-D721E8C3DD10/#supported-families","title":"Supported Families","text":"SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9903AAD-F9D9-435D-B916-D721E8C3DD10/#example","title":"Example","text":"<p>This example writes {0x5533} value to the {SYSTEM_SER_PLL_CONFIG_HIGH} SerDes register:</p> <pre><code>serdes_write_register -serdes 0 \\\n                      -name {SYSTEM_SER_PLL_CONFIG_HIGH} \\\n                      -value {0x5533}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9903AAD-F9D9-435D-B916-D721E8C3DD10/#see-also","title":"See Also","text":"<ul> <li> <p>serdes_lane_reset</p> </li> <li> <p>serdes_read_register</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9AA2D86-4CC9-406F-B818-D4E8BF4F9D3F/","title":"import_component_data","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9AA2D86-4CC9-406F-B818-D4E8BF4F9D3F/#description","title":"Description","text":"<p>A Libero SoC general purpose Tcl command to import component data into an existing Libero project. Component refers to MDDR, FDDR, and SerDes peripherals in SmartFusion 2 devices. Component data refers the initialization or configuration register values (<code>*init_reg</code> or <code>*init.mem</code> files) of those peripherals. Use this command if and when:</p> <ol> <li>The synthesized netlist or HDL files in the existing Libero SoC project contain no component (MDDR, FDDR, or SerDes) information.</li> <li>You want to add components (MDDR, FDDR, or SerDes) into the existing design.</li> </ol> <p>Note: The eNVM config file can have any name. Either <code>*_init.reg</code> (register configuration file) or <code>*.mem</code> files (memory files) can be used. Both cannot be used together in the same <code>import_component_data</code> command.</p> <pre><code>import_component_data \\\n    -module root # name of the top_level (root) \\\n    -fddr file_path_and_name # has to be FDDR_init.reg or .mem \\\n    -mddr file_path_and_name # has to be MDDR_init.reg or .mem \\\n    -serdes0 file_path_and_name # has to be SERDESIF_0_init.reg or .mem \\\n    -serdes1 file_path_and_name # has to be SERDESIF_1_init.reg or .mem \\\n    -serdes2 file_path_and_name # has to be SERDESIF_2_init.reg or .mem \\\n    -serdes3 file_path_and_name # has to be SERDESIF_3_init.reg or .mem \\\n    -envm_cfg file_path_and_name # SmartFusion 2, IGLOO 2 only \\\n    -uprom_cfg file_path_and_name # RTG4 only\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9AA2D86-4CC9-406F-B818-D4E8BF4F9D3F/#arguments","title":"Arguments","text":"Parameter    Type    Description    module    string    Specifies the top level design name of the Libero project into which component data is being imported.    fddr    string    Specifies the file path and file name to the `FDDR_init.reg` or `.mem`.    mddr    string    Specifies the file path and file name to the `MDDR_init.reg` or `.mem`.    serdes0    string    Specifies the file path and file name to the `SERDESIF_0_init.reg` or `.mem`.    serdes1    string    Specifies the file path and file name to the `SERDESIF_1_init.reg` or `.mem`.    serdes2    string    Specifies the file path and file name to the `SERDESIF_2_init.reg` or `.mem`.    serdes3    string    Specifies the file path and file name to the `SERDESIF_3_init.reg` or `.mem`.    envm\\_cfg    string    Specifies the file path and file name.**Note:** This argument is only supported for the SmartFusion\u00ae 2 and IGLOO\u00ae 2 families of devices.    uprom\\_cfg    string    Specifies the file path and file name.**Note:** This argument is only supported for the RTG4\u2122 family of devices."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9AA2D86-4CC9-406F-B818-D4E8BF4F9D3F/#error-codes","title":"Error Codes","text":"Error Code  Description  None  Parameter 'param_name' is not defined. Valid command formatting is 'import_component_data -module \"root module name\" [-mddr \"mddr register file name\"] [-fddr \"fddr register file name\"] [-serdes0 \"serdes0 register file name\"] [-serdes1 \"serdes1 register file name\"] [-serdes2 \"serdes2 register file name\"] [-serdes3 \"serdes3 register file name\"] [-envm_cfg \"user envm cfg file name\"] [-uprom_cfg \"user uprom cfg file name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9AA2D86-4CC9-406F-B818-D4E8BF4F9D3F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9AA2D86-4CC9-406F-B818-D4E8BF4F9D3F/#example","title":"Example","text":"<p>The component name for IGLOO 2 devices might have a different file extension (<code>*.mem</code> or <code>*.reg</code>), depending on the Libero SoC release version used to generate the components.</p> <p>The following is an example of importing design components created with a Libero SoC pre-v11.4 release into an IGLOO 2 project.</p> <pre><code>import_component_data -module &lt;root&gt; \\\n                      -fddr &lt;file_path&gt;/FDDR_init.mem \\\n                      -mddr &lt;file_path&gt;/MDDR_init.mem \\\n                      -serdes0 &lt;file_path&gt;/SERDESIF_0_init.mem \\\n                      -serdes1 &lt;file_path&gt;/SERDESIF_1_init.mem \\\n                      -serdes2 &lt;file_path&gt;/SERDESIF_2_init.mem \\\n                      -serdes3 &lt;file_path&gt;/SERDESIF_3_init.mem \\\n                      -envm_cfg &lt;user_cfg_file_path&gt;\n</code></pre> <p>The following is an example of importing design components created with Libero SoC v11.4 or subsequent releases into an IGLOO 2 project.</p> <p>Note: The <code>*.reg</code> file extension is required.</p> <pre><code>import_component_data -module &lt;root&gt; \\\n                      -fddr &lt;file_path&gt;/FDDR_init.reg \\\n                      -mddr &lt;file_path&gt;/MDDR_init.reg \\\n                      -serdes0 &lt;file_path&gt;/SERDESIF_0_init.reg \\\n                      -serdes1 &lt;file_path&gt;/SERDESIF_1_init.reg \\\n                      -serdes2 &lt;file_path&gt;/SERDESIF_2_init.reg \\\n                      -serdes3 &lt;file_path&gt;/SERDESIF_3_init.reg \\\n                      -envm_cfg &lt;user_cfg_file_path&gt;\n</code></pre> <p>The following is an example of importing design components created with a Libero SoC pre-v11.4 release into a SmartFusion 2 project.</p> <pre><code>import_component_data -module &lt;root&gt; \\\n                      -fddr &lt;file_path&gt;/FDDR_init.reg \\\n                      -mddr &lt;file_path&gt;/MDDR_init.reg \\\n                      -serdes0 &lt;file_path&gt;/SERDESIF_0_init.reg \\\n                      -serdes1 &lt;file_path&gt;/SERDESIF_1_init.reg \\\n                      -serdes2 &lt;file_path&gt;/SERDESIF_2_init.reg \\\n                      -serdes3 &lt;file_path&gt;/SERDESIF_3_init.reg \\\n                      -envm_cfg &lt;user_cfg_file_path&gt;\n</code></pre> <p>The following is an example of importing design components created with Libero SoC v11.4 or a subsequent release into a SmartFusion 2 project.</p> <pre><code>import_component_data -module &lt;root&gt; -envm_cfg &lt;user_cfg_file_path&gt;\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9F3B988-6224-4354-BD62-0536E0394920/","title":"set_device_name","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9F3B988-6224-4354-BD62-0536E0394920/#description","title":"Description","text":"<p>This Tcl command changes the user name of a device in the chain. Chain programming mode must be set.</p> <pre><code>set_device_name -name {name} -new_name {new_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9F3B988-6224-4354-BD62-0536E0394920/#arguments","title":"Arguments","text":"Parameter Type Description name string Identifies the old device name. This parameter is mandatory. new_name string Specifies the new device name. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9F3B988-6224-4354-BD62-0536E0394920/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Required parameter 'new_name' is missing. None The device with name 'device_name' doesn't exist. None Parameter 'name' has illegal value. None Parameter 'new_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'set_device_name -name \"name\" -new_name \"new_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9F3B988-6224-4354-BD62-0536E0394920/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-D9F3B988-6224-4354-BD62-0536E0394920/#example","title":"Example","text":"<p>The following example changes the user name of the device from 'MyDevice1' to 'MyDevice2':</p> <pre><code>set_device_name -name {MyDevice1} -new_name {MyDevice2}\n</code></pre> <p>Parent topic:Configure JTAG Chain Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DA254B1F-B197-469F-BAA3-686ED97AF2F9/","title":"add_to_probe_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DA254B1F-B197-469F-BAA3-686ED97AF2F9/#description","title":"Description","text":"<p>This Tcl command adds the specified probe points to the specified probe group.</p> <p>This command will fail if any of the optins are incorrect.</p> <pre><code>add_to_probe_group -name {Probe name} -group {Group name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DA254B1F-B197-469F-BAA3-686ED97AF2F9/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies one or more probes to add. group string Specifies name of the probe group. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DA254B1F-B197-469F-BAA3-686ED97AF2F9/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'group' has illegal value. None Required parameter 'group' is missing. None Parameter 'name' has illegal value. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is'add_to_probe_group [-name \"name\"]+ \\-group \"group name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DA254B1F-B197-469F-BAA3-686ED97AF2F9/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DA254B1F-B197-469F-BAA3-686ED97AF2F9/#example","title":"Example","text":"<p>This example adds {DFN1_0_Q:DFN1_0/U0:Q} instance to the {probe_group}.</p> <pre><code>add_to_probe_group -name {DFN1_0_Q:DFN1_0/U0:Q} -group {probe_group} \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DA254B1F-B197-469F-BAA3-686ED97AF2F9/#see-also","title":"See Also","text":"<ul> <li> <p>create_probe_group</p> </li> <li> <p>remove_from_probe_group</p> </li> <li> <p>move_to_probe_group</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB24D7C8-A164-47D7-81E8-2DC5F21E1D3A/","title":"PROGRAM_SPI_FLASH_IMAGE","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB24D7C8-A164-47D7-81E8-2DC5F21E1D3A/#description","title":"Description","text":"<p>\"PROGRAM_SPI_FLASH_IMAGE\" is a command tool used in configure_tool and run_tool to program SPI Flash Image with configured parameters.</p> <p>Important: If the Device ID does not match when running any action, the action will fail.</p> <pre><code>configure_tool -name {PROGRAM_SPI_FLASH_IMAGE} \\\n               -params {spi_flash_prog_action:procedure}\nrun_tool -name {PROGRAM_SPI_FLASH_IMAGE}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB24D7C8-A164-47D7-81E8-2DC5F21E1D3A/#arguments","title":"Arguments","text":"Parameter    Type    Description    spi\\_flash\\_prog\\_action    string    The acceptable values for this argument are the following: -   ERASE\\_SPI\\_FLASH - This action erases the entire SPI Flash. Mandatory procedures are: VERIFY\\_DEVICE\\_ID and ERASE\\_DIE.  **Note:** Partial programming of the SPI flash is supported when using PolarFire / PolarFire SoC FPGAs and the FlashPro6 programmer. In that case, the ERASE\\_SPI\\_FLASH action allows you to erase only selected clients.  -   PROGRAM\\_SPI\\_IMAGE - This action will erase the entire SPI flash then program the SPI image. Mandatory procedures are: VERIFY\\_DEVICE\\_ID, ERASE\\_DIE and PROGRAM\\_IMAGE. -   READ\\_SPI\\_IMAGE - This action reads the SPI Image from the SPI Flash. Mandatory procedures are: VERIFY\\_DEVICE\\_ID and READ\\_IMAGE. -   VERIFY\\_SPI\\_IMAGE - This action verifies the SPI Image on the SPI Flash. Mandatory procedures are: VERIFY\\_DEVICE\\_ID and VERIFY\\_IMAGE.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB24D7C8-A164-47D7-81E8-2DC5F21E1D3A/#error-codes","title":"Error Codes","text":"Error Code Description None Illegal SPI Flash programming action: action_name."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB24D7C8-A164-47D7-81E8-2DC5F21E1D3A/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB24D7C8-A164-47D7-81E8-2DC5F21E1D3A/#example","title":"Example","text":"<p>The following example configures \"PROGRAM_SPI_FLASH_IMAGE\" tool and runs:</p> <pre><code>configure_tool -name {PROGRAM_SPI_FLASH_IMAGE} \\\n               -params {spi_flash_prog_action: PROGRAM_SPI_FLASH}\nrun_tool -name {PROGRAM_SPI_FLASH_IMAGE}\n</code></pre> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB86E074-97AB-4DDE-8246-5CDEBC2E330E/","title":"list_paths","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB86E074-97AB-4DDE-8246-5CDEBC2E330E/#description","title":"Description","text":"<p>Returns a list of the n worst paths matching the arguments. The number of paths returned can be changed using the <code>set_options -limit_max_paths</code> &lt;value&gt; command.</p> <pre><code>list_paths \\\n-analysis &lt;max | min&gt; \\\n-format &lt;csv | text&gt; \\\n-set &lt;name&gt; \\\n-clock &lt;clock name&gt; \\\n-type &lt;set_type&gt; \\\n-from_clock &lt;clock name&gt; \\\n-to_clock &lt;clock name&gt; \\\n-in_to_out \\\n-from &lt;port/pin pattern&gt; \\\n-to &lt;port/pin pattern&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB86E074-97AB-4DDE-8246-5CDEBC2E330E/#arguments","title":"Arguments","text":"Parameter    Type    Description    `analysis`    string    Specifies whether the timing analysis is done for `max-delay` \\(setup check\\) or `min-delay` \\(hold check\\). Valid values are: max or min.    `format`    string    Specifies the list format. It can be either text \\(default\\) or csv \\(comma separated values\\). Text format is better for display and csv format is better for parsing.    `set`    string    Returns a list of paths from the named set. You can either use the `-set` option to specify a user set by its name or use both `-clock` and `-type` to specify a set.    `clock`    string    Returns a list of paths from the specified clock domain. This option requires the `-type` option. You cannot use wildcards when specifying a clock name.    `type`    string    Specifies the type of paths to be included. It can only be used along with -clock. Valid values are: -   `reg_to_reg` -paths between registers in the design. -   `async_to_reg` -paths from asynchronous pins to registers. -   `reg_to_async` -paths from registers to asynchronous pins of registers. -   `external_recovery` -paths from input ports to asynchronous pins of registers. -   `external_removal` -paths from input ports to asynchronous pins of registers. -   `external_setup` -paths from input ports to data pins of registers. -   `external_hold` -paths from input ports to data pins of registers. -   `clock_to_out` -paths from registers to output ports.    `from_clock`    string    Used along with `-to_clock` to get the list of paths of the inter-clock domain between the two clocks.    `to_clock`    string    Used along with `-from_clock` to get the list of paths of the inter-clock domain between the two clocks.    `in_to_out`    None    Used to get the list of path between input and output ports.    `from`    string    Filter the list of paths to those starting from ports or pins matching the pattern.    `to`    string    Filter the list of paths to those ending at ports or pins matching the pattern.   Return Type Description <code>list of strings</code> Returns a list of the n worst paths matching the arguments."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB86E074-97AB-4DDE-8246-5CDEBC2E330E/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB86E074-97AB-4DDE-8246-5CDEBC2E330E/#example","title":"Example","text":"<p>The following command displays the list of register to register paths of clock domain clk1.</p> <pre><code>puts [ list_paths -clock clk1 -type reg_to_reg ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DB86E074-97AB-4DDE-8246-5CDEBC2E330E/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_paths</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0236A6-78BC-453D-B665-072BFD41BACF/","title":"remove_probe_insertion_point","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0236A6-78BC-453D-B665-072BFD41BACF/#description","title":"Description","text":"<p>This Tcl command removes probe point from probe insertion list. The command will fail if the net name or driver are not specified or are incorrect.</p> <p>Note:</p> <ul> <li> <p>Deleting probes from the probes list without clicking 'Run' does not automatically remove the probes from the design.</p> </li> <li> <p>Probe Insertion feature disabled in the SmartDebug Demo and Standalone modes.</p> </li> </ul> <pre><code>remove_probe_insertion_point -net {net_name} -driver {driver_name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0236A6-78BC-453D-B665-072BFD41BACF/#arguments","title":"Arguments","text":"Parameter Type Description net string Specify name of the existing net which is added in probe insertion list. This parameter is mandatory. driver string Specify driver name. This parameter is mandatory. Return Type Description None Probe insertion operations are not supported in Standalone SmartDebug."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0236A6-78BC-453D-B665-072BFD41BACF/#error-codes","title":"Error Codes","text":"Error Code Description None No probe point with net: \"net_name\" and driver: \"driver_name\" is added to be removed. None Parameter 'param_name' is not defined. Valid command formatting is 'remove_probe_insertion_point [-net \"net_name\"] [-driver \"driver_name\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0236A6-78BC-453D-B665-072BFD41BACF/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0236A6-78BC-453D-B665-072BFD41BACF/#example","title":"Example","text":"<p>The following example removes probe from the probe insertion list:</p> <pre><code>remove_probe_insertion_point -net {count_c[0]} -driver {Counter_out[0]:Q}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0236A6-78BC-453D-B665-072BFD41BACF/#see-also","title":"See Also","text":"<ul> <li> <p>add_probe_insertion_point</p> </li> <li> <p>program_probe_insertion</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0A0B8F-6AA0-46EA-8424-791F83B936F1/","title":"configure_snvm","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0A0B8F-6AA0-46EA-8424-791F83B936F1/#description","title":"Description","text":"<p>This Tcl command configures the sNVM clients in the sNVM tab of the Design and Memory Initialization tool. Can specify user sNVM clients using this command.</p> <p>Note: You must run Generate Design Initialization Data (generate_design_initialization_data) after configuring sNVM (configure_snvm) and/or Design Initialization (configure_design_initialization_data).</p> <pre><code>configure_snvm -cfg_file {path_to_configuration_file.cfg}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0A0B8F-6AA0-46EA-8424-791F83B936F1/#arguments","title":"Arguments","text":"Parameter Type Description cfg_file string Specifies the path to the configuration file of the sNVM client. This parameter is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0A0B8F-6AA0-46EA-8424-791F83B936F1/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'cfg_file' is missing. None Unable to locate or read SNVM configuration file '*SNVM.cfg'. None You have to specify SNVM configuration file for 'cfg_file' parameter. None Parameter 'cfg_file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_snvm -cfg_file \"cfg_file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0A0B8F-6AA0-46EA-8424-791F83B936F1/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC0A0B8F-6AA0-46EA-8424-791F83B936F1/#example","title":"Example","text":"<p>This example configures the sNVM clients with {<code>./src/SNVM.cfg</code>} file.</p> <pre><code>configure_snvm -cfg_file {./src/SNVM.cfg}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC7CF1AD-1EA6-4052-8C38-921C14498602/","title":"export_script","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC7CF1AD-1EA6-4052-8C38-921C14498602/#description","title":"Description","text":"<p>This Tcl command explicitly exports the Tcl command equivalents of the current Libero session. With this command you can re-execute the same commands interactively or in batch.</p> <p>You must supply a file name with the <code>-file</code> parameter and the <code>-relative_path</code> parameter to specify whether an absolute or relative path is used in the exported script file.</p> <pre><code>export_script \\\n-file { absolute or relative path to constraint file } \\\n-relative_path &lt;value&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC7CF1AD-1EA6-4052-8C38-921C14498602/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute or relative path and name to the exported script file. relative_path boolean Sets your option to use a relative or absolute path in the exported script; use 1 for relative path, 0 for absolute."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC7CF1AD-1EA6-4052-8C38-921C14498602/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'relative_path' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC7CF1AD-1EA6-4052-8C38-921C14498602/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DC7CF1AD-1EA6-4052-8C38-921C14498602/#example","title":"Example","text":"<p>The following command exports the Tcl command equivalents of the current Libero session.</p> <pre><code>export_script -file {./exported.tcl} -relative_path 1\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DCB35E77-F92C-45FD-B564-B3E15B6CD3C6/","title":"Basic Syntax","text":"<p>Tcl scripts contain one or more commands separated by either new lines or semicolons. A Tcl command consists of the name of the command followed by one or more arguments. The format of a Tcl command is:</p> <pre><code>command arg1 ... argN\n</code></pre> <p>The command in the following example computes the sum of 2 plus 2 and returns the result, 4.</p> <pre><code>expr 2 + 2\n</code></pre> <p>The <code>expr</code> command handles its arguments as an arithmetic expression, computing and returning the result as a string. All Tcl commands return results. If a command has no result to return, it returns an empty string.</p> <p>To continue a command on another line, enter a backslash (\\) character at the end of the line. For example, the following Tcl command appears on two lines:</p> <pre><code>import -format \"edif\" -netlist_naming \"Generic\" -edif_flavor \"GENERIC\" {prepi.edn}\n</code></pre> <p>Comments must be preceded by a hash character (#). The comment delimiter (#) must be the first character on a line or the first character following a semicolon, which also indicates the start of a new line. To create a multi-line comment, you must put a hash character (#) at the beginning of each line.</p> <p>Important: Be sure that the previous line does not end with a continuation character (\\). Otherwise, the comment line following it will be ignored.</p> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DCB35E77-F92C-45FD-B564-B3E15B6CD3C6/#special-characters","title":"Special Characters","text":"<p>Square brackets (<code>[ ]</code>) are special characters in Tcl. To use square brackets in names such as port names, you must either enclose the entire port name in curly braces, or lead the square brackets with a slash (\\) character.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DCB35E77-F92C-45FD-B564-B3E15B6CD3C6/#sample-tcl-script","title":"Sample Tcl Script","text":"<pre><code>#Create a new project and set up a new design\nnew_project -location {D:/2Work/my_pf_proj} -name {my_pf_proj} -project_description {}\\\n-block_mode 0 -standalone_peripheral_initialization 0 -use_enhanced_constraint_flow 1\\\n-hdl {VERILOG} -family {PolarFire} -die {MPF300TS_ES} -package {FCG1152} -speed {-1} \\\n-die_voltage {1.0} -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V}\\\n-adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0}\\\n-adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:1} -adv_options {TEMPR:EXT} \\\n-adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} \\\n-adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} \\\n-adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} \n#Import HDL source file\nimport_files -convert_EDN_to_HDL 0 -hdl_source {C:/test/prep1.v} \n#Import HDL stimulus file\nimport_files -convert_EDN_to_HDL 0 -stimulus {C:/test/prep1tb.v} \n#set the top level design name\nset_root -module {prep1::work}\n#Associate SDC constraint file to Place and Route tool\norganize_tool_files -tool {PLACEROUTE} -file {D:/2Work/my_pf_proj/constraint/user.sdc} \\\n-module {prep1::work} -input_type {constraint} \n#Associate SDC constraint file to Verify Timing tool\norganize_tool_files -tool {VERIFYTIMING} -file {D:/2Work/my_pf_proj/constraint/user.sdc}\\\n-module {prep1::work} -input_type {constraint} \n#Run synthesize\nrun_tool -name {SYNTHESIZE} \n#Configure Place and Route tool\nconfigure_tool -name {PLACEROUTE} -params {DELAY_ANALYSIS:MAX} -params {EFFORT_LEVEL:false}\\\n-params {INCRPLACEANDROUTE:false} -params {MULTI_PASS_CRITERIA:VIOLATIONS}\\\n-params {MULTI_PASS_LAYOUT:false} -params {NUM_MULTI_PASSES:5} -params {PDPR:false}\\\n-params {RANDOM_SEED:0} -params {REPAIR_MIN_DELAY:false} -params {SLACK_CRITERIA:WORST_SLACK} \\\n-params {SPECIFIC_CLOCK:} -params {START_SEED_INDEX:1} -params {STOP_ON_FIRST_PASS:false}\\\n-params {TDPR:true} \n#Run Place and Route\nrun_tool -name {PLACEROUTE} \n#Configure Timing Report Generation\nconfigure_tool -name {VERIFYTIMING} -run_tool -name {PLACEROUTE}params {CONSTRAINTS_COVERAGE:1}\\\n-params {FORMAT:XML} -params {MAX_TIMING_FAST_HV_LT:0} -params {MAX_TIMING_SLOW_LV_HT:1}\\\n-params {MAX_TIMING_SLOW_LV_LT:0} -params {MAX_TIMING_VIOLATIONS_FAST_HV_LT:0} \\\n-params {MAX_TIMING_VIOLATIONS_SLOW_LV_HT:1} -params {MAX_TIMING_VIOLATIONS_SLOW_LV_LT:0}\\\n-params {MIN_TIMING_FAST_HV_LT:1} -params {MIN_TIMING_SLOW_LV_HT:0} -params {MIN_TIMING_SLOW_LV_LT:0} -params {MIN_TIMING_VIOLATIONS_FAST_HV_LT:1} -params {MIN_TIMING_VIOLATIONS_SLOW_LV_HT:0} \\\n-params {MIN_TIMING_VIOLATIONS_SLOW_LV_LT:0}\n#Run Verify Timing tool \nrun_tool -name {VERIFYTIMING} \n#Run Power Verification tool \nrun_tool -name {VERIFYPOWER} #Export bitstream\nexport_bitstream_file -file_name {prep1} \\\n-export_dir {D:\\2Work\\my_pf_proj\\designer\\prep1\\export} -format {STP} -master_file 0 \\\n-master_file_components {} -encrypted_uek1_file 0 -encrypted_uek1_file_components {} \\\n-encrypted_uek2_file 0 -encrypted_uek2_file_components {} \\\n-trusted_facility_file 1 -trusted_facility_file_components {FABRIC}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DCE1AA0E-97FD-4E2F-94CF-CA7236058793/","title":"sb_configure_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DCE1AA0E-97FD-4E2F-94CF-CA7236058793/#description","title":"Description","text":"<p>This Tcl command is used to configure cores that are already added to Master/Slave subsystem in the Peripherals page of the System Builder component.</p> <pre><code>sb_configure_core \\\n-component_name {component_name} \\\n[-core_name {core_name}] \\\n[-params {param_list}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DCE1AA0E-97FD-4E2F-94CF-CA7236058793/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -core_name {core_name} string Optional. Name of the instance of the core in the System Builder component. -params {param_list} string Mandatory. List of the configuration parameters for the selected core."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DCE1AA0E-97FD-4E2F-94CF-CA7236058793/#example","title":"Example","text":"<pre><code>sb_configure_core -component_name {sb} -core_name {AMBA_SLAVE_0} -params {\"AMBA_INTERFACE_TYPE:AHBLITE\" \"NUM_OF_INTERRUPTS:0\"}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD18AC84-D6ED-4681-BF70-A4D6DEB5B3F7/","title":"create_probe_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD18AC84-D6ED-4681-BF70-A4D6DEB5B3F7/#description","title":"Description","text":"<p>This Tcl command creates a new probe group.</p> <pre><code>create_probe_group -name {Group name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD18AC84-D6ED-4681-BF70-A4D6DEB5B3F7/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the new probe group. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD18AC84-D6ED-4681-BF70-A4D6DEB5B3F7/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'create_probe_group -name \"group name\"'. None Parameter 'name' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD18AC84-D6ED-4681-BF70-A4D6DEB5B3F7/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD18AC84-D6ED-4681-BF70-A4D6DEB5B3F7/#example","title":"Example","text":"<p>This example creates new probe group named \"my_new_grp\" :</p> <pre><code>create_probe_group -name my_new_grp\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD8B58DA-C6C7-4DC1-A151-ED9D4AF7223E/","title":"run_frequency_monitor","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD8B58DA-C6C7-4DC1-A151-ED9D4AF7223E/#description","title":"Description","text":"<p>This tcl command calculates the frequency of any signal in the design that can be assigned to Live Probe channel A and displays the Frequency. The Frequency unit of measurement is in Megahertz (MHz).</p> <p>It is run after setting the live probe signal to channel A.</p> <pre><code>run_frequency_monitor [-deviceName \"device name\"] \\\n                      -signal \"signal name\" \\\n                      -time \"time in seconds to delay before calculate\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD8B58DA-C6C7-4DC1-A151-ED9D4AF7223E/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. signal string Specifies the signal name assigned to Live Probe channel A. This parameter must be specified with the -time parameter. time integer or double Specifies the duration in seconds to run frequency monitor. The value can be 0.1, 1, 5, 8, or 10. Return Type Description String Displays the Frequency with value-property format."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD8B58DA-C6C7-4DC1-A151-ED9D4AF7223E/#error-codes","title":"Error Codes","text":"Error Code Description None No recognized device 'device_name' is available for debugging. None Parameters are missing. None Parameter '-signal' is missing. None Parameter '-time' is missing. None Invalid monitor time specified. The values can be either 0.1, 1, 5, 8 or 10. None Parameter 'param_name' is not defined. Valid command formatting is'run_frequency_monitor [-deviceName \"device name\"] [-signal \"signal\"] [-time \"time\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD8B58DA-C6C7-4DC1-A151-ED9D4AF7223E/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD8B58DA-C6C7-4DC1-A151-ED9D4AF7223E/#example","title":"Example","text":"<pre><code>set_live_probe -probeA {Q_c:DFN1_0:Q} -probeB {}\nrun_frequency_monitor -signal {Q_c:DFN1_0:Q} -time {0.1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DD8B58DA-C6C7-4DC1-A151-ED9D4AF7223E/#see-also","title":"See Also","text":"<ul> <li> <p>fhb_control</p> </li> <li> <p>set_live_probe</p> </li> <li> <p>event_counter</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DE8545BD-ACC7-48FD-8BAD-46AB0DDD68CA/","title":"sd_rename_instance","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DE8545BD-ACC7-48FD-8BAD-46AB0DDD68CA/#description","title":"Description","text":"<p>This Tcl command renames an instance name in a SmartDesign component. This command can be used to rename any type of instances (instances of other SmartDesigns components, core components, HDL modules, HDL+ cores and Microchip macros) in a SmartDesign.</p> <p>Note: This command is not required to build a SmartDesign component. It command maps to an interactive user action in the SmartDesign Canvas and will not be present in the exported SmartDesign component Tcl description.</p> <pre><code>sd_rename_instance -sd_name {smartdesign component name} \\\n                   -current_instance_name {instance name} \\\n                   -new_instance_name {new instance name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DE8545BD-ACC7-48FD-8BAD-46AB0DDD68CA/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component in which the instance name has to be renamed. It is mandatory. current_instance_name string Specifies the name of the instance to be renamed. It is mandatory. new_instance_name string Specifies the new instance name. It is mandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DE8545BD-ACC7-48FD-8BAD-46AB0DDD68CA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'new_instance_name' has illegal value. None Parameter 'current_instance_name' has illegal value. None Required parameter 'sd_name' is missing. None 'Instance name' has been duplicated, please specify a different name. None Instance 'instance_name' does not exist. None The first character of '*' must be a letter. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_rename_instance -sd_name \"sd_name\" -current_instance_name \"current_instance_name\" -new_instance_name \"new_instance_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DE8545BD-ACC7-48FD-8BAD-46AB0DDD68CA/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DE8545BD-ACC7-48FD-8BAD-46AB0DDD68CA/#example","title":"Example","text":"<p>The following command renames \"DFF_0\" instance name with a new \"DFF_1\" name in the 'top' SmartDesign</p> <pre><code>sd_rename_instance -sd_name {top} \\\n                   -current_instance_name {DFF_0} \\\n                   -new_instance_name {DFF_1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DE8545BD-ACC7-48FD-8BAD-46AB0DDD68CA/#see-also","title":"See Also","text":"<ul> <li>sd_instantiate_macro</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFAB63C0-2FDB-42AE-AE17-EB10A36BB096/","title":"unset_live_probe","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFAB63C0-2FDB-42AE-AE17-EB10A36BB096/#description","title":"Description","text":"<p>This Tcl command discontinues the debug function and clears both live probe channels (Channel A and Channel B). An all zeros value is shown for both channels in the oscilloscope.</p> <p>Note:</p> <p>For RTG4, only one probe channel (Probe Read Data Pin) is available.</p> <pre><code>unset_live_probe [-deviceName \"device name\"] \\\n                 [-probeA \"TRUE | FALSE\"] \\\n                 [-probeB \"TRUE | FALSE\"]'\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFAB63C0-2FDB-42AE-AE17-EB10A36BB096/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Parameter is optional if only one device is available in the current configuration. probeA boolean Specify 1 or TRUE for unset live probe on Channel A, otherwise specify 0 or FALSE. probeB boolean Specify 1 or TRUE for unset live probe on Channel B, otherwise specify 0 or FALSE. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFAB63C0-2FDB-42AE-AE17-EB10A36BB096/#error-codes","title":"Error Codes","text":"Error Code Description None Cannot unset live probes: Mention the name of the channel to unset. None Parameter 'param_name' is not defined. Valid command formatting is 'unset_live_probe [-deviceName \"device name\"] [-probeA \"TRUE | FALSE\"] [-probeB \"TRUE | FALSE\"]'. None probeA: Invalid argument value: (expecting TRUE, 1, true, FALSE, 0 or false). None probeB: Invalid argument value: (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'deviceName' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFAB63C0-2FDB-42AE-AE17-EB10A36BB096/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFAB63C0-2FDB-42AE-AE17-EB10A36BB096/#example","title":"Example","text":"<p>The following example unsets both live probe channels (Channel A and Channel B) from the device sf2:</p> <pre><code>unset_live_probes -probeA 1 -probeB 1 [-deviceName {sf2}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFAB63C0-2FDB-42AE-AE17-EB10A36BB096/#see-also","title":"See Also","text":"<ul> <li>set_live_probe</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFC3D7D0-DA7B-4810-892F-3A0D566472D6/","title":"export_netlist_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFC3D7D0-DA7B-4810-892F-3A0D566472D6/#description","title":"Description","text":"<p>This Tcl command exports the netlist after the compile state has completed. The netlist can be either Verilog or VHDL. Microchip recommends exporting the netlist after the compile state has successfully completed.</p> <pre><code>export_netlist_file \\\n         -file { absolute or relative path and filename for netlist } \\\n         [-vhdl { value }]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFC3D7D0-DA7B-4810-892F-3A0D566472D6/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute or relative path and name of netlist file. If specified relative path of netlist file created in &lt;project_name&gt;/designer/&lt;design_name&gt; directory. vhdl boolean Generates the netlist in VHDL (when set to \"TRUE\" or 1) or Verilog (when set to \"FALSE\" or 0). Default is 0 (Verilog netlist)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFC3D7D0-DA7B-4810-892F-3A0D566472D6/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'file' is missing. None vhdl: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'export_netlist_file -file \"Export Netlist\" \\ [-vhdl \"TRUE | FALSE\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFC3D7D0-DA7B-4810-892F-3A0D566472D6/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-DFC3D7D0-DA7B-4810-892F-3A0D566472D6/#example","title":"Example","text":"<p>The following command exports the netlist (Verilog) after the compile state has completed.</p> <pre><code>export_netlist_files -file {E:/designs/export/sd1/sd1.v} -vhdl 0\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E05BAC23-1114-4E00-A760-7A49FB484C49/","title":"read_uprom_memory","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E05BAC23-1114-4E00-A760-7A49FB484C49/#description","title":"Description","text":"<p>This Tcl command reads a uPROM memory block from the device.</p> <p>Note:</p> <p>If you have more than one clients configured in Libero and If you use client name with inappropriate -startaddress and -words then the command will fail.</p> <pre><code>read_uprom_memory [-deviceName \"device name\"] \\\n                  [-client \"client name\"] \\\n                  -startaddress \"start address\" \\\n                  -words \"integer value\" \\\n                  [-fileName \"Data file name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E05BAC23-1114-4E00-A760-7A49FB484C49/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string\u200b Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. client string\u200b Specifie the name of client for memory read.Clients are configured in Libero tool under \"device and memory initialisation\". Those are a bunch of pages which can be used by the design to load data. Each client can have a different purpose. startaddress hexadecimal Specifies the start address of the uPROM memory block. words integer Specifies the number of 9-bit words. fileName string Name of output file for memory read. Return Type Description String Displays page status and data of uPROM memory with plain text format.."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E05BAC23-1114-4E00-A760-7A49FB484C49/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'deviceName' has illegal value. None\u200b Parameter 'client' has illegal value. None\u200b Parameter 'startaddress' has illegal value. None\u200b Required parameter 'startaddress' is missing. None\u200b Parameter 'words' has illegal value. None\u200b Required parameter 'words' is missing. None\u200b Parameter 'fileName' has illegal value. None\u200b Invalid argument value: ' -word {1.0} ' (expecting integer value). None\u200b Parameter 'param_name' is not defined. Valid command formatting is 'read_uprom_memory [-deviceName \"device name\"] [-client \"client name\"] -startaddress \"start address\" -words \"integer value\" [-fileName \"Data file name\"]'. None The startaddress value is incorrect for the client entered. None The word number is incorrect for the client entered. None Parameter 'words' must be a positive integer value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E05BAC23-1114-4E00-A760-7A49FB484C49/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E05BAC23-1114-4E00-A760-7A49FB484C49/#example","title":"Example","text":"<ol> <li> <p>This example reads 10 9-bit words from uPROM memory '0xA' address :</p> <pre><code>read_uprom_memory \u2013startaddress {0xA} \u2013words {10}\n</code></pre> </li> <li> <p>This example \u200breads 9-bit words from uPROM memory '0xA' address :</p> <pre><code>read_uprom_memory -client {client1} \\\n                  -startaddress \"2\" \\\n                  -words \"2\" \\\n                  -fileName \"./data.txt\"\n</code></pre> </li> </ol> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0D0E43A-A637-4628-8EEA-53B7627A04FD/","title":"smartpower_report_power_sequencer","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0D0E43A-A637-4628-8EEA-53B7627A04FD/#description","title":"Description","text":"<p>This Tcl command creates a scenario power report for a previously defined scenario. It includes information about the global device and SmartPower preferences selection, and the average power consumption and the excepted battery life for this sequence.</p> <p>Note:</p> <ul> <li>Flash*Freeze is available only for certain families and devices(RTG4, SmartFusion 2, and IGLOO 2).</li> <li>Worst and Best are available only for certain families and devices.</li> </ul> <pre><code>smartpower_report_power_sequencer \\\n                  [-powerunit \"W | mW | uW\"] \\\n                  [-frequnit \"Hz | KHz | MHz\"] \\\n                  [-opcond \"Best | Typical | Worst\"] \\\n                  [-toggle \"TRUE | FALSE\"] \\\n                  [-scenario \"\"] \\\n                  [-style \"Text | CSV | XML\"] \\\n                  [-battery_life \"TRUE | FALSE\"] \\\n                  [-battery_capacity \"decimal value\"] \\\n                  [-rail_breakdown \"TRUE | FALSE\"] \\\n                  [-type_breakdown \"TRUE | FALSE\"] \\\n                  [-mode_breakdown \"TRUE | FALSE\"] \\\n                  [-opcond_summary \"TRUE | FALSE\"] \\\n                  {filename}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0D0E43A-A637-4628-8EEA-53B7627A04FD/#arguments","title":"Arguments","text":"Parameter    Type    Description    powerunit    string    Specifies the unit in which power is set. The acceptable values for this argument are the following: -   W - The power unit is set to watts. -   mW - The power unit is set to milliwatts. -   uW - The power unit is set to microwatts.    frequnit    string    Specifies the unit in which frequency is set. The acceptable values for this argument are the following: -   Hz - The frequency unit is set to hertz. -   kHz - The frequency unit is set to kilohertz. -   MHz - The frequency unit is set to megahertz.    opcond    string    Specifies the operating condition. The following acceptable values for this argument are the following: -   worst - The operating condition is set to worst case. -   typical - The operating condition is set to typical case. -   best - The operating condition is set to best case.    toggle    boolean    Specifies the toggle. The acceptable values for this argument are thr following: -   TRUE, true or 1 - The toggle is set to true. -   FALSE, false or 1 - The toggle is set to false.    scenario    string    Specifies a scenario that the report is generated from.    style    string    Specifies the format in which the report will be exported. The acceptable values for this argument are the following: -   Text - The report will be exported as Text file. -   CSV\\(by default\\) - The report will be exported as CSV file. -   XML - The report will be exported as XML file.    battery\\_life    boolean    Specifies whether to include the battery life summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the battery life summary in the report. -   FALSE, false or 0 - Does not include the battery life summary in the report.    battery\\_capacity    decimal value    Specifies the battery capacity\\(decimal positive value\\) in A\\*H.    rail\\_breakdown    boolean    Specifies whether to include the breakdown by rail summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the breakdown by rail summary in the report. -   FALSE, false or 0 - Does not include the breakdown by rail summary in the report. This is default value.    type\\_breakdown    boolean    Specifies whether to include the breakdown by type summary in the report. The acceptable values for this argument are thr following: -   TRUE, true or 1- Includes the breakdown by type summary in the report. -   FALSE, false or 0 - Does not include the breakdown by type summary in the report. This is the default value.    mode\\_breakdown    boolean    Specifies whether to include the breakdown by mode in the report. The acceptable values for this argument are thr following: -   TRUE, true or 1 - Includes the breakdown by mode in the report. -   FALSE, false or 0 - Does not include the breakdown by mode in the report. This is the default value.    opcond\\_summary    boolean    Specifies whether to include the operating conditions summary in the report. The acceptable values for this argument are the following: -   TRUE, true or 1 - Includes the operating conditions summary in the report. -   FALSE, false or 0 - Does not include the operating conditions summary in the report.    filename    string    Specifies the name or path of the file to be exported. This argument is mandatory. Default created under designer/&lt;root\\_name&gt; dircetory.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0D0E43A-A637-4628-8EEA-53B7627A04FD/#error-codes","title":"Error Codes","text":"Error Code Description None There are no scenarios in this design, create a scenario in SmartPower, and then generate the scenario report. None powerunit: Invalid argument value: 'value' (expecting W, mW or uW). None frequnit: Invalid argument value: 'value' (expecting Hz, KHz or MHz). None opcond: Invalid argument value: 'value' (expecting Best, Typical or Worst). None toggle: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None style: Invalid argument value: 'value' (expecting Text, CSV or XML). None battery_life: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None battery_capacity: Invalid argument value: 'value' (expecting decimal value). None Parameter 'battery_capacity' must be a positive decimal value. None rail_breakdown: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None type_breakdown: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None mode_breakdown: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None opcond_summary: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None \u2014 None \u2014"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0D0E43A-A637-4628-8EEA-53B7627A04FD/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0D0E43A-A637-4628-8EEA-53B7627A04FD/#example","title":"Example","text":"<p>The following example generates a scenario power report named report.txt for \"my_scenario\":</p> <pre><code>smartpower_report_power_sequencer -scenario my_scenario \\\n                                  -rail_breakdown true \\\n                                  -type_breakdown true \\\n                                  -mode_breakdown true \\\n                                  -style text \\\n                                  -battery_capacity 10 \\\n                                  report.txt\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0D0E43A-A637-4628-8EEA-53B7627A04FD/#see-also","title":"See Also","text":"<ul> <li>smartpower_report_power</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0F2CCEF-6F9E-4C30-B6A8-566F97567B3A/","title":"loopback_mode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0F2CCEF-6F9E-4C30-B6A8-566F97567B3A/#description","title":"Description","text":"<p>This Tcl command applies loopback mode to a specified lane.</p> <pre><code>loopback_mode -lane {Physical Lane name} -apply -type {loopback_type}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0F2CCEF-6F9E-4C30-B6A8-566F97567B3A/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. lane string Specify the physical location of the lane. apply none Apply specified loopback to specified lane. type string Specify the loopback type to apply. Type valid values are: EQ-NearEnd, EQ-FarEnd, CDRFarEnd and NoLpbk. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0F2CCEF-6F9E-4C30-B6A8-566F97567B3A/#error-codes","title":"Error Codes","text":"Error Code Description None Loopback Mode: Must specify '-apply' argument. None Loopback Mode: Transceiver physical Lane Name must be specified. None Parameter 'type' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is'loopback_mode [-deviceName \"device name\"] [-lane \"Physical Lane Name\"] [-apply \"TRUE | FALSE\"] [-type \"Loopback type\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0F2CCEF-6F9E-4C30-B6A8-566F97567B3A/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0F2CCEF-6F9E-4C30-B6A8-566F97567B3A/#example","title":"Example","text":"<p>This examples applies EQ-FarEnd|EQ-NearEnd|CDRFarEnd|NoLpbk loopback mode to a \"Q0_LANE0\" lane.</p> <pre><code>loopback_mode -lane {Q0_LANE0} -apply -type {EQ-FarEnd}\nloopback_mode -lane {Q0_LANE0} -apply -type {EQ-NearEnd}\nloopback_mode -lane {Q0_LANE0} -apply -type {CDRFarEnd}\nloopback_mode -lane {Q0_LANE0} -apply -type {NoLpbk}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E0F2CCEF-6F9E-4C30-B6A8-566F97567B3A/#see-also","title":"See Also","text":"<ul> <li> <p>loopback_test</p> </li> <li> <p>smartbert_test</p> </li> <li> <p>prbs_test</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E16BB1CB-273C-4105-A824-2A340C2FE0BA/","title":"read_device_status","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E16BB1CB-273C-4105-A824-2A340C2FE0BA/#description","title":"Description","text":"<p>This Tcl command displays a summary of the device. Device status like ID code, design information, digest information, security and programmer information can be know using this command. Returns a log that can be saved to a file or printed.</p> <pre><code>read_device_status [-deviceName \"device name\"] [-file \"filename\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E16BB1CB-273C-4105-A824-2A340C2FE0BA/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. file string Specify path and the name of file where device status will be saved. This parameter is optional. Return Type Description String Displays the device information report with the value-property format."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E16BB1CB-273C-4105-A824-2A340C2FE0BA/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'read_device_status [-deviceName \"device name\"] [-file \"filename\"]' None Unable to read device information for the selected device: IDCode verify failed.."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E16BB1CB-273C-4105-A824-2A340C2FE0BA/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E16BB1CB-273C-4105-A824-2A340C2FE0BA/#example","title":"Example","text":"<p>The following example saves the details of the device in log_file:</p> <pre><code>read_device_status -file {./log_file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E16BB1CB-273C-4105-A824-2A340C2FE0BA/#see-also","title":"See Also","text":"<ul> <li>read_id_code</li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E269973C-8F08-4080-893E-DBF3914A2416/","title":"report","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E269973C-8F08-4080-893E-DBF3914A2416/#description","title":"Description","text":"<p>Specifies the type of reports to be generated and the type of Analysis (Max Delay or Min Delay) performed to generate the reports. Using this command, you can generate the following types of reports:</p> <ul> <li>Timer report\u2014This report displays the timing information organized by clock domain.</li> <li>Timing Violations report\u2014This flat slack report provides information about constraint violations.</li> <li>Bottleneck report\u2014This report displays the points in the design that contribute to the most timing violations.</li> <li>Datasheet report\u2014This report describes the characteristics of the pins, I/O technologies, and timing properties in the design.</li> <li>Constraints Coverage report\u2014This report displays the overall coverage of the timing constraints set on the current design.</li> <li>Combinational Loop report\u2014This report displays loops found during initialization.</li> <li>Clock Domain Crossing report\u2014This report analyzes timing paths that cross from one clock domain (the source clock) to another clock domain (the destination clock).</li> </ul> <p>If the specified parameter/value is not correct, this command fails.</p> <pre><code>report -type (timing | violations | datasheet | bottleneck | constraints_coverage | combinational_loops | cdc) \\ -analysis &lt;max|min&gt; \\ -format (csv|text) \\ &lt;filename&gt; \\ timing options \\ -max_parallel_paths &lt;number&gt; \\ -max_paths &lt;number&gt; \\ -print summary (yes|no) \\ -use_slack_threshold (yes|no) \\ -slack threshold &lt;double&gt; \\ -print_paths (yes|no) \\ -max_expanded_paths &lt;number&gt; \\ -include_user_sets (yes|no) \\ -include_clock_domains (yes|no) \\ -select_clock_domains &lt;clock name list&gt; \\ -limit_max_paths (yes|no) \\ -include_pin_to_pin (yes|no) \\ bottleneck options \\ -cost_type (path_count|path_cost) \\ -max_instances &lt;number&gt; \\ -from &lt;port/pin pattern&gt; \\ -to &lt;port/pin pattern&gt; \\ -set_type &lt;set_type&gt; \\ -set_name &lt;set name&gt; \\ -clock &lt;clock name&gt; \\ -from_clock &lt;clock name&gt; \\ -to_clock &lt;clock name&gt; \\ -in_to_out \\\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E269973C-8F08-4080-893E-DBF3914A2416/#arguments","title":"Arguments","text":"Parameter    Type    Description    `type`    `string`    Specifies the type of the report to be generated. It is mandatory.-   timing\u2014Timing Report -   violations\u2014Timing Violation Report -   datasheet\u2014Datasheet Report -   bottleneck\u2014Bottleneck Report -   constraints\\_coverage\u2014Constraints Coverage Report -   combinational\\_loops\u2014Combinational Loops Report    `analysis`    `string`    Specifies the type of Analysis \\(Max Delay or Min Delay\\) Performed to generate the reports. It is optional.**Note:** This argument should not be used to generate datasheet reports. The command may fail if this argument generate datasheet report.  -   max\u2014Timing report considers maximum analysis \\(default\\). -   min\u2014Timing report considers minimum analysis.    `format`    `string`    Specifies the format in which the report is generated. It is optional.-   text\u2014Generates a text report \\(default\\). -   csv\u2014Generates the report in a comma-separated value format which you can import into a spreadsheet.  **Note:** CDC type generates report in CSV format only.    `filename`    `string`    Specifies the file name of the generated report. It is mandatory.   Parameter/Value Description max_parallel_paths &lt;number&gt; Specifies the max number of parallel paths. Parallel paths are timing paths with the same start and end points. max_paths &lt;number&gt; Specifies the max number of paths to display for each set. This value is a positive integer value greater than zero. Default is 100. print_summary (yes|no) Yes to include and No to exclude the summary section in the timing report. use_slack_threshold (yes|no) Yes to include slack threshold and no to exclude threshold in the timing report. The default is to exclude slack threshold. slack_threshold &lt;double&gt; Specifies the threshold value to consider when reporting path slacks. This value is in nanoseconds (ns). By default, there is no threshold (all slacks reported). print_paths &lt;yes|no&gt; Specifies whether the path section (clock domains and in-to-out paths) will be printed in the timing report. Yes to include path sections (default) and no to exclude path sections from the timing report. max_expanded_paths &lt;number&gt; Specifies the max number of paths to expand per set. This value is a positive integer value greater than zero. Default is 100. include_user_sets (yes|no) If yes, the user set is included in the timing report. If no, the user set is excluded in the timing report. include_clock_domains (yes|no) Yes to include and no to exclude clock domains in the timing report. select_clock_domains &lt;clock_name_list&gt;orSelect_clock_domains -yes -clock_domain &lt;clock_name_list&gt; Defines the clock domain to be considered in the clock domain section. The domain list is a series of strings with domain names separated by spaces. Both the summary and the path sections in the timing report display only the listed clock domains in the <code>clock_name_list</code>. limit_max_paths (yes|no) Yes to limit the number of paths to report. No to specify that there is no limit to the number of paths to report (default). include_pin_to_pin (yes|no) Yes to include and no to exclude pin-to-pin paths in the timing report.   cost\\_type &lt;path\\_count\\|path\\_cost&gt;    Specifies the cost\\_type as either path\\_count or path\\_cost. For path\\_count, instances with the greatest number of path violations will have the highest bottleneck cost. For path\\_cost, instances with the largest combined timing violations will have the highest bottleneck cost.    max\\_instances &lt;number&gt;    Specifies the maximum number of instances to be reported. Default is 10.    from &lt;port/pin pattern&gt;    Reports only instances that lie on violating paths that start at locations specified by this option.    to &lt;port/pin pattern&gt;\u200b    Reports only instances that lie on violating paths that end at locations specified by this option.    \u200bclock &lt;clock name&gt;   This option allows pruning based on a given clock domain. Only instances that lie on these violating paths are reported.    set\\_name &lt;set name&gt;   Displays the bottleneck information for the named set. You can either use this option or use both -clock and -type. This option allows pruning based on a given set. Only paths that lie within the named set will be considered towards bottleneck.    set\\_type &lt;set\\_type&gt;    This option can only be used in combination with the -clock option, and not by itself. The options allows you to filter which type of paths should be considered towards the bottleneck:-   reg\\_to\\_reg\u2014Paths between registers in the design -   async\\_to\\_reg\u2014Paths from asynchronous pins to registers -   reg\\_to\\_async\u2014Paths from registers to asynchronous pins -   external\\_recovery\u2014The set of paths from inputs to asynchronous pins -   external\\_removal\u2014The set of paths from inputs to asynchronous pins -   external\\_setup\u2014Paths from input ports to registers -   external\\_hold\u2014Paths from input ports to registers  -   clock\\_to\\_out\u2014Paths from registers to output ports    from\\_clock &lt;clock name&gt;   Reports only bottleneck instances that lie on violating timing paths of the inter-clock domain that starts at the source clock specified by this option. This option can only be used in combination with to\\_clock.    to\\_clock &lt;clock name&gt;   Reports only instances that lie on violating paths that end at locations specified by this option.    in\\_to\\_out    Reports only instances that lie on violating paths that begin at input ports and end at output ports.   Return Type Description file Generates SmartTime report file with the specified format."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E269973C-8F08-4080-893E-DBF3914A2416/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter -type has illegal value None Required parameter -type is missing None Required parameter _AtclParam0_ is missing"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E269973C-8F08-4080-893E-DBF3914A2416/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E269973C-8F08-4080-893E-DBF3914A2416/#example","title":"Example","text":"<p>The following example generates a timing violation report named <code>timing_viol.txt</code>. The report considers an analysis using maximum delays and does not filter paths based on slack threshold. It reports two paths per section and one expanded path per section:</p> <pre><code>report \\ -type violations \\ -analysis max \\ -use_slack_threshold no \\ -limit_max_paths yes \\ -max_paths 2 \\ -max_expanded_paths 1 \\ timing_viol.txt\n</code></pre> <p>The following example generates a datasheet report named <code>datasheet.csv</code> in CSV format:</p> <pre><code>report -type datasheet -format csv datasheet.csv \n</code></pre> <p>You can use any one of the following examples to report inter-clock domain timing paths:</p> <pre><code>report -type timing -select_clock_domains yes -clock_domain { clk1 clk2 } report1.txt \n</code></pre> <p>or</p> <pre><code>report -type timing -select_clock_domains { clk1 clk2 } report2.txt\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E269973C-8F08-4080-893E-DBF3914A2416/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>report</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B4518B-526E-416B-B4C8-4F3E83E2502E/","title":"smartpower_change_setofpin_statistics","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B4518B-526E-416B-B4C8-4F3E83E2502E/#description","title":"Description","text":"<p>This tcl command changes the default frequencies and probabilities for a specific set.</p> <p>Note: This command is associated with the functionality of Initialize frequencies and probabilities dialog box.</p> <pre><code>smartpower_change_setofpin_statistics \\\n            -domain_name \"domain name\" \\\n            [-data_freq \"decimal value [unit { Hz | KHz | MHz }]\"] \\\n            [-data_proba \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B4518B-526E-416B-B4C8-4F3E83E2502E/#arguments","title":"Arguments","text":"Parameter Type Description domain_name string Specifies the domain name in which to initialize data frequencies and probabilities. data_freq string Specifies the user input data frequency in Hz, KHz, or MHz for all sets of pins. data_proba decimal Specifies the user input data probability in % for all sets of pins. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B4518B-526E-416B-B4C8-4F3E83E2502E/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'domain_name' is missing. None Parameter 'domain_name' has illegal value. None Parameter 'data_proba' has illegal value. None data_proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'data_freq' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_change_setofpin_statistics -domain_name \"domain name\" \\ [-data_freq \"decimal value [unit { Hz | KHz | MHz }]\"] \\ [-data_proba \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B4518B-526E-416B-B4C8-4F3E83E2502E/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B4518B-526E-416B-B4C8-4F3E83E2502E/#example","title":"Example","text":"<p>The following example initializes all clocks withs:</p> <pre><code>smartpower_change_setofpin_statistics -domain_name {my_domain} \\\n                                      -data_freq {10 MHz} \\\n                                      -data_proba {20}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B8F7D6-F5DB-4B9C-BADD-8A299A8946BD/","title":"Working with the derive_constraints Utility","text":"<p>Derive constraints traverse through the design and allocate new constraints for each instance of component based on previously provided component SDC/NDC/PDC files. For the CCC reference clocks, it propagates back through the design to find the source of the reference clock. If the source is an I/O, the reference clock constraint will be set on the I/O. If it is a CCC output or another clock source (for example, SerDes, oscillator), it uses the clock from the other component and reports a warning if the intervals do not match. Derive constraints will also allocate constraints for some macros like on-chip oscillators if you have them in your RTL.</p> <p>To execute the <code>derive_constraints</code> utility, you must supply a <code>.tcl</code> file command-line argument with the following information in the specified order.</p> <ol> <li>Specify device information using the information in section set_device.</li> <li>Specify path to the RTL files using the information in section read_verilog or read_vhdl.</li> <li>Set top level module using the information in section set_top_level.</li> <li>Specify path to the component SDC/NDC files using the information in section read_sdc or read_ndc.</li> <li>Execute the files using the information in section derive_constraints.</li> <li>Specify path to the SDC/PDC/NDC derived constraints file using the information in section write_sdc or write_pdc or write_ndc.</li> </ol>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E3B8F7D6-F5DB-4B9C-BADD-8A299A8946BD/#execution-and-contents-of-the-derivetcl-file","title":"Execution and Contents of the <code>derive.tcl</code> File","text":"<p>The following is an example command-line argument to execute the <code>derive_constraints</code> utility.</p> <pre><code>$ &lt;libero_installation_path&gt;/bin{64}/derive_constraints derive.tcl\n</code></pre> <p>The contents of the <code>derive.tcl</code> file:</p> <pre><code># Device information set_device -family PolarFire -die MPF100T -speed -1 # RTL files read_verilog -mode system_verilog project/component/work/txpll0/txpll0_txpll0_0_PF_TX_PLL.v read_verilog -mode system_verilog {project/component/work/txpll0/txpll0.v} read_verilog -mode system_verilog {project/component/work/xcvr0/I_XCVR/xcvr0_I_XCVR_PF_XCVR.v} read_verilog -mode system_verilog {project/component/work/xcvr0/xcvr0.v} read_vhdl -mode vhdl_2008 {project/hdl/xcvr1.vhd} #Component SDC files set_top_level {xcvr1} read_sdc -component {project/component/work/txpll0/txpll0_0/txpll0_txpll0_0_PF_TX_PLL.sdc} read_sdc -component {project/component/work/xcvr0/I_XCVR/xcvr0_I_XCVR_PF_XCVR.sdc} #Use derive_constraint command derive_constraints #SDC/PDC/NDC result files write_sdc {project/constraint/xcvr1_derived_constraints.sdc} write_pdc {project/constraint/fp/xcvr1_derived_constraints.pdc}\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E4921E8F-9D01-429B-B68D-BDF11A2B3F68/","title":"export_spiflash_image","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E4921E8F-9D01-429B-B68D-BDF11A2B3F68/#description","title":"Description","text":"<p>This Tcl command exports an SPI Flash image file to a specified directory.</p> <pre><code>export_spiflash_image \\\n            [-file_name {name of file}] \\\n            [-export_dir {absolute path to folder location}]\n            [-format {SPI Flash Image format}]\n            [-spiflash_device {SPI Flash device type}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E4921E8F-9D01-429B-B68D-BDF11A2B3F68/#arguments","title":"Arguments","text":"Parameter    Type    Description    file\\_name    string    Specifies the name of the image file that will be exported. This parameter is optional. The default file name is the root component's name.    export\\_dir    string    Specifies the directory location for the export. This parameter is optional. The default export location is an export folder in the design hierarchy.    format    string    Specifies the SPI Flash image format. This parameter is optional. The following options are supported.-   STP -   BIN \\(default\\)    spiflash\\_device    string    Specifies the type of SPI Flash memory device. This parameter is optional. The following options are supported.-   MT25QL01GB \\(default\\) -   MT25QU01GB -   MT25QL02GCBB -   MT25QU02GCBB  **Important:** This parameter is only applicable if `format` is set to STP.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E4921E8F-9D01-429B-B68D-BDF11A2B3F68/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'export_dir' has illegal value. None Parameter 'file_name' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'export_spiflash_image [-file_name \"file_name\"] [-export_dir \"export_dir\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E4921E8F-9D01-429B-B68D-BDF11A2B3F68/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E4921E8F-9D01-429B-B68D-BDF11A2B3F68/#example","title":"Example","text":"<p>This example exports SPI Flash image in {<code>.src/top.bin</code>} file.</p> <pre><code>export_spiflash_image -file_name {top} -export_dir {./src} -format {BIN}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E514F24B-4C85-4949-8A2D-F0CD5C99649F/","title":"sd_create_bif_net","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E514F24B-4C85-4949-8A2D-F0CD5C99649F/#description","title":"Description","text":"<p>This tcl command creates a bus interface (BIF) net in a SmartDesign component. Any net created must be connected to two or more ports/pins using the command \u201csd_connect_net_to_pins\u201d.</p> <p>Note: This command is not required to build a SmartDesign component. It is not exported when you select Libero Project - `Export Script File\u2019 or \u2018Export Component Description(Tcl)\u2019 on a SmartDesign component. This command is used to manually create a Tcl script and specify a new name to the net that connects two or more ports/pins.</p> <pre><code>sd_create_bif_net -sd_name {smartdesign component name} \\\n                  -net_name {net name}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E514F24B-4C85-4949-8A2D-F0CD5C99649F/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. net_name string Specifies the name of the net to be added in the SmartDesign component. It is mandatory. The command will fail if there is an already existing net with the same name. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E514F24B-4C85-4949-8A2D-F0CD5C99649F/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'net_name' has illegal value. None Required parameter 'net_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Cannot add net \"bus_net\" because a net with the same name already exists. None Cannot connect the two bus interface pins 'BIF_1' and 'instance:BIF_1' because they are not compatible. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_create_bif_net -sd_name \"sd_name\" -net_name \"net_name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E514F24B-4C85-4949-8A2D-F0CD5C99649F/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E514F24B-4C85-4949-8A2D-F0CD5C99649F/#example","title":"Example","text":"<p>This command creates BIF net named \"bifnet1\" in the \"TOP\" SmartDesign component.</p> <pre><code>sd_create_bif_net -sd_name {TOP} -net_name {bifnet1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E514F24B-4C85-4949-8A2D-F0CD5C99649F/#see-also","title":"See Also","text":"<ul> <li>sd_connect_net_to_pins</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E529C933-4188-422F-BBEF-292579E29E71/","title":"set_hsm_params","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E529C933-4188-422F-BBEF-292579E29E71/#description","title":"Description","text":"<p>Saves HSM parameters for the SmartDebug application. These parameters remain in effect until overridden by another invocation of this command.</p> <pre><code>set_hsm_params -hsm_server_name \"hsm_server\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E529C933-4188-422F-BBEF-292579E29E71/#arguments","title":"Arguments","text":"Parameter Type Description -hsm_server_name string Specifies the name or IP address of the HSM server computer."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E529C933-4188-422F-BBEF-292579E29E71/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'hsm_server_name' is missing. None\u200b Could not get server information. Check server address and connection and try again. None\u200b HSM server name cannot be empty. None\u200b hsm_type_u: Invalid argument value: '' (expecting TRUE, 1, true, FALSE, 0 or false). None\u200b Warning:Deprecated 'hsm_type_u' parameter is used. None\u200b FTP login password must be specified along with the user name."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E529C933-4188-422F-BBEF-292579E29E71/#supported-families","title":"Supported Families","text":"PolarFire    SmartFusion 2    IGLOO 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E529C933-4188-422F-BBEF-292579E29E71/#example","title":"Example","text":"<p>This example sets the IP address of the server name computer.</p> <pre><code>set_hsm_params - hsm_server_name {10.241.140.224}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E52A379C-AC75-4436-B3A4-98E5238D4EE9/","title":"project_general_settings","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E52A379C-AC75-4436-B3A4-98E5238D4EE9/#description","title":"Description","text":"<p>This Tcl command modifies the settings for linked files storage in your Libero SoC project. Once a user changes the settings from Absolute mode to relative mode, the user will not be able to switch back the setting to absolute mode. The value in this argument is used only if the relative path is set in -use_relative_path argument.</p> <pre><code>project_general_settings \\\n             [-use_relative_path { 1 | 0 }] \\\n             [-linked_files_root_dir_env {linked files root directory}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E52A379C-AC75-4436-B3A4-98E5238D4EE9/#arguments","title":"Arguments","text":"Parameter Type Description use_relative_path boolean Enter \"1\" to use relative path or \"0\" (default) to use absolute path setting for the linked files in the project. linked_files_root_dir_env string The System Environment variable that has valid root directory path. All the linked files in the project will be referenced relative to the path set in the Environment variable. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E52A379C-AC75-4436-B3A4-98E5238D4EE9/#error-codes","title":"Error Codes","text":"Error Code Description None Please specify an Environment variable for the root directory path for linked files in the project. [OK] None The Environment variable '' specified for the root directory path for linked files is not defined/set in your environment. Please make sure to set the appropriate root directory path in this Environment variable before you open Libero. You will need to exit Libero and open a new session for any changes you made to the directory path set in the Environment variable to reflect here. None use_relative_path: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'linked_files_root_dir_env' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'project_general_settings [-linked_files_root_dir_env \"linked files root directory\"] [-use_relative_path \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E52A379C-AC75-4436-B3A4-98E5238D4EE9/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E52A379C-AC75-4436-B3A4-98E5238D4EE9/#example","title":"Example","text":"<p>This example modifies the project general settings.</p> <pre><code>project_general_settings \\\n             -use_relative_path 1 \\\n             -linked_files_root_dir_env {MSCC_ROOT_2}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E564C323-1B2C-4642-A172-068110C2B8E1/","title":"sb_enable_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E564C323-1B2C-4642-A172-068110C2B8E1/#description","title":"Description","text":"<p>This Tcl command is used to enable the cores/bus interfaces in various subsystems of the Peripherals page of the System Builder component (excluding the MSS Peripherals).</p> <pre><code>sb_enable_core \\\n-component_name {component_name} \\\n[-core_name {core_name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E564C323-1B2C-4642-A172-068110C2B8E1/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -core_name {core_name} string Optional. Name of the instance of the core in the System Builder component."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E564C323-1B2C-4642-A172-068110C2B8E1/#example","title":"Example","text":"<pre><code>sb_enable_core -component_name {sb} -core_name {FIC_0_AMBA_MASTER}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E56CCB70-F665-481F-8B87-B9ABF7937885/","title":"check_hdl","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E56CCB70-F665-481F-8B87-B9ABF7937885/#description","title":"Description","text":"<p>This Tcl command checks the HDL in the specified file for validity.</p> <pre><code>check_hdl -file { absolute path and name of the HDL file }\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E56CCB70-F665-481F-8B87-B9ABF7937885/#arguments","title":"Arguments","text":"Parameter Type Description file string Specified absolute path and name of the HDL file you want to check. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E56CCB70-F665-481F-8B87-B9ABF7937885/#error-codes","title":"Error Codes","text":"Error Code Description None HDL file is not in the project. None Required parameter 'file' is missing. None Parameter 'file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'check_hdl -file \"file\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E56CCB70-F665-481F-8B87-B9ABF7937885/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E56CCB70-F665-481F-8B87-B9ABF7937885/#example","title":"Example","text":"<p>The following command checks HDL on the file hdl1.vhd.</p> <pre><code>check_hdl -file {/project/hdl/hdl1.vhd}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E575534B-51D2-4B52-9EEC-6B97EEADDA17/","title":"rename_library","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E575534B-51D2-4B52-9EEC-6B97EEADDA17/#description","title":"Description","text":"<p>This Tcl command renames a VHDL library from your project. To renames library, right-click the design module name in the Design Hierarchy select Rename VHDL Library from the context menu.</p> <pre><code>rename_library -library \"library name\" -name \"library new name\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E575534B-51D2-4B52-9EEC-6B97EEADDA17/#arguments","title":"Arguments","text":"Parameter Type Description library string Identifies the current name of the library that you wish to rename. name string Specifies the new name of the library."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E575534B-51D2-4B52-9EEC-6B97EEADDA17/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'library' is missing. None Required parameter 'name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'rename_library -library \"old library name\" -name \"new library name\"' ."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E575534B-51D2-4B52-9EEC-6B97EEADDA17/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E575534B-51D2-4B52-9EEC-6B97EEADDA17/#example","title":"Example","text":"<p>This example renames a library from 'my_lib' to 'my_new_lib'.</p> <pre><code>rename_library -library \"my_lib' -name \"my_new_lib\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E575534B-51D2-4B52-9EEC-6B97EEADDA17/#see-also","title":"See Also","text":"<ul> <li>add_library</li> <li>remove_library</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E580E41E-F31C-4AC5-82E2-6E5B5A879B6B/","title":"export_prog_job","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E580E41E-F31C-4AC5-82E2-6E5B5A879B6B/#description","title":"Description","text":"<p>This Tcl command configures the parameters for the FlashPro Express programming job to be exported.</p> <p>Note: The Programming Mode (JTAG/SPI-Slave) setting from the Programming Connectivity and Interface tool will be exported in the job file.</p> <p>RTG4 devices do not support the security options supported by SmartFusion 2 and IGLOO 2 devices.</p> <p>The syntax for the export programming job Tcl command for SmartFusion 2 and IGLOO 2 is shown below:</p> <pre><code>export_prog_job \\\n-job_file_name {file} \\\n-export_dir {absolute or relative path} \\\n-bitstream_file_type {TRUSTED_FACILITY | MASTER | UEK1 | UEK2} \\\n-bitstream_file_components {SECURITY | FABRIC | ENVM} \\\n-include_plaintext_passkey {0 | 1} \\\n-design_bitstream_format {PPD | STP} \\\n-prog_optional_procedures \\\n{action1 | procedure1 | procedure2 ; action2 | procedure1 | procedure2 | procedure3;}\n</code></pre> <p>The syntax for the export programming job Tcl command for RTG4 is below:</p> <pre><code>export_prog_job \\\n-job_file_name {file} \\\n-export_dir {dir} \\\n-force_rtg4_otp {0 | 1} \\\n-design_bitstream_format {PPD | STP}\n</code></pre> <p>The syntax for the export programming job Tcl command for PolarFire is below:</p> <pre><code>export_prog_job \\\n-job_file_name {file} \\\n-export_dir {dir} \\\n-bitstream_file_type {TRUSTED_FACILITY | MASTER | UEK1 | UEK2} \\\n-bitstream_file_components {SECURITY | ENVM | FABRIC | SNVM | FABRIC_SNVM} \\\n-zeroization_likenew_action {0 | 1} \\\n-zeroization_unrecoverable_action {0 | 1} \\\n-program_design {0 | 1} \\\n-program_spi_flash {0 | 1} \\\n-include_plaintext_passkey {0 | 1} \\\n-design_bitstream_format {PPD | STP} \\\n-prog_optional_procedures \\\n{action1|procedure1|procedure2;action2|procedure1|procedure2|procedure3;} \\\n-skip_recommended_procedures \\\n{action1 | procedure1 | procedure2 ; action2 | procedure1 | procedure2 | procedure3;}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E580E41E-F31C-4AC5-82E2-6E5B5A879B6B/#arguments","title":"Arguments","text":"Parameter    Type    Description    job\\_file\\_name    string    The name of the exported file. Name must start with design name. If omitted, design name will be used.    export\\_dir    string    Location where the job file will be saved; any folder can be specified \\(absolute or release path\\). The default folder is the Libero designer/&lt;design\\_name&gt;/export folder.    force\\_rtg4\\_otp    boolean    Enforces the use of one-time programming \\(OTP\\). This argument is optional. Valid values are: TRUE, 1, true, FALSE, 0 or false. The default value is 0.    bitstream\\_file\\_type    string    Bitstream file to be included in the programming job. Only one bitstream file can be included in a programming job. Possible values are: TRUSTED\\_FACILITY, MASTER, UEK1, UEK2 or UEK3. If omitted, type will be TRUSTED\\_FACILITY.    bitstream\\_file\\_components    list of components    The list of components to be included in the programming job. Components should be delimited by space. `bitstream_file_components` can be any one of SECURITY, ENVM, FABRIC SNVM \\(only PolarFire\\) or FABRIC\\_SNVM \\(only PolarFire\\) any combination of them.**Note:**  1.  The SECURITY option is available in `-bitstream_file_components` only when file type is MASTER in `-bitstream_file_type`. 2.  SNVM must always be programmed with FABRIC. 3.  Security-only programming must be performed only on erased or new devices. If performed on a device with fabric programmed, the fabric will be disabled after performing security-only programming. You must reprogram the fabric to re-enable it.    include\\_plaintext\\_passkey    boolean    Includes plaintext passkey. Valid values are: TRUE, 1, true, FALSE, 0 or false. This argument is optional. Default is 0.    design\\_bitstream\\_format    string    Specifies the bitstream file formats to be exported. Space is used as a delimiter. The value can be any one of PPD, STP. If omitted, the bitstream file will be in PPD format. -   PPD will allow for improved programming times with FlashPro6 programmer. -   Use STAPL for static algorithm and data from release to release.    prog\\_optional\\_procedures    string    Specifies optional procedures to program. Format: action1 \\| procedure1 \\| procedure2; action2 \\| procedure1 \\| procedure2 \\| procedure3; Available actions and procedures depend on the selected bitstream components. Mandatory procedures are always included. See the section [Configure Actions and Procedures](https://coredocs.s3.amazonaws.com/Libero/2021_2/Tool/libero_ecf_ug.pdf) for supported actions and procedures.    zeroization\\_likenew\\_action    boolean    Specifies that all data will be erased and the device can be reprogrammed immediately. Valid values are TRUE, 1, true, FALSE, 0 or false. Default is 0.    zeroization\\_unrecoverable\\_action    boolean    Specifies that all data will be erased. The device cannot be reprogrammed and it must be scrapped. Valid values are TRUE, 1, true, FALSE, 0 or false. Default is 0.    program\\_design    boolean    Specifies to program the design. This argument is optional. Valid values are TRUE, 1, true, FALSE, 0 or false. Default is 1.    program\\_spi\\_flash    boolean    Specifies to program SPI Flash. Configure it before using. Use the Configure Design Initialization Data and Memories tool to configure it. This argument is optional. Valid values are TRUE, 1, true, FALSE, 0 or false. Default is 0.    skip\\_recommended\\_procedures    string    Specifies recommended procedures to skip. Format: action1 \\| procedure1 \\| procedure2; action2 \\| procedure1 \\| procedure2 \\| procedure3; See the section [Configure Actions and Procedures](https://coredocs.s3.amazonaws.com/Libero/2021_2/Tool/libero_ecf_ug.pdf) for supported actions and procedures.   Return Type Description integer Returns 0 on success, 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E580E41E-F31C-4AC5-82E2-6E5B5A879B6B/#error-codes","title":"Error Codes","text":"Error Code Description None bitstream_file_type: Invalid argument value: 'A' (expecting MASTER, UEK1, UEK2, UEK3 or TRUSTED_FACILITY). None bitstream_file_components: Invalid argument value: 'A' (expecting SECURITY, FABRIC, SNVM, ENVM or FABRIC_SNVM). None Custom security component is available for Master bitstream file only."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E580E41E-F31C-4AC5-82E2-6E5B5A879B6B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E580E41E-F31C-4AC5-82E2-6E5B5A879B6B/#example","title":"Example","text":"<p>SmartFusion 2/IGLOO 2</p> <p>The following example exported FlashPro Express programming job in X:\\12.0_Release\\g4_fftousram\\designer\\top\\export\\top file. Included MASTER Bitstream file with PPD format, SECURITY and FABRIC components, plaintext passkey and specified PROGRAM, DO_VERIFY; optional procedures to program:</p> <pre><code>export_prog_job \\\n-job_file_name {top} \\\n-export_dir {X:\\12.0_Release\\g4_fftousram\\designer\\top\\export} \\\n-bitstream_file_type {MASTER} \\\n-bitstream_file_components {SECURITY FABRIC} \\\n-include_plaintext_passkey 1 \\\n-design_bitstream_format {PPD} \\\n-prog_optional_procedures {PROGRAM | DO_VERIFY;}\n</code></pre> <p>RTG4</p> <p>The following example exported FlashPro Express programming job in X:\\12.0_Release\\rtg4_ff_usram\\designer\\top\\export\\top file with PPD format and also enforces the use of one-time programming (OTP):</p> <pre><code>export_prog_job \\\n-job_file_name {top} \\\n-export_dir {X:\\12.0_Release\\rtg4_ff_usram\\designer\\top\\export} \\\n-force_rtg4_otp 1 \\\n-design_bitstream_format {PPD}\n</code></pre> <p>PolarFire</p> <p>The following example exported FlashPro Express programming job in X:\\12.0_Release\\pf_fftousram_ac_latch_launch\\designer\\fftousra\\fftousram file. Included MASTER Bitstream file with PPD format, SECURITY, FABRIC and SNVM components, plaintext passkey and specified PROGRAM, DO_VERIFY; optional procedures to program, programs the design and device is not reprogrammed:</p> <pre><code>export_prog_job \\\n-job_file_name {fftousram} \\\n-export_dir {X:\\12.0_Release\\pf_fftousram_ac_latch_launch\\designer\\fftousram\\export} \\\n-bitstream_file_type {MASTER} \\\n-bitstream_file_components {SECURITY FABRIC SNVM} \\\n-zeroization_likenew_action 0 \\\n-zeroization_unrecoverable_action 0 \\\n-program_design 1 \\\n-program_spi_flash 0 \\\n-include_plaintext_passkey 0 \\\n-design_bitstream_format {PPD} \\\n-prog_optional_procedures {PROGRAM | DO_VERIFY;} \\\n-skip_recommended_procedures {VERIFY_DIGEST | DO_ENABLE_FABRIC;}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E5A0CCD7-EB40-4F73-B2AC-7D87C65E8780/","title":"set_actel_lib_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E5A0CCD7-EB40-4F73-B2AC-7D87C65E8780/#description","title":"Description","text":"<p>This Tcl command enables you to choose the default library for your device, or to specify your own library. Enter the full pathname of your own library to use it for simulation.</p> <pre><code>set_actel_lib_options -use_default_sim_path {0|1} [-sim_path \"path\" ]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E5A0CCD7-EB40-4F73-B2AC-7D87C65E8780/#arguments","title":"Arguments","text":"Parameter    Type    Description    use\\_default\\_sim\\_path    boolean    Enables/Disables you to choose the default library for your device. This is mandatory. Valid values are: -   TRUE, true, 1 - Uses the default simulation library. -   FALSE, false, 0 - Disables the default simulation library; enables you to specify a different simulation library with the `-sim_path {full pathname}` option.    sim\\_path    string    Specifies the full pathname to your simulation library. It is optional."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E5A0CCD7-EB40-4F73-B2AC-7D87C65E8780/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'use_default_sim_path' is missing. None use_default_sim_path: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None Parameter 'param_name' is not defined. Valid command formatting is 'set_actel_lib_options -use_default_sim_path \"TRUE | FALSE\" [-sim_path \"path\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E5A0CCD7-EB40-4F73-B2AC-7D87C65E8780/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E5A0CCD7-EB40-4F73-B2AC-7D87C65E8780/#example","title":"Example","text":"<p>The following example specifies \"c:\\sim_lib\\test.\" as simulation library.</p> <pre><code>set_actel_lib_options -use_default_sim_path FALSE -sim_path {c:\\sim_lib\\test}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E5A0CCD7-EB40-4F73-B2AC-7D87C65E8780/#see-also","title":"See Also","text":"<ul> <li>set_modelsim_options</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E69EE27F-78E4-487C-8616-190342AE6B1A/","title":"sb_set_fic_direct_mode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E69EE27F-78E4-487C-8616-190342AE6B1A/#description","title":"Description","text":"<p>This Tcl command is used to set/unset the Fabric Interface Controller (FIC) direct mode in the Peripherals page of the System Builder component.</p> <pre><code>sb_set_fic_direct_mode \\\n-component_name {component_name} \\\n-mode {true|false}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E69EE27F-78E4-487C-8616-190342AE6B1A/#arguments","title":"Arguments","text":"Parameter Type Description -component_name {component_name} string Mandatory. Name of the system builder component. -mode {true|false} Mandatory. Set the mode to 'true' to enable the direct mode, else 'false'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E69EE27F-78E4-487C-8616-190342AE6B1A/#example","title":"Example","text":"<pre><code>sb_set_fic_direct_mode -component_name {sb} -mode {true}\n</code></pre> <p>Parent topic:System Builder Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E737EECC-AAC8-4965-BDC2-61970BA53FDD/","title":"complete_debug_job","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E737EECC-AAC8-4965-BDC2-61970BA53FDD/#description","title":"Description","text":"<p>Completes the current open job and generates a job status container including cryptographically signed Job Ticket end certifiers and Certificates of Conformance (if enabled) of the programmed devices. It archives ticket data from the HSM database. The resultant Job Status container can be imported into Job Manager and validated using U-HSM. If the job status file is not specified, the information is printed in the log window and no Job Status container is created for subsequent verification.</p> <p>The HSM Job can be completed only if the number of devices in each HSM ticket has been exhausted. If devices remain, the job can only be terminated by using the <code>-terminate</code> option.</p> <p>Note: This command fails if there are devices left in any HSM ticket and the terminate option is not used.</p> <pre><code>complete_debug_job [-job_status_file \"job status file\"] [-terminate]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E737EECC-AAC8-4965-BDC2-61970BA53FDD/#arguments","title":"Arguments","text":"Parameter Type Description job_status_file string Full path to the output Job Status container, which contains End-Job Certifier and CofCs. If not specified, information is printed in the log window. terminate flag Terminates the HSM job even if there are devices left in any HSM ticket. This parameter is optional if the number of devices in all tickets has been exhausted."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E737EECC-AAC8-4965-BDC2-61970BA53FDD/#error-codes","title":"Error Codes","text":"Error Code Description None Fpeng error: Chain manager is not set. None\u200b Parameter 'param_name' is not defined. Valid command formatting is 'complete_debug_job [-job_status_file \"job status file\"] \\ [-terminate]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E737EECC-AAC8-4965-BDC2-61970BA53FDD/#supported-families","title":"Supported Families","text":"PolarFire    SmartFusion 2    IGLOO 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E737EECC-AAC8-4965-BDC2-61970BA53FDD/#example","title":"Example","text":"<p>This example terminates an HSM job.</p> <pre><code>complete_debug_job -terminate -job_status_file {./MyJobStatusEnd}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/","title":"remove_clock_groups","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#description","title":"Description","text":"<p>Removes a clock group by specifying its name or its group ID. If the arguments do not match, or if the ID does not refer to a clock group, the command fails.</p> <p>Note: The exclusive flag is not needed when removing a clock group by ID. These flags are mutually exclusive. Only one can be specified.</p> <pre><code>remove_clock_groups [-id constraint_ID | -name groupname ] \\ \n[-physically_exclusive | -logically_exclusive | -asynchronous]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#arguments","title":"Arguments","text":"Parameter Type Description <code>id</code> <code>integer</code> Specifies the clock group by the ID. You must specify either a clock group ID or a clock group name that exists in the current scenario. <code>name</code> <code>string</code> Specifies the clock group by name (to be always followed by the exclusive flag). <code>physically_exclusive</code> <code>None</code> Specifies that the clock groups are physically exclusive with respect to each other. <code>logically_exclusive</code> <code>None</code> Specifies that the clocks groups are logically exclusive with respect to each other. <code>asynchronous</code> <code>None</code> Specifies that the clock groups are asynchronous with respect to each other."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#error-codes","title":"Error Codes","text":"Error Code Description None Only one argument is needed. None Invalid clock Groups name argument."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock groups name.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#example","title":"Example","text":"<p>The following commands removes clock groups with the <code>mygroup3</code> names and the clock groups with id 12.</p> <pre><code>remove_clock_groups -name mygroup3 -physically_exclusive\n</code></pre> <pre><code>remove_clock_groups id 12\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_clock_groups</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E73986B0-7707-49FC-97D1-171E4BEA16DF/#see-also","title":"See Also","text":"<ul> <li>set_clock_groups</li> <li>list_clock_groups</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E7AAA78A-850B-4AFA-A794-25F6F5C4FD45/","title":"sd_instantiate_hdl_core","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E7AAA78A-850B-4AFA-A794-25F6F5C4FD45/#description","title":"Description","text":"<p>This Tcl command instantiates a HDL+ core in a SmartDesign component. HDL+ core definition must be created on a HDL module before using this command.</p> <pre><code>sd_instantiate_hdl_core -sd_name {smartdesign component name} \\\n                        -hdl_core_name {hdl core module name} \\\n                        [-instance_name {instance name}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E7AAA78A-850B-4AFA-A794-25F6F5C4FD45/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. hdl_core_name string Specifies the name of the HDL+ core module being instantiated in the SmartDesign component. It is mandatory. instance_name string Specifies the instance name of the HDL+ core being instantiated in the SmartDesign. It is optional. By default, the instance name is &lt;hdl_core_module_name&gt;_&lt;index&gt;; (index is an automatically generated integer starting at 0 such that the instance name is unique in the SmartDesign). Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E7AAA78A-850B-4AFA-A794-25F6F5C4FD45/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'sd_name' is missing. None Required parameter 'hdl_core_name' is missing. None '1' violates HDL naming rules, please specify a different name None Parameter 'param_name' is not defined. Valid command formatting is 'sd_instantiate_hdl_core -sd_name \"sd_name\" -hdl_core_name \"hdl_core_name\" [-instance_name \"instance_name\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E7AAA78A-850B-4AFA-A794-25F6F5C4FD45/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E7AAA78A-850B-4AFA-A794-25F6F5C4FD45/#example","title":"Example","text":"<p>The following example instantiates a HDL+ \"top\" core in a \"mydesign\" SmartDesign component as \"top_0\" (by default):</p> <pre><code>sd_instantiate_hdl_core -sd_name {mydesign} \\\n                        -hdl_core_name {top} \\\n                        -instance_name {}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E7AAA78A-850B-4AFA-A794-25F6F5C4FD45/#see-also","title":"See Also","text":"<ul> <li> <p>sd_instantiate_hdl_macro</p> </li> <li> <p>sd_instantiate_core</p> </li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28/","title":"Introduction","text":"<p>The Microchip Libero\u00ae System-on-Chip (SoC) design suite offers high productivity with its comprehensive, easy-to-learn, easy-to-adopt development tools for designing with Microchip\u2019s power efficient Flash Field-Programmable Gate Arrays (FPGAs), SoC FPGAs, and Rad-Tolerant FPGAs. The suite integrates industry-standard Synopsys SynplifyPro\u00ae synthesis and Siemens EDA ModelSim\u00ae simulation with best-in-class constraints management, debug capabilities, and secure production programming support.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28/#supported-device-family","title":"Supported Device Family","text":"<p>The following table lists the family of devices that Libero SoC supports. This guide covers all these device families. However, some information in this guide might apply to certain device families only. In this case, such information is clearly identified.</p> <p></p> Device Family Description PolarFire\u00ae PolarFire FPGAs deliver the industry\u2019s lowest power at mid-range densities with exceptional security and reliability. PolarFire SoC PolarFire SoC is the first SoC FPGA with a deterministic, coherent RISC-V CPU cluster, and a deterministic L2 memory subsystem enabling Linux\u00ae and real-time applications. SmartFusion\u00ae 2 SmartFusion 2 addresses fundamental requirements for advanced security, high reliability, and low power in critical industrial, military, aviation, communications, and medical applications. IGLOO\u00ae 2 IGLOO 2 is a low-power mixed-signal programmable solution. RTG4\u2122 RTG4 is Microchip's family of radiation-tolerant FPGAs. <p></p> <p>Important: This document is updated frequently. The latest version of this document is available at this location: Libero SoC Design Suite Documentation.</p> <p></p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28/#documentation-scope-and-audience","title":"Documentation Scope and Audience","text":"<p>This document is intended for automation engineers with good knowledge of system-level scripting.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8251634-7B15-4073-A103-5A5F128B8699/","title":"Microchip Devices Code Protection Feature","text":"<p>Note the following details of the code protection feature on Microchip products:</p> <ul> <li>Microchip products meet the specifications contained in their particular Microchip Data Sheet.</li> <li>Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.</li> <li>Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.</li> <li>Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is \u201cunbreakable\u201d. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.</li> </ul> <p>Parent topic:Microchip Information</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E839C7FB-93CB-463E-ABEF-5EF766E05B9A/","title":"organize_tool_files","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E839C7FB-93CB-463E-ABEF-5EF766E05B9A/#description","title":"Description","text":"<p>This Tcl command is used to specify specific files to be passed to and used by a Libero tool. If you do not want to pass file by Libero tools then specify <code>-file</code> option value as empty: <code>-file {}</code>.</p> <pre><code>organize_tool_files \\\n         -tool {tool_name} \\\n         [-file {absolute path to specific file} ] \\\n         [-module {&lt;design_name&gt;::work} ] \\\n         -input_type {value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E839C7FB-93CB-463E-ABEF-5EF766E05B9A/#arguments","title":"Arguments","text":"Parameter Type Description tool string Specifies the name of the tool files you want to organize. Valid values are:<code>SYNTHESIZE | COMPILE | PLACEROUTE | SIM_PRESYNTH | SIM_POSTSYNTH | SIM_POSTLAYOUT | VERIFYTIMING</code>. file string Specifies the absolute path to the specific file; there may be multiple -file arguments (see example below). It is mandatory. You can specify file as: <code>-file {filename}</code> or <code>-file \"filename\"</code>. You can repeat this argument for specifing multiple files. module string Module definition, format is <code>&lt;design_name&gt;::work</code> or <code>&lt;design_name&gt;</code>. It is optional. Default is <code>&lt;root_design_name&gt;::work</code>. input_type string Specifies type of input file. Possible values are:<code>constraint | source | simulation | stimulus | unknown</code>. It is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E839C7FB-93CB-463E-ABEF-5EF766E05B9A/#error-codes","title":"Error Codes","text":"Error Code Description None 'user.sdc' is not in the project. None Required parameter 'file' is missing. None Required parameter 'tool' is missing. None Required parameter 'input_type' is missing. None input_type: Invalid argument value: 'value' (expecting source, constraint, simulation, stimulus or unknown). None Parameter 'param_name' is not defined. Valid command formatting is 'organize_tool_files -tool \"tool name\" [-file \"file\"]+ [-module \"module\"] -input_type \"source | constraint | simulation | stimulus | unknown\" '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E839C7FB-93CB-463E-ABEF-5EF766E05B9A/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E839C7FB-93CB-463E-ABEF-5EF766E05B9A/#example","title":"Example","text":"<p>The following command organizes the test_derived.sdc and user.sdc files of SDC (Synopsys Design Constraint) file type for the tool VERIFYTIMING for the sd1::work design.</p> <pre><code>organize_tool_files \\ \n-tool {VERIFYTIMING} \\\n-file {D:/Designs/my_proj/constraints/test_derived.sdc} \\\n-file {D:/Designs/my_proj/constraints/user.sdc} \\\n-module {sd1::work} \\\n-input_type {constraint}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8508135-A677-4C49-9147-548CE809CE60/","title":"Tcl Command Documentation Conventions","text":"<p>The following table lists the typographical conventions used for the Tcl command syntax.</p>  Syntax Notation  Description <code>command - argument</code> Commands and arguments appear in <code>Courier New</code> typeface. <code>variable</code> Variables appear in <code>Courier New</code> typeface. You must substitute an appropriate value for the variable. [-argument value] [variable]+ Optional arguments begin and end with a square bracket with one exception: if the square bracket is followed by a plus sign (+), then users must specify at least one argument. The plus sign (+) indicates that items within the square brackets can be repeated. Do not enter the plus sign character. <code>#</code> Comments can be written using a hash (<code>#</code>) sign in the beginning of a text that you want the interpreter to ignore. Comments can be used to provide helping text in your Tcl program. <p>Important: All Tcl commands are case sensitive. However, their arguments are not.</p> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8508135-A677-4C49-9147-548CE809CE60/#examples","title":"Examples","text":"<p>Syntax for the <code>get_clocks</code> command followed by a sample command:</p> <pre><code>get_clocks variable \n</code></pre> <p>For example, <code>get_clocks clk1</code>.</p> <p>Syntax for the <code>backannotate</code> command followed by a sample command:</p> <pre><code>backannotate -name file_name -format format_type -language language -dir directory_name [- netlist] [-pin]\n</code></pre> <p>For example, <code>backannotate -dir {..\\design} -name \"fanouttest_ba.sdf\" -format \"SDF\" -language \"VERILOG\" -netlist</code>.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8508135-A677-4C49-9147-548CE809CE60/#wildcard-characters","title":"Wildcard Characters","text":"<p>You can use the following wildcard characters in names used in Tcl commands:</p>  Wildcard  What it Does <code>\\</code> Interprets the next character literally. <code>?</code> Matches any single character. <code>*</code> Matches any string. <code>[]</code> Matches any single character among those listed between brackets (that is, [A-Z] matches any single character in the A-to-Z range). <p>Important: The matching function requires that you add a slash (\\) before each slash in the port, instance, or net name when using wildcards in a PDC command. For example, if you have an instance named <code>A/B12</code> in the netlist, and you enter that name as <code>A\\\\/B*</code> in a PDC command, you will not be able to find it. In this case, you must specify the name as <code>A\\\\\\\\/B*</code>.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8508135-A677-4C49-9147-548CE809CE60/#special-characters-and","title":"Special Characters [ ], { }, and \\","text":"<p>Sometimes square brackets ([ ]) are part of the command syntax. In these cases, you must either enclose the open and closed square brackets characters with curly brackets ({ }) or precede the open and closed square brackets ([ ]) characters with a backslash (\\). If you do not, you will get an error message.</p> <p>Important: Tcl commands are case sensitive. However, their arguments are not.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8508135-A677-4C49-9147-548CE809CE60/#entering-arguments-on-separate-lines","title":"Entering Arguments on Separate Lines","text":"<p>To enter an argument on a separate line, you must enter a backslash (\\) character at the end of the preceding line of the command as shown in the following example:</p> <pre><code>backannotate -dir \\\n{..\\design} -name \"fanouttest_ba.sdf\" -format \"SDF\" -language \"VERILOG\" \\\n-netlist\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8508135-A677-4C49-9147-548CE809CE60/#see-also","title":"See Also","text":"<ul> <li>Tcl Scripting Overview</li> <li>Basic Syntax</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8680F52-120C-42C1-B739-348CBCFFC1EF/","title":"signal_integrity_export","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8680F52-120C-42C1-B739-348CBCFFC1EF/#description","title":"Description","text":"<p>This Tcl command exports the current selected parameter options and other physical information for the selected lane/all lanes instance to an external PDC file.</p> <p>The exported content will be in the form of two \"set_io\" commands, one for the TXP port and one for the RXP port of the selected lane instance.</p> <pre><code>signal_integrity_export -lane {phisical lane name} \\\n                        -pdc_file_name {path to the *.pdc file}\nsignal_integrity_export -pdc_file_name {path to the *.pdc file} \\ \n                        -all_lanes\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8680F52-120C-42C1-B739-348CBCFFC1EF/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the <code>set_debug_device</code> command. lane string Specifies the physical location of the lane. \u200bYou must specify either 'lane' or 'all_lanes' parameter. pdc_file_name string The path of the pdc file to be saved all_lanes none Specifies all physical location of the lanes. You must specify either 'lane' or 'all_lanes' parameter. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8680F52-120C-42C1-B739-348CBCFFC1EF/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_names' is not defined. Valid command formatting is 'signal_integrity_export [-deviceName \"device name\"] [-lane \"Lane Instance Name\"] [-pdc_file_name \"PDC File Name\"] [-all_lanes \"TRUE | FALSE\"]'. None\u200b Signal Integrity: Lane Name not found in the list of assigned physical lanes in Libero.Provide the correct lane name. None\u200b Parameter 'pdc_file_name' has illegal value. None\u200b Signal Integrity: Must not specify both '-lane' and '-all_lanes' command arguments."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8680F52-120C-42C1-B739-348CBCFFC1EF/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8680F52-120C-42C1-B739-348CBCFFC1EF/#example","title":"Example","text":"<p>The following example exports the current selected parameter options and other physical information for the \"Q0_LANE0\" lane instance to an ./SI_Q0LANE0.pdc:</p> <pre><code>signal_integrity_export -lane {Q0_LANE0} \\\n                        -pdc_file_name {./SI_Q0LANE0.pdc}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8680F52-120C-42C1-B739-348CBCFFC1EF/#see-also","title":"See Also","text":"<ul> <li> <p>signal_integrity_import</p> </li> <li> <p>signal_integrity_write</p> </li> <li> <p>load_SI_design_defaults</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8D22AA9-9A8E-48A3-B72B-1CA25E1A29AF/","title":"get_user_clock_frequencies","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8D22AA9-9A8E-48A3-B72B-1CA25E1A29AF/#description","title":"Description","text":"<p>This Tcl command calculates the user clock frequencies.</p> <p>Note:</p> <p>Before this commands usage user has to enable FHB(FPGA Hardware Breakpoint) controller from Libero project settings.</p> <pre><code>get_user_clock_frequencies [-deviceName \"device name\"] \n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8D22AA9-9A8E-48A3-B72B-1CA25E1A29AF/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Specify device name. This parameter is optional if only one device is available in the current configuration. Return Type Description String Displays user clock frequency in megahertz (MHz)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8D22AA9-9A8E-48A3-B72B-1CA25E1A29AF/#error-codes","title":"Error Codes","text":"Error Code Description None Fhb control: The design does not have FHB enabled. None Parameter 'param_name' is not defined. Valid command formatting is.'get_user_clock_frequencies [-deviceName \"device name\"] '."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8D22AA9-9A8E-48A3-B72B-1CA25E1A29AF/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC   SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8D22AA9-9A8E-48A3-B72B-1CA25E1A29AF/#example","title":"Example","text":"<p>Get 'M4' device user clock frequensy:</p> <pre><code>get_user_clock_frequencies -deviceName \"M4\" \n</code></pre> <p>Output:</p> <p>User clock frequency - clocking_0\\/PF_out0 value = 100.07 MHz</p> <p>User clock frequency - clocking_0\\/PF_out1 value = 132.02 MHz</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E8D22AA9-9A8E-48A3-B72B-1CA25E1A29AF/#see-also","title":"See Also","text":"<ul> <li> <p>event_counter</p> </li> <li> <p>run_frequency_monitor</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E907F274-BDC1-447E-94BB-DBA7F7F9ADDB/","title":"nvm_update_storage_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E907F274-BDC1-447E-94BB-DBA7F7F9ADDB/#description","title":"Description","text":"<p>This Tcl command updates an existing storage client in the SmartFusion 2 and IGLOO 2 eNVM.</p> <p>Note: You can repeat &lt;params&gt; argument for specifying multiple parameters.</p> <pre><code>nvm_update_storage_client -params {parameter:value}\n</code></pre> <p>This command is usually put in a configuration <code>*.cfg</code> file and passed as an argument to the script parameter of the run_tool command.</p> <pre><code>run_tool -name {UPDATE_ENVM} -script \"update.cfg\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E907F274-BDC1-447E-94BB-DBA7F7F9ADDB/#arguments","title":"Arguments","text":"Parameter Type Description client_name string Specifies the name of the eNVM storage client to update. number_of_words decimal Specifies the number of words, <code>number_of_words</code> available to users = Number of user pages * BYTES_PER_PAGE *8 / word_size. use_for_simulation boolean Specifies whether or not the storage client is used for simulation. The possible value are: true, 1, false or 0. base_address hexadecimal Specifies the client base address. eNVM address range and available number of words are device dependent. See the eNVM Configuration User Guide for details. retrieve_address boolean Specifies whether or not the address is retrieved from a file. reprogram boolean Specifies whether reprogram or not the data storage client is re-programmed. memory_file_format string Specifies the memory file format: INTELHEX | MOTOROLAS |SIMPLEHEX | BINARY. memory_file string Specifies the absolute or relative path of the memory file. content_type string or integer Specifies the content type. lock_address boolean If set to 1, the start address of the client(s) is locked and cannot be changed during optimization.. static_fill_pattern string Specifies the static fill pattern: 0 or 1. use_as_rom boolean Specifies whether or not the data storage client is to be used as ROM. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E907F274-BDC1-447E-94BB-DBA7F7F9ADDB/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E907F274-BDC1-447E-94BB-DBA7F7F9ADDB/#supported-families","title":"Supported Families","text":"SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E907F274-BDC1-447E-94BB-DBA7F7F9ADDB/#example","title":"Example","text":"<p>The following example configures eNVM storage client with \"update_envm.cfg\": sets name, maximum devices to program and maximum value:</p> <pre><code>nvm_update_storage_client \\\n            -client_name {client1} \\\n            -word_size 32 \\\n                    -number_of_words {512}\n                    -maximum_value {12}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E907F274-BDC1-447E-94BB-DBA7F7F9ADDB/#see-also","title":"See Also","text":"<ul> <li>UPDATE_ENVM</li> <li>nvm_update_serialization_client</li> </ul> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E91A013A-E5C7-43F1-A83E-C56C7120BD61/","title":"remove_library","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E91A013A-E5C7-43F1-A83E-C56C7120BD61/#description","title":"Description","text":"<p>This Tcl command removes a VHDL library from your project. To remove library, right-click the design module name in the Design Hierarchy and select Remove VHDL Library from the context menu.</p> <pre><code>remove_library -library name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E91A013A-E5C7-43F1-A83E-C56C7120BD61/#arguments","title":"Arguments","text":"Parameter Type Description library string Specifies the name of the library you wish to remove."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E91A013A-E5C7-43F1-A83E-C56C7120BD61/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'library' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'remove_library -library \"library name\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E91A013A-E5C7-43F1-A83E-C56C7120BD61/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E91A013A-E5C7-43F1-A83E-C56C7120BD61/#example","title":"Example","text":"<p>Remove a library with the \"my_lib\" name from your project.</p> <pre><code>remove_library \u2013library \"my_lib\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-E91A013A-E5C7-43F1-A83E-C56C7120BD61/#see-also","title":"See Also","text":"<ul> <li>add_library</li> <li>rename_library</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EA82E3FD-B459-47A8-9A1A-5DE4636D921C/","title":"refresh_prg_list","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EA82E3FD-B459-47A8-9A1A-5DE4636D921C/#description","title":"Description","text":"<p>This Tcl command refreshes the programmer list. This is most often used to have FlashPro or FlashPro Express detect a programmer that you have just connected.</p> <pre><code>refresh_prg_list\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EA82E3FD-B459-47A8-9A1A-5DE4636D921C/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EA82E3FD-B459-47A8-9A1A-5DE4636D921C/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EA82E3FD-B459-47A8-9A1A-5DE4636D921C/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EA82E3FD-B459-47A8-9A1A-5DE4636D921C/#example","title":"Example","text":"<p>This command refreshes programmers list:</p> <pre><code>refresh_prg_list\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB38F8B2-A5A6-43B8-8E0C-7197F01E1E24/","title":"new_project","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB38F8B2-A5A6-43B8-8E0C-7197F01E1E24/#description","title":"Description","text":"<p>This Tcl command creates a new project in Libero SoC. If you do not specify a location, Libero SoC saves the new project in your current working directory.</p> <pre><code>new_project -name project_name \\\n-location project_location \\\n-family family_name \\\n-project_description \"brief text description of project\" \\\n-die device_die \\\n-package package_name \\\n-hdl HDL_type \\\n-speed speed_grade \\\n-die_voltage value \\\n-part_range value \\\n-block_mode {1 | 0} \\\n-ondemand_build_dh {1 | 0} \\\n-adv_options value \\\n-use_relative_path {1 | 0} \\\n-linked_files_root_dir_env root_dir_env \\\n-standalone_peripheral_initialization {1 | 0} \\\n-instantiate_in_smartdesign {1 | 0} \\\n-use_enhanced_constraint_flow {1 | 0}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB38F8B2-A5A6-43B8-8E0C-7197F01E1E24/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    The name of the project. This is used as the base name for most of the files generated from Libero SoC.    location    string    The location of the project. Must not be an existing directory.    project\\_description    string    A brief text description of the design in your project.    family    string    The Microchip SoC device family for your targeted design.    die    string    Sets device die for your targeted design.    package    string    Sets device package for your targeted design.    hdl    string    Sets the HDL type for your new project. Valid values are: -   VHDL\u2014sets your new projects HDL type to VHDL. -   VERILOG\u2014sets your new projects to Verilog.    speed    string    Sets the speed grade for your project. Possible values depend on your device, die, and package. See your device datasheet for details.    die\\_voltage    floating point    Sets the die voltage for your project. Possible values depend on your device. See your device datasheet for details.    part\\_range    string    Sets your default temperature range for your project -   PolarFire: EXT \\(Extended\\), IND \\(Industrial\\), MIL \\(Military\\) -   SmartFusion 2: COM \\(Commercial\\), IND, TGrade2 \\(Automotive\\), MIL -   IGLOO 2: COM, IND, TGrade1, TGrade2, MIL -   RTG4: MIL    ondemand\\_build\\_dh    boolean    Enter \"1\" to enable or \"0\" \\(default\\) to disable On Demand Build Design Hierarchy.    block\\_mode    boolean    Enter \"1\" to enable or \"0\" \\(default\\) to disable design block creation.    instantiate\\_in\\_smartdesign    boolean    Enter \"1\" to enable or \"0\" \\(default\\) to disable Instantiate SystemBuilder/MSS components in a SmartDesign. When set to \"1\", a System Builder or MSS component is auto-instantiated in a SmartDesign component upon creation. The default is 1.    use\\_relative\\_path    boolean    Enter \"1\" to use relative path or \"0\" \\(default\\) to use absolute path setting for the linked files in the project.    linked\\_files\\_root\\_dir\\_env    boolean    The System Environment variable that has valid root directory path. All the linked files in the project will be referenced relative to the path set in the Environment variable. The value in this argument is used only if the relative path is set in -use\\_relative\\_path argument.    adv\\_options    string    Sets your advanced options, such as temperature and voltage settings. For more information, see the following table.   <p>The following are advanced options for temperature and voltage settings.</p>   Value    Description    IO\\_DEFT\\_STD:LVTTL    Sets your I/O default value to LVTTL. This value defines the default I/O technology to be used for any I/Os that you need not explicitly set a technology for in the I/O Editor. It could be any of: -   LVTTL -   LVCMOS 3.3V -   LVCMOS 2.5V -   LVCMOS 1.8V -   LVCMOS 1.5V -   LVCMOS 1.2V    DSW\\_VCCA\\_VOLTAGE\\_RAMP\\_RATE    \\(SmartFusion 2 and IGLOO 2 only\\) This value defines the Maximum VDD and VPP power supply ramp rate. Power-up management circuitry is designed into every SmartFusion 2 and IGLOO 2 SoC FPGA. These circuits ensure easy transition from the powered-off state to powered-up state of the device. The SmartFusion 2 or IGLOO 2 system controller is responsible for systematic power-on reset whenever the device is powered on or reset. All the I/Os are held in a high-impedance state by the system controller until all power supplies are at their required levels and the system controller has completed the reset sequence. The power-on reset circuitry in SmartFusion 2 and IGLOO 2 devices requires the VDD and VPP supplies to ramp monotonically from 0 V to the minimum recommended operating voltage within a predefined time. There is no sequencing requirement on VDD and VPP. Four ramp rate options are available during design generation: -   50 \u00b5s -   1 ms -   10 ms -   100 ms   Each selection represents the maximum ramp rate to apply to VDD and VPP.    PLL\\_SUPPLY    \\(SmartFusion 2, IGLOO 2 only\\) This value sets the voltage for the power supply you plan to connect to all the PLLs in your design, such as MDDR, FDDR, SERDES, and FCCC. Two values are available: -   2.5 -   3.3    RESTRICTPROBEPINS    This value reserves your pins for probing, if you intend to debug using SmartDebug. Two values are available: -   1 \\(Probe pins are reserved\\) -   0 \\(No probe pins are reserved\\)    RESTRICTSPIPINS:1    \\(RTG4 only\\) Sets to 1 to reserve pins for SPI functionality in Programming. This reserved SPI pin option is displayed in the Compile Report when the compile process completes.    SYSTEM\\_CONTROLLER\\_SUSPEND\\_MODE    \\(SmartFusion 2, IGLOO 2 only\\) Enables SmartFusion 2 and IGLOO 2 designers to suspend operation of the System Controller. Enabling this bit instructs the System Controller to place itself in a reset state once the device is powered up. This effectively suspends all system services from being performed. For a list of system services, refer to the SmartFusion 2 or IGLOO 2 System Controller User Guide for your device on the Microchip website. Two values are available: -   1 \\(System Controller Suspend Mode is enabled\\) -   0 \\(System Controller Suspend Mode is disabled   <p>The following are options for Analysis Operating Conditions so that Timing and Power analysis can be performed at different operating conditions.</p>   Value    Description    TEMPR    Sets your default temperature range for operating condition analysis. -   COM \\(Commercial\\) -   MIL \\(Military\\) -   IND \\(Industrial\\)    VCCI\\_1.2\\_VOLTR    Sets the Default I/O Voltage Range for 1.2V, which could be -   COM \\(Commercial\\) -   MIL \\(Military\\) -   IND \\(Industrial\\) -   Custom  These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.    VCCI\\_1.5\\_VOLTR    Sets the Default I/O Voltage Range for 1.5V, which could be -   COM \\(Commercial\\) -   MIL \\(Military\\) -   IND \\(Industrial\\) -   Custom  These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.    VCCI\\_1.8\\_VOLTR    Sets the Default I/O Voltage Range for 1.8V, which could be -   COM \\(Commercial\\) -   MIL \\(Military\\) -   IND \\(Industrial\\) -   Custom  These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.    VCCI\\_2.5\\_VOLTR    Sets the Default I/O Voltage Range for 2.5V, which could be -   COM \\(Commercial\\) -   MIL \\(Military\\) -   IND \\(Industrial\\) -   Custom  These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.    VCCI\\_3.3\\_VOLTR    Sets the Default I/O Voltage Range for 3.3V, which could be -   COM \\(Commercial\\) -   MIL \\(Military\\) -   IND \\(Industrial\\) -   Custom  These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis.    VOLTR    Sets the core voltage range for operating condition analysis. These settings are propagated to Verify Timing, Verify Power and Backannotated Netlist to perform Timing/Power Analysis. Can be one of the following: -   COM \\(Commercial\\) -   MIL \\(Military\\) -   IND \\(Industrial\\)"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB38F8B2-A5A6-43B8-8E0C-7197F01E1E24/#error-codes","title":"Error Codes","text":"Error Code Description None auto_update_modelsim_ini: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None auto_update_viewdraw_ini: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None block_mode: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None\u200b auto_generate_synth_hdl: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None You do not have write access to /prj_path/exprj/viewdraw/vf/project.lst. ViewDraw A.E. cannot open. None enable_set_mitigation: Invalid argument value: 'value' (expecting TRUE, 1, true, FALSE, 0 or false). None auto_file_detection: Invalid argument value: '' (expecting TRUE, 1, true, FALSE, 0 or false). None hdl: Invalid argument value: '' (expecting VHDL or VERILOG). None Parameter 'param_name' is not defined. Valid command formatting is 'project_settings [-hdl \"VHDL | VERILOG\"] [-verilog_mode \"SYSTEM_VERILOG | VERILOG_2K\"] [-vhdl_mode \"VHDL_2008 | VHDL_93\"] [-system_verilog_mfcu \"TRUE | FALSE\"] [-auto_update_modelsim_ini \"TRUE | FALSE\"] [-auto_update_viewdraw_ini \"TRUE | FALSE\"] [-enable_viewdraw \"TRUE | FALSE\"] [-standalone_peripheral_initialization \"TRUE | FALSE\"] [-instantiate_in_smartdesign \"TRUE | FALSE\"] [-ondemand_build_dh \"TRUE | FALSE\"] [-auto_generate_synth_hdl \"TRUE | FALSE\"] [-auto_generate_physynth_hdl \"TRUE | FALSE\"] [-auto_run_drc \"TRUE | FALSE\"] [-auto_generate_viewdraw_hdl \"TRUE | FALSE\"] [-auto_file_detection \"TRUE | FALSE\"] [-sim_flow_mode \"TRUE | FALSE\"] [-vm_netlist_flow \"TRUE | FALSE\"] [-enable_set_mitigation \"TRUE | FALSE\"] [-display_fanout_limit \"display_fanout_limit\"] [-abort_flow_on_sdc_errors \"TRUE | FALSE\"] [-abort_flow_on_pdc_errors \"TRUE | FALSE\"] [-block_mode \"TRUE | FALSE\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB38F8B2-A5A6-43B8-8E0C-7197F01E1E24/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB38F8B2-A5A6-43B8-8E0C-7197F01E1E24/#example","title":"Example","text":"<ol> <li> <p>Creates a new project in the <code>./designs/mydesign</code> directory, with the HDL type Verilog for the SmartFusion 2 family.</p> <pre><code>new_project -location {./designs/mydesign} \\\n-name {mydesign} \\\n-use_enhanced_constraint_flow 1 \\\n-use_relative_path 1 -linked_files_root_dir_env {MSCC_ROOT_1} \\\n-standalone_peripheral_initialization 1 -hdl {VERILOG} -family {SmartFusion 2} \\\n-die {M2S150TS} -package {FCS536} -speed {-1} -die_voltage {1.2} \\\n-part_range {COM} -adv_options {DSW_VCCA_VOLTAGE_RAMP_RATE:100_MS} \\\n-adv_options {IO_DEFT_STD:LVCMOS 2.5V} \\\n-adv_options {PLL_SUPPLY:PLL_SUPPLY_25} \\\n-adv_options {RESTRICTPROBEPINS:1} \\\n-adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} \\\n-adv_options {TEMPR:IND} -adv_options {VCCI_1.2_VOLTR:IND} \\\n-adv_options {VCCI_1.5_VOLTR:IND} -adv_options {VCCI_1.8_VOLTR:IND} \\\n-adv_options {VCCI_2.5_VOLTR:IND} -adv_options {VCCI_3.3_VOLTR:IND} \\\n-adv_options {VOLTR:IND}\n</code></pre> </li> <li> <p>Creates a new project in the <code>D:/2Work/my_pf_proj</code> directory, with the HDL type Verilog for PolarFire. Sets up a new design and runs Libero tools.</p> <pre><code>new_project -location {D:/2Work/my_pf_proj} -name {my_pf_proj} \\\n-project_description {} - block_mode 0 -standalone_peripheral_initialization 0 \\\n-use_enhanced_constraint_flow 1 -use_relative_path 1 \\ \n-linked_files_root_dir_env {MSCC_ROOT_1} -hdl {VERILOG} -family {PolarFire} \\\n-die {MPF300TS_ES} -package {FCG1152} -speed {-1} - die_voltage {1.0} \\\n-part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESTRICTPROBEPINS:1} \\\n-adv_options {RESTRICTSPIPINS:0} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:1} \\\n-adv_options {TEMPR:EXT} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} \\\n-adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} \\\n-adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} \n#Import HDL source file\nimport_files -convert_EDN_to_HDL 0 -hdl_source {C:/test/prep1.v}\n\n#Import HDL stimulus file\nimport_files -convert_EDN_to_HDL 0 -stimulus {C:/test/prep1tb.v}\n#set the top level design name\nset_root -module {prep1::work}\n\n#Associate SDC constraint file to Place and Route tool\norganize_tool_files -tool {PLACEROUTE} -file {D:/2Work/my_pf_proj/constraint/user.sdc} \\\n-module {prep1::work} -input_type {constraint}\n\n#Associate SDC constraint file to Verify Timing tool\norganize_tool_files -tool {VERIFYTIMING} -file {D:/2Work/my_pf_proj/constraint/user.sdc} \\ \n-module {prep1::work} -input_type {constraint}\n#Run synthesize\nrun_tool -name {SYNTHESIZE}\n#Configure Place and Route tool\nconfigure_tool -name {PLACEROUTE} -params {DELAY_ANALYSIS:MAX} -params {EFFORT_LEVEL:false} \\\n-params {INCRPLACEANDROUTE:false} -params {MULTI_PASS_CRITERIA:VIOLATIONS} \\\n-params {MULTI_PASS_LAYOUT:false} -params {NUM_MULTI_PASSES:5} -params {PDPR:false} \\ \n-params {RANDOM_SEED:0} -params {REPAIR_MIN_DELAY:false} -params {SLACK_CRITERIA:WORST_SLACK} \\\n-params {SPECIFIC_CLOCK:} -params {START_SEED_INDEX:1} -params {STOP_ON_FIRST_PASS:false} \\\n-params {TDPR:true}\n</code></pre> </li> </ol> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB41F700-494D-4446-AD6E-2ABCBF19C229/","title":"transceiver_lane_reset","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB41F700-494D-4446-AD6E-2ABCBF19C229/#description","title":"Description","text":"<p>This tcl command resets the transceiver lane.</p> <pre><code>transceiver_lane_reset [-deviceName \"device name\"] \\\n                       -\u200blane {physical location}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB41F700-494D-4446-AD6E-2ABCBF19C229/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. lane string Specify the physical lane instance name. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB41F700-494D-4446-AD6E-2ABCBF19C229/#error-codes","title":"Error Codes","text":"Error Code Description None Phy Reset: Lane Name not found in the list of assigned physical lanes in Libero.Provide the correct lane name. None Parameter 'lane' has illegal value. None Phy Reset: Transceiver physical Lane Name must be specified. None Parameter 'param_name' is not defined. Valid command formatting is'transceiver_lane_reset [-deviceName \"device name\"] [-lane \"Physical Lane Name\"]'. None Parameter 'deviceName' has illegal value."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB41F700-494D-4446-AD6E-2ABCBF19C229/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB41F700-494D-4446-AD6E-2ABCBF19C229/#example","title":"Example","text":"<p>This tcl example resets the lane {Q0_LANE0}.</p> <pre><code>transceiver_lane_reset -lane {Q0_LANE0}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB822D92-7986-42FB-9376-DB8001E2BE54/","title":"set_auto_update_mode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB822D92-7986-42FB-9376-DB8001E2BE54/#description","title":"Description","text":"<p>This Tcl command enables or disables auto update. This command is added to the spiflash.cfg file that is given as the parameter to the configure_spiflash command.</p> <pre><code>set_auto_update_mode {0|1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB822D92-7986-42FB-9376-DB8001E2BE54/#arguments","title":"Arguments","text":"Parameter Type Description None boolean If set_auto_update_mode is 0, auto update is disabled. If <code>set_auto_update_mode</code> is 1, auto update is enabled. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB822D92-7986-42FB-9376-DB8001E2BE54/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB822D92-7986-42FB-9376-DB8001E2BE54/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB822D92-7986-42FB-9376-DB8001E2BE54/#example","title":"Example","text":"<p>This example sets auto update disabled.</p> <pre><code>set_auto_update_mode {0}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EB8BE95D-0C87-43E8-B1B4-9036234BE90F/","title":"Quotes and Braces","text":"<p>The distinction between braces ({ }) and quotes (\" \") is significant when the list contains references to variables. When references are enclosed in quotes, they are substituted with values. However, when references are enclosed in braces, they are not substituted with values.</p> <p>The following table lists an example code.</p> With Braces With Double Quotes set b 2 set b 2 set t { 1 $b 3 } set t \" 1 $b 3 \" set s { [ expr $b + $b ] } set s \" [ expr $b + $b ] \" puts stdout $t puts stdout $t puts stdout $s puts stdout $s <p>The above example code will generate the following output:</p> <pre><code>1 $b 3 vs. 1 2 3\n[ expr $b + $b ] 4\n</code></pre> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EC46CBCA-23C3-4F55-9E91-93F2FA742DBA/","title":"Running Tcl Scripts from the Command Line","text":"<p>You can run Tcl scripts from your Windows or Linux command line as well as pass arguments to scripts from the command line.</p> <p>Note: Tcl commands in this section are not case-sensitive.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EC46CBCA-23C3-4F55-9E91-93F2FA742DBA/#to-execute-a-tcl-script-file-in-the-libero-soc-project-manager-software-from-a-shell-command-line","title":"To execute a Tcl script file in the Libero SoC Project Manager software from a shell command line:","text":"<p>At the prompt, type the path to the Microchip SoC software installation location followed by the word \"SCRIPT\" and a colon, and then the name of the script file as follows:</p> <ul> <li> <p>For Linux: <code>&lt;location of Libero SoC software installation&gt;/bin/libero script:&lt;filename&gt;.tcl</code>. For example, to run the Tcl script file \"myscript.tcl\", type:</p> <pre><code>C:\\libero\\bin\\libero script:myscript.tcl\n</code></pre> </li> <li> <p>For Windows: <code>&lt;location of Libero SoC software installation&gt;\\Designer\\bin\\libero.exe script:&lt;filename&gt;.tcl</code>. Where <code>&lt;location of Microchip SoC software&gt;</code> is the root directory in which you installed the Microchip SoC software, and <code>&lt;filename&gt;</code> is the name, including a relative or absolute path, of the Tcl script file to execute. For example, to run the Tcl script file \"myscript.tcl\", type:</p> <pre><code>C:/Microchip/Libero/Designer/bin/libero.exe script:myscript.tcl\n</code></pre> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EC46CBCA-23C3-4F55-9E91-93F2FA742DBA/#to-pass-arguments-from-the-command-line-to-your-tcl-script-file","title":"To pass arguments from the command line to your Tcl script file:","text":"<p>At the prompt, type the path to the Microchip SoC software installation location followed by the SCRIPT argument:</p> <ul> <li> <p>For Linux: &lt;location of Microchip SoC software&gt;\\bin\\libero \u201cSCRIPT_ARGS:&lt;filename arg1 arg2 ...&gt;\u201d. For example:</p> <pre><code>C:\\libero\\bin\\libero SCRIPT:myscript.tcl \u201cSCRIPT_ARGS:one two three\u201d\n</code></pre> </li> <li> <p>For Windows: &lt;location of Microchip SoC software&gt;/Designer/bin/libero.exe \u201cSCRIPT_ARGS:&lt;filename arg1 arg2 ...&gt;\u201d. Where &lt;location of Microchip SoC software&gt; is the root directory in which you installed the Microchip SoC software, and \u201cSCRIPT_ARGS:&lt;filename arg1 arg2 ...&gt;\u201d is the name, including a relative or absolute path, of the Tcl script file and arguments you are passing to the script file. For example:</p> <pre><code>C:/Microchip/Libero/Designer/bin/libero.exe SCRIPT:myscript.tcl \u201cSCRIPT_ARGS:one two three\u201d\n</code></pre> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EC46CBCA-23C3-4F55-9E91-93F2FA742DBA/#to-obtain-the-output-from-the-log-file","title":"To obtain the output from the log file:","text":"<p>At the prompt, type the path to the Microchip SoC software installation location followed by the SCRIPT, SCRIPT_ARGS and LOGFILE arguments.</p> <pre><code>&lt;location of Microchip SoC software&gt; SCRIPT:&lt;filename&gt;.tcl \u201cSCRIPT_ARGS:a b c\u201d LOGFILE:&lt;output.log&gt;\n</code></pre> <p>Where:</p> <ul> <li><code>location of Microchip SoC software</code> is the root directory in which you installed the Microchip SoC software.</li> <li><code>SCRIPT:&lt;filename&gt;.tcl</code> is the name, including a relative or absolute path, of the Tcl script file.</li> <li><code>SCRIPT_ARGS</code> are the arguments you are passing to the script file.</li> <li><code>output.log</code> is the name of the log file.</li> </ul> <p>For example:</p> <pre><code>C:\\libero\\designer\\bin\\libero SCRIPT:testTclparam.tcl \u201cSCRIPT_ARGS:a b c\u201d LOGFILE:testTclparam.log\n</code></pre> <p>Parent topic:Tcl Scripting Overview</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECAC6846-2617-4BBA-B0F2-033F74291C3F/","title":"set_fpexpress_mode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECAC6846-2617-4BBA-B0F2-033F74291C3F/#description","title":"Description","text":"<p>This TCL command allows the user to select the FlashPro express mode: Operator mode or Developer mode. Operator mode is the current default mode. Developer mode allows to update jobs before running programming.</p> <p>Note: This TCL command will error out if there is an open job. The user has to close open jobs (or have close_project TCL command in the TCL script) before running this command.</p> <pre><code>set_fpexpress_mode [-mode {operator|developer}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECAC6846-2617-4BBA-B0F2-033F74291C3F/#arguments","title":"Arguments","text":"Parameter    Type    Description    mode    string    Specify FlashPro express mode. The possible value for this argument are: -   operator\\_mode - FlashPro Express mode is set to operator mode. -   developer\\_mode - FlashPro Express mode is set to developer mode.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECAC6846-2617-4BBA-B0F2-033F74291C3F/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'mode' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'set_fpexpress_mode -mode \"operator_mode | developer_mode\"'. None mode: Invalid argument value: ''(expecting operator_mode or developer_mode)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECAC6846-2617-4BBA-B0F2-033F74291C3F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECAC6846-2617-4BBA-B0F2-033F74291C3F/#example","title":"Example","text":"<p>This example sets FlashPro express mode as \"developer_mode\":</p> <pre><code>set_fpexpress_mode -mode {developer_mode}\n</code></pre> <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECCFAE0B-9C12-4FB5-88F3-E0C6A7ED55A5/","title":"is_synthesis_enabled","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECCFAE0B-9C12-4FB5-88F3-E0C6A7ED55A5/#description","title":"Description","text":"<p>Tcl query to determine if a project can be synthesized. The source is an <code>.edn</code> file.</p> <pre><code>is_synthesis_enabled\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECCFAE0B-9C12-4FB5-88F3-E0C6A7ED55A5/#arguments","title":"Arguments","text":"Return Type Description 1 Synthesis is enabled. 0 Synthesis is disabled."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ECCFAE0B-9C12-4FB5-88F3-E0C6A7ED55A5/#example","title":"Example","text":"<pre><code>set p [is_synthesis_enabled]\nputs \u201c$p\u201d\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-ED2D0119-99E7-4E75-9F08-E0B5F1FF5F80/","title":"Updating a Project","text":"<p>You must update a Libero SoC project when the HDL and constraint files of a project change. To update the Libero SoC project, import the latest source files and re-run <code>libero.tcl</code>.</p> <p>Parent topic:Building a Libero Design Using Tcl</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE22F7B4-5424-4A8D-A850-A32610144372/","title":"SIM_POSTSYNTH","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE22F7B4-5424-4A8D-A850-A32610144372/#description","title":"Description","text":"<p>\"SIM_POSTSYNTH\" is a command tool used in the run_tool command. The \"run_tool -name {SIM_POSTSYNTH}\" Tcl command runs the post-synthesis simulation on the simulation tool.</p> <p>Important: Before running simulation, you must associate a testbench. If you attempt to run simulation without an associated testbench, the Libero SoC Project Manager asks you to associate a testbench or open the simulator without a testbench and then run \"SYNTHESIZE\" tool.</p> <pre><code>run_tool -name {SIM_POSTSYNTH}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE22F7B4-5424-4A8D-A850-A32610144372/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description Integer Returns 0 on success and 1 on failure."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE22F7B4-5424-4A8D-A850-A32610144372/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE22F7B4-5424-4A8D-A850-A32610144372/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE22F7B4-5424-4A8D-A850-A32610144372/#example","title":"Example","text":"<p>This example runs \"SYNTHESIS\" tool then the post-synthesis simulation tool:</p> <pre><code>run_tool -name {SYNTHESIZE}\nrun_tool -name {SIM_POSTSYNTH}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE22F7B4-5424-4A8D-A850-A32610144372/#see-also","title":"See Also","text":"<ul> <li>SIM_PRESYNTH</li> <li>SIM_POSTLAYOUT</li> <li>associate_stimulus</li> <li>organize_tool_files</li> </ul> <p>Parent topic:Command Tools</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE9E9057-CBC8-41F4-98C0-2AEFA33B797F/","title":"smartpower_temperature_opcond_set_design_wide","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE9E9057-CBC8-41F4-98C0-2AEFA33B797F/#description","title":"Description","text":"<p>This Tcl command sets the temperature for SmartPower design-wide operating conditions.</p> <pre><code>smartpower_temperature_opcond_set_design_wide \\\n                         [-best {value}] \\\n                                 [-typical {value}] \\\n                                 [-worst {value}] \\\n                                 [-thermal_mode {value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE9E9057-CBC8-41F4-98C0-2AEFA33B797F/#arguments","title":"Arguments","text":"Parameter    Type    Description    best    decimal    Specifies the best temperature \\(in degrees Celsius\\) used for design-wide operating conditions.    typical    decimal    Specifies the typical temperature \\(in degrees Celsius\\) used for design-wide operating conditions.    worst    decimal    Specifies the worst temperature \\(in degrees Celsius\\) used for design-wide operating conditions.    thermal\\_mode    string    Specifies the mode in which the junction temperature is computed. The acceptable values for this argument are the following: -   ambient - The junction temperature will be iteratively computed with total static power. -   opcond - The junction temperature will be given as one of the operating condition rangevalues specified in the device selection.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE9E9057-CBC8-41F4-98C0-2AEFA33B797F/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'thermal_mode' has illegal value. None Parameter 'worst' has illegal value. None Parameter 'typical' has illegal value. None Parameter 'best' has illegal value. None Invalid best voltage value (00) for VDD. VDD best voltage must be between 0.970 and 1.030. None Invalid typical voltage value (00) for VDD. VDD typical voltage must be between 0.970 and 1.030. None Invalid argument value: 'voltage_value' (expecting VDD, VDDAUX, VDDI 1.8, VDD25 or VDD18). None Invalid voltage sequence. The value for best cannot exceed typical and typical cannot exceed worst. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_temperature_opcond_set_design_wide [-thermal_mode \"opcond | ambient\"] [-best \"decimal value\"] [-typical \"decimal value\"] [-worst \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE9E9057-CBC8-41F4-98C0-2AEFA33B797F/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE9E9057-CBC8-41F4-98C0-2AEFA33B797F/#example","title":"Example","text":"<p>This example sets the temperature for design-wide operating conditions to \"Best 20\", \"Typical 30\", and \"Worst 60\":</p> <pre><code>smartpower_temperature_opcond_set_design_wide -best {20} -typical {30} -worst {60}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EE9E9057-CBC8-41F4-98C0-2AEFA33B797F/#see-also","title":"See Also","text":"<ul> <li>smartpower_temperature_opcond_set_mode_specific</li> <li>smartpower_set_temperature_opcond</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EEF1C5D6-8FAC-4F83-8BC8-4A28DAE3A8E1/","title":"smartpower_init_set_primaryinputs_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EEF1C5D6-8FAC-4F83-8BC8-4A28DAE3A8E1/#description","title":"Description","text":"<p>This Tcl command initializes the frequency and probability of all primary inputs.</p> <pre><code>smartpower_init_set_primaryinputs_options \\\n              [-freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] \\\n              [-proba \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EEF1C5D6-8FAC-4F83-8BC8-4A28DAE3A8E1/#arguments","title":"Arguments","text":"Parameter Type Description freq string Specifies the user input frequency (in Hz, KHz or MHz) or the toggle rate in percentage(%). If the unit is not provided and toggle rate is active, the value is handled as a toggle rate, if toggle rate is not active, the value is handled as a frequency. proba decimal Specifies the user input probability in percentage(%). Must be a positive decimal value and less than or equal to 100.000. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EEF1C5D6-8FAC-4F83-8BC8-4A28DAE3A8E1/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'proba' has illegal value. None proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'proba' must be a positive decimal value. None Parameter 'proba' must be less than or equal to 100.000. None Parameter 'freq' has illegal value. None freq: Parameter format incorrect (expecting a positive decimal value, optionally followed by a unit (possible values are Hz, KHz, MHz or %)). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_set_primaryinputs_options [-freq \"decimal value [unit {Hz | KHz | MHz | %}]\"] [-proba \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EEF1C5D6-8FAC-4F83-8BC8-4A28DAE3A8E1/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EEF1C5D6-8FAC-4F83-8BC8-4A28DAE3A8E1/#example","title":"Example","text":"<p>The following example initializes all primary inputs after executing smartpower_init_do with -primaryinputs {true}:</p> <pre><code>smartpower_init_set_primaryinputs_options -freq {10 MHz} -proba {20}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EEF1C5D6-8FAC-4F83-8BC8-4A28DAE3A8E1/#see-also","title":"See Also","text":"<ul> <li>smartpower_init_set_combinational_options</li> <li>smartpower_change_clock_statistics</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF0D03FB-F5BD-4CD2-9169-4986BA74B736/","title":"all_inputs","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF0D03FB-F5BD-4CD2-9169-4986BA74B736/#description","title":"Description","text":"<p>Returns an object representing all input and inout pins in the current design. This command is usually used with a command which puts the same attributes on input ports. If you want only certain ports, use the <code>get_ports</code> command.</p> <pre><code>all_inputs\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF0D03FB-F5BD-4CD2-9169-4986BA74B736/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description object Returns an object representing all input and inout pins in the current design."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF0D03FB-F5BD-4CD2-9169-4986BA74B736/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF0D03FB-F5BD-4CD2-9169-4986BA74B736/#exceptions","title":"Exceptions","text":"<p>You can only use this command as part of a <code>-from</code>, <code>-to</code> argument in the following Tcl commands: <code>set_min_delay</code>, <code>set_max_delay</code>, <code>set_multicycle_path</code>, and <code>set_false_path</code>. It cannot be used with <code>-through</code> option.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF0D03FB-F5BD-4CD2-9169-4986BA74B736/#example","title":"Example","text":"<p>The following example sets a maximum delay by constraining all paths from all_inputs to ck1 clock with a delay less then 2 ns.</p> <pre><code>set_max_delay 2 -from [all_inputs] -to [get_clocks ck1]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF0D03FB-F5BD-4CD2-9169-4986BA74B736/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>all_inputs</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF3BF9B5-94C1-4645-9554-4393735F9B29/","title":"write_sdc","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF3BF9B5-94C1-4645-9554-4393735F9B29/#description","title":"Description","text":"<p>Writes a constraint file in SDC format.</p> <pre><code>write_sdc &lt;filename&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF3BF9B5-94C1-4645-9554-4393735F9B29/#arguments","title":"Arguments","text":"Parameter Type Description &lt;filename&gt; String Path to the SDC file will be generated. This is a mandatory option. If the file exists, it will be overwritten. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF3BF9B5-94C1-4645-9554-4393735F9B29/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0003 Unable to open &lt;file path&gt; file. File path is not correct. Check whether the parent directories exist. ERR0002 SDC file '&lt;file path&gt;' is not writable. The specified SDC file does not have write permission. ERR0023 Required parameter file name is missing. The SDC file path is a mandatory option and needs to be specified."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF3BF9B5-94C1-4645-9554-4393735F9B29/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF3BF9B5-94C1-4645-9554-4393735F9B29/#example","title":"Example","text":"<pre><code>write_sdc \"derived.sdc\"\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>set_top_level</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF4215C4-4E60-4551-BFBD-C4A85BEC13C2/","title":"Derive Constraints Tcl Commands","text":"<p>The <code>derive_constraints</code> utility helps you derive constraints from the RTL or the configurator outside the Libero SoC design environment. To generate constraints for your design, you need the User HDL, Component HDL, and Component Constraints files. The SDC/NDC component constraints files are available under <code>&lt;project&gt;/component/work/&lt;component_name&gt;/&lt;instance_name&gt;/</code> directory after component configuration and generation.</p> <p>Each component constraint file consists of the <code>set_component tcl</code> command (specifies the component name) and the list of constraints generated after configuration. The constraints are generated based on the configuration and are specific to each component.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-EF4215C4-4E60-4551-BFBD-C4A85BEC13C2/#component-constraint-file-for-the-pf_ccc-core","title":"Component Constraint File for the PF_CCC Core","text":"<p>Here is an example of a component constraint file for the PF_CCC core:</p> <pre><code>set_component PF_CCC_C0_PF_CCC_C0_0_PF_CCC\n# Microchip Corp.\n# Date: 2021-Oct-26 04:36:00\n# Base clock for PLL #0\ncreate_clock -period 10 [ get_pins { pll_inst_0/REF_CLK_0 } ]\ncreate_generated_clock -divide_by 1 -source [ get_pins { pll_inst_0/REF_CLK_0 } ] \n-phase 0 [ get_pins { pll_inst_0/OUT0 } ]\n</code></pre> <p>Here, <code>create_clock</code> and <code>create_generated_clock</code> are reference and output clock constraints respectively, which are generated based on the configuration.</p> <ul> <li> <p>Working with the derive_constraints Utility </p> </li> <li> <p>set_device </p> </li> <li> <p>read_verilog </p> </li> <li> <p>read_vhdl </p> </li> <li> <p>set_top_level </p> </li> <li> <p>read_sdc </p> </li> <li> <p>read_ndc </p> </li> <li> <p>derive_constraints </p> </li> <li> <p>write_sdc </p> </li> <li> <p>write_pdc </p> </li> <li> <p>write_ndc </p> </li> <li> <p>add_include_path </p> </li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/","title":"remove_generated_clock","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#description","title":"Description","text":"<p>Removes the specified generated clock constraint from the current scenario. If the specified name does not match a generated clock constraint in the current scenario, or if the specified ID does not refer to a generated clock constraint, this command fails.</p> <p>Do not specify both the clock and port names and the constraint ID.</p> <pre><code>remove_generated_clock -name clock_name | -id constraint_ID\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#arguments","title":"Arguments","text":"Parameter Type Description <code>name</code> <code>string</code> Specifies the name of the generated clock constraint to remove from the current scenario. You must specify either a clock name or an ID. <code>id</code> <code>integer</code> Specifies the ID of the generated clock constraint to remove from the current scenario. You must specify either an ID or a clock name that exists in the current scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#error-codes","title":"Error Codes","text":"Error Code Description None Invalid clock name argument. None Only one argument is needed."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a clock name.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#example","title":"Example","text":"<p>The following example removes the generated clock constraint named <code>my_user_clock</code></p> <pre><code>remove_generated_clock -name my_user_clock\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_generated_clock</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F081A933-48A5-4A12-9059-C839A40EEDE8/#see-also","title":"See Also","text":"<ul> <li>create_generated_clock</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F13ADC7C-30E8-44D7-9645-F5E62F9C8A87/","title":"get_programmer_info","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F13ADC7C-30E8-44D7-9645-F5E62F9C8A87/#description","title":"Description","text":"<p>This Tcl command lists the IDs of all FlashPro programmers connected to the computer. Command will fail if programmers are not connected.</p> <pre><code>get_programmer_info\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F13ADC7C-30E8-44D7-9645-F5E62F9C8A87/#arguments","title":"Arguments","text":"Parameter Type Description None None None Return Type Description List of IDs Returns the list of IDs of all FlashPro programmers connected to the computer."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F13ADC7C-30E8-44D7-9645-F5E62F9C8A87/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F13ADC7C-30E8-44D7-9645-F5E62F9C8A87/#supported-families","title":"Supported Families","text":"PolarFire    SmartFusion 2    IGLOO 2    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F13ADC7C-30E8-44D7-9645-F5E62F9C8A87/#example","title":"Example","text":"<p>Get the list of all connected programmers IDs:</p> <pre><code>set IDs [get_programmer_info];\nputs \"IDs of connected programmers: $IDs\";\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F13ADC7C-30E8-44D7-9645-F5E62F9C8A87/#see-also","title":"See Also","text":"<ul> <li> <p>read_device_status</p> </li> <li> <p>read_id_code</p> </li> </ul> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1F9FE17-A29F-45CA-A7CF-D68AF0956E29/","title":"build_design_hierarchy","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1F9FE17-A29F-45CA-A7CF-D68AF0956E29/#description","title":"Description","text":"<p>This Tcl command rebuilds the Design/Stimulus Hierarchy. Any change to the design sources/stimuli invalidates the design hierarchy/stimulus hierarchy. You can build the Design Hierarchy and Simulation Hierarchy by clicking the Build Hierarchy button.</p> <pre><code>build_design_hierarchy\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1F9FE17-A29F-45CA-A7CF-D68AF0956E29/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1F9FE17-A29F-45CA-A7CF-D68AF0956E29/#example","title":"Example","text":"<p>The following command rebuilds the Design/Stimulus Hierarchy.</p> <pre><code>build_design_hierarchy\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1FBB5CA-F84E-4B3C-A930-A0A107382D92/","title":"export_ibis_file","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1FBB5CA-F84E-4B3C-A930-A0A107382D92/#description","title":"Description","text":"<p>This Tcl command exports the IBIS (Input/Output Buffer Information Specification) model report. The IBIS model report provides an industry-standard file format for recording parameters like driver output impedance, rise/fall time, and input loading, which may then be used by software applications such as Signal Integrity tools or IBIS simulators. The exported file has a *.ibs(name &lt;root&gt;.ibs) file name extension.</p> <pre><code>export_ibis_file -file {absolute or relative path and name of *.ibs file}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1FBB5CA-F84E-4B3C-A930-A0A107382D92/#arguments","title":"Arguments","text":"Parameter Type Description file string Specifies the absolute or relative path and name of IBIS file to export. If the file path is not specified, the file is created in <code>&lt;project_name&gt;/designer/&lt;design_name&gt;</code> directory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1FBB5CA-F84E-4B3C-A930-A0A107382D92/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'file' has illegal value. None Required parameter 'file' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1FBB5CA-F84E-4B3C-A930-A0A107382D92/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F1FBB5CA-F84E-4B3C-A930-A0A107382D92/#example","title":"Example","text":"<p>The following command exports the IBIS (Input/Output Buffer Information Specification) model report.</p> <pre><code>export_ibis_file -file {E:/designs/export/sd1.ibs}\n</code></pre> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8/","title":"update_and_run_tool","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8/#description","title":"Description","text":"<p>The Tcl command updates and runs the specified tool if there are any modifications with respect to the source files required by the tool. For tools that support command files, an optional command file can be supplied through the <code>-script</code> parameter.</p> <pre><code>update_and_run_tool -name {&lt;tool_name &gt;} \\\n-script {&lt;absolute or relative path to script file&gt;}\n</code></pre> <p>Tip: <code>-script</code> is an optional parameter.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8/#arguments","title":"Arguments","text":"Parameter    Type    Description    name    string    Specified tool name. The following is a list of supported tool names:-   SYNTHESIZE -   COMPILE -   SIM\\_PRESYNTH -   SIM\\_POSTSYNTH -   SIM\\_POSTLAYOUT -   PLACEROUTE -   VERIFYTIMING -   VERIFYPOWER -   GENERATEPROGRAMMINGFILE -   GENERATE\\_MEMORY\\_MAP -   PROGRAMDEVICE -   CONFIGURE\\_CHAIN -   SSNANALYZER -   EXPORTNETLIST -   EXPORTSDF -   GENERATEPROGRAMMINGDATA -   GENERATEDEBUGDATA -   GENERATE\\_SPI\\_FLASH\\_IMAGE -   PROGRAM\\_SPI\\_FLASH\\_IMAGE    script    string    Specifies absolute or relative path of the script file. This is an optional parameter."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8/#supported-tool_names","title":"Supported tool_names","text":"<p>The following table lists the supported tool names for <code>update_and_run_tool -name {tool_name}</code>.</p> tool_name Parameter Description SYNTHESIZE  -script {script_file} Runs synthesis on your design. COMPILE N/A Runs Compile with default or configured settings. SIM_PRESYNTH N/A Runs pre-synthesis simulation with your default simulation tool. SIM_POSTSYNTH N/A Runs post-synthesis simulation with your default simulation tool. SIM_POSTLAYOUT N/A Runs the post layout simulation on the simulation tool. PLACEROUTE N/A Runs Place and Route tool with default or configured settings. VERIFYTIMING  -script {script_file} Runs timing analysis with default settings/configured settings in <code>script_file</code>. VERIFYPOWER  -script {script_file} Runs power analysis with default settings/configured settings in <code>script_file</code>. GENERATEPROGRAMMINGFILE N/A Generates the bit stream used for programming within Libero. This is similar to executing \"Generate FPGA Array Data\" in the Libero design flow. GENERATE_MEMORY_MAP (SmartFusion 2, IGLOO 2 and RTG4 only) N/A Exports an XML file in &lt;prj_folder&gt; component/work/&lt;design&gt; /&lt;design&gt;_DataSheet.xml. The file contains information about the root SmartDesign in your project. PROGRAMDEVICE N/A Programs your device with configured parameters. CONFIGURE_CHAIN  -script {script_file} Takes a script that contains FlashPro-specific Tcl commands and passes them to FlashPro Express for execution. SSNANALYZER  -script {script_file} Takes a script that contains the Simultaneous Switching Noise (SSN)-specific Tcl commands and passes them to the SSN tool for execution. The SSN is a Libero SoC tool that analyzes and generates a Noise Margin report for I/Os after layout depending on Die ane Package. EXPORTNETLIST N/A This command exports a <code>.v</code>/<code>.vhd</code> netlist file to the active synthesis implementation folder. EXPORTSDF N/A This command exports the back annotated files to the designer/impl1 folder. GENERATEPROGRAMMINGDATA N/A Generates the files needed by generating programming bit stream files. GENERATEDEBUGDATA (PolarFire only) N/A Generates the files needed by SmartDebug during device debug. GENERATE_SPI_FLASH_IMAGE (PolarFire only) N/A Generates SPI Flash Image file used for programming SPI FLASH Image within Libero. PROGRAM_SPI_FLASH_IMAGE (PolarFire only) N/A Programs SPI Flash Image with configured parameters."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8/#error-codes","title":"Error Codes","text":"Error Code Description None You must specify the Tcl script to run with the CONFIGURE_CHAIN tool. None You must specify the Tcl script to run with the SMARTDEBUG tool. None PROGRAMDEVICE: No programmer is connected. None SPI Flash Memory is not configured. Use the Configure Design Initialization Data and Memories tool to configure it."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F20BE9E2-85E6-45C8-B0F1-FB981A7B29F8/#example","title":"Example","text":"<pre><code>update_and_run_tool \\\n-name {COMPILE}\nupdate_and_run_tool \\\n-name {VERIFYTIMING} \\\n-script {./SmartTime.tcl}\n# Script file contains SmartTime-specific Tcl commands\nupdate_and_run_tool \\\n-name {VERIFYPOWER} \\\n-script {./SmartPower.tcl}\n# Script file contains SmartPower-specific Tcl commands\nupdate_and_run_tool \\\n-name {SSNANALYZER}\n-script {&lt;full_path&gt;/ssn.tcl}\n# Script file contains the SSN-specific Tcl commands\n</code></pre> <p>Important: Where possible, the value of <code>tool_name</code> corresponds to the name of the tool in Libero SoC.</p> <p>Invoking some tools will cause Libero SoC to automatically run some upstream tools in the design flow. For example, invoking Place and Route will invoke Synthesis (if not already run) before it runs Place and Route.</p> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F406BAB9-DC13-4E2B-9CAA-ED19EB4A772A/","title":"configure_design_initialization_data","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F406BAB9-DC13-4E2B-9CAA-ED19EB4A772A/#description","title":"Description","text":"<p>This Tcl command sets the parameter values needed for generating initialization data.</p> <pre><code>configure_design_initialization_data \\\n    [-second_stage_start_address {sNVM address for the second initialization client}] \\\n    [-third_stage_uprom_start_address {uPROM address for the third initialization stage client}] \\\n    [-third_stage_spi_start_address {SPI address for the third initialization stage client}] \\\n    [-third_stage_snvm_start_address {sNVM address for the third initialization stage client}] \\\n    [-third_stage_spi_type {SPIFLASH_NO_BINDING_PLAINTEXT | SPIFLASH_BINDING_DEFAULT | SPIFLASH_BINDING_UEK1 | SPIFLASH_BINDING_UEK2}] \\\n    [-third_stage_spi_clock_divider {1 | 2 | 4 | 6}] \\\n    [-init_timeout {int between 1 and 128 seconds}] \\\n    [-auto_calib_timeout {Auto Calibration timeout value in milliseconds}] \\\n    [-broadcast_RAMs {0 | 1}] \\\n    [-custom_cfg_file {Initialization file for custom configuration}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F406BAB9-DC13-4E2B-9CAA-ED19EB4A772A/#arguments","title":"Arguments","text":"Parameter    Type    Description    second\\_stage\\_start\\_address    string    String parameter for the start address of the second stage initialization client. Specified as a 32-bit hexadecimal string. The first stage client is always placed in sNVM, so it must be a valid sNVM address aligned on a page boundary. There are 221 sNVM pages and each page is 256 bytes long, so the address will be between 0 and DC00. **Note:** Although the actual size of each page is 256 bytes, only 252 bytes are available to the user. The first stage initialization client is always added to SNVM at 0xDC00 \\(page 220\\). So the valid addresses for the second stage initialization client are 0x0 \\(page 0\\) to 0xDB00 \\(page 219\\).    third\\_stage\\_uprom\\_start\\_address    string    String parameter for the uPROM start address of the third stage initialization client. This parameter is optional. Specified as a 32-bit hexadecimal string and must be valid uPROM address aligned on a block boundary.    third\\_stage\\_spi\\_start\\_address    string    String parameter for the sNVM start address of the third stage initialization client. This parameter is optional. Specified as a 32-bit hexadecimal string and must be valid sNVM address.    third\\_stage\\_snvm\\_start\\_address    string    String parameter for the SPIFLASH start address of the third stage initialization client. This parameter is optional. Specified as a32-bit hexadecimal string and must be valid SPIFLASH address.    third\\_stage\\_spi\\_type    string    The value must be one of SPIFLASH\\_NO\\_BINDING\\_PLAINTEXT or SPIFLASH\\_BINDING\\_DEFAULT or SPIFLASH\\_BINDING\\_UEK1 or SPIFLASH\\_BINDING\\_UEK2. This parameter determines the valid value for parameter \u2018third\\_stage\\_start\\_address\u2019.    third\\_stage\\_spi\\_clock\\_divider    integer    Specifies the clock frequency appropriate for the SPIFLASH memory on board. The value can be 1, 2, 4, or 6. The default value is 1 which is 80 MHz. The other values are 2-40 MHz, 4-20 MHz and 6-13.33 Mhz.    init\\_timeout    integer    Timeout value in seconds. Initialization is aborted if it does not complete before timeout expires. The value can be between 1 and 128. The default value is 128.    auto\\_calib\\_timeout    integer    The Auto Calibration Time Out value specifies the time out before which the IO Calibration instructions must be completed. The default value is 3000 milliseconds. This time out value is applicable only for MPF100T, MPF200T, MPF300T and MPF500T devices.    broadcast\\_RAMs    boolean    Specifies broadcast instructions to initialize RAM's to zero's. Value can be either 0 or 1. This parameter is optional.    custom\\_cfg\\_file    string    Specifies the initialization file for custom configuration. This parameter is optional.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F406BAB9-DC13-4E2B-9CAA-ED19EB4A772A/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'broadcast_RAMs' has illegal value. None Invalid value for parameter 'Auto Calibration Timeout'. None Parameter 'auto_calib_timeout' has illegal value. None init_timeout: Invalid argument value: '85,5' (expecting integer value). None Parameter 'init_timeout' must be greater than or equal to 1. None Parameter 'init_timeout' must be less than or equal to 128. None Parameter 'init_timeout' has illegal value. None third_stage_spi_clock_divider: Invalid argument value: 'value' (expecting 1, 2, 4 or 6). None Parameter 'third_stage_spi_clock_divider' has illegal value. None third_stage_spi_type: Invalid argument value: 'value' (expecting SPIFLASH_NO_BINDING_PLAINTEXT, SPIFLASH_BINDING_DEFAULT, SPIFLASH_BINDING_UEK1 or SPIFLASH_BINDING_UEK2). None Parameter 'third_stage_spi_type' has illegal value. None Invalid value for parameter 'SPI_third_stage_start_address'. Address must be a valid 32-bit hexadecimal string. None Parameter 'third_stage_spi_start_address' has illegal value. None Invalid value for parameter 'sNVM_third_stage_start_address'. Address must be a valid 32-bit hexadecimal string. None Parameter 'third_stage_snvm_start_address' has illegal value. None Invalid value for parameter 'uPROM_third_stage_start_address'. Address must be a valid 32-bit hexadecimal string. None Parameter 'third_stage_uprom_start_address' has illegal value. None Invalid value for parameter 'second_stage_start_address'. Address must be a valid 32-bit hexadecimal string. None Parameter 'second_stage_start_address' has illegal value. None Invalid custom configuration file: value. None Parameter 'custom_cfg_file' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'configure_design_initialization_data \\ [-second_stage_start_address \"sNVM address for the second initialization stage client\"] \\ [-third_stage_uprom_start_address \"uPROM address for the third initialization stage client\"] \\ [-third_stage_snvm_start_address \"sNVM address for the third initialization stage client\"] \\ [-third_stage_spi_start_address \"SPI address for the third initialization stage client\"] \\ [-third_stage_spi_type \"SPIFLASH_NO_BINDING_PLAINTEXT | SPIFLASH_BINDING_DEFAULT | SPIFLASH_BINDING_UEK1 | SPIFLASH_BINDING_UEK2\"] \\ [-third_stage_spi_clock_divider \"1 | 2 | 4 | 6\"] \\ [-init_timeout \"integer value\"] \\ [-auto_calib_timeout \"Auto Calibration timeout value in seconds\"] \\ [-custom_cfg_file \"Initialization file for custom configuration\"] \\ [-broadcast_RAMs \"broadcast option to initialize RAMs to zeros\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F406BAB9-DC13-4E2B-9CAA-ED19EB4A772A/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F406BAB9-DC13-4E2B-9CAA-ED19EB4A772A/#example","title":"Example","text":"<p>This example initializes data with sNVM client.</p> <pre><code>configure_design_initialization_data \\\n            -second_stage_start_address {0x0000aa00} \\\n            -third_stage_uprom_start_address {0x00000000} \\\n            -third_stage_snvm_start_address {0x0000aa00} \\\n            -third_stage_spi_start_address {0x00000400} \\\n            -third_stage_spi_type {SPIFLASH_NO_BINDING_PLAINTEXT} \\\n            -third_stage_spi_clock_divider {4} \\\n            -init_timeout 85 \\\n            -auto_calib_timeout {1400} \\\n            -broadcast_RAMs {0}\n</code></pre> <p>This example initializes data with uPROM client.</p> <pre><code>configure_design_initialization_data \\\n            -second_stage_start_address {0x00000000} \\\n            -third_stage_uprom_start_address {0xfffffee2} \\\n            -third_stage_snvm_start_address {0x00000000} \\\n            -third_stage_spi_start_address {0x00000400} \\\n            -third_stage_spi_type {SPIFLASH_NO_BINDING_PLAINTEXT} \\\n            -third_stage_spi_clock_divider {4} \\\n            -init_timeout 45 \\\n            -auto_calib_timeout {2000} \\\n            -broadcast_RAMs {0}\n</code></pre> <p>This example initializes data with SPI-FLASH client.</p> <pre><code>configure_design_initialization_data \\\n            -second_stage_start_address {0x00000000} \\\n            -third_stage_uprom_start_address {0x00000000} \\\n            -third_stage_snvm_start_address {0x00000000} \\\n            -third_stage_spi_start_address {0x000AC120}\n            -third_stage_spi_type {SPIFLASH_BINDING_UEK2} \\\n            -third_stage_spi_clock_divider {2} \\\n            -init_timeout 20 \\\n            -auto_calib_timeout {500} \\\n            -broadcast_RAMs {1}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F58F57D5-DF64-45D9-BE76-B37068CDD175/","title":"get_current_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F58F57D5-DF64-45D9-BE76-B37068CDD175/#description","title":"Description","text":"<p>Returns the name of the current timing scenario.</p> <pre><code>get_current_scenario\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F58F57D5-DF64-45D9-BE76-B37068CDD175/#arguments","title":"Arguments","text":"Parameter Type Description <code>None</code> None None Return Type Description <code>string</code> Name of the current timing scenario."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F58F57D5-DF64-45D9-BE76-B37068CDD175/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F58F57D5-DF64-45D9-BE76-B37068CDD175/#example","title":"Example","text":"<p>With this command we get the name of the current timing scenario.</p> <pre><code>get_current_scenario\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F58F57D5-DF64-45D9-BE76-B37068CDD175/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>get_current_scenario</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F58F57D5-DF64-45D9-BE76-B37068CDD175/#see-also","title":"See Also","text":"<ul> <li>create_scenario</li> <li>set_current_scenario</li> <li>remove_scenario</li> <li>rename_scenario</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F6390B6C-B1A5-4407-BE9F-0DAD8CF0D811/","title":"sd_create_pin_group","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F6390B6C-B1A5-4407-BE9F-0DAD8CF0D811/#description","title":"Description","text":"<p>This tcl command creates a group of pins in a SmartDesign component. A pin group is only used to manage the complexity of the SmartDesign canvas. There is no actual netlist functionality related to pin group commands. Pin groups cannot be created for top level ports.</p> <pre><code>sd_create_pin_group -sd_name {smartdesign component name} \\\n                    -instance_name {instance name} \\\n            [-group_name {group name}] \\\n            [-pin_names {pin to be added to the group}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F6390B6C-B1A5-4407-BE9F-0DAD8CF0D811/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. instance_name string Specifies the name of the instance on which the pin group is added. It is mandatory. group_name string Specifies the name of the pin group. It is optional. If the group name is not specified, the default name will be 'Group'. If the name 'Group' is already taken, then the group name will be 'Group_&lt;index&gt;' (index is auto-incremented). pin_names list of strings Specifies the list of instance pins to be added to the pin group(example below). It is optional. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F6390B6C-B1A5-4407-BE9F-0DAD8CF0D811/#error-codes","title":"Error Codes","text":"Error Code Description None Unconnected input pin \"instace_name\":\"pin_name\". None Parameter 'param_name' is not defined. Valid command formatting is 'sd_create_pin_group -sd_name \"sd_name\" [-group_name \"group_name\"] -instance_name \"instance_name\" [-pin_names \"[pin_names]+\"]'. None Required parameter 'sd_name' is missing. None Required parameter 'instance_name' is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F6390B6C-B1A5-4407-BE9F-0DAD8CF0D811/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F6390B6C-B1A5-4407-BE9F-0DAD8CF0D811/#example","title":"Example","text":"<p>The following example creates a pin group named \"MyGroup\" on the \"COREAXINTERCONNECT_C0_0\" instance in the \"TOP\" design:</p> <pre><code>sd_create_pin_group -sd_name {TOP} \\\n                    -instance_name {COREAXINTERCONNECT_C0_0} \\\n                    -group_name {MyGroup} \\\n                    -pin_names {ACLK ARESETN}\n</code></pre> <p>The following example creates a group of \"FORCE_DISP\", \"DISP_SEL\" and \"WA_RSTn\" pins in a \"TOP\" design named \"MyGroup\" on the \"CorePCS_C0_0\" instance:</p> <pre><code>sd_create_pin_group -sd_name {TOP} \\\n                    -group_name {MyGroup} \\\n                    -instance_name {CorePCS_C0_0} \\\n                    -pin_names {\"FORCE_DISP\" \"DISP_SEL\" \"WA_RSTn\"}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F6390B6C-B1A5-4407-BE9F-0DAD8CF0D811/#see-also","title":"See Also","text":"<ul> <li>sd_add_pins_to_group</li> <li>sd_delete_pin_group</li> <li>sd_rename_pin_group</li> <li>sd_remove_pins_from_group</li> </ul> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F75EEF2F-7038-4A76-A731-9C5C3E42926E/","title":"set_top_level","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F75EEF2F-7038-4A76-A731-9C5C3E42926E/#description","title":"Description","text":"<p>Specify the name of the top-level module in RTL.</p> <pre><code>set_top_level [-lib &lt;libname&gt;] &lt;name&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F75EEF2F-7038-4A76-A731-9C5C3E42926E/#arguments","title":"Arguments","text":"Parameter Type Description -lib &lt;libname&gt; String The library to search for the top-level module or entity (Optional). name String The top-level module or entity name. Return Type Description 0 Command succeeded. 1 Command failed. There is an error. You can observe the error message in the console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F75EEF2F-7038-4A76-A731-9C5C3E42926E/#list-of-errors","title":"List of Errors","text":"Error Code Error Message Description ERR0023 Required parameter top level is missing The top level option is mandatory and must be specified. ERR0023 Parameter\u2014lib is missing value The lib option is specified without values. ERR0014 Unable to find top level &lt;top&gt; in library &lt;lib&gt; The specified top-level module is not defined in the provided library. To fix this error, the top module or library name must be corrected. ERR0017 Elaborate failed Error in the RTL elaboration process. The error message can be observed from console."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F75EEF2F-7038-4A76-A731-9C5C3E42926E/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    RTG4\u2122    SmartFusion\u00ae 2    IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F75EEF2F-7038-4A76-A731-9C5C3E42926E/#example","title":"Example","text":"<pre><code>set_top_level {top} \n</code></pre> <pre><code>set_top_level -lib hdl top\n</code></pre> <p>Parent topic:Derive Constraints Tcl Commands</p> <p>Related Links </p> <p>Working with the derive_constraints Utility</p> <p>set_device</p> <p>read_verilog</p> <p>read_vhdl</p> <p>read_sdc</p> <p>read_ndc</p> <p>derive_constraints</p> <p>write_sdc</p> <p>write_pdc</p> <p>write_ndc</p> <p>add_include_path</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7B7FD1C-A262-4385-8DDB-57E273621A7B/","title":"organize_constraints","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7B7FD1C-A262-4385-8DDB-57E273621A7B/#description","title":"Description","text":"<p>This Tcl command organizes the constraint files in your project. The Organize Constraint Files dialog box enables you to set the constraint file and order in the Libero SoC.</p> <pre><code>organize_constraints [-file \"filename\" ] \\\n                     [-mode \"new | add | remove\" ] \\\n                     [-designer_view \"designer view\" ] \\\n                     [-module \"module\" ] \\\n                     -tool \"value\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7B7FD1C-A262-4385-8DDB-57E273621A7B/#arguments","title":"Arguments","text":"Parameter    Type    Description    file    string    Specifies the name of the file to which you want to associate your stimulus files.    mode    string    Specifies whether you are creating a new stimulus association, adding or removing; possible values are: -   new - creates a new stimulus file association. -   add - adds a stimulus file to an existing association. -   remove - removes a stimulus file association.    designer\\_view    string    Sets the name of the Designer View in which you wish to add the constraint file, where name is the name of the view \\(such as impl1\\).    module    string    Sets the module, where value is the name of the module.    tool    string    Identifies the intended use for the file, possible values are: -   synthesis - file to be used for synthesis. -   designer - file to be used in Designer. -   phsynth - file to be used in physical synthesis."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7B7FD1C-A262-4385-8DDB-57E273621A7B/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'tool' is missing. None Parameter 'module' has illegal value. None Parameter 'designer_view' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'organize_constraints [-file \"file\"]* [-mode \"new | add | remove\"] [-designer_view \"designer view\"] [-module \"module\"] -tool \"synthesis | designer | physynth | timing | compilenetlist | pnr\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7B7FD1C-A262-4385-8DDB-57E273621A7B/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7B7FD1C-A262-4385-8DDB-57E273621A7B/#example","title":"Example","text":"<p>The example adds the constraint file delta.vhd in the Designer View impl2 for the Designer tool.</p> <pre><code>organize_constraints -file \"delta.vhd\" -mode \"new\" \\\n                     -designer_view \"impl2\" \\\n                     -module \"constraint_tool\" \\\n                     -tool \"designer\"\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7B7FD1C-A262-4385-8DDB-57E273621A7B/#see-also","title":"See Also","text":"<ul> <li>organize_tool_files</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7C5DBD0-26E9-45EC-A83D-BE53D6D9216A/","title":"smartpower_init_set_registers_options","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7C5DBD0-26E9-45EC-A83D-BE53D6D9216A/#description","title":"Description","text":"<p>This Tcl command initializes the frequency and probability of all register outputs.</p> <pre><code>smartpower_init_set_registers_options \\\n        [-with \"default\"] \\\n            [-freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] \\\n        [-proba \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7C5DBD0-26E9-45EC-A83D-BE53D6D9216A/#arguments","title":"Arguments","text":"Parameter Type Description freq string Specifies the user input frequency (in Hz, KHz, or MHz) or the toggle rate in percentage(%). If the unit is not provided and togglerate is active, the value is handled as a toggle rate; if toggle rate is not active, the value is handled as a frequency. proba decimal Specifies the user input probability in percentage(%). Must be less than or equal to 100.000. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7C5DBD0-26E9-45EC-A83D-BE53D6D9216A/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'proba' has illegal value. None Parameter 'proba' must be less than or equal to 100.000. None proba: Invalid argument value: 'value' (expecting decimal value). None Parameter 'freq' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_init_set_registers_options [-freq \"decimal value [unit { Hz | KHz | MHz | % }]\"] [-proba \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7C5DBD0-26E9-45EC-A83D-BE53D6D9216A/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F7C5DBD0-26E9-45EC-A83D-BE53D6D9216A/#example","title":"Example","text":"<p>The following example initializes all register outputs after executing \"smartpower_init_do with -registers {true}\":</p> <pre><code>smartpower_init_set_registers_options -freq {10 MHz} \\\n                                      -proba {20}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F981A051-797D-40A6-B51C-0DBCD0AD6F56/","title":"smartpower_voltage_opcond_set_mode_specific","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F981A051-797D-40A6-B51C-0DBCD0AD6F56/#description","title":"Description","text":"<p>This tcl command sets the voltage settings for SmartPower mode-specific use operating conditions.</p> <pre><code>smartpower_voltage_opcond_set_mode_specific \\\n                  -opmode \"Active | Static\" \\\n                  -voltage \"VDD | VDD18 | VDDI 1.8 | VDD25\" \\\n                  [-best \"decimal value\"] \\\n                  [-typical \"decimal value\"] \\\n                  [-worst \"decimal value\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F981A051-797D-40A6-B51C-0DBCD0AD6F56/#arguments","title":"Arguments","text":"Parameter    Type    Description    opmode    string    Specifies the mode from which the operating conditions are extracted to generate the report. -   Active - The operating mode is set to Active. -   Static - The operating mode is set to Static. -   Flash\\*Freeze - The operating mode is set to Flash\\*Freeze\\(RTG4\u2122, SmartFusion\u00ae 2 and IGLOO\u00ae 2\\).    voltage    string    Specifies the voltage in the operating conditions. The acceptable values for this argument are the following: -   VDD - Sets the voltage operating conditions for VDD. -   VDD18 - Sets the voltage operating conditions for VDD18. -   VDDAUX - Sets the voltage operating conditions for VDDAUX. -   VDDI 1.1 - Sets the voltage operating conditions for VDD 1.1. -   VDDI 1.2 - Sets the voltage operating conditions for VDDI 1.2. -   VDDI 1.35 - Sets the voltage operating conditions for VDDI 1.35. -   VDDI 1.5 - Sets the voltage operating conditions for VDDI 1.5. -   VDDI 1.8 - Sets the voltage operating conditions for VDDI 1.8. -   VDDI 2.5 - Sets the voltage operating conditions for VDDI 2.5. -   VDDI 3.3 - Sets the voltage operating conditions for VDDI 3.3. -   VDD25 - Sets the voltage operating conditions for VDD25. -   VDDA - Sets the voltage operating conditions for VDDA. -   VDDA25 - Sets the voltage operating conditions for VDDA25.    best    decimal    Specifies the best voltage used for mode-specific operating conditions.    typical    decimal    Specifies the typical voltage used for mode-specific operating conditions.    worst    decimal    Specifies the worst voltage used for mode-specific operating conditions.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F981A051-797D-40A6-B51C-0DBCD0AD6F56/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'worst' has illegal value. None Parameter 'typical' has illegal value. None Parameter 'best' has illegal value. None Parameter 'voltage' has illegal value. None Parameter 'opmode' has illegal value. None Required parameter 'opmode' is missing. None Required parameter 'voltage' is missing. None Invalid best voltage value (1.200) for VDD18. VDD18 best voltage must be between 1.710 and 1.890. None Invalid best voltage value (1.200) for VDDI 1.8. VDDI 1.8 best voltage must be between 1.710 and 1.890. None Invalid best voltage value (1.200) for VDDAUX. VDDAUX best voltage must be between 2.375 and 2.625. None Invalid best voltage value (1.200) for VDD25. VDD25 best voltage must be between 2.375 and 2.625. None Invalid best voltage value (1.111) for VDDI 2.5. VDDI 2.5 best voltage must be between 2.375 and 2.625. None Invalid best voltage value (1.200) for VDD. VDD best voltage must be between 0.970 and 1.030. None Invalid best voltage value (1.111) for VDD. VDD best voltage must be between 0.970 and 1.030. None Invalid best voltage value (1.111) for VDD18. VDD18 best voltage must be between 1.710 and 1.890. None Invalid worst voltage value (1.111) for VDD. VDD worst voltage must be between 0.970 and 1.030. None voltage: Invalid argument value: 'voltage_value' (expecting VDD, VDDI 2.5 or VPP). None voltage: Invalid argument value: 'voltage_value' (expecting VDD, VDDAUX, VDDI 1.8, VDD25 or VDD18). None voltage: Invalid argument value: 'voltage_value' (expecting VDD, VDD18, VDDI 1.8, VDDAUX or VDD25). None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_voltage_opcond_set_mode_specific -opmode \"Active | Static\" -voltage \"VDD | VDD18 | VDDI 1.8 | VDD25\" [-best \"decimal value\"] [-typical \"decimal value\"] [-worst \"decimal value\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F981A051-797D-40A6-B51C-0DBCD0AD6F56/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F981A051-797D-40A6-B51C-0DBCD0AD6F56/#example","title":"Example","text":"<p>This example sets the voltage for the static mode and sets \"best to 0.98\", \"typical to 1\" and \"worst to 1.01\":</p> <pre><code>smartpower_voltage_opcond_set_mode_specific \\\n                         -opmode {active} \\\n                 -voltage {VDD} \\\n                 -best {0.98} \\\n                 -typical {1} \\\n                 -worst {1.01}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F981A051-797D-40A6-B51C-0DBCD0AD6F56/#see-also","title":"See Also","text":"<ul> <li>smartpower_set_voltage_opcond</li> <li>smartpower_voltage_opcond_set_design_wide</li> </ul> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/","title":"create_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/#description","title":"Description","text":"<p>Creates a new timing scenario with the specified name. You must provide a unique name (that is, it cannot already be used by another timing scenario).</p> <p>A timing scenario is a set of timing constraints used with a design. Scenarios enable you to easily refine the set of timing constraints used for Timing-Driven Place-and-Route, so as to achieve timing closure more rapidly.</p> <p>This command creates an empty timing scenario with the specified name and adds it to the list of scenarios.</p> <p>Note: It is recommended to use the <code>organize_tool_files</code> command instead of this command.</p> <pre><code>create_scenario name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/#arguments","title":"Arguments","text":"Parameter Type Description <code>name</code> string Specifies the name of the new timing scenario. This is mandatory."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter _AtclParam0_ is missing."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/#example","title":"Example","text":"<p>The following example creates a new timing scenario with the \"scenario_A\" name.</p> <pre><code>create_scenario scenario_A\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>create_scenario</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9921609-5ABA-433F-AF82-084D7E74BBF0/#see-also","title":"See Also","text":"<ul> <li>clone_scenario</li> <li>list_scenario</li> <li>remove_scenario</li> <li>rename_scenario</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9BBB1F7-5299-425A-BB1A-3D3DC6720A60/","title":"list_scenario","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9BBB1F7-5299-425A-BB1A-3D3DC6720A60/#description","title":"Description","text":"<p>Returns a list of names of all of the available timing scenarios.</p> <pre><code>list_scenario name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9BBB1F7-5299-425A-BB1A-3D3DC6720A60/#arguments","title":"Arguments","text":"Return Type Description <code>list of strings</code> List of all names of the available timing scenarios."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9BBB1F7-5299-425A-BB1A-3D3DC6720A60/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9BBB1F7-5299-425A-BB1A-3D3DC6720A60/#example","title":"Example","text":"<p>With this command we get the list of available timing scenario names.</p> <pre><code>list_scenario\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9BBB1F7-5299-425A-BB1A-3D3DC6720A60/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>list_scenario</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-F9BBB1F7-5299-425A-BB1A-3D3DC6720A60/#see-also","title":"See Also","text":"<ul> <li>clone_scenario</li> <li>set_current_scenario</li> <li>get_current_scenario</li> <li>remove_scenario</li> <li>rename_scenario</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA11FE93-06A7-4EEF-9B65-4F5DD598EBDD/","title":"set_external_delay","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA11FE93-06A7-4EEF-9B65-4F5DD598EBDD/#description","title":"Description","text":"<p>Specifies the external delay between <code>-from</code> and <code>-to</code> ports (outside of chip). The delay is considered during Timing Analysis for PLL external feedback delay calculation when the PLL output goes outside of the chip through the <code>-from</code> pin, and re-enters the chip through the <code>-to</code> pin, which then connects to the PLL feedback clock input pin.</p> <p>Important: This constraint is not supported by the Synplify Pro Synthesis software. In Libero flow, this constraint is skipped for Synplify Pro Synthesis software.</p> <pre><code>set_external_delay \u2011from value \u2011to value [\u2011min] [\u2011max] &lt;delay_value&gt;\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA11FE93-06A7-4EEF-9B65-4F5DD598EBDD/#arguments","title":"Arguments","text":"Parameter Type Description <code>from</code> string Specifies the output port that is connected to PLL output. This argument is mandatory. <code>to</code> string Specifies the input port that is connected to PLL feedback. This argument is mandatory. <code>min</code> flag Specifies the external feedback delay for minimum analysis. <code>max</code> flag Specifies the external feedback delay for maximum analysis. <code>delay_value</code> real Specifies the external delay value between <code>-from</code> to <code>-to</code> ports in nanoseconds. This argument is mandatory. If neither the <code>-min</code> nor <code>-max</code> parameter value is specified, the same <code>delay_value</code> is used for both minimum and maximum analysis. Return Type Description void No return type"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA11FE93-06A7-4EEF-9B65-4F5DD598EBDD/#error-codes","title":"Error Codes","text":"Error Code Description SDC0015 Invalid external delay constraint: port list <code>&lt;specified_port&gt;</code> is incorrect. SDC0078 Invalid external delay constraint: shared <code>-from</code> or <code>-to</code> ports SDC0061 Error in command <code>set_external_delay</code>: Parameter <code>-from</code> has illegal value SDC0061 Error in command <code>set_external_delay</code>: Parameter <code>-to</code>has illegal value"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA11FE93-06A7-4EEF-9B65-4F5DD598EBDD/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA11FE93-06A7-4EEF-9B65-4F5DD598EBDD/#example","title":"Example","text":"<p>The following example sets the PLL external feedback off-chip delay between ports <code>GL0_CLK_OUT</code> and <code>FB_CLK_IN</code> to 3 ns.</p> <pre><code>set_external_delay -from [ get_ports { GL0_CLK_OUT} ] -to [ get_ports { FB_CLK_IN } ] 3.0\n</code></pre> <p>Parent topic:SmartTime Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA9CBD34-B9C5-4CC1-91B3-1C9B76736021/","title":"select_profile","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA9CBD34-B9C5-4CC1-91B3-1C9B76736021/#description","title":"Description","text":"<p>This Tcl command selects an existing profile to use in your project.</p> <pre><code>select_profile -name profilename\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA9CBD34-B9C5-4CC1-91B3-1C9B76736021/#arguments","title":"Arguments","text":"Parameter Type Description name string Specifies the name of the profile you wish to use."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA9CBD34-B9C5-4CC1-91B3-1C9B76736021/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA9CBD34-B9C5-4CC1-91B3-1C9B76736021/#example","title":"Example","text":"<p>The following command selects an existing profile 'custom1'.</p> <pre><code>select_profile -name custom1\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FA9CBD34-B9C5-4CC1-91B3-1C9B76736021/#see-also","title":"See Also","text":"<ul> <li>add_profile</li> <li>edit_profile</li> <li>remove_profile</li> <li>export_profiles</li> </ul> <p>Parent topic:Project Manager Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB21F1AD-2AE1-4ABC-9AE6-F46D55DB40F3/","title":"set_plain_text_client","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB21F1AD-2AE1-4ABC-9AE6-F46D55DB40F3/#description","title":"Description","text":"<p>This Tcl command is added to the <code>sNVM.cfg</code> file that is given as the parameter to the configure_snvm command.</p> <pre><code>set_plain_text_client -client_name {name} \\\n                      -number_of_bytes {number} \\\n                      -content_type {MEMORY_FILE | STATIC_FILL} \\\n                      -content_file_format {Microchip-Binary 8/16/32 bit} \\\n                      -content_file {path} \\\n                      -start_page {number} \\\n                      -use_for_simulation {0} \\\n                      -reprogram {0 | 1} \\\n                      -use_as_rom {0 | 1}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB21F1AD-2AE1-4ABC-9AE6-F46D55DB40F3/#arguments","title":"Arguments","text":"Parameter Type Description client_name string Specifies the name of the client. Needs to start with an alphabetic letter. Underscores and numerals are allowed at all positions other than the first. number_of_bytes integer The size of the client specified in bytes. content_type string Source of data for the client. This can either be a memory file, or all zeros. Allowed values are MEMORY_FILE or STATIC_FILL content_file_format string Only \u2018Microchip-Binary 8/16/32 bit\u2019 is supported at this time. content_file string Path of the memory file. This can be absolute, or relative to the project. start_page integer The page number in sNVM where data for this client will be placed. use_for_simulation boolean Only value 0 is allowed. reprogram boolean Specifies whether the client will be programmed into the final design or not. Possible values are 0 or 1. use_as_rom boolean Specifies whether the client will allow only reads, or both read and writes. Possible values are 0 or 1. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB21F1AD-2AE1-4ABC-9AE6-F46D55DB40F3/#error-codes","title":"Error Codes","text":"Error Code Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB21F1AD-2AE1-4ABC-9AE6-F46D55DB40F3/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB21F1AD-2AE1-4ABC-9AE6-F46D55DB40F3/#example","title":"Example","text":"<p>This example sets plain_tets client with the following parameter values.</p> <pre><code>set_plain_text_client -client_name {a} \\\n                      -number_of_bytes 12 \\\n                      -content_type {MEMORY_FILE} \\\n                      -content_file_format {Microchip-Binary 8/16/32 bit} \\\n                      -content_file {} \\\n                      -start_page 1 \\\n                      -use_for_simulation 0 \\\n                      -reprogram 1 \\\n                      -use_as_rom 0\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB21F1AD-2AE1-4ABC-9AE6-F46D55DB40F3/#see-also","title":"See Also","text":"<ul> <li>set_cipher_text_auth_client</li> <li>set_usk_client</li> </ul> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB25661A-8225-4690-9725-F60106557CC2/","title":"configure_flashpro5_prg","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB25661A-8225-4690-9725-F60106557CC2/#description","title":"Description","text":"<p>This Tcl command changes FlashPro5 programmer settings. You can configure FlashPro programmer in Libero SoC Software or wia this command in FlashPro Express software. You will be able to set TCK/SCK frequency from the drop down list of frequencies you want to use for the programming.</p> <pre><code>configure_flashpro5_prg \\\n         -force_freq {ON} \\\n         -freq {freq}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB25661A-8225-4690-9725-F60106557CC2/#arguments","title":"Arguments","text":"Parameter Type Description force_freq string Forces the FlashPro software to use the TCK frequency specified by the software rather than the TCK frequency specified in the programmer file. Valid values are ON, OFF (default). freq integer Specifies the TCK frequency in MHz. The default frequency is 4 MHz. It can be between 1 MHz to 6 MHz or it can be 10,15 or 30 MHz. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB25661A-8225-4690-9725-F60106557CC2/#error-codes","title":"Error Codes","text":"Error Code Description None Error: freq: Invalid argument value: '50000000' (expecting 1000000, 2000000, 3000000, 4000000, 5000000, 6000000, 10000000, 15000000 or 30000000). None Error: force_freq: Invalid argument value: '' (expecting ON or OFF)."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB25661A-8225-4690-9725-F60106557CC2/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2   <p>Parent topic:FlashPro Express Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB9BCD57-DF51-412F-8FB4-AA5335018A6C/","title":"sd_create_pin_slices","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB9BCD57-DF51-412F-8FB4-AA5335018A6C/#description","title":"Description","text":"<p>This tcl command creates slices for a SmartDesign top level bus port or an instance level bus pin.</p> <pre><code>sd_create_pin_slices -sd_name {smartdesign component name} \\\n                     -pin_name {port or pin _name} \\\n                     -pin_slices {port or pin slices}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB9BCD57-DF51-412F-8FB4-AA5335018A6C/#arguments","title":"Arguments","text":"Parameter Type Description sd_name string Specifies the name of the SmartDesign component. It is mandatory. pin_name string Specifies the name of the bus port or bus pin to be sliced. It is mandatory. This command will fail if the port/pin isscalar or if the bus port/pin does not exist. pin_slices string Specifies the port/pin slices as a list of bus ranges which must be contained within the port/pin bus range. It ismandatory. Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB9BCD57-DF51-412F-8FB4-AA5335018A6C/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'pin_slices' has illegal value. None Required parameter 'pin_slices' is missing. None Parameter 'pin_name' has illegal value. None Required parameter 'pin_name' is missing. None Parameter 'sd_name' has illegal value. None Required parameter 'sd_name' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'sd_create_pin_slices -sd_name \"sd_name\" -pin_name \"pin_name\" -pin_slices \"[Ranges of pin slices]+\"'. SDCTRL06 Cannot connect output pin 'pin1' of 'instance' to output pin 'pin2' of 'sdesign' since they are both drivers."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB9BCD57-DF51-412F-8FB4-AA5335018A6C/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae PolarFire SoC RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FB9BCD57-DF51-412F-8FB4-AA5335018A6C/#example","title":"Example","text":"<p>This example creates slices for \"Rdata\" pin.</p> <pre><code>sd_create_pin_slices -sd_name {sub} \\\n                     -pin_name {Rdata} \\\n                     -pin_slices {[4:3] [2:0]}\n</code></pre> <p>Parent topic:SmartDesign Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCBA20EE-B499-4149-8CF6-DF92AC2EFA8C/","title":"scan_ecc_memories","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCBA20EE-B499-4149-8CF6-DF92AC2EFA8C/#description","title":"Description","text":"<p>This Tcl command scans and reports any errors detected in the PolarFire, PolarFire SoC, RTG4, RT PolarFire, and RT PolarFire SoC TPSRAM blocks that have ECC enabled.</p> <pre><code>scan_ecc_memories [-deviceName \"device name\"] \\\n                  [-fileName \"Output file name\"]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCBA20EE-B499-4149-8CF6-DF92AC2EFA8C/#arguments","title":"Arguments","text":"Parameter Type Description deviceName string Optional user-defined device name. The device name is not required if there is only one device in the current configuration, or a device has already been selected using the set_debug_device command. fileName string Specify the name of the file where output is redirected. This argument is mandatory. Return Type Description string Reports memory blocks where data corruption has been detected."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCBA20EE-B499-4149-8CF6-DF92AC2EFA8C/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'param_name' is not defined. Valid command formatting is'scan_ecc_memories [-deviceName \"device name\"] [-fileName \"Output file name\"]'. None Parameter 'fileName' has illegal value. None Unable to write to the file."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCBA20EE-B499-4149-8CF6-DF92AC2EFA8C/#supported-families","title":"Supported Families","text":"PolarFire    PolarFire SoC    RTG4"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCBA20EE-B499-4149-8CF6-DF92AC2EFA8C/#example","title":"Example","text":"<p>This example scans TPSRAM blocks and saves the report into the {./output.txt} file. Log is provided with names of logical and physical blocks if corruption in data is detected. If no corruption is detected, then an appropriate message is provided.</p> <pre><code>scan_ecc_memories -filename {./output.txt}\n</code></pre> <p>Parent topic:SmartDebug Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/","title":"ssn_analyzer_set_dontcare","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/#description","title":"Description","text":"<p>This Tcl command is specific to the Simultaneous Switching Noise (SSN) Analyzer. It sets specific I/Os to the dont_care state or resets dont_care I/Os to non-dont_care. A dont_care I/O is considered as an aggressor only and not as a victim.</p> <pre><code>ssn_analyzer_set_dontcare -io {ioName} \\\n                          -iobank {ioBankName} \\\n                          -value {integer value}\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/#supported-diepackage","title":"Supported Die/Package","text":"Family Die Package SmartFusion\u00ae 2 M2S150|T|TS 1152 FC M2S090|T|TS 676 FBGA M2S060|T|TS 676 FBGA M2S050|T|TS|T_ES 896 FBGA M2S025|T|TS 484 FBGA M2S025|T|TS 400 VF M2S010|T|TS 484 FBGA IGLOO\u00ae 2 M2GL150|T|TS 1152 FC M2GL090|T|TS 676 FBGA M2GL060|T|TS 676 FBGA M2GL050|T|TS 896 FBGA M2GL025|T|TS 484 FBGA M2GL025|T|TS 400 VF M2GL010|T|TS 484 FBGA"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/#not-supported-diepackage","title":"Not Supported Die/Package","text":"Family Die Package RTG4\u2122 RT4G150|L 1657 FCG PolarFire\u00ae MPF200TS FCS325 MPF300TS FC484/FCS536/FCV484 MPF300XT FCG484 MPF500TS FC1152/FC784 RTPF500T|TL|TS|TLS CG1509 <p>Important: 1 ns pulse width is only supported for MPF300XT/FCG1152.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/#arguments","title":"Arguments","text":"Parameter    Type    Description    io    string    Specifies the I/O to be dont\\_care \\(the don't\\_care I/O is not be considered as a victim, whereas it is considered as an aggressor for the SSN analysis\\) or resets dont\\_care I/Os to non-dont\\_care.    iobank    string    Specifies the I/O bank name the specified I/O belongs to.    value    integer    Specifies an integer of 0 or 1 where -   1 is used to set an I/O to be dont\\_care. -   0 is used to reset an I/O to be non-dont\\_care.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/#error-codes","title":"Error Codes","text":"Error Code Description None Parameter 'ioBank' is not defined. Valid command formatting is 'set_dontcare -io \"io\" -iobank \"iobank\" -value \"integer value\"'. None Required parameter 'iobank' is missing. None Parameter 'io' has illegal value. None Required parameter 'io' is missing. None Parameter 'param_name' is not defined. Valid command formatting is 'set_dontcare -io \"io\" -iobank \"iobank\" -value \"integer value\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/#supported-families","title":"Supported Families","text":"Supported Families PolarFire\u00ae RTG4\u2122 SmartFusion\u00ae 2 IGLOO\u00ae 2"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FCCA0B95-500A-4D20-97F3-485BD19EFBDE/#example","title":"Example","text":"<p>The following example sets the I/O named \"DATA2\" in I/O bank \"Bank2\" to dont_care:</p> <pre><code>ssn_analyzer_set_dontcare -io {DATA2} \n                          -ioBank {Bank2} \n                          -value {1} \n</code></pre> <p>The following example sets the dont_care I/O named \"DATA1\" in I/O bank \"Bank3\" to non-dont_care:</p> <pre><code>ssn_analyzer_set_dontcare -io {DATA1} \\ \n                          -ioBank {Bank3} \\\n                          -value {0}\n</code></pre> <p>Parent topic:Simultaneous Switching Noise Analyzer (SSNA) Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FD80DCA7-955B-4668-A168-14739D02BA41/","title":"smartpower_set_thermalmode","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FD80DCA7-955B-4668-A168-14739D02BA41/#description","title":"Description","text":"<p>This Tcl command sets the mode of computing junction temperature.</p> <p>Note: To compute the junction temperature, set the smartpower_set_thermalmode, smartpower_set_tambientand smartpower_set_cooling commands. The junction temperature will be updated when an output command is executed, such as report(Power).</p> <pre><code>smartpower_set_thermalmode [-mode {value}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FD80DCA7-955B-4668-A168-14739D02BA41/#arguments","title":"Arguments","text":"Parameter    Type    Description    mode    string    Specifies the mode in which the junction temperature is computed. The acceptable values for this argument are the following: -   ambient - The junction temperature will be iteratively computed with total static power. -   opcond - The junction temperature will be given as one of the operating condition range valuesspecified in the device selection.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FD80DCA7-955B-4668-A168-14739D02BA41/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'mode' is missing. None Parameter 'mode' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'smartpower_set_thermalmode -mode \"opcond | ambient\"'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FD80DCA7-955B-4668-A168-14739D02BA41/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FD80DCA7-955B-4668-A168-14739D02BA41/#example","title":"Example","text":"<p>The following example sets the computing of the junction temperature to ambient mode:</p> <pre><code>smartpower_set_thermalmode -mode {ambient}\n</code></pre> <p>Parent topic:SmartPower Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FEC51A92-E02A-4EEB-8FFD-AC1D7634A66D/","title":"select_programmer","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FEC51A92-E02A-4EEB-8FFD-AC1D7634A66D/#description","title":"Description","text":"<p>This Tcl command enables the specified programmer and disables all other connected programmers. This command is useful when multiple programmers are connected.</p> <pre><code>select_programmer -programmer_id {programmer id} \\\n                  [-host_name {host name}] \\\n                  [-host_port {host port}]\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FEC51A92-E02A-4EEB-8FFD-AC1D7634A66D/#arguments","title":"Arguments","text":"Parameter    Type    Description    programmer\\_id    string    The programmer to be enabled. This parameter is mandatory.    host\\_name    string    The host name or IP address. This argument is required for a remote programmer and optional for a local programmer. For local programmer, if specified it must be \u201clocalhost\u201d. This parameter is optional.    host\\_port    string    This argument is required for a remote programmer and optional for a local programmer. If omitted, the default port is used \\(currently, the default is 80\\). For a local host, both \u201clocalhost\u201d and its port should be specified or omitted. This parameter is optional.**Note:** The def variable \u201cLOCAL\\_PROGRAM\\_DEBUG\\_SERVER\\_PORT\u201d is used to set a different default local hostport.   Return Type Description None None"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FEC51A92-E02A-4EEB-8FFD-AC1D7634A66D/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter 'programmer_id' is missing. None Parameter 'host_port' has illegal value. None Parameter 'host_name' has illegal value. None Unable to select programmer 'value'. None Parameter 'programmer_id' has illegal value. None Parameter 'param_name' is not defined. Valid command formatting is 'select_programmer -programmer_id \"programmer_id\" [-host_name \"host_name\"] [-host_port \"host_port\"]'."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FEC51A92-E02A-4EEB-8FFD-AC1D7634A66D/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    SmartFusion\u00ae 2    RTG4\u2122    IGLOO\u00ae 2    PolarFire SoC"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FEC51A92-E02A-4EEB-8FFD-AC1D7634A66D/#example","title":"Example","text":"<p>This example selects the programmer with {00557} id, {localhost} host name and {80} host port.</p> <pre><code>select_programmer -programmer_id {00557} \\\n                  -host_name {localhost} \\\n                  -host_port {80}\n</code></pre> <p>This example selects the programmer with {00557} id.</p> <pre><code>select_programmer -programmer_id {00557}\n</code></pre> <p>Parent topic:Programming and Configuration Tcl Commands</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/","title":"remove_set","text":""},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#description","title":"Description","text":"<p>Removes a set of paths from analysis. Only user-created sets can be deleted.</p> <pre><code>remove_set -name name\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#arguments","title":"Arguments","text":"Parameter Type Description <code>name</code> string Specifies the name of the set of paths to delete."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#error-codes","title":"Error Codes","text":"Error Code Description None Required parameter -name is missing. None Unable to find set."},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#supported-families","title":"Supported Families","text":"PolarFire\u00ae    PolarFire SoC    SmartFusion\u00ae 2    IGLOO\u00ae 2    RTG4\u2122"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#exceptions","title":"Exceptions","text":"<p>You cannot use wildcards when specifying a set name.</p>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#example","title":"Example","text":"<p>The following command removes the set named <code>my_set</code>.</p> <pre><code>remove_set -name my_set\n</code></pre>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#related-examples-on-github","title":"Related Examples on GitHub","text":"<ul> <li>remove_set</li> </ul>"},{"location":"Software/SWUserGuides/Libero%20SoC%20Tcl%20Command%20Reference%20Guide/GUID-FFE76EA9-AB8C-4525-98F7-B9DACC295110/#see-also","title":"See Also","text":"<ul> <li>create_set</li> </ul> <p>Parent topic:SmartTime Tcl Commands</p>"}]}