
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401328 <.init>:
  401328:	stp	x29, x30, [sp, #-16]!
  40132c:	mov	x29, sp
  401330:	bl	401760 <ferror@plt+0x60>
  401334:	ldp	x29, x30, [sp], #16
  401338:	ret

Disassembly of section .plt:

0000000000401340 <memcpy@plt-0x20>:
  401340:	stp	x16, x30, [sp, #-16]!
  401344:	adrp	x16, 414000 <ferror@plt+0x12900>
  401348:	ldr	x17, [x16, #4088]
  40134c:	add	x16, x16, #0xff8
  401350:	br	x17
  401354:	nop
  401358:	nop
  40135c:	nop

0000000000401360 <memcpy@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13900>
  401364:	ldr	x17, [x16]
  401368:	add	x16, x16, #0x0
  40136c:	br	x17

0000000000401370 <_exit@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13900>
  401374:	ldr	x17, [x16, #8]
  401378:	add	x16, x16, #0x8
  40137c:	br	x17

0000000000401380 <strtoul@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13900>
  401384:	ldr	x17, [x16, #16]
  401388:	add	x16, x16, #0x10
  40138c:	br	x17

0000000000401390 <strlen@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13900>
  401394:	ldr	x17, [x16, #24]
  401398:	add	x16, x16, #0x18
  40139c:	br	x17

00000000004013a0 <fputs@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013a4:	ldr	x17, [x16, #32]
  4013a8:	add	x16, x16, #0x20
  4013ac:	br	x17

00000000004013b0 <mbstowcs@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013b4:	ldr	x17, [x16, #40]
  4013b8:	add	x16, x16, #0x28
  4013bc:	br	x17

00000000004013c0 <exit@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013c4:	ldr	x17, [x16, #48]
  4013c8:	add	x16, x16, #0x30
  4013cc:	br	x17

00000000004013d0 <dup@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013d4:	ldr	x17, [x16, #56]
  4013d8:	add	x16, x16, #0x38
  4013dc:	br	x17

00000000004013e0 <strtoimax@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013e4:	ldr	x17, [x16, #64]
  4013e8:	add	x16, x16, #0x40
  4013ec:	br	x17

00000000004013f0 <strtod@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4013f4:	ldr	x17, [x16, #72]
  4013f8:	add	x16, x16, #0x48
  4013fc:	br	x17

0000000000401400 <readlink@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13900>
  401404:	ldr	x17, [x16, #80]
  401408:	add	x16, x16, #0x50
  40140c:	br	x17

0000000000401410 <__cxa_atexit@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13900>
  401414:	ldr	x17, [x16, #88]
  401418:	add	x16, x16, #0x58
  40141c:	br	x17

0000000000401420 <fputc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13900>
  401424:	ldr	x17, [x16, #96]
  401428:	add	x16, x16, #0x60
  40142c:	br	x17

0000000000401430 <asprintf@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13900>
  401434:	ldr	x17, [x16, #104]
  401438:	add	x16, x16, #0x68
  40143c:	br	x17

0000000000401440 <snprintf@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13900>
  401444:	ldr	x17, [x16, #112]
  401448:	add	x16, x16, #0x70
  40144c:	br	x17

0000000000401450 <localeconv@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13900>
  401454:	ldr	x17, [x16, #120]
  401458:	add	x16, x16, #0x78
  40145c:	br	x17

0000000000401460 <fileno@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13900>
  401464:	ldr	x17, [x16, #128]
  401468:	add	x16, x16, #0x80
  40146c:	br	x17

0000000000401470 <malloc@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13900>
  401474:	ldr	x17, [x16, #136]
  401478:	add	x16, x16, #0x88
  40147c:	br	x17

0000000000401480 <wcswidth@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13900>
  401484:	ldr	x17, [x16, #144]
  401488:	add	x16, x16, #0x90
  40148c:	br	x17

0000000000401490 <strncmp@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13900>
  401494:	ldr	x17, [x16, #152]
  401498:	add	x16, x16, #0x98
  40149c:	br	x17

00000000004014a0 <bindtextdomain@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014a4:	ldr	x17, [x16, #160]
  4014a8:	add	x16, x16, #0xa0
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014b4:	ldr	x17, [x16, #168]
  4014b8:	add	x16, x16, #0xa8
  4014bc:	br	x17

00000000004014c0 <fgetc@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014c4:	ldr	x17, [x16, #176]
  4014c8:	add	x16, x16, #0xb0
  4014cc:	br	x17

00000000004014d0 <calloc@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014d4:	ldr	x17, [x16, #184]
  4014d8:	add	x16, x16, #0xb8
  4014dc:	br	x17

00000000004014e0 <strdup@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014e4:	ldr	x17, [x16, #192]
  4014e8:	add	x16, x16, #0xc0
  4014ec:	br	x17

00000000004014f0 <strerror@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4014f4:	ldr	x17, [x16, #200]
  4014f8:	add	x16, x16, #0xc8
  4014fc:	br	x17

0000000000401500 <close@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13900>
  401504:	ldr	x17, [x16, #208]
  401508:	add	x16, x16, #0xd0
  40150c:	br	x17

0000000000401510 <strrchr@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13900>
  401514:	ldr	x17, [x16, #216]
  401518:	add	x16, x16, #0xd8
  40151c:	br	x17

0000000000401520 <__gmon_start__@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13900>
  401524:	ldr	x17, [x16, #224]
  401528:	add	x16, x16, #0xe0
  40152c:	br	x17

0000000000401530 <strtoumax@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13900>
  401534:	ldr	x17, [x16, #232]
  401538:	add	x16, x16, #0xe8
  40153c:	br	x17

0000000000401540 <abort@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13900>
  401544:	ldr	x17, [x16, #240]
  401548:	add	x16, x16, #0xf0
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13900>
  401554:	ldr	x17, [x16, #248]
  401558:	add	x16, x16, #0xf8
  40155c:	br	x17

0000000000401560 <getopt_long@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13900>
  401564:	ldr	x17, [x16, #256]
  401568:	add	x16, x16, #0x100
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13900>
  401574:	ldr	x17, [x16, #264]
  401578:	add	x16, x16, #0x108
  40157c:	br	x17

0000000000401580 <getpwuid@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13900>
  401584:	ldr	x17, [x16, #272]
  401588:	add	x16, x16, #0x110
  40158c:	br	x17

0000000000401590 <warn@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13900>
  401594:	ldr	x17, [x16, #280]
  401598:	add	x16, x16, #0x118
  40159c:	br	x17

00000000004015a0 <__ctype_b_loc@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015a4:	ldr	x17, [x16, #288]
  4015a8:	add	x16, x16, #0x120
  4015ac:	br	x17

00000000004015b0 <strtol@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015b4:	ldr	x17, [x16, #296]
  4015b8:	add	x16, x16, #0x128
  4015bc:	br	x17

00000000004015c0 <free@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015c4:	ldr	x17, [x16, #304]
  4015c8:	add	x16, x16, #0x130
  4015cc:	br	x17

00000000004015d0 <vasprintf@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015d4:	ldr	x17, [x16, #312]
  4015d8:	add	x16, x16, #0x138
  4015dc:	br	x17

00000000004015e0 <strndup@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015e4:	ldr	x17, [x16, #320]
  4015e8:	add	x16, x16, #0x140
  4015ec:	br	x17

00000000004015f0 <strspn@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4015f4:	ldr	x17, [x16, #328]
  4015f8:	add	x16, x16, #0x148
  4015fc:	br	x17

0000000000401600 <strchr@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13900>
  401604:	ldr	x17, [x16, #336]
  401608:	add	x16, x16, #0x150
  40160c:	br	x17

0000000000401610 <fflush@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13900>
  401614:	ldr	x17, [x16, #344]
  401618:	add	x16, x16, #0x158
  40161c:	br	x17

0000000000401620 <__lxstat@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13900>
  401624:	ldr	x17, [x16, #352]
  401628:	add	x16, x16, #0x160
  40162c:	br	x17

0000000000401630 <warnx@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13900>
  401634:	ldr	x17, [x16, #360]
  401638:	add	x16, x16, #0x168
  40163c:	br	x17

0000000000401640 <memchr@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13900>
  401644:	ldr	x17, [x16, #368]
  401648:	add	x16, x16, #0x170
  40164c:	br	x17

0000000000401650 <dcgettext@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13900>
  401654:	ldr	x17, [x16, #376]
  401658:	add	x16, x16, #0x178
  40165c:	br	x17

0000000000401660 <errx@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13900>
  401664:	ldr	x17, [x16, #384]
  401668:	add	x16, x16, #0x180
  40166c:	br	x17

0000000000401670 <strcspn@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13900>
  401674:	ldr	x17, [x16, #392]
  401678:	add	x16, x16, #0x188
  40167c:	br	x17

0000000000401680 <printf@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13900>
  401684:	ldr	x17, [x16, #400]
  401688:	add	x16, x16, #0x190
  40168c:	br	x17

0000000000401690 <__errno_location@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13900>
  401694:	ldr	x17, [x16, #408]
  401698:	add	x16, x16, #0x198
  40169c:	br	x17

00000000004016a0 <putchar@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016a4:	ldr	x17, [x16, #416]
  4016a8:	add	x16, x16, #0x1a0
  4016ac:	br	x17

00000000004016b0 <__xstat@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016b4:	ldr	x17, [x16, #424]
  4016b8:	add	x16, x16, #0x1a8
  4016bc:	br	x17

00000000004016c0 <getgrgid@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016c4:	ldr	x17, [x16, #432]
  4016c8:	add	x16, x16, #0x1b0
  4016cc:	br	x17

00000000004016d0 <fprintf@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016d4:	ldr	x17, [x16, #440]
  4016d8:	add	x16, x16, #0x1b8
  4016dc:	br	x17

00000000004016e0 <err@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016e4:	ldr	x17, [x16, #448]
  4016e8:	add	x16, x16, #0x1c0
  4016ec:	br	x17

00000000004016f0 <setlocale@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13900>
  4016f4:	ldr	x17, [x16, #456]
  4016f8:	add	x16, x16, #0x1c8
  4016fc:	br	x17

0000000000401700 <ferror@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13900>
  401704:	ldr	x17, [x16, #464]
  401708:	add	x16, x16, #0x1d0
  40170c:	br	x17

Disassembly of section .text:

0000000000401710 <.text>:
  401710:	mov	x29, #0x0                   	// #0
  401714:	mov	x30, #0x0                   	// #0
  401718:	mov	x5, x0
  40171c:	ldr	x1, [sp]
  401720:	add	x2, sp, #0x8
  401724:	mov	x6, sp
  401728:	movz	x0, #0x0, lsl #48
  40172c:	movk	x0, #0x0, lsl #32
  401730:	movk	x0, #0x40, lsl #16
  401734:	movk	x0, #0x181c
  401738:	movz	x3, #0x0, lsl #48
  40173c:	movk	x3, #0x0, lsl #32
  401740:	movk	x3, #0x40, lsl #16
  401744:	movk	x3, #0x3ec8
  401748:	movz	x4, #0x0, lsl #48
  40174c:	movk	x4, #0x0, lsl #32
  401750:	movk	x4, #0x40, lsl #16
  401754:	movk	x4, #0x3f48
  401758:	bl	4014b0 <__libc_start_main@plt>
  40175c:	bl	401540 <abort@plt>
  401760:	adrp	x0, 414000 <ferror@plt+0x12900>
  401764:	ldr	x0, [x0, #4064]
  401768:	cbz	x0, 401770 <ferror@plt+0x70>
  40176c:	b	401520 <__gmon_start__@plt>
  401770:	ret
  401774:	nop
  401778:	adrp	x0, 415000 <ferror@plt+0x13900>
  40177c:	add	x0, x0, #0x1f0
  401780:	adrp	x1, 415000 <ferror@plt+0x13900>
  401784:	add	x1, x1, #0x1f0
  401788:	cmp	x1, x0
  40178c:	b.eq	4017a4 <ferror@plt+0xa4>  // b.none
  401790:	adrp	x1, 403000 <ferror@plt+0x1900>
  401794:	ldr	x1, [x1, #3992]
  401798:	cbz	x1, 4017a4 <ferror@plt+0xa4>
  40179c:	mov	x16, x1
  4017a0:	br	x16
  4017a4:	ret
  4017a8:	adrp	x0, 415000 <ferror@plt+0x13900>
  4017ac:	add	x0, x0, #0x1f0
  4017b0:	adrp	x1, 415000 <ferror@plt+0x13900>
  4017b4:	add	x1, x1, #0x1f0
  4017b8:	sub	x1, x1, x0
  4017bc:	lsr	x2, x1, #63
  4017c0:	add	x1, x2, x1, asr #3
  4017c4:	cmp	xzr, x1, asr #1
  4017c8:	asr	x1, x1, #1
  4017cc:	b.eq	4017e4 <ferror@plt+0xe4>  // b.none
  4017d0:	adrp	x2, 403000 <ferror@plt+0x1900>
  4017d4:	ldr	x2, [x2, #4000]
  4017d8:	cbz	x2, 4017e4 <ferror@plt+0xe4>
  4017dc:	mov	x16, x2
  4017e0:	br	x16
  4017e4:	ret
  4017e8:	stp	x29, x30, [sp, #-32]!
  4017ec:	mov	x29, sp
  4017f0:	str	x19, [sp, #16]
  4017f4:	adrp	x19, 415000 <ferror@plt+0x13900>
  4017f8:	ldrb	w0, [x19, #528]
  4017fc:	cbnz	w0, 40180c <ferror@plt+0x10c>
  401800:	bl	401778 <ferror@plt+0x78>
  401804:	mov	w0, #0x1                   	// #1
  401808:	strb	w0, [x19, #528]
  40180c:	ldr	x19, [sp, #16]
  401810:	ldp	x29, x30, [sp], #32
  401814:	ret
  401818:	b	4017a8 <ferror@plt+0xa8>
  40181c:	sub	sp, sp, #0x110
  401820:	stp	x28, x27, [sp, #192]
  401824:	mov	x28, x1
  401828:	adrp	x1, 404000 <ferror@plt+0x2900>
  40182c:	mov	w27, w0
  401830:	add	x1, x1, #0x237
  401834:	mov	w0, #0x6                   	// #6
  401838:	stp	x29, x30, [sp, #176]
  40183c:	stp	x26, x25, [sp, #208]
  401840:	stp	x24, x23, [sp, #224]
  401844:	stp	x22, x21, [sp, #240]
  401848:	stp	x20, x19, [sp, #256]
  40184c:	add	x29, sp, #0xb0
  401850:	bl	4016f0 <setlocale@plt>
  401854:	adrp	x19, 404000 <ferror@plt+0x2900>
  401858:	add	x19, x19, #0xf0
  40185c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401860:	add	x1, x1, #0xfb
  401864:	mov	x0, x19
  401868:	bl	4014a0 <bindtextdomain@plt>
  40186c:	mov	x0, x19
  401870:	bl	401550 <textdomain@plt>
  401874:	adrp	x0, 402000 <ferror@plt+0x900>
  401878:	add	x0, x0, #0x78
  40187c:	bl	403f50 <ferror@plt+0x2850>
  401880:	adrp	x19, 404000 <ferror@plt+0x2900>
  401884:	adrp	x21, 403000 <ferror@plt+0x1900>
  401888:	adrp	x20, 403000 <ferror@plt+0x1900>
  40188c:	add	x19, x19, #0x10d
  401890:	add	x21, x21, #0xfd0
  401894:	add	x20, x20, #0xfa8
  401898:	adrp	x22, 415000 <ferror@plt+0x13900>
  40189c:	mov	w0, w27
  4018a0:	mov	x1, x28
  4018a4:	mov	x2, x19
  4018a8:	mov	x3, x21
  4018ac:	mov	x4, xzr
  4018b0:	bl	401560 <getopt_long@plt>
  4018b4:	sub	w8, w0, #0x68
  4018b8:	cmp	w8, #0x10
  4018bc:	b.hi	401908 <ferror@plt+0x208>  // b.pmore
  4018c0:	adr	x9, 4018d4 <ferror@plt+0x1d4>
  4018c4:	ldrh	w10, [x20, x8, lsl #1]
  4018c8:	add	x9, x9, x10, lsl #2
  4018cc:	mov	w8, #0x34                  	// #52
  4018d0:	br	x9
  4018d4:	mov	w8, #0x4                   	// #4
  4018d8:	b	4018f8 <ferror@plt+0x1f8>
  4018dc:	mov	w8, #0x8                   	// #8
  4018e0:	b	4018f8 <ferror@plt+0x1f8>
  4018e4:	mov	w8, #0x2                   	// #2
  4018e8:	b	4018f8 <ferror@plt+0x1f8>
  4018ec:	mov	w8, #0x20                  	// #32
  4018f0:	b	4018f8 <ferror@plt+0x1f8>
  4018f4:	mov	w8, #0x10                  	// #16
  4018f8:	ldr	w9, [x22, #536]
  4018fc:	orr	w8, w9, w8
  401900:	str	w8, [x22, #536]
  401904:	b	40189c <ferror@plt+0x19c>
  401908:	cmn	w0, #0x1
  40190c:	b.ne	401cd0 <ferror@plt+0x5d0>  // b.any
  401910:	adrp	x8, 415000 <ferror@plt+0x13900>
  401914:	ldr	w8, [x8, #504]
  401918:	cmp	w8, w27
  40191c:	b.eq	401d0c <ferror@plt+0x60c>  // b.none
  401920:	bl	403c70 <ferror@plt+0x2570>
  401924:	adrp	x8, 415000 <ferror@plt+0x13900>
  401928:	str	x0, [x8, #544]
  40192c:	cbz	x0, 401d5c <ferror@plt+0x65c>
  401930:	bl	403c70 <ferror@plt+0x2570>
  401934:	adrp	x8, 415000 <ferror@plt+0x13900>
  401938:	str	x0, [x8, #552]
  40193c:	cbz	x0, 401d68 <ferror@plt+0x668>
  401940:	adrp	x8, 415000 <ferror@plt+0x13900>
  401944:	ldr	w8, [x8, #504]
  401948:	cmp	w8, w27
  40194c:	b.ge	401c90 <ferror@plt+0x590>  // b.tcont
  401950:	adrp	x21, 404000 <ferror@plt+0x2900>
  401954:	adrp	x25, 404000 <ferror@plt+0x2900>
  401958:	mov	w19, wzr
  40195c:	adrp	x24, 415000 <ferror@plt+0x13900>
  401960:	add	x21, x21, #0x4ac
  401964:	add	x25, x25, #0x4af
  401968:	mov	w26, #0x44                  	// #68
  40196c:	str	w27, [sp, #12]
  401970:	str	x28, [sp]
  401974:	ldr	x23, [x28, w8, sxtw #3]
  401978:	add	x1, sp, #0x18
  40197c:	mov	x0, x23
  401980:	bl	403f60 <ferror@plt+0x2860>
  401984:	cmp	w0, #0x0
  401988:	csinc	w19, w19, wzr, eq  // eq = none
  40198c:	mov	x0, xzr
  401990:	mov	x1, x23
  401994:	mov	w2, wzr
  401998:	mov	x3, xzr
  40199c:	str	w19, [sp, #20]
  4019a0:	bl	401ed0 <ferror@plt+0x7d0>
  4019a4:	cbz	x0, 401a28 <ferror@plt+0x328>
  4019a8:	ldrb	w8, [x22, #536]
  4019ac:	mov	x19, x0
  4019b0:	tbnz	w8, #1, 401a30 <ferror@plt+0x330>
  4019b4:	mov	w28, wzr
  4019b8:	mov	x27, x19
  4019bc:	ldr	w8, [x27, #168]
  4019c0:	cbnz	w8, 401a10 <ferror@plt+0x310>
  4019c4:	ldr	w8, [x27, #16]
  4019c8:	and	w8, w8, #0xf000
  4019cc:	cmp	w8, #0xa, lsl #12
  4019d0:	b.ne	401a10 <ferror@plt+0x310>  // b.any
  4019d4:	ldr	x20, [x27, #152]
  4019d8:	cmp	w28, #0x13
  4019dc:	b.gt	401c78 <ferror@plt+0x578>
  4019e0:	ldr	x1, [x27, #136]
  4019e4:	ldr	w2, [x27, #144]
  4019e8:	sub	x3, x29, #0x18
  4019ec:	mov	x0, x27
  4019f0:	add	w28, w28, #0x1
  4019f4:	bl	401ed0 <ferror@plt+0x7d0>
  4019f8:	str	x0, [x27, #152]
  4019fc:	ldur	x8, [x29, #-24]
  401a00:	cbz	x8, 401a0c <ferror@plt+0x30c>
  401a04:	str	x20, [x8, #152]
  401a08:	b	401a10 <ferror@plt+0x310>
  401a0c:	str	x20, [x27, #152]
  401a10:	ldr	x27, [x27, #152]
  401a14:	cbnz	x27, 4019bc <ferror@plt+0x2bc>
  401a18:	str	wzr, [sp, #16]
  401a1c:	ldr	x28, [sp]
  401a20:	cbnz	x23, 401a38 <ferror@plt+0x338>
  401a24:	b	401a48 <ferror@plt+0x348>
  401a28:	ldr	w19, [sp, #20]
  401a2c:	b	401c5c <ferror@plt+0x55c>
  401a30:	str	wzr, [sp, #16]
  401a34:	cbz	x23, 401a48 <ferror@plt+0x348>
  401a38:	adrp	x0, 404000 <ferror@plt+0x2900>
  401a3c:	add	x0, x0, #0x497
  401a40:	mov	x1, x23
  401a44:	bl	401680 <printf@plt>
  401a48:	mov	x27, x19
  401a4c:	ldr	w8, [x27, #168]
  401a50:	cbnz	w8, 401bd4 <ferror@plt+0x4d4>
  401a54:	ldr	w0, [x27, #16]
  401a58:	sub	x1, x29, #0x18
  401a5c:	bl	403050 <ferror@plt+0x1950>
  401a60:	ldr	w8, [x27, #164]
  401a64:	cbz	w8, 401a6c <ferror@plt+0x36c>
  401a68:	sturb	w26, [x29, #-24]
  401a6c:	ldr	w8, [x22, #536]
  401a70:	tbnz	w8, #5, 401ab0 <ferror@plt+0x3b0>
  401a74:	ldr	w8, [x27, #160]
  401a78:	ldr	x1, [x24, #512]
  401a7c:	cmp	w8, #0x1
  401a80:	b.lt	401aa4 <ferror@plt+0x3a4>  // b.tstop
  401a84:	mov	w20, wzr
  401a88:	mov	x0, x21
  401a8c:	bl	4013a0 <fputs@plt>
  401a90:	ldr	w8, [x27, #160]
  401a94:	ldr	x1, [x24, #512]
  401a98:	add	w20, w20, #0x1
  401a9c:	cmp	w20, w8
  401aa0:	b.lt	401a88 <ferror@plt+0x388>  // b.tstop
  401aa4:	mov	w0, #0x20                  	// #32
  401aa8:	bl	401420 <fputc@plt>
  401aac:	ldr	w8, [x22, #536]
  401ab0:	tbnz	w8, #2, 401ac0 <ferror@plt+0x3c0>
  401ab4:	ldursb	w0, [x29, #-24]
  401ab8:	bl	4016a0 <putchar@plt>
  401abc:	b	401ad0 <ferror@plt+0x3d0>
  401ac0:	adrp	x0, 404000 <ferror@plt+0x2900>
  401ac4:	sub	x1, x29, #0x18
  401ac8:	add	x0, x0, #0x482
  401acc:	bl	401680 <printf@plt>
  401ad0:	ldr	w8, [x22, #536]
  401ad4:	tbz	w8, #4, 401b24 <ferror@plt+0x424>
  401ad8:	adrp	x8, 415000 <ferror@plt+0x13900>
  401adc:	ldr	x0, [x8, #544]
  401ae0:	ldr	w1, [x27, #24]
  401ae4:	ldr	w20, [x0, #8]
  401ae8:	bl	403c4c <ferror@plt+0x254c>
  401aec:	ldr	x2, [x0, #8]
  401af0:	mov	x0, x25
  401af4:	mov	w1, w20
  401af8:	bl	401680 <printf@plt>
  401afc:	adrp	x8, 415000 <ferror@plt+0x13900>
  401b00:	ldr	x0, [x8, #552]
  401b04:	ldr	w1, [x27, #28]
  401b08:	ldr	w20, [x0, #8]
  401b0c:	bl	403c4c <ferror@plt+0x254c>
  401b10:	ldr	x2, [x0, #8]
  401b14:	mov	x0, x25
  401b18:	mov	w1, w20
  401b1c:	bl	401680 <printf@plt>
  401b20:	ldr	w8, [x22, #536]
  401b24:	tbz	w8, #5, 401b54 <ferror@plt+0x454>
  401b28:	ldr	w8, [x27, #160]
  401b2c:	cmp	w8, #0x1
  401b30:	b.lt	401b54 <ferror@plt+0x454>  // b.tstop
  401b34:	mov	w20, wzr
  401b38:	ldr	x1, [x24, #512]
  401b3c:	mov	x0, x21
  401b40:	bl	4013a0 <fputs@plt>
  401b44:	ldr	w8, [x27, #160]
  401b48:	add	w20, w20, #0x1
  401b4c:	cmp	w20, w8
  401b50:	b.lt	401b38 <ferror@plt+0x438>  // b.tstop
  401b54:	ldr	w8, [x27, #16]
  401b58:	ldr	x1, [x27, #128]
  401b5c:	and	w8, w8, #0xf000
  401b60:	cmp	w8, #0xa, lsl #12
  401b64:	b.ne	401b84 <ferror@plt+0x484>  // b.any
  401b68:	ldr	x8, [x27, #136]
  401b6c:	ldrsw	x9, [x27, #144]
  401b70:	adrp	x0, 404000 <ferror@plt+0x2900>
  401b74:	add	x0, x0, #0x4b5
  401b78:	add	x2, x8, x9
  401b7c:	bl	401680 <printf@plt>
  401b80:	b	401b90 <ferror@plt+0x490>
  401b84:	adrp	x0, 404000 <ferror@plt+0x2900>
  401b88:	add	x0, x0, #0x4a7
  401b8c:	bl	401680 <printf@plt>
  401b90:	ldr	x27, [x27, #152]
  401b94:	cbnz	x27, 401a4c <ferror@plt+0x34c>
  401b98:	mov	x0, x19
  401b9c:	bl	402034 <ferror@plt+0x934>
  401ba0:	ldp	w27, w8, [sp, #12]
  401ba4:	ldr	w19, [sp, #20]
  401ba8:	cmn	w8, #0x1
  401bac:	b.ne	401c5c <ferror@plt+0x55c>  // b.any
  401bb0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401bb4:	mov	w2, #0x5                   	// #5
  401bb8:	mov	x0, xzr
  401bbc:	add	x1, x1, #0x1b2
  401bc0:	bl	401650 <dcgettext@plt>
  401bc4:	mov	x1, x23
  401bc8:	bl	401630 <warnx@plt>
  401bcc:	mov	w19, #0x1                   	// #1
  401bd0:	b	401c5c <ferror@plt+0x55c>
  401bd4:	ldr	w8, [x22, #536]
  401bd8:	mov	w9, #0xa                   	// #10
  401bdc:	tst	w8, #0x4
  401be0:	csinc	w9, w9, wzr, ne  // ne = any
  401be4:	tbz	w8, #4, 401c0c <ferror@plt+0x50c>
  401be8:	adrp	x10, 415000 <ferror@plt+0x13900>
  401bec:	ldr	x10, [x10, #544]
  401bf0:	adrp	x11, 415000 <ferror@plt+0x13900>
  401bf4:	ldr	x11, [x11, #552]
  401bf8:	ldr	w10, [x10, #8]
  401bfc:	ldr	w11, [x11, #8]
  401c00:	add	w9, w9, w10
  401c04:	add	w9, w9, w11
  401c08:	add	w9, w9, #0x2
  401c0c:	ldr	w10, [x27, #160]
  401c10:	mov	w11, #0x1                   	// #1
  401c14:	bic	w8, w11, w8, lsr #5
  401c18:	add	w8, w9, w8
  401c1c:	adrp	x0, 404000 <ferror@plt+0x2900>
  401c20:	adrp	x2, 404000 <ferror@plt+0x2900>
  401c24:	add	w1, w8, w10, lsl #1
  401c28:	add	x0, x0, #0x49e
  401c2c:	add	x2, x2, #0x237
  401c30:	bl	401680 <printf@plt>
  401c34:	ldr	w0, [x27, #168]
  401c38:	ldr	x19, [x27, #128]
  401c3c:	bl	4014f0 <strerror@plt>
  401c40:	mov	x2, x0
  401c44:	adrp	x0, 404000 <ferror@plt+0x2900>
  401c48:	add	x0, x0, #0x4a3
  401c4c:	mov	x1, x19
  401c50:	mov	w19, #0x1                   	// #1
  401c54:	bl	401680 <printf@plt>
  401c58:	ldr	w27, [sp, #12]
  401c5c:	adrp	x9, 415000 <ferror@plt+0x13900>
  401c60:	ldr	w8, [x9, #504]
  401c64:	add	w8, w8, #0x1
  401c68:	cmp	w8, w27
  401c6c:	str	w8, [x9, #504]
  401c70:	b.lt	401974 <ferror@plt+0x274>  // b.tstop
  401c74:	b	401c94 <ferror@plt+0x594>
  401c78:	mov	x0, x20
  401c7c:	bl	402034 <ferror@plt+0x934>
  401c80:	mov	w8, #0xffffffff            	// #-1
  401c84:	str	xzr, [x27, #152]
  401c88:	str	w8, [sp, #16]
  401c8c:	b	401a1c <ferror@plt+0x31c>
  401c90:	mov	w19, wzr
  401c94:	adrp	x8, 415000 <ferror@plt+0x13900>
  401c98:	ldr	x0, [x8, #544]
  401c9c:	bl	403c7c <ferror@plt+0x257c>
  401ca0:	adrp	x8, 415000 <ferror@plt+0x13900>
  401ca4:	ldr	x0, [x8, #552]
  401ca8:	bl	403c7c <ferror@plt+0x257c>
  401cac:	mov	w0, w19
  401cb0:	ldp	x20, x19, [sp, #256]
  401cb4:	ldp	x22, x21, [sp, #240]
  401cb8:	ldp	x24, x23, [sp, #224]
  401cbc:	ldp	x26, x25, [sp, #208]
  401cc0:	ldp	x28, x27, [sp, #192]
  401cc4:	ldp	x29, x30, [sp, #176]
  401cc8:	add	sp, sp, #0x110
  401ccc:	ret
  401cd0:	cmp	w0, #0x56
  401cd4:	b.ne	401d24 <ferror@plt+0x624>  // b.any
  401cd8:	adrp	x1, 404000 <ferror@plt+0x2900>
  401cdc:	add	x1, x1, #0x116
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401650 <dcgettext@plt>
  401cec:	adrp	x8, 415000 <ferror@plt+0x13900>
  401cf0:	ldr	x1, [x8, #520]
  401cf4:	adrp	x2, 404000 <ferror@plt+0x2900>
  401cf8:	add	x2, x2, #0x122
  401cfc:	bl	401680 <printf@plt>
  401d00:	mov	w0, wzr
  401d04:	bl	4013c0 <exit@plt>
  401d08:	bl	401d84 <ferror@plt+0x684>
  401d0c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d10:	add	x1, x1, #0x15b
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	mov	x0, xzr
  401d1c:	bl	401650 <dcgettext@plt>
  401d20:	bl	401630 <warnx@plt>
  401d24:	adrp	x8, 415000 <ferror@plt+0x13900>
  401d28:	ldr	x19, [x8, #496]
  401d2c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d30:	add	x1, x1, #0x134
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	mov	x0, xzr
  401d3c:	bl	401650 <dcgettext@plt>
  401d40:	adrp	x8, 415000 <ferror@plt+0x13900>
  401d44:	ldr	x2, [x8, #520]
  401d48:	mov	x1, x0
  401d4c:	mov	x0, x19
  401d50:	bl	4016d0 <fprintf@plt>
  401d54:	mov	w0, #0x1                   	// #1
  401d58:	bl	4013c0 <exit@plt>
  401d5c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d60:	add	x1, x1, #0x178
  401d64:	b	401d70 <ferror@plt+0x670>
  401d68:	adrp	x1, 404000 <ferror@plt+0x2900>
  401d6c:	add	x1, x1, #0x195
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	bl	401650 <dcgettext@plt>
  401d78:	mov	x1, x0
  401d7c:	mov	w0, #0x1                   	// #1
  401d80:	bl	4016e0 <err@plt>
  401d84:	stp	x29, x30, [sp, #-32]!
  401d88:	adrp	x8, 415000 <ferror@plt+0x13900>
  401d8c:	ldr	x8, [x8, #520]
  401d90:	stp	x20, x19, [sp, #16]
  401d94:	adrp	x10, 415000 <ferror@plt+0x13900>
  401d98:	ldr	x19, [x10, #512]
  401d9c:	ldrb	w9, [x8]
  401da0:	adrp	x10, 404000 <ferror@plt+0x2900>
  401da4:	adrp	x1, 404000 <ferror@plt+0x2900>
  401da8:	add	x10, x10, #0x20c
  401dac:	cmp	w9, #0x0
  401db0:	add	x1, x1, #0x212
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	mov	x0, xzr
  401dbc:	mov	x29, sp
  401dc0:	csel	x20, x10, x8, eq  // eq = none
  401dc4:	bl	401650 <dcgettext@plt>
  401dc8:	mov	x1, x19
  401dcc:	bl	4013a0 <fputs@plt>
  401dd0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401dd4:	add	x1, x1, #0x21b
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	mov	x0, xzr
  401de0:	bl	401650 <dcgettext@plt>
  401de4:	mov	x1, x0
  401de8:	mov	x0, x19
  401dec:	mov	x2, x20
  401df0:	bl	4016d0 <fprintf@plt>
  401df4:	adrp	x0, 404000 <ferror@plt+0x2900>
  401df8:	add	x0, x0, #0x236
  401dfc:	mov	x1, x19
  401e00:	bl	4013a0 <fputs@plt>
  401e04:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e08:	add	x1, x1, #0x238
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, xzr
  401e14:	bl	401650 <dcgettext@plt>
  401e18:	mov	x1, x19
  401e1c:	bl	4013a0 <fputs@plt>
  401e20:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e24:	add	x1, x1, #0x26c
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	mov	x0, xzr
  401e30:	bl	401650 <dcgettext@plt>
  401e34:	mov	x1, x19
  401e38:	bl	4013a0 <fputs@plt>
  401e3c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e40:	add	x1, x1, #0x277
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	mov	x0, xzr
  401e4c:	bl	401650 <dcgettext@plt>
  401e50:	mov	x1, x19
  401e54:	bl	4013a0 <fputs@plt>
  401e58:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e5c:	add	x1, x1, #0x3e1
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x0, xzr
  401e68:	bl	401650 <dcgettext@plt>
  401e6c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e70:	mov	x19, x0
  401e74:	add	x1, x1, #0x402
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401650 <dcgettext@plt>
  401e84:	mov	x4, x0
  401e88:	adrp	x0, 404000 <ferror@plt+0x2900>
  401e8c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401e90:	adrp	x3, 404000 <ferror@plt+0x2900>
  401e94:	add	x0, x0, #0x3c4
  401e98:	add	x1, x1, #0x3d5
  401e9c:	add	x3, x3, #0x3f3
  401ea0:	mov	x2, x19
  401ea4:	bl	401680 <printf@plt>
  401ea8:	adrp	x1, 404000 <ferror@plt+0x2900>
  401eac:	add	x1, x1, #0x412
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	mov	x0, xzr
  401eb8:	bl	401650 <dcgettext@plt>
  401ebc:	adrp	x1, 404000 <ferror@plt+0x2900>
  401ec0:	add	x1, x1, #0x42d
  401ec4:	bl	401680 <printf@plt>
  401ec8:	mov	w0, wzr
  401ecc:	bl	4013c0 <exit@plt>
  401ed0:	stp	x29, x30, [sp, #-80]!
  401ed4:	stp	x26, x25, [sp, #16]
  401ed8:	stp	x24, x23, [sp, #32]
  401edc:	stp	x22, x21, [sp, #48]
  401ee0:	stp	x20, x19, [sp, #64]
  401ee4:	mov	x29, sp
  401ee8:	cbz	x1, 401f08 <ferror@plt+0x808>
  401eec:	mov	x19, x3
  401ef0:	mov	w23, w2
  401ef4:	mov	x21, x0
  401ef8:	cbz	x0, 401f10 <ferror@plt+0x810>
  401efc:	ldr	w8, [x21, #160]
  401f00:	add	w22, w8, #0x1
  401f04:	b	401f14 <ferror@plt+0x814>
  401f08:	mov	x22, xzr
  401f0c:	b	401fe0 <ferror@plt+0x8e0>
  401f10:	mov	w22, wzr
  401f14:	mov	x0, x1
  401f18:	bl	4014e0 <strdup@plt>
  401f1c:	cbz	x0, 402024 <ferror@plt+0x924>
  401f20:	add	x23, x0, w23, sxtw
  401f24:	ldrb	w8, [x23]
  401f28:	mov	x20, x0
  401f2c:	cmp	w8, #0x2f
  401f30:	b.ne	401f64 <ferror@plt+0x864>  // b.any
  401f34:	ldrb	w8, [x23, #1]!
  401f38:	cmp	w8, #0x2f
  401f3c:	b.eq	401f34 <ferror@plt+0x834>  // b.none
  401f40:	adrp	x1, 404000 <ferror@plt+0x2900>
  401f44:	add	x1, x1, #0x436
  401f48:	mov	x0, x21
  401f4c:	mov	x2, x1
  401f50:	mov	w3, w22
  401f54:	bl	402184 <ferror@plt+0xa84>
  401f58:	mov	x21, x0
  401f5c:	mov	x25, x0
  401f60:	b	401f68 <ferror@plt+0x868>
  401f64:	mov	x25, xzr
  401f68:	ldrb	w8, [x23]
  401f6c:	cbz	w8, 401fc8 <ferror@plt+0x8c8>
  401f70:	mov	w26, #0x2f                  	// #47
  401f74:	mov	w1, #0x2f                  	// #47
  401f78:	mov	x0, x23
  401f7c:	bl	401600 <strchr@plt>
  401f80:	cbz	x0, 401ffc <ferror@plt+0x8fc>
  401f84:	mov	x24, x0
  401f88:	strb	wzr, [x0]
  401f8c:	mov	x0, x21
  401f90:	mov	x1, x20
  401f94:	mov	x2, x23
  401f98:	mov	w3, w22
  401f9c:	bl	402184 <ferror@plt+0xa84>
  401fa0:	cmp	x25, #0x0
  401fa4:	mov	x21, x0
  401fa8:	csel	x25, x0, x25, eq  // eq = none
  401fac:	mov	x23, x24
  401fb0:	strb	w26, [x24]
  401fb4:	ldrb	w8, [x23, #1]!
  401fb8:	cmp	w8, #0x2f
  401fbc:	b.eq	401fb4 <ferror@plt+0x8b4>  // b.none
  401fc0:	ldrb	w8, [x23]
  401fc4:	cbnz	w8, 401f74 <ferror@plt+0x874>
  401fc8:	cmp	x25, #0x0
  401fcc:	csel	x22, x21, x25, eq  // eq = none
  401fd0:	cbz	x19, 401fd8 <ferror@plt+0x8d8>
  401fd4:	str	x21, [x19]
  401fd8:	mov	x0, x20
  401fdc:	bl	4015c0 <free@plt>
  401fe0:	mov	x0, x22
  401fe4:	ldp	x20, x19, [sp, #64]
  401fe8:	ldp	x22, x21, [sp, #48]
  401fec:	ldp	x24, x23, [sp, #32]
  401ff0:	ldp	x26, x25, [sp, #16]
  401ff4:	ldp	x29, x30, [sp], #80
  401ff8:	ret
  401ffc:	mov	x0, x21
  402000:	mov	x1, x20
  402004:	mov	x2, x23
  402008:	mov	w3, w22
  40200c:	bl	402184 <ferror@plt+0xa84>
  402010:	cmp	x25, #0x0
  402014:	mov	x21, x0
  402018:	csel	x22, x0, x25, eq  // eq = none
  40201c:	cbnz	x19, 401fd4 <ferror@plt+0x8d4>
  402020:	b	401fd8 <ferror@plt+0x8d8>
  402024:	adrp	x1, 404000 <ferror@plt+0x2900>
  402028:	add	x1, x1, #0x438
  40202c:	mov	w0, #0x1                   	// #1
  402030:	bl	4016e0 <err@plt>
  402034:	stp	x29, x30, [sp, #-32]!
  402038:	stp	x20, x19, [sp, #16]
  40203c:	mov	x29, sp
  402040:	cbz	x0, 40206c <ferror@plt+0x96c>
  402044:	mov	x19, x0
  402048:	ldr	x0, [x19, #128]
  40204c:	ldr	x20, [x19, #152]
  402050:	bl	4015c0 <free@plt>
  402054:	ldr	x0, [x19, #136]
  402058:	bl	4015c0 <free@plt>
  40205c:	mov	x0, x19
  402060:	bl	4015c0 <free@plt>
  402064:	mov	x19, x20
  402068:	cbnz	x20, 402048 <ferror@plt+0x948>
  40206c:	ldp	x20, x19, [sp, #16]
  402070:	ldp	x29, x30, [sp], #32
  402074:	ret
  402078:	stp	x29, x30, [sp, #-32]!
  40207c:	adrp	x8, 415000 <ferror@plt+0x13900>
  402080:	stp	x20, x19, [sp, #16]
  402084:	ldr	x20, [x8, #512]
  402088:	mov	x29, sp
  40208c:	bl	401690 <__errno_location@plt>
  402090:	mov	x19, x0
  402094:	str	wzr, [x0]
  402098:	mov	x0, x20
  40209c:	bl	401700 <ferror@plt>
  4020a0:	cbnz	w0, 402140 <ferror@plt+0xa40>
  4020a4:	mov	x0, x20
  4020a8:	bl	401610 <fflush@plt>
  4020ac:	cbz	w0, 402100 <ferror@plt+0xa00>
  4020b0:	ldr	w20, [x19]
  4020b4:	cmp	w20, #0x9
  4020b8:	b.eq	4020c4 <ferror@plt+0x9c4>  // b.none
  4020bc:	cmp	w20, #0x20
  4020c0:	b.ne	402158 <ferror@plt+0xa58>  // b.any
  4020c4:	adrp	x8, 415000 <ferror@plt+0x13900>
  4020c8:	ldr	x20, [x8, #496]
  4020cc:	str	wzr, [x19]
  4020d0:	mov	x0, x20
  4020d4:	bl	401700 <ferror@plt>
  4020d8:	cbnz	w0, 40217c <ferror@plt+0xa7c>
  4020dc:	mov	x0, x20
  4020e0:	bl	401610 <fflush@plt>
  4020e4:	cbz	w0, 402120 <ferror@plt+0xa20>
  4020e8:	ldr	w8, [x19]
  4020ec:	cmp	w8, #0x9
  4020f0:	b.ne	40217c <ferror@plt+0xa7c>  // b.any
  4020f4:	ldp	x20, x19, [sp, #16]
  4020f8:	ldp	x29, x30, [sp], #32
  4020fc:	ret
  402100:	mov	x0, x20
  402104:	bl	401460 <fileno@plt>
  402108:	tbnz	w0, #31, 4020b0 <ferror@plt+0x9b0>
  40210c:	bl	4013d0 <dup@plt>
  402110:	tbnz	w0, #31, 4020b0 <ferror@plt+0x9b0>
  402114:	bl	401500 <close@plt>
  402118:	cbnz	w0, 4020b0 <ferror@plt+0x9b0>
  40211c:	b	4020c4 <ferror@plt+0x9c4>
  402120:	mov	x0, x20
  402124:	bl	401460 <fileno@plt>
  402128:	tbnz	w0, #31, 4020e8 <ferror@plt+0x9e8>
  40212c:	bl	4013d0 <dup@plt>
  402130:	tbnz	w0, #31, 4020e8 <ferror@plt+0x9e8>
  402134:	bl	401500 <close@plt>
  402138:	cbnz	w0, 4020e8 <ferror@plt+0x9e8>
  40213c:	b	4020f4 <ferror@plt+0x9f4>
  402140:	adrp	x1, 404000 <ferror@plt+0x2900>
  402144:	add	x1, x1, #0x1d1
  402148:	mov	w2, #0x5                   	// #5
  40214c:	mov	x0, xzr
  402150:	bl	401650 <dcgettext@plt>
  402154:	b	402170 <ferror@plt+0xa70>
  402158:	adrp	x1, 404000 <ferror@plt+0x2900>
  40215c:	add	x1, x1, #0x1d1
  402160:	mov	w2, #0x5                   	// #5
  402164:	mov	x0, xzr
  402168:	bl	401650 <dcgettext@plt>
  40216c:	cbnz	w20, 402178 <ferror@plt+0xa78>
  402170:	bl	401630 <warnx@plt>
  402174:	b	40217c <ferror@plt+0xa7c>
  402178:	bl	401590 <warn@plt>
  40217c:	mov	w0, #0x1                   	// #1
  402180:	bl	401370 <_exit@plt>
  402184:	stp	x29, x30, [sp, #-96]!
  402188:	str	x28, [sp, #16]
  40218c:	stp	x26, x25, [sp, #32]
  402190:	stp	x24, x23, [sp, #48]
  402194:	stp	x22, x21, [sp, #64]
  402198:	stp	x20, x19, [sp, #80]
  40219c:	mov	x29, sp
  4021a0:	sub	sp, sp, #0x1, lsl #12
  4021a4:	cbz	x2, 402208 <ferror@plt+0xb08>
  4021a8:	mov	x20, x1
  4021ac:	mov	x21, x0
  4021b0:	mov	w0, #0x1                   	// #1
  4021b4:	mov	w1, #0xb0                  	// #176
  4021b8:	mov	w23, w3
  4021bc:	mov	x22, x2
  4021c0:	bl	4014d0 <calloc@plt>
  4021c4:	cbz	x0, 4023f0 <ferror@plt+0xcf0>
  4021c8:	mov	x19, x0
  4021cc:	cbz	x21, 4021d4 <ferror@plt+0xad4>
  4021d0:	str	x19, [x21, #152]
  4021d4:	mov	x0, x22
  4021d8:	str	w23, [x19, #160]
  4021dc:	bl	4014e0 <strdup@plt>
  4021e0:	cbz	x0, 402404 <ferror@plt+0xd04>
  4021e4:	str	x0, [x19, #128]
  4021e8:	mov	x0, x20
  4021ec:	mov	x1, x19
  4021f0:	bl	403f70 <ferror@plt+0x2870>
  4021f4:	cbz	w0, 402210 <ferror@plt+0xb10>
  4021f8:	bl	401690 <__errno_location@plt>
  4021fc:	ldr	w8, [x0]
  402200:	str	w8, [x19, #168]
  402204:	b	4023cc <ferror@plt+0xccc>
  402208:	mov	x19, xzr
  40220c:	b	4023cc <ferror@plt+0xccc>
  402210:	ldr	w8, [x19, #16]
  402214:	and	w8, w8, #0xf000
  402218:	cmp	w8, #0xa, lsl #12
  40221c:	b.ne	4022e4 <ferror@plt+0xbe4>  // b.any
  402220:	mov	x1, sp
  402224:	mov	w2, #0x1000                	// #4096
  402228:	mov	x0, x20
  40222c:	bl	401400 <readlink@plt>
  402230:	cmp	x0, #0x0
  402234:	b.le	402414 <ferror@plt+0xd14>
  402238:	ldrb	w25, [sp]
  40223c:	mov	x22, x0
  402240:	cmp	w25, #0x2f
  402244:	b.eq	402270 <ferror@plt+0xb70>  // b.none
  402248:	mov	w1, #0x2f                  	// #47
  40224c:	mov	x0, x20
  402250:	bl	401510 <strrchr@plt>
  402254:	cbz	x0, 402270 <ferror@plt+0xb70>
  402258:	sub	w8, w0, w20
  40225c:	str	w8, [x19, #144]
  402260:	add	w8, w8, #0x1
  402264:	add	x22, x22, w8, sxtw
  402268:	mov	w26, #0x1                   	// #1
  40226c:	b	402274 <ferror@plt+0xb74>
  402270:	mov	w26, wzr
  402274:	add	x24, x22, #0x1
  402278:	mov	x0, x24
  40227c:	bl	401470 <malloc@plt>
  402280:	mov	x23, x0
  402284:	cbz	x24, 40228c <ferror@plt+0xb8c>
  402288:	cbz	x23, 402438 <ferror@plt+0xd38>
  40228c:	cmp	w25, #0x2f
  402290:	str	x23, [x19, #136]
  402294:	b.eq	4022d0 <ferror@plt+0xbd0>  // b.none
  402298:	cbz	w26, 4022d0 <ferror@plt+0xbd0>
  40229c:	ldrsw	x24, [x19, #144]
  4022a0:	mov	x0, x23
  4022a4:	mov	x1, x20
  4022a8:	mov	x2, x24
  4022ac:	bl	401360 <memcpy@plt>
  4022b0:	mov	w8, #0x2f                  	// #47
  4022b4:	add	x9, x24, #0x1
  4022b8:	strb	w8, [x23, x24]
  4022bc:	str	w9, [x19, #144]
  4022c0:	add	x0, x23, x9
  4022c4:	sub	x2, x22, x9
  4022c8:	mov	x1, sp
  4022cc:	b	4022dc <ferror@plt+0xbdc>
  4022d0:	mov	x1, sp
  4022d4:	mov	x0, x23
  4022d8:	mov	x2, x22
  4022dc:	bl	401360 <memcpy@plt>
  4022e0:	strb	wzr, [x23, x22]
  4022e4:	adrp	x22, 415000 <ferror@plt+0x13900>
  4022e8:	ldr	w8, [x22, #536]
  4022ec:	tbz	w8, #4, 402314 <ferror@plt+0xc14>
  4022f0:	adrp	x8, 415000 <ferror@plt+0x13900>
  4022f4:	ldr	x0, [x8, #544]
  4022f8:	ldr	w1, [x19, #24]
  4022fc:	bl	403cc4 <ferror@plt+0x25c4>
  402300:	adrp	x8, 415000 <ferror@plt+0x13900>
  402304:	ldr	x0, [x8, #552]
  402308:	ldr	w1, [x19, #28]
  40230c:	bl	403e58 <ferror@plt+0x2758>
  402310:	ldr	w8, [x22, #536]
  402314:	tbz	w8, #3, 4023cc <ferror@plt+0xccc>
  402318:	ldr	w8, [x19, #16]
  40231c:	and	w8, w8, #0xf000
  402320:	cmp	w8, #0x4, lsl #12
  402324:	b.ne	4023cc <ferror@plt+0xccc>  // b.any
  402328:	cbz	x21, 402344 <ferror@plt+0xc44>
  40232c:	ldr	w8, [x21, #16]
  402330:	and	w8, w8, #0xf000
  402334:	cmp	w8, #0x4, lsl #12
  402338:	b.eq	4023a4 <ferror@plt+0xca4>  // b.none
  40233c:	cmp	w8, #0xa, lsl #12
  402340:	b.ne	4023cc <ferror@plt+0xccc>  // b.any
  402344:	cbz	x20, 4023cc <ferror@plt+0xccc>
  402348:	mov	x0, x20
  40234c:	bl	401390 <strlen@plt>
  402350:	add	x23, x0, #0x4
  402354:	mov	x22, x0
  402358:	mov	x0, x23
  40235c:	bl	401470 <malloc@plt>
  402360:	mov	x21, x0
  402364:	cbz	x23, 40236c <ferror@plt+0xc6c>
  402368:	cbz	x21, 40244c <ferror@plt+0xd4c>
  40236c:	mov	x0, x21
  402370:	mov	x1, x20
  402374:	mov	x2, x22
  402378:	bl	401360 <memcpy@plt>
  40237c:	mov	w8, #0x2e2f                	// #11823
  402380:	movk	w8, #0x2e, lsl #16
  402384:	mov	x1, sp
  402388:	mov	x0, x21
  40238c:	str	w8, [x21, x22]
  402390:	bl	403f60 <ferror@plt+0x2860>
  402394:	cbnz	w0, 402460 <ferror@plt+0xd60>
  402398:	mov	x0, x21
  40239c:	bl	4015c0 <free@plt>
  4023a0:	mov	x21, sp
  4023a4:	ldr	x8, [x21]
  4023a8:	ldr	x9, [x19]
  4023ac:	cmp	x8, x9
  4023b0:	b.ne	4023c4 <ferror@plt+0xcc4>  // b.any
  4023b4:	ldr	x8, [x21, #8]
  4023b8:	ldr	x9, [x19, #8]
  4023bc:	cmp	x8, x9
  4023c0:	b.ne	4023cc <ferror@plt+0xccc>  // b.any
  4023c4:	mov	w8, #0x1                   	// #1
  4023c8:	str	w8, [x19, #164]
  4023cc:	mov	x0, x19
  4023d0:	add	sp, sp, #0x1, lsl #12
  4023d4:	ldp	x20, x19, [sp, #80]
  4023d8:	ldp	x22, x21, [sp, #64]
  4023dc:	ldp	x24, x23, [sp, #48]
  4023e0:	ldp	x26, x25, [sp, #32]
  4023e4:	ldr	x28, [sp, #16]
  4023e8:	ldp	x29, x30, [sp], #96
  4023ec:	ret
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2900>
  4023f4:	add	x1, x1, #0x450
  4023f8:	mov	w0, #0x1                   	// #1
  4023fc:	mov	w2, #0xb0                  	// #176
  402400:	bl	4016e0 <err@plt>
  402404:	adrp	x1, 404000 <ferror@plt+0x2900>
  402408:	add	x1, x1, #0x438
  40240c:	mov	w0, #0x1                   	// #1
  402410:	bl	4016e0 <err@plt>
  402414:	adrp	x1, 404000 <ferror@plt+0x2900>
  402418:	add	x1, x1, #0x46a
  40241c:	mov	w2, #0x5                   	// #5
  402420:	mov	x0, xzr
  402424:	bl	401650 <dcgettext@plt>
  402428:	mov	x1, x0
  40242c:	mov	w0, #0x1                   	// #1
  402430:	mov	x2, x20
  402434:	bl	4016e0 <err@plt>
  402438:	adrp	x1, 404000 <ferror@plt+0x2900>
  40243c:	add	x1, x1, #0x450
  402440:	mov	w0, #0x1                   	// #1
  402444:	mov	x2, x24
  402448:	bl	4016e0 <err@plt>
  40244c:	adrp	x1, 404000 <ferror@plt+0x2900>
  402450:	add	x1, x1, #0x450
  402454:	mov	w0, #0x1                   	// #1
  402458:	mov	x2, x23
  40245c:	bl	4016e0 <err@plt>
  402460:	adrp	x1, 404000 <ferror@plt+0x2900>
  402464:	add	x1, x1, #0x485
  402468:	mov	w2, #0x5                   	// #5
  40246c:	mov	x0, xzr
  402470:	bl	401650 <dcgettext@plt>
  402474:	mov	x1, x0
  402478:	mov	w0, #0x1                   	// #1
  40247c:	mov	x2, x21
  402480:	bl	4016e0 <err@plt>
  402484:	adrp	x8, 415000 <ferror@plt+0x13900>
  402488:	str	w0, [x8, #488]
  40248c:	ret
  402490:	sub	sp, sp, #0x70
  402494:	stp	x29, x30, [sp, #16]
  402498:	stp	x28, x27, [sp, #32]
  40249c:	stp	x26, x25, [sp, #48]
  4024a0:	stp	x24, x23, [sp, #64]
  4024a4:	stp	x22, x21, [sp, #80]
  4024a8:	stp	x20, x19, [sp, #96]
  4024ac:	add	x29, sp, #0x10
  4024b0:	str	xzr, [x1]
  4024b4:	cbz	x0, 4024f8 <ferror@plt+0xdf8>
  4024b8:	ldrb	w23, [x0]
  4024bc:	mov	x20, x0
  4024c0:	cbz	x23, 4024f8 <ferror@plt+0xdf8>
  4024c4:	mov	x21, x2
  4024c8:	mov	x19, x1
  4024cc:	bl	4015a0 <__ctype_b_loc@plt>
  4024d0:	ldr	x8, [x0]
  4024d4:	mov	x22, x0
  4024d8:	ldrh	w9, [x8, x23, lsl #1]
  4024dc:	tbz	w9, #13, 4024f0 <ferror@plt+0xdf0>
  4024e0:	add	x9, x20, #0x1
  4024e4:	ldrb	w23, [x9], #1
  4024e8:	ldrh	w10, [x8, x23, lsl #1]
  4024ec:	tbnz	w10, #13, 4024e4 <ferror@plt+0xde4>
  4024f0:	cmp	w23, #0x2d
  4024f4:	b.ne	40252c <ferror@plt+0xe2c>  // b.any
  4024f8:	mov	w24, #0xffffffea            	// #-22
  4024fc:	neg	w19, w24
  402500:	bl	401690 <__errno_location@plt>
  402504:	str	w19, [x0]
  402508:	mov	w0, w24
  40250c:	ldp	x20, x19, [sp, #96]
  402510:	ldp	x22, x21, [sp, #80]
  402514:	ldp	x24, x23, [sp, #64]
  402518:	ldp	x26, x25, [sp, #48]
  40251c:	ldp	x28, x27, [sp, #32]
  402520:	ldp	x29, x30, [sp, #16]
  402524:	add	sp, sp, #0x70
  402528:	ret
  40252c:	bl	401690 <__errno_location@plt>
  402530:	mov	x23, x0
  402534:	str	wzr, [x0]
  402538:	add	x1, sp, #0x8
  40253c:	mov	x0, x20
  402540:	mov	w2, wzr
  402544:	str	xzr, [sp, #8]
  402548:	bl	401530 <strtoumax@plt>
  40254c:	ldr	x25, [sp, #8]
  402550:	ldr	w8, [x23]
  402554:	cmp	x25, x20
  402558:	b.eq	4026d8 <ferror@plt+0xfd8>  // b.none
  40255c:	add	x9, x0, #0x1
  402560:	mov	x20, x0
  402564:	cmp	x9, #0x1
  402568:	b.hi	402570 <ferror@plt+0xe70>  // b.pmore
  40256c:	cbnz	w8, 4026dc <ferror@plt+0xfdc>
  402570:	cbz	x25, 4026e8 <ferror@plt+0xfe8>
  402574:	ldrb	w8, [x25]
  402578:	cbz	w8, 4026e8 <ferror@plt+0xfe8>
  40257c:	mov	w27, wzr
  402580:	mov	x28, xzr
  402584:	mov	w8, #0x400                 	// #1024
  402588:	str	x8, [sp]
  40258c:	ldrb	w8, [x25, #1]
  402590:	cmp	w8, #0x61
  402594:	b.le	4025c0 <ferror@plt+0xec0>
  402598:	cmp	w8, #0x62
  40259c:	b.eq	4025c8 <ferror@plt+0xec8>  // b.none
  4025a0:	cmp	w8, #0x69
  4025a4:	b.ne	4025d8 <ferror@plt+0xed8>  // b.any
  4025a8:	ldrb	w8, [x25, #2]
  4025ac:	orr	w8, w8, #0x20
  4025b0:	cmp	w8, #0x62
  4025b4:	b.ne	4025d8 <ferror@plt+0xed8>  // b.any
  4025b8:	ldrb	w8, [x25, #3]
  4025bc:	b	4025d4 <ferror@plt+0xed4>
  4025c0:	cmp	w8, #0x42
  4025c4:	b.ne	4025d4 <ferror@plt+0xed4>  // b.any
  4025c8:	ldrb	w8, [x25, #2]
  4025cc:	cbnz	w8, 4025d8 <ferror@plt+0xed8>
  4025d0:	b	4026f8 <ferror@plt+0xff8>
  4025d4:	cbz	w8, 402700 <ferror@plt+0x1000>
  4025d8:	bl	401450 <localeconv@plt>
  4025dc:	cbz	x0, 4025fc <ferror@plt+0xefc>
  4025e0:	ldr	x24, [x0]
  4025e4:	cbz	x24, 402608 <ferror@plt+0xf08>
  4025e8:	mov	x0, x24
  4025ec:	bl	401390 <strlen@plt>
  4025f0:	mov	x26, x0
  4025f4:	mov	w8, #0x1                   	// #1
  4025f8:	b	402610 <ferror@plt+0xf10>
  4025fc:	mov	w8, wzr
  402600:	mov	x24, xzr
  402604:	b	40260c <ferror@plt+0xf0c>
  402608:	mov	w8, wzr
  40260c:	mov	x26, xzr
  402610:	cbnz	x28, 4024f8 <ferror@plt+0xdf8>
  402614:	ldrb	w9, [x25]
  402618:	eor	w8, w8, #0x1
  40261c:	cmp	w9, #0x0
  402620:	cset	w9, eq  // eq = none
  402624:	orr	w8, w8, w9
  402628:	tbnz	w8, #0, 4024f8 <ferror@plt+0xdf8>
  40262c:	mov	x0, x24
  402630:	mov	x1, x25
  402634:	mov	x2, x26
  402638:	bl	401490 <strncmp@plt>
  40263c:	cbnz	w0, 4024f8 <ferror@plt+0xdf8>
  402640:	add	x24, x25, x26
  402644:	ldrb	w8, [x24]
  402648:	cmp	w8, #0x30
  40264c:	b.ne	402660 <ferror@plt+0xf60>  // b.any
  402650:	ldrb	w8, [x24, #1]!
  402654:	add	w27, w27, #0x1
  402658:	cmp	w8, #0x30
  40265c:	b.eq	402650 <ferror@plt+0xf50>  // b.none
  402660:	ldr	x9, [x22]
  402664:	sxtb	x8, w8
  402668:	ldrh	w8, [x9, x8, lsl #1]
  40266c:	tbnz	w8, #11, 402680 <ferror@plt+0xf80>
  402670:	mov	x28, xzr
  402674:	str	x24, [sp, #8]
  402678:	mov	x25, x24
  40267c:	b	40258c <ferror@plt+0xe8c>
  402680:	add	x1, sp, #0x8
  402684:	mov	x0, x24
  402688:	mov	w2, wzr
  40268c:	str	wzr, [x23]
  402690:	str	xzr, [sp, #8]
  402694:	bl	401530 <strtoumax@plt>
  402698:	ldr	x25, [sp, #8]
  40269c:	ldr	w8, [x23]
  4026a0:	cmp	x25, x24
  4026a4:	b.eq	4026d8 <ferror@plt+0xfd8>  // b.none
  4026a8:	add	x9, x0, #0x1
  4026ac:	cmp	x9, #0x1
  4026b0:	b.hi	4026b8 <ferror@plt+0xfb8>  // b.pmore
  4026b4:	cbnz	w8, 4026dc <ferror@plt+0xfdc>
  4026b8:	mov	x28, xzr
  4026bc:	cbz	x0, 40258c <ferror@plt+0xe8c>
  4026c0:	cbz	x25, 4024f8 <ferror@plt+0xdf8>
  4026c4:	ldrb	w8, [x25]
  4026c8:	mov	w24, #0xffffffea            	// #-22
  4026cc:	mov	x28, x0
  4026d0:	cbnz	w8, 40258c <ferror@plt+0xe8c>
  4026d4:	b	4024fc <ferror@plt+0xdfc>
  4026d8:	cbz	w8, 4024f8 <ferror@plt+0xdf8>
  4026dc:	neg	w24, w8
  4026e0:	tbz	w24, #31, 402508 <ferror@plt+0xe08>
  4026e4:	b	4024fc <ferror@plt+0xdfc>
  4026e8:	mov	w24, wzr
  4026ec:	str	x20, [x19]
  4026f0:	tbz	w24, #31, 402508 <ferror@plt+0xe08>
  4026f4:	b	4024fc <ferror@plt+0xdfc>
  4026f8:	mov	w8, #0x3e8                 	// #1000
  4026fc:	str	x8, [sp]
  402700:	ldrsb	w23, [x25]
  402704:	adrp	x22, 404000 <ferror@plt+0x2900>
  402708:	add	x22, x22, #0x4d4
  40270c:	mov	w2, #0x9                   	// #9
  402710:	mov	x0, x22
  402714:	mov	w1, w23
  402718:	bl	401640 <memchr@plt>
  40271c:	cbnz	x0, 40273c <ferror@plt+0x103c>
  402720:	adrp	x22, 404000 <ferror@plt+0x2900>
  402724:	add	x22, x22, #0x4dd
  402728:	mov	w2, #0x9                   	// #9
  40272c:	mov	x0, x22
  402730:	mov	w1, w23
  402734:	bl	401640 <memchr@plt>
  402738:	cbz	x0, 4024f8 <ferror@plt+0xdf8>
  40273c:	ldr	x11, [sp]
  402740:	sub	w8, w0, w22
  402744:	adds	w8, w8, #0x1
  402748:	b.cs	40276c <ferror@plt+0x106c>  // b.hs, b.nlast
  40274c:	mvn	w9, w0
  402750:	add	w9, w9, w22
  402754:	umulh	x10, x11, x20
  402758:	cmp	xzr, x10
  40275c:	b.ne	402774 <ferror@plt+0x1074>  // b.any
  402760:	adds	w9, w9, #0x1
  402764:	mul	x20, x20, x11
  402768:	b.cc	402754 <ferror@plt+0x1054>  // b.lo, b.ul, b.last
  40276c:	mov	w24, wzr
  402770:	b	402778 <ferror@plt+0x1078>
  402774:	mov	w24, #0xffffffde            	// #-34
  402778:	cbz	x21, 402780 <ferror@plt+0x1080>
  40277c:	str	w8, [x21]
  402780:	cbz	x28, 4026ec <ferror@plt+0xfec>
  402784:	cbz	w8, 4026ec <ferror@plt+0xfec>
  402788:	mvn	w8, w0
  40278c:	add	w9, w8, w22
  402790:	mov	w8, #0x1                   	// #1
  402794:	umulh	x10, x11, x8
  402798:	cmp	xzr, x10
  40279c:	b.ne	4027ac <ferror@plt+0x10ac>  // b.any
  4027a0:	adds	w9, w9, #0x1
  4027a4:	mul	x8, x8, x11
  4027a8:	b.cc	402794 <ferror@plt+0x1094>  // b.lo, b.ul, b.last
  4027ac:	mov	w9, #0xa                   	// #10
  4027b0:	cmp	x28, #0xb
  4027b4:	b.cc	4027c8 <ferror@plt+0x10c8>  // b.lo, b.ul, b.last
  4027b8:	add	x9, x9, x9, lsl #2
  4027bc:	lsl	x9, x9, #1
  4027c0:	cmp	x9, x28
  4027c4:	b.cc	4027b8 <ferror@plt+0x10b8>  // b.lo, b.ul, b.last
  4027c8:	cmp	w27, #0x1
  4027cc:	b.lt	4027e0 <ferror@plt+0x10e0>  // b.tstop
  4027d0:	add	x9, x9, x9, lsl #2
  4027d4:	subs	w27, w27, #0x1
  4027d8:	lsl	x9, x9, #1
  4027dc:	b.ne	4027d0 <ferror@plt+0x10d0>  // b.any
  4027e0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4027e4:	mov	w12, #0x1                   	// #1
  4027e8:	movk	x10, #0xcccd
  4027ec:	mov	w11, #0xa                   	// #10
  4027f0:	umulh	x13, x28, x10
  4027f4:	lsr	x13, x13, #3
  4027f8:	add	x14, x12, x12, lsl #2
  4027fc:	msub	x15, x13, x11, x28
  402800:	lsl	x14, x14, #1
  402804:	cbz	x15, 402818 <ferror@plt+0x1118>
  402808:	udiv	x12, x9, x12
  40280c:	udiv	x12, x12, x15
  402810:	udiv	x12, x8, x12
  402814:	add	x20, x12, x20
  402818:	cmp	x28, #0x9
  40281c:	mov	x28, x13
  402820:	mov	x12, x14
  402824:	b.hi	4027f0 <ferror@plt+0x10f0>  // b.pmore
  402828:	b	4026ec <ferror@plt+0xfec>
  40282c:	mov	x2, xzr
  402830:	b	402490 <ferror@plt+0xd90>
  402834:	stp	x29, x30, [sp, #-48]!
  402838:	stp	x20, x19, [sp, #32]
  40283c:	mov	x20, x1
  402840:	mov	x19, x0
  402844:	str	x21, [sp, #16]
  402848:	mov	x29, sp
  40284c:	cbz	x0, 402880 <ferror@plt+0x1180>
  402850:	ldrb	w21, [x19]
  402854:	mov	x8, x19
  402858:	cbz	w21, 402884 <ferror@plt+0x1184>
  40285c:	bl	4015a0 <__ctype_b_loc@plt>
  402860:	ldr	x9, [x0]
  402864:	mov	x8, x19
  402868:	and	x10, x21, #0xff
  40286c:	ldrh	w10, [x9, x10, lsl #1]
  402870:	tbz	w10, #11, 402884 <ferror@plt+0x1184>
  402874:	ldrb	w21, [x8, #1]!
  402878:	cbnz	w21, 402868 <ferror@plt+0x1168>
  40287c:	b	402884 <ferror@plt+0x1184>
  402880:	mov	x8, xzr
  402884:	cbz	x20, 40288c <ferror@plt+0x118c>
  402888:	str	x8, [x20]
  40288c:	cmp	x8, x19
  402890:	b.ls	4028a4 <ferror@plt+0x11a4>  // b.plast
  402894:	ldrb	w8, [x8]
  402898:	cmp	w8, #0x0
  40289c:	cset	w0, eq  // eq = none
  4028a0:	b	4028a8 <ferror@plt+0x11a8>
  4028a4:	mov	w0, wzr
  4028a8:	ldp	x20, x19, [sp, #32]
  4028ac:	ldr	x21, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #48
  4028b4:	ret
  4028b8:	stp	x29, x30, [sp, #-48]!
  4028bc:	stp	x20, x19, [sp, #32]
  4028c0:	mov	x20, x1
  4028c4:	mov	x19, x0
  4028c8:	str	x21, [sp, #16]
  4028cc:	mov	x29, sp
  4028d0:	cbz	x0, 402904 <ferror@plt+0x1204>
  4028d4:	ldrb	w21, [x19]
  4028d8:	mov	x8, x19
  4028dc:	cbz	w21, 402908 <ferror@plt+0x1208>
  4028e0:	bl	4015a0 <__ctype_b_loc@plt>
  4028e4:	ldr	x9, [x0]
  4028e8:	mov	x8, x19
  4028ec:	and	x10, x21, #0xff
  4028f0:	ldrh	w10, [x9, x10, lsl #1]
  4028f4:	tbz	w10, #12, 402908 <ferror@plt+0x1208>
  4028f8:	ldrb	w21, [x8, #1]!
  4028fc:	cbnz	w21, 4028ec <ferror@plt+0x11ec>
  402900:	b	402908 <ferror@plt+0x1208>
  402904:	mov	x8, xzr
  402908:	cbz	x20, 402910 <ferror@plt+0x1210>
  40290c:	str	x8, [x20]
  402910:	cmp	x8, x19
  402914:	b.ls	402928 <ferror@plt+0x1228>  // b.plast
  402918:	ldrb	w8, [x8]
  40291c:	cmp	w8, #0x0
  402920:	cset	w0, eq  // eq = none
  402924:	b	40292c <ferror@plt+0x122c>
  402928:	mov	w0, wzr
  40292c:	ldp	x20, x19, [sp, #32]
  402930:	ldr	x21, [sp, #16]
  402934:	ldp	x29, x30, [sp], #48
  402938:	ret
  40293c:	sub	sp, sp, #0x110
  402940:	stp	x29, x30, [sp, #208]
  402944:	add	x29, sp, #0xd0
  402948:	mov	x8, #0xffffffffffffffd0    	// #-48
  40294c:	mov	x9, sp
  402950:	sub	x10, x29, #0x50
  402954:	stp	x28, x23, [sp, #224]
  402958:	stp	x22, x21, [sp, #240]
  40295c:	stp	x20, x19, [sp, #256]
  402960:	mov	x20, x1
  402964:	mov	x19, x0
  402968:	movk	x8, #0xff80, lsl #32
  40296c:	add	x11, x29, #0x40
  402970:	add	x9, x9, #0x80
  402974:	add	x22, x10, #0x30
  402978:	mov	w23, #0xffffffd0            	// #-48
  40297c:	stp	x2, x3, [x29, #-80]
  402980:	stp	x4, x5, [x29, #-64]
  402984:	stp	x6, x7, [x29, #-48]
  402988:	stp	q1, q2, [sp, #16]
  40298c:	stp	q3, q4, [sp, #48]
  402990:	str	q0, [sp]
  402994:	stp	q5, q6, [sp, #80]
  402998:	str	q7, [sp, #112]
  40299c:	stp	x9, x8, [x29, #-16]
  4029a0:	stp	x11, x22, [x29, #-32]
  4029a4:	tbnz	w23, #31, 4029b0 <ferror@plt+0x12b0>
  4029a8:	mov	w8, w23
  4029ac:	b	4029c8 <ferror@plt+0x12c8>
  4029b0:	add	w8, w23, #0x8
  4029b4:	cmn	w23, #0x8
  4029b8:	stur	w8, [x29, #-8]
  4029bc:	b.gt	4029c8 <ferror@plt+0x12c8>
  4029c0:	add	x9, x22, w23, sxtw
  4029c4:	b	4029d4 <ferror@plt+0x12d4>
  4029c8:	ldur	x9, [x29, #-32]
  4029cc:	add	x10, x9, #0x8
  4029d0:	stur	x10, [x29, #-32]
  4029d4:	ldr	x1, [x9]
  4029d8:	cbz	x1, 402a50 <ferror@plt+0x1350>
  4029dc:	tbnz	w8, #31, 4029e8 <ferror@plt+0x12e8>
  4029e0:	mov	w23, w8
  4029e4:	b	402a00 <ferror@plt+0x1300>
  4029e8:	add	w23, w8, #0x8
  4029ec:	cmn	w8, #0x8
  4029f0:	stur	w23, [x29, #-8]
  4029f4:	b.gt	402a00 <ferror@plt+0x1300>
  4029f8:	add	x8, x22, w8, sxtw
  4029fc:	b	402a0c <ferror@plt+0x130c>
  402a00:	ldur	x8, [x29, #-32]
  402a04:	add	x9, x8, #0x8
  402a08:	stur	x9, [x29, #-32]
  402a0c:	ldr	x21, [x8]
  402a10:	cbz	x21, 402a50 <ferror@plt+0x1350>
  402a14:	mov	x0, x19
  402a18:	bl	401570 <strcmp@plt>
  402a1c:	cbz	w0, 402a34 <ferror@plt+0x1334>
  402a20:	mov	x0, x19
  402a24:	mov	x1, x21
  402a28:	bl	401570 <strcmp@plt>
  402a2c:	cbnz	w0, 4029a4 <ferror@plt+0x12a4>
  402a30:	b	402a38 <ferror@plt+0x1338>
  402a34:	mov	w0, #0x1                   	// #1
  402a38:	ldp	x20, x19, [sp, #256]
  402a3c:	ldp	x22, x21, [sp, #240]
  402a40:	ldp	x28, x23, [sp, #224]
  402a44:	ldp	x29, x30, [sp, #208]
  402a48:	add	sp, sp, #0x110
  402a4c:	ret
  402a50:	adrp	x8, 415000 <ferror@plt+0x13900>
  402a54:	ldr	w0, [x8, #488]
  402a58:	adrp	x1, 404000 <ferror@plt+0x2900>
  402a5c:	add	x1, x1, #0x4e6
  402a60:	mov	x2, x20
  402a64:	mov	x3, x19
  402a68:	bl	401660 <errx@plt>
  402a6c:	cbz	x1, 402a90 <ferror@plt+0x1390>
  402a70:	sxtb	w8, w2
  402a74:	ldrsb	w9, [x0]
  402a78:	cbz	w9, 402a90 <ferror@plt+0x1390>
  402a7c:	cmp	w8, w9
  402a80:	b.eq	402a94 <ferror@plt+0x1394>  // b.none
  402a84:	sub	x1, x1, #0x1
  402a88:	add	x0, x0, #0x1
  402a8c:	cbnz	x1, 402a74 <ferror@plt+0x1374>
  402a90:	mov	x0, xzr
  402a94:	ret
  402a98:	stp	x29, x30, [sp, #-32]!
  402a9c:	stp	x20, x19, [sp, #16]
  402aa0:	mov	x29, sp
  402aa4:	mov	x20, x1
  402aa8:	mov	x19, x0
  402aac:	bl	402aec <ferror@plt+0x13ec>
  402ab0:	cmp	w0, w0, sxth
  402ab4:	b.ne	402ac4 <ferror@plt+0x13c4>  // b.any
  402ab8:	ldp	x20, x19, [sp, #16]
  402abc:	ldp	x29, x30, [sp], #32
  402ac0:	ret
  402ac4:	bl	401690 <__errno_location@plt>
  402ac8:	mov	w8, #0x22                  	// #34
  402acc:	str	w8, [x0]
  402ad0:	adrp	x8, 415000 <ferror@plt+0x13900>
  402ad4:	ldr	w0, [x8, #488]
  402ad8:	adrp	x1, 404000 <ferror@plt+0x2900>
  402adc:	add	x1, x1, #0x4e6
  402ae0:	mov	x2, x20
  402ae4:	mov	x3, x19
  402ae8:	bl	4016e0 <err@plt>
  402aec:	stp	x29, x30, [sp, #-32]!
  402af0:	stp	x20, x19, [sp, #16]
  402af4:	mov	x29, sp
  402af8:	mov	x20, x1
  402afc:	mov	x19, x0
  402b00:	bl	402ba4 <ferror@plt+0x14a4>
  402b04:	cmp	x0, w0, sxtw
  402b08:	b.ne	402b18 <ferror@plt+0x1418>  // b.any
  402b0c:	ldp	x20, x19, [sp, #16]
  402b10:	ldp	x29, x30, [sp], #32
  402b14:	ret
  402b18:	bl	401690 <__errno_location@plt>
  402b1c:	mov	w8, #0x22                  	// #34
  402b20:	str	w8, [x0]
  402b24:	adrp	x8, 415000 <ferror@plt+0x13900>
  402b28:	ldr	w0, [x8, #488]
  402b2c:	adrp	x1, 404000 <ferror@plt+0x2900>
  402b30:	add	x1, x1, #0x4e6
  402b34:	mov	x2, x20
  402b38:	mov	x3, x19
  402b3c:	bl	4016e0 <err@plt>
  402b40:	mov	w2, #0xa                   	// #10
  402b44:	b	402b48 <ferror@plt+0x1448>
  402b48:	stp	x29, x30, [sp, #-32]!
  402b4c:	stp	x20, x19, [sp, #16]
  402b50:	mov	x29, sp
  402b54:	mov	x20, x1
  402b58:	mov	x19, x0
  402b5c:	bl	402c60 <ferror@plt+0x1560>
  402b60:	cmp	w0, #0x10, lsl #12
  402b64:	b.cs	402b74 <ferror@plt+0x1474>  // b.hs, b.nlast
  402b68:	ldp	x20, x19, [sp, #16]
  402b6c:	ldp	x29, x30, [sp], #32
  402b70:	ret
  402b74:	bl	401690 <__errno_location@plt>
  402b78:	mov	w8, #0x22                  	// #34
  402b7c:	str	w8, [x0]
  402b80:	adrp	x8, 415000 <ferror@plt+0x13900>
  402b84:	ldr	w0, [x8, #488]
  402b88:	adrp	x1, 404000 <ferror@plt+0x2900>
  402b8c:	add	x1, x1, #0x4e6
  402b90:	mov	x2, x20
  402b94:	mov	x3, x19
  402b98:	bl	4016e0 <err@plt>
  402b9c:	mov	w2, #0x10                  	// #16
  402ba0:	b	402b48 <ferror@plt+0x1448>
  402ba4:	stp	x29, x30, [sp, #-48]!
  402ba8:	mov	x29, sp
  402bac:	str	x21, [sp, #16]
  402bb0:	stp	x20, x19, [sp, #32]
  402bb4:	mov	x20, x1
  402bb8:	mov	x19, x0
  402bbc:	str	xzr, [x29, #24]
  402bc0:	bl	401690 <__errno_location@plt>
  402bc4:	str	wzr, [x0]
  402bc8:	cbz	x19, 402c18 <ferror@plt+0x1518>
  402bcc:	ldrb	w8, [x19]
  402bd0:	cbz	w8, 402c18 <ferror@plt+0x1518>
  402bd4:	mov	x21, x0
  402bd8:	add	x1, x29, #0x18
  402bdc:	mov	w2, #0xa                   	// #10
  402be0:	mov	x0, x19
  402be4:	bl	4013e0 <strtoimax@plt>
  402be8:	ldr	w8, [x21]
  402bec:	cbnz	w8, 402c34 <ferror@plt+0x1534>
  402bf0:	ldr	x8, [x29, #24]
  402bf4:	cmp	x8, x19
  402bf8:	b.eq	402c18 <ferror@plt+0x1518>  // b.none
  402bfc:	cbz	x8, 402c08 <ferror@plt+0x1508>
  402c00:	ldrb	w8, [x8]
  402c04:	cbnz	w8, 402c18 <ferror@plt+0x1518>
  402c08:	ldp	x20, x19, [sp, #32]
  402c0c:	ldr	x21, [sp, #16]
  402c10:	ldp	x29, x30, [sp], #48
  402c14:	ret
  402c18:	adrp	x8, 415000 <ferror@plt+0x13900>
  402c1c:	ldr	w0, [x8, #488]
  402c20:	adrp	x1, 404000 <ferror@plt+0x2900>
  402c24:	add	x1, x1, #0x4e6
  402c28:	mov	x2, x20
  402c2c:	mov	x3, x19
  402c30:	bl	401660 <errx@plt>
  402c34:	adrp	x9, 415000 <ferror@plt+0x13900>
  402c38:	ldr	w0, [x9, #488]
  402c3c:	cmp	w8, #0x22
  402c40:	b.ne	402c20 <ferror@plt+0x1520>  // b.any
  402c44:	adrp	x1, 404000 <ferror@plt+0x2900>
  402c48:	add	x1, x1, #0x4e6
  402c4c:	mov	x2, x20
  402c50:	mov	x3, x19
  402c54:	bl	4016e0 <err@plt>
  402c58:	mov	w2, #0xa                   	// #10
  402c5c:	b	402c60 <ferror@plt+0x1560>
  402c60:	stp	x29, x30, [sp, #-32]!
  402c64:	stp	x20, x19, [sp, #16]
  402c68:	mov	x29, sp
  402c6c:	mov	x20, x1
  402c70:	mov	x19, x0
  402c74:	bl	402cc4 <ferror@plt+0x15c4>
  402c78:	lsr	x8, x0, #32
  402c7c:	cbnz	x8, 402c8c <ferror@plt+0x158c>
  402c80:	ldp	x20, x19, [sp, #16]
  402c84:	ldp	x29, x30, [sp], #32
  402c88:	ret
  402c8c:	bl	401690 <__errno_location@plt>
  402c90:	mov	w8, #0x22                  	// #34
  402c94:	str	w8, [x0]
  402c98:	adrp	x8, 415000 <ferror@plt+0x13900>
  402c9c:	ldr	w0, [x8, #488]
  402ca0:	adrp	x1, 404000 <ferror@plt+0x2900>
  402ca4:	add	x1, x1, #0x4e6
  402ca8:	mov	x2, x20
  402cac:	mov	x3, x19
  402cb0:	bl	4016e0 <err@plt>
  402cb4:	mov	w2, #0x10                  	// #16
  402cb8:	b	402c60 <ferror@plt+0x1560>
  402cbc:	mov	w2, #0xa                   	// #10
  402cc0:	b	402cc4 <ferror@plt+0x15c4>
  402cc4:	sub	sp, sp, #0x40
  402cc8:	stp	x29, x30, [sp, #16]
  402ccc:	stp	x22, x21, [sp, #32]
  402cd0:	stp	x20, x19, [sp, #48]
  402cd4:	add	x29, sp, #0x10
  402cd8:	mov	w21, w2
  402cdc:	mov	x20, x1
  402ce0:	mov	x19, x0
  402ce4:	str	xzr, [sp, #8]
  402ce8:	bl	401690 <__errno_location@plt>
  402cec:	str	wzr, [x0]
  402cf0:	cbz	x19, 402d44 <ferror@plt+0x1644>
  402cf4:	ldrb	w8, [x19]
  402cf8:	cbz	w8, 402d44 <ferror@plt+0x1644>
  402cfc:	mov	x22, x0
  402d00:	add	x1, sp, #0x8
  402d04:	mov	x0, x19
  402d08:	mov	w2, w21
  402d0c:	bl	401530 <strtoumax@plt>
  402d10:	ldr	w8, [x22]
  402d14:	cbnz	w8, 402d60 <ferror@plt+0x1660>
  402d18:	ldr	x8, [sp, #8]
  402d1c:	cmp	x8, x19
  402d20:	b.eq	402d44 <ferror@plt+0x1644>  // b.none
  402d24:	cbz	x8, 402d30 <ferror@plt+0x1630>
  402d28:	ldrb	w8, [x8]
  402d2c:	cbnz	w8, 402d44 <ferror@plt+0x1644>
  402d30:	ldp	x20, x19, [sp, #48]
  402d34:	ldp	x22, x21, [sp, #32]
  402d38:	ldp	x29, x30, [sp, #16]
  402d3c:	add	sp, sp, #0x40
  402d40:	ret
  402d44:	adrp	x8, 415000 <ferror@plt+0x13900>
  402d48:	ldr	w0, [x8, #488]
  402d4c:	adrp	x1, 404000 <ferror@plt+0x2900>
  402d50:	add	x1, x1, #0x4e6
  402d54:	mov	x2, x20
  402d58:	mov	x3, x19
  402d5c:	bl	401660 <errx@plt>
  402d60:	adrp	x9, 415000 <ferror@plt+0x13900>
  402d64:	ldr	w0, [x9, #488]
  402d68:	cmp	w8, #0x22
  402d6c:	b.ne	402d4c <ferror@plt+0x164c>  // b.any
  402d70:	adrp	x1, 404000 <ferror@plt+0x2900>
  402d74:	add	x1, x1, #0x4e6
  402d78:	mov	x2, x20
  402d7c:	mov	x3, x19
  402d80:	bl	4016e0 <err@plt>
  402d84:	mov	w2, #0x10                  	// #16
  402d88:	b	402cc4 <ferror@plt+0x15c4>
  402d8c:	stp	x29, x30, [sp, #-48]!
  402d90:	mov	x29, sp
  402d94:	str	x21, [sp, #16]
  402d98:	stp	x20, x19, [sp, #32]
  402d9c:	mov	x20, x1
  402da0:	mov	x19, x0
  402da4:	str	xzr, [x29, #24]
  402da8:	bl	401690 <__errno_location@plt>
  402dac:	str	wzr, [x0]
  402db0:	cbz	x19, 402dfc <ferror@plt+0x16fc>
  402db4:	ldrb	w8, [x19]
  402db8:	cbz	w8, 402dfc <ferror@plt+0x16fc>
  402dbc:	mov	x21, x0
  402dc0:	add	x1, x29, #0x18
  402dc4:	mov	x0, x19
  402dc8:	bl	4013f0 <strtod@plt>
  402dcc:	ldr	w8, [x21]
  402dd0:	cbnz	w8, 402e18 <ferror@plt+0x1718>
  402dd4:	ldr	x8, [x29, #24]
  402dd8:	cmp	x8, x19
  402ddc:	b.eq	402dfc <ferror@plt+0x16fc>  // b.none
  402de0:	cbz	x8, 402dec <ferror@plt+0x16ec>
  402de4:	ldrb	w8, [x8]
  402de8:	cbnz	w8, 402dfc <ferror@plt+0x16fc>
  402dec:	ldp	x20, x19, [sp, #32]
  402df0:	ldr	x21, [sp, #16]
  402df4:	ldp	x29, x30, [sp], #48
  402df8:	ret
  402dfc:	adrp	x8, 415000 <ferror@plt+0x13900>
  402e00:	ldr	w0, [x8, #488]
  402e04:	adrp	x1, 404000 <ferror@plt+0x2900>
  402e08:	add	x1, x1, #0x4e6
  402e0c:	mov	x2, x20
  402e10:	mov	x3, x19
  402e14:	bl	401660 <errx@plt>
  402e18:	adrp	x9, 415000 <ferror@plt+0x13900>
  402e1c:	ldr	w0, [x9, #488]
  402e20:	cmp	w8, #0x22
  402e24:	b.ne	402e04 <ferror@plt+0x1704>  // b.any
  402e28:	adrp	x1, 404000 <ferror@plt+0x2900>
  402e2c:	add	x1, x1, #0x4e6
  402e30:	mov	x2, x20
  402e34:	mov	x3, x19
  402e38:	bl	4016e0 <err@plt>
  402e3c:	stp	x29, x30, [sp, #-48]!
  402e40:	mov	x29, sp
  402e44:	str	x21, [sp, #16]
  402e48:	stp	x20, x19, [sp, #32]
  402e4c:	mov	x20, x1
  402e50:	mov	x19, x0
  402e54:	str	xzr, [x29, #24]
  402e58:	bl	401690 <__errno_location@plt>
  402e5c:	str	wzr, [x0]
  402e60:	cbz	x19, 402eb0 <ferror@plt+0x17b0>
  402e64:	ldrb	w8, [x19]
  402e68:	cbz	w8, 402eb0 <ferror@plt+0x17b0>
  402e6c:	mov	x21, x0
  402e70:	add	x1, x29, #0x18
  402e74:	mov	w2, #0xa                   	// #10
  402e78:	mov	x0, x19
  402e7c:	bl	4015b0 <strtol@plt>
  402e80:	ldr	w8, [x21]
  402e84:	cbnz	w8, 402ecc <ferror@plt+0x17cc>
  402e88:	ldr	x8, [x29, #24]
  402e8c:	cmp	x8, x19
  402e90:	b.eq	402eb0 <ferror@plt+0x17b0>  // b.none
  402e94:	cbz	x8, 402ea0 <ferror@plt+0x17a0>
  402e98:	ldrb	w8, [x8]
  402e9c:	cbnz	w8, 402eb0 <ferror@plt+0x17b0>
  402ea0:	ldp	x20, x19, [sp, #32]
  402ea4:	ldr	x21, [sp, #16]
  402ea8:	ldp	x29, x30, [sp], #48
  402eac:	ret
  402eb0:	adrp	x8, 415000 <ferror@plt+0x13900>
  402eb4:	ldr	w0, [x8, #488]
  402eb8:	adrp	x1, 404000 <ferror@plt+0x2900>
  402ebc:	add	x1, x1, #0x4e6
  402ec0:	mov	x2, x20
  402ec4:	mov	x3, x19
  402ec8:	bl	401660 <errx@plt>
  402ecc:	adrp	x9, 415000 <ferror@plt+0x13900>
  402ed0:	ldr	w0, [x9, #488]
  402ed4:	cmp	w8, #0x22
  402ed8:	b.ne	402eb8 <ferror@plt+0x17b8>  // b.any
  402edc:	adrp	x1, 404000 <ferror@plt+0x2900>
  402ee0:	add	x1, x1, #0x4e6
  402ee4:	mov	x2, x20
  402ee8:	mov	x3, x19
  402eec:	bl	4016e0 <err@plt>
  402ef0:	stp	x29, x30, [sp, #-48]!
  402ef4:	mov	x29, sp
  402ef8:	str	x21, [sp, #16]
  402efc:	stp	x20, x19, [sp, #32]
  402f00:	mov	x20, x1
  402f04:	mov	x19, x0
  402f08:	str	xzr, [x29, #24]
  402f0c:	bl	401690 <__errno_location@plt>
  402f10:	str	wzr, [x0]
  402f14:	cbz	x19, 402f64 <ferror@plt+0x1864>
  402f18:	ldrb	w8, [x19]
  402f1c:	cbz	w8, 402f64 <ferror@plt+0x1864>
  402f20:	mov	x21, x0
  402f24:	add	x1, x29, #0x18
  402f28:	mov	w2, #0xa                   	// #10
  402f2c:	mov	x0, x19
  402f30:	bl	401380 <strtoul@plt>
  402f34:	ldr	w8, [x21]
  402f38:	cbnz	w8, 402f80 <ferror@plt+0x1880>
  402f3c:	ldr	x8, [x29, #24]
  402f40:	cmp	x8, x19
  402f44:	b.eq	402f64 <ferror@plt+0x1864>  // b.none
  402f48:	cbz	x8, 402f54 <ferror@plt+0x1854>
  402f4c:	ldrb	w8, [x8]
  402f50:	cbnz	w8, 402f64 <ferror@plt+0x1864>
  402f54:	ldp	x20, x19, [sp, #32]
  402f58:	ldr	x21, [sp, #16]
  402f5c:	ldp	x29, x30, [sp], #48
  402f60:	ret
  402f64:	adrp	x8, 415000 <ferror@plt+0x13900>
  402f68:	ldr	w0, [x8, #488]
  402f6c:	adrp	x1, 404000 <ferror@plt+0x2900>
  402f70:	add	x1, x1, #0x4e6
  402f74:	mov	x2, x20
  402f78:	mov	x3, x19
  402f7c:	bl	401660 <errx@plt>
  402f80:	adrp	x9, 415000 <ferror@plt+0x13900>
  402f84:	ldr	w0, [x9, #488]
  402f88:	cmp	w8, #0x22
  402f8c:	b.ne	402f6c <ferror@plt+0x186c>  // b.any
  402f90:	adrp	x1, 404000 <ferror@plt+0x2900>
  402f94:	add	x1, x1, #0x4e6
  402f98:	mov	x2, x20
  402f9c:	mov	x3, x19
  402fa0:	bl	4016e0 <err@plt>
  402fa4:	sub	sp, sp, #0x30
  402fa8:	stp	x20, x19, [sp, #32]
  402fac:	mov	x20, x1
  402fb0:	add	x1, sp, #0x8
  402fb4:	mov	x2, xzr
  402fb8:	stp	x29, x30, [sp, #16]
  402fbc:	add	x29, sp, #0x10
  402fc0:	mov	x19, x0
  402fc4:	bl	402490 <ferror@plt+0xd90>
  402fc8:	cbnz	w0, 402fe0 <ferror@plt+0x18e0>
  402fcc:	ldr	x0, [sp, #8]
  402fd0:	ldp	x20, x19, [sp, #32]
  402fd4:	ldp	x29, x30, [sp, #16]
  402fd8:	add	sp, sp, #0x30
  402fdc:	ret
  402fe0:	bl	401690 <__errno_location@plt>
  402fe4:	adrp	x9, 415000 <ferror@plt+0x13900>
  402fe8:	ldr	w8, [x0]
  402fec:	ldr	w0, [x9, #488]
  402ff0:	adrp	x1, 404000 <ferror@plt+0x2900>
  402ff4:	add	x1, x1, #0x4e6
  402ff8:	mov	x2, x20
  402ffc:	mov	x3, x19
  403000:	cbnz	w8, 403008 <ferror@plt+0x1908>
  403004:	bl	401660 <errx@plt>
  403008:	bl	4016e0 <err@plt>
  40300c:	stp	x29, x30, [sp, #-32]!
  403010:	str	x19, [sp, #16]
  403014:	mov	x19, x1
  403018:	mov	x1, x2
  40301c:	mov	x29, sp
  403020:	bl	402d8c <ferror@plt+0x168c>
  403024:	adrp	x8, 404000 <ferror@plt+0x2900>
  403028:	ldr	d1, [x8, #1216]
  40302c:	fcvtzs	x8, d0
  403030:	scvtf	d2, x8
  403034:	fsub	d0, d0, d2
  403038:	fmul	d0, d0, d1
  40303c:	fcvtzs	x9, d0
  403040:	stp	x8, x9, [x19]
  403044:	ldr	x19, [sp, #16]
  403048:	ldp	x29, x30, [sp], #32
  40304c:	ret
  403050:	and	w8, w0, #0xf000
  403054:	sub	w8, w8, #0x1, lsl #12
  403058:	lsr	w9, w8, #12
  40305c:	cmp	w9, #0xb
  403060:	mov	w8, wzr
  403064:	b.hi	4030b8 <ferror@plt+0x19b8>  // b.pmore
  403068:	adrp	x10, 404000 <ferror@plt+0x2900>
  40306c:	add	x10, x10, #0x4c8
  403070:	adr	x11, 403084 <ferror@plt+0x1984>
  403074:	ldrb	w12, [x10, x9]
  403078:	add	x11, x11, x12, lsl #2
  40307c:	mov	w9, #0x64                  	// #100
  403080:	br	x11
  403084:	mov	w9, #0x70                  	// #112
  403088:	b	4030b0 <ferror@plt+0x19b0>
  40308c:	mov	w9, #0x63                  	// #99
  403090:	b	4030b0 <ferror@plt+0x19b0>
  403094:	mov	w9, #0x62                  	// #98
  403098:	b	4030b0 <ferror@plt+0x19b0>
  40309c:	mov	w9, #0x6c                  	// #108
  4030a0:	b	4030b0 <ferror@plt+0x19b0>
  4030a4:	mov	w9, #0x73                  	// #115
  4030a8:	b	4030b0 <ferror@plt+0x19b0>
  4030ac:	mov	w9, #0x2d                  	// #45
  4030b0:	mov	w8, #0x1                   	// #1
  4030b4:	strb	w9, [x1]
  4030b8:	tst	w0, #0x100
  4030bc:	mov	w9, #0x72                  	// #114
  4030c0:	mov	w10, #0x2d                  	// #45
  4030c4:	add	x11, x1, x8
  4030c8:	mov	w12, #0x77                  	// #119
  4030cc:	csel	w17, w10, w9, eq  // eq = none
  4030d0:	tst	w0, #0x80
  4030d4:	mov	w14, #0x53                  	// #83
  4030d8:	mov	w15, #0x73                  	// #115
  4030dc:	mov	w16, #0x78                  	// #120
  4030e0:	strb	w17, [x11]
  4030e4:	csel	w17, w10, w12, eq  // eq = none
  4030e8:	tst	w0, #0x40
  4030ec:	orr	x13, x8, #0x2
  4030f0:	strb	w17, [x11, #1]
  4030f4:	csel	w11, w15, w14, ne  // ne = any
  4030f8:	csel	w17, w16, w10, ne  // ne = any
  4030fc:	tst	w0, #0x800
  403100:	csel	w11, w17, w11, eq  // eq = none
  403104:	add	x13, x13, x1
  403108:	tst	w0, #0x20
  40310c:	strb	w11, [x13]
  403110:	csel	w11, w10, w9, eq  // eq = none
  403114:	tst	w0, #0x10
  403118:	strb	w11, [x13, #1]
  40311c:	csel	w11, w10, w12, eq  // eq = none
  403120:	tst	w0, #0x8
  403124:	csel	w14, w15, w14, ne  // ne = any
  403128:	csel	w15, w16, w10, ne  // ne = any
  40312c:	tst	w0, #0x400
  403130:	orr	x8, x8, #0x6
  403134:	csel	w14, w15, w14, eq  // eq = none
  403138:	tst	w0, #0x4
  40313c:	add	x8, x8, x1
  403140:	csel	w9, w10, w9, eq  // eq = none
  403144:	tst	w0, #0x2
  403148:	mov	w17, #0x54                  	// #84
  40314c:	strb	w11, [x13, #2]
  403150:	mov	w11, #0x74                  	// #116
  403154:	strb	w14, [x13, #3]
  403158:	strb	w9, [x8]
  40315c:	csel	w9, w10, w12, eq  // eq = none
  403160:	tst	w0, #0x1
  403164:	strb	w9, [x8, #1]
  403168:	csel	w9, w11, w17, ne  // ne = any
  40316c:	csel	w10, w16, w10, ne  // ne = any
  403170:	tst	w0, #0x200
  403174:	csel	w9, w10, w9, eq  // eq = none
  403178:	mov	x0, x1
  40317c:	strb	w9, [x8, #2]
  403180:	strb	wzr, [x8, #3]
  403184:	ret
  403188:	sub	sp, sp, #0x50
  40318c:	add	x8, sp, #0x8
  403190:	stp	x29, x30, [sp, #48]
  403194:	stp	x20, x19, [sp, #64]
  403198:	add	x29, sp, #0x30
  40319c:	tbz	w0, #1, 4031ac <ferror@plt+0x1aac>
  4031a0:	orr	x8, x8, #0x1
  4031a4:	mov	w9, #0x20                  	// #32
  4031a8:	strb	w9, [sp, #8]
  4031ac:	mov	x9, xzr
  4031b0:	add	x10, x9, #0xa
  4031b4:	lsr	x11, x1, x10
  4031b8:	cbz	x11, 4031d0 <ferror@plt+0x1ad0>
  4031bc:	cmp	x10, #0x33
  4031c0:	mov	x9, x10
  4031c4:	b.cc	4031b0 <ferror@plt+0x1ab0>  // b.lo, b.ul, b.last
  4031c8:	mov	w9, #0x3c                  	// #60
  4031cc:	b	4031d4 <ferror@plt+0x1ad4>
  4031d0:	cbz	w9, 403288 <ferror@plt+0x1b88>
  4031d4:	mov	w10, #0x6667                	// #26215
  4031d8:	movk	w10, #0x6666, lsl #16
  4031dc:	smull	x10, w9, w10
  4031e0:	adrp	x11, 404000 <ferror@plt+0x2900>
  4031e4:	lsr	x12, x10, #63
  4031e8:	asr	x10, x10, #34
  4031ec:	add	x11, x11, #0x4ef
  4031f0:	add	w10, w10, w12
  4031f4:	ldrb	w12, [x11, w10, sxtw]
  4031f8:	mov	x10, #0xffffffffffffffff    	// #-1
  4031fc:	lsl	x10, x10, x9
  403200:	mov	x11, x8
  403204:	lsr	x19, x1, x9
  403208:	bic	x10, x1, x10
  40320c:	strb	w12, [x11], #1
  403210:	tbz	w0, #0, 40322c <ferror@plt+0x1b2c>
  403214:	add	w12, w9, #0x9
  403218:	cmp	w12, #0x13
  40321c:	b.cc	40322c <ferror@plt+0x1b2c>  // b.lo, b.ul, b.last
  403220:	mov	w11, #0x4269                	// #17001
  403224:	sturh	w11, [x8, #1]
  403228:	add	x11, x8, #0x3
  40322c:	strb	wzr, [x11]
  403230:	cbz	x10, 403300 <ferror@plt+0x1c00>
  403234:	sub	w8, w9, #0xa
  403238:	lsr	x8, x10, x8
  40323c:	tbnz	w0, #2, 403254 <ferror@plt+0x1b54>
  403240:	sub	x9, x8, #0x3b6
  403244:	cmp	x9, #0x64
  403248:	b.cs	403298 <ferror@plt+0x1b98>  // b.hs, b.nlast
  40324c:	add	w19, w19, #0x1
  403250:	b	403300 <ferror@plt+0x1c00>
  403254:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403258:	add	x8, x8, #0x5
  40325c:	movk	x9, #0xcccd
  403260:	umulh	x10, x8, x9
  403264:	lsr	x20, x10, #3
  403268:	mul	x9, x20, x9
  40326c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403270:	ror	x9, x9, #1
  403274:	movk	x10, #0x1999, lsl #48
  403278:	cmp	x9, x10
  40327c:	b.ls	40329c <ferror@plt+0x1b9c>  // b.plast
  403280:	cbnz	x20, 4032bc <ferror@plt+0x1bbc>
  403284:	b	403300 <ferror@plt+0x1c00>
  403288:	mov	w9, #0x42                  	// #66
  40328c:	strh	w9, [x8]
  403290:	mov	w19, w1
  403294:	b	403300 <ferror@plt+0x1c00>
  403298:	add	x8, x8, #0x32
  40329c:	mov	x9, #0xf5c3                	// #62915
  4032a0:	movk	x9, #0x5c28, lsl #16
  4032a4:	movk	x9, #0xc28f, lsl #32
  4032a8:	lsr	x8, x8, #2
  4032ac:	movk	x9, #0x28f5, lsl #48
  4032b0:	umulh	x8, x8, x9
  4032b4:	lsr	x20, x8, #2
  4032b8:	cbz	x20, 403300 <ferror@plt+0x1c00>
  4032bc:	bl	401450 <localeconv@plt>
  4032c0:	cbz	x0, 4032d4 <ferror@plt+0x1bd4>
  4032c4:	ldr	x4, [x0]
  4032c8:	cbz	x4, 4032d4 <ferror@plt+0x1bd4>
  4032cc:	ldrb	w8, [x4]
  4032d0:	cbnz	w8, 4032dc <ferror@plt+0x1bdc>
  4032d4:	adrp	x4, 404000 <ferror@plt+0x2900>
  4032d8:	add	x4, x4, #0x4f7
  4032dc:	adrp	x2, 404000 <ferror@plt+0x2900>
  4032e0:	add	x2, x2, #0x4f9
  4032e4:	add	x0, sp, #0x10
  4032e8:	add	x6, sp, #0x8
  4032ec:	mov	w1, #0x20                  	// #32
  4032f0:	mov	w3, w19
  4032f4:	mov	x5, x20
  4032f8:	bl	401440 <snprintf@plt>
  4032fc:	b	40331c <ferror@plt+0x1c1c>
  403300:	adrp	x2, 404000 <ferror@plt+0x2900>
  403304:	add	x2, x2, #0x503
  403308:	add	x0, sp, #0x10
  40330c:	add	x4, sp, #0x8
  403310:	mov	w1, #0x20                  	// #32
  403314:	mov	w3, w19
  403318:	bl	401440 <snprintf@plt>
  40331c:	add	x0, sp, #0x10
  403320:	bl	4014e0 <strdup@plt>
  403324:	ldp	x20, x19, [sp, #64]
  403328:	ldp	x29, x30, [sp, #48]
  40332c:	add	sp, sp, #0x50
  403330:	ret
  403334:	stp	x29, x30, [sp, #-64]!
  403338:	stp	x24, x23, [sp, #16]
  40333c:	stp	x22, x21, [sp, #32]
  403340:	stp	x20, x19, [sp, #48]
  403344:	mov	x29, sp
  403348:	cbz	x0, 4033fc <ferror@plt+0x1cfc>
  40334c:	mov	x19, x3
  403350:	mov	x9, x0
  403354:	mov	w0, #0xffffffff            	// #-1
  403358:	cbz	x3, 403400 <ferror@plt+0x1d00>
  40335c:	mov	x20, x2
  403360:	cbz	x2, 403400 <ferror@plt+0x1d00>
  403364:	mov	x21, x1
  403368:	cbz	x1, 403400 <ferror@plt+0x1d00>
  40336c:	ldrb	w10, [x9]
  403370:	cbz	w10, 403400 <ferror@plt+0x1d00>
  403374:	mov	x23, xzr
  403378:	mov	x8, xzr
  40337c:	add	x22, x9, #0x1
  403380:	cmp	x23, x20
  403384:	b.cs	403414 <ferror@plt+0x1d14>  // b.hs, b.nlast
  403388:	and	w11, w10, #0xff
  40338c:	ldrb	w10, [x22]
  403390:	sub	x9, x22, #0x1
  403394:	cmp	x8, #0x0
  403398:	csel	x8, x9, x8, eq  // eq = none
  40339c:	cmp	w11, #0x2c
  4033a0:	csel	x9, x9, xzr, eq  // eq = none
  4033a4:	cmp	w10, #0x0
  4033a8:	csel	x24, x22, x9, eq  // eq = none
  4033ac:	cbz	x8, 4033e8 <ferror@plt+0x1ce8>
  4033b0:	cbz	x24, 4033e8 <ferror@plt+0x1ce8>
  4033b4:	subs	x1, x24, x8
  4033b8:	b.ls	4033fc <ferror@plt+0x1cfc>  // b.plast
  4033bc:	mov	x0, x8
  4033c0:	blr	x19
  4033c4:	cmn	w0, #0x1
  4033c8:	b.eq	4033fc <ferror@plt+0x1cfc>  // b.none
  4033cc:	str	w0, [x21, x23, lsl #2]
  4033d0:	ldrb	w8, [x24]
  4033d4:	add	x0, x23, #0x1
  4033d8:	cbz	w8, 403400 <ferror@plt+0x1d00>
  4033dc:	ldrb	w10, [x22]
  4033e0:	mov	x8, xzr
  4033e4:	b	4033ec <ferror@plt+0x1cec>
  4033e8:	mov	x0, x23
  4033ec:	add	x22, x22, #0x1
  4033f0:	mov	x23, x0
  4033f4:	cbnz	w10, 403380 <ferror@plt+0x1c80>
  4033f8:	b	403400 <ferror@plt+0x1d00>
  4033fc:	mov	w0, #0xffffffff            	// #-1
  403400:	ldp	x20, x19, [sp, #48]
  403404:	ldp	x22, x21, [sp, #32]
  403408:	ldp	x24, x23, [sp, #16]
  40340c:	ldp	x29, x30, [sp], #64
  403410:	ret
  403414:	mov	w0, #0xfffffffe            	// #-2
  403418:	b	403400 <ferror@plt+0x1d00>
  40341c:	stp	x29, x30, [sp, #-32]!
  403420:	str	x19, [sp, #16]
  403424:	mov	x29, sp
  403428:	cbz	x0, 40344c <ferror@plt+0x1d4c>
  40342c:	mov	x19, x3
  403430:	mov	w8, #0xffffffff            	// #-1
  403434:	cbz	x3, 403450 <ferror@plt+0x1d50>
  403438:	ldrb	w9, [x0]
  40343c:	cbz	w9, 403450 <ferror@plt+0x1d50>
  403440:	ldr	x8, [x19]
  403444:	cmp	x8, x2
  403448:	b.ls	403460 <ferror@plt+0x1d60>  // b.plast
  40344c:	mov	w8, #0xffffffff            	// #-1
  403450:	ldr	x19, [sp, #16]
  403454:	mov	w0, w8
  403458:	ldp	x29, x30, [sp], #32
  40345c:	ret
  403460:	cmp	w9, #0x2b
  403464:	b.ne	403470 <ferror@plt+0x1d70>  // b.any
  403468:	add	x0, x0, #0x1
  40346c:	b	403478 <ferror@plt+0x1d78>
  403470:	mov	x8, xzr
  403474:	str	xzr, [x19]
  403478:	add	x1, x1, x8, lsl #2
  40347c:	sub	x2, x2, x8
  403480:	mov	x3, x4
  403484:	bl	403334 <ferror@plt+0x1c34>
  403488:	mov	w8, w0
  40348c:	cmp	w0, #0x1
  403490:	b.lt	403450 <ferror@plt+0x1d50>  // b.tstop
  403494:	ldr	x9, [x19]
  403498:	add	x9, x9, w8, uxtw
  40349c:	str	x9, [x19]
  4034a0:	b	403450 <ferror@plt+0x1d50>
  4034a4:	stp	x29, x30, [sp, #-64]!
  4034a8:	mov	x8, x0
  4034ac:	mov	w0, #0xffffffea            	// #-22
  4034b0:	str	x23, [sp, #16]
  4034b4:	stp	x22, x21, [sp, #32]
  4034b8:	stp	x20, x19, [sp, #48]
  4034bc:	mov	x29, sp
  4034c0:	cbz	x1, 403560 <ferror@plt+0x1e60>
  4034c4:	cbz	x8, 403560 <ferror@plt+0x1e60>
  4034c8:	mov	x19, x2
  4034cc:	cbz	x2, 403560 <ferror@plt+0x1e60>
  4034d0:	ldrb	w9, [x8]
  4034d4:	cbz	w9, 40355c <ferror@plt+0x1e5c>
  4034d8:	mov	x20, x1
  4034dc:	mov	x0, xzr
  4034e0:	add	x21, x8, #0x1
  4034e4:	mov	w22, #0x1                   	// #1
  4034e8:	mov	x8, x21
  4034ec:	ldrb	w10, [x8], #-1
  4034f0:	and	w9, w9, #0xff
  4034f4:	cmp	x0, #0x0
  4034f8:	csel	x0, x8, x0, eq  // eq = none
  4034fc:	cmp	w9, #0x2c
  403500:	csel	x8, x8, xzr, eq  // eq = none
  403504:	cmp	w10, #0x0
  403508:	mov	w9, w10
  40350c:	csel	x23, x21, x8, eq  // eq = none
  403510:	cbz	x0, 403554 <ferror@plt+0x1e54>
  403514:	cbz	x23, 403554 <ferror@plt+0x1e54>
  403518:	subs	x1, x23, x0
  40351c:	b.ls	403574 <ferror@plt+0x1e74>  // b.plast
  403520:	blr	x19
  403524:	tbnz	w0, #31, 403560 <ferror@plt+0x1e60>
  403528:	mov	w8, w0
  40352c:	lsr	x8, x8, #3
  403530:	ldrb	w9, [x20, x8]
  403534:	and	w10, w0, #0x7
  403538:	lsl	w10, w22, w10
  40353c:	orr	w9, w9, w10
  403540:	strb	w9, [x20, x8]
  403544:	ldrb	w8, [x23]
  403548:	cbz	w8, 40355c <ferror@plt+0x1e5c>
  40354c:	ldrb	w9, [x21]
  403550:	mov	x0, xzr
  403554:	add	x21, x21, #0x1
  403558:	cbnz	w9, 4034e8 <ferror@plt+0x1de8>
  40355c:	mov	w0, wzr
  403560:	ldp	x20, x19, [sp, #48]
  403564:	ldp	x22, x21, [sp, #32]
  403568:	ldr	x23, [sp, #16]
  40356c:	ldp	x29, x30, [sp], #64
  403570:	ret
  403574:	mov	w0, #0xffffffff            	// #-1
  403578:	b	403560 <ferror@plt+0x1e60>
  40357c:	stp	x29, x30, [sp, #-48]!
  403580:	mov	x8, x0
  403584:	mov	w0, #0xffffffea            	// #-22
  403588:	stp	x22, x21, [sp, #16]
  40358c:	stp	x20, x19, [sp, #32]
  403590:	mov	x29, sp
  403594:	cbz	x1, 403620 <ferror@plt+0x1f20>
  403598:	cbz	x8, 403620 <ferror@plt+0x1f20>
  40359c:	mov	x19, x2
  4035a0:	cbz	x2, 403620 <ferror@plt+0x1f20>
  4035a4:	ldrb	w9, [x8]
  4035a8:	cbz	w9, 40361c <ferror@plt+0x1f1c>
  4035ac:	mov	x20, x1
  4035b0:	mov	x0, xzr
  4035b4:	add	x21, x8, #0x1
  4035b8:	mov	x8, x21
  4035bc:	ldrb	w10, [x8], #-1
  4035c0:	and	w9, w9, #0xff
  4035c4:	cmp	x0, #0x0
  4035c8:	csel	x0, x8, x0, eq  // eq = none
  4035cc:	cmp	w9, #0x2c
  4035d0:	csel	x8, x8, xzr, eq  // eq = none
  4035d4:	cmp	w10, #0x0
  4035d8:	mov	w9, w10
  4035dc:	csel	x22, x21, x8, eq  // eq = none
  4035e0:	cbz	x0, 403614 <ferror@plt+0x1f14>
  4035e4:	cbz	x22, 403614 <ferror@plt+0x1f14>
  4035e8:	subs	x1, x22, x0
  4035ec:	b.ls	403630 <ferror@plt+0x1f30>  // b.plast
  4035f0:	blr	x19
  4035f4:	tbnz	x0, #63, 403620 <ferror@plt+0x1f20>
  4035f8:	ldr	x8, [x20]
  4035fc:	orr	x8, x8, x0
  403600:	str	x8, [x20]
  403604:	ldrb	w8, [x22]
  403608:	cbz	w8, 40361c <ferror@plt+0x1f1c>
  40360c:	ldrb	w9, [x21]
  403610:	mov	x0, xzr
  403614:	add	x21, x21, #0x1
  403618:	cbnz	w9, 4035b8 <ferror@plt+0x1eb8>
  40361c:	mov	w0, wzr
  403620:	ldp	x20, x19, [sp, #32]
  403624:	ldp	x22, x21, [sp, #16]
  403628:	ldp	x29, x30, [sp], #48
  40362c:	ret
  403630:	mov	w0, #0xffffffff            	// #-1
  403634:	b	403620 <ferror@plt+0x1f20>
  403638:	stp	x29, x30, [sp, #-64]!
  40363c:	mov	x29, sp
  403640:	str	x23, [sp, #16]
  403644:	stp	x22, x21, [sp, #32]
  403648:	stp	x20, x19, [sp, #48]
  40364c:	str	xzr, [x29, #24]
  403650:	cbz	x0, 403728 <ferror@plt+0x2028>
  403654:	mov	w21, w3
  403658:	mov	x19, x2
  40365c:	mov	x23, x1
  403660:	mov	x22, x0
  403664:	str	w3, [x1]
  403668:	str	w3, [x2]
  40366c:	bl	401690 <__errno_location@plt>
  403670:	str	wzr, [x0]
  403674:	ldrb	w8, [x22]
  403678:	mov	x20, x0
  40367c:	cmp	w8, #0x3a
  403680:	b.ne	40368c <ferror@plt+0x1f8c>  // b.any
  403684:	add	x21, x22, #0x1
  403688:	b	4036e8 <ferror@plt+0x1fe8>
  40368c:	add	x1, x29, #0x18
  403690:	mov	w2, #0xa                   	// #10
  403694:	mov	x0, x22
  403698:	bl	4015b0 <strtol@plt>
  40369c:	str	w0, [x23]
  4036a0:	str	w0, [x19]
  4036a4:	ldr	x8, [x29, #24]
  4036a8:	mov	w0, #0xffffffff            	// #-1
  4036ac:	cmp	x8, x22
  4036b0:	b.eq	403728 <ferror@plt+0x2028>  // b.none
  4036b4:	ldr	w9, [x20]
  4036b8:	cbnz	w9, 403728 <ferror@plt+0x2028>
  4036bc:	cbz	x8, 403728 <ferror@plt+0x2028>
  4036c0:	ldrb	w9, [x8]
  4036c4:	cmp	w9, #0x2d
  4036c8:	b.eq	4036dc <ferror@plt+0x1fdc>  // b.none
  4036cc:	cmp	w9, #0x3a
  4036d0:	b.ne	403724 <ferror@plt+0x2024>  // b.any
  4036d4:	ldrb	w9, [x8, #1]
  4036d8:	cbz	w9, 40373c <ferror@plt+0x203c>
  4036dc:	add	x21, x8, #0x1
  4036e0:	str	xzr, [x29, #24]
  4036e4:	str	wzr, [x20]
  4036e8:	add	x1, x29, #0x18
  4036ec:	mov	w2, #0xa                   	// #10
  4036f0:	mov	x0, x21
  4036f4:	bl	4015b0 <strtol@plt>
  4036f8:	str	w0, [x19]
  4036fc:	ldr	w8, [x20]
  403700:	mov	w0, #0xffffffff            	// #-1
  403704:	cbnz	w8, 403728 <ferror@plt+0x2028>
  403708:	ldr	x8, [x29, #24]
  40370c:	cbz	x8, 403728 <ferror@plt+0x2028>
  403710:	cmp	x8, x21
  403714:	mov	w0, #0xffffffff            	// #-1
  403718:	b.eq	403728 <ferror@plt+0x2028>  // b.none
  40371c:	ldrb	w8, [x8]
  403720:	cbnz	w8, 403728 <ferror@plt+0x2028>
  403724:	mov	w0, wzr
  403728:	ldp	x20, x19, [sp, #48]
  40372c:	ldp	x22, x21, [sp, #32]
  403730:	ldr	x23, [sp, #16]
  403734:	ldp	x29, x30, [sp], #64
  403738:	ret
  40373c:	str	w21, [x19]
  403740:	b	403724 <ferror@plt+0x2024>
  403744:	sub	sp, sp, #0x40
  403748:	mov	w8, wzr
  40374c:	stp	x29, x30, [sp, #16]
  403750:	str	x21, [sp, #32]
  403754:	stp	x20, x19, [sp, #48]
  403758:	add	x29, sp, #0x10
  40375c:	cbz	x1, 4037fc <ferror@plt+0x20fc>
  403760:	cbz	x0, 4037fc <ferror@plt+0x20fc>
  403764:	mov	x20, x1
  403768:	add	x1, x29, #0x18
  40376c:	bl	403814 <ferror@plt+0x2114>
  403770:	mov	x19, x0
  403774:	add	x1, sp, #0x8
  403778:	mov	x0, x20
  40377c:	bl	403814 <ferror@plt+0x2114>
  403780:	ldr	x20, [x29, #24]
  403784:	ldr	x8, [sp, #8]
  403788:	mov	x21, x0
  40378c:	add	x9, x8, x20
  403790:	cmp	x9, #0x1
  403794:	b.eq	4037a0 <ferror@plt+0x20a0>  // b.none
  403798:	cbnz	x9, 4037c0 <ferror@plt+0x20c0>
  40379c:	b	4037f8 <ferror@plt+0x20f8>
  4037a0:	cbz	x19, 4037b0 <ferror@plt+0x20b0>
  4037a4:	ldrb	w9, [x19]
  4037a8:	cmp	w9, #0x2f
  4037ac:	b.eq	4037f8 <ferror@plt+0x20f8>  // b.none
  4037b0:	cbz	x21, 4037f0 <ferror@plt+0x20f0>
  4037b4:	ldrb	w9, [x21]
  4037b8:	cmp	w9, #0x2f
  4037bc:	b.eq	4037f8 <ferror@plt+0x20f8>  // b.none
  4037c0:	cbz	x19, 4037f0 <ferror@plt+0x20f0>
  4037c4:	cbz	x21, 4037f0 <ferror@plt+0x20f0>
  4037c8:	cmp	x20, x8
  4037cc:	b.ne	4037f0 <ferror@plt+0x20f0>  // b.any
  4037d0:	mov	x0, x19
  4037d4:	mov	x1, x21
  4037d8:	mov	x2, x20
  4037dc:	bl	401490 <strncmp@plt>
  4037e0:	cbnz	w0, 4037f0 <ferror@plt+0x20f0>
  4037e4:	add	x0, x19, x20
  4037e8:	add	x20, x21, x20
  4037ec:	b	403768 <ferror@plt+0x2068>
  4037f0:	mov	w8, wzr
  4037f4:	b	4037fc <ferror@plt+0x20fc>
  4037f8:	mov	w8, #0x1                   	// #1
  4037fc:	ldp	x20, x19, [sp, #48]
  403800:	ldr	x21, [sp, #32]
  403804:	ldp	x29, x30, [sp, #16]
  403808:	mov	w0, w8
  40380c:	add	sp, sp, #0x40
  403810:	ret
  403814:	mov	x8, x0
  403818:	str	xzr, [x1]
  40381c:	mov	x0, x8
  403820:	cbz	x8, 40384c <ferror@plt+0x214c>
  403824:	ldrb	w8, [x0]
  403828:	cmp	w8, #0x2f
  40382c:	b.ne	403844 <ferror@plt+0x2144>  // b.any
  403830:	mov	x8, x0
  403834:	ldrb	w9, [x8, #1]!
  403838:	cmp	w9, #0x2f
  40383c:	b.eq	40381c <ferror@plt+0x211c>  // b.none
  403840:	b	403850 <ferror@plt+0x2150>
  403844:	cbnz	w8, 403850 <ferror@plt+0x2150>
  403848:	mov	x0, xzr
  40384c:	ret
  403850:	mov	w8, #0x1                   	// #1
  403854:	str	x8, [x1]
  403858:	ldrb	w9, [x0, x8]
  40385c:	cbz	w9, 40384c <ferror@plt+0x214c>
  403860:	cmp	w9, #0x2f
  403864:	b.eq	40384c <ferror@plt+0x214c>  // b.none
  403868:	add	x8, x8, #0x1
  40386c:	b	403854 <ferror@plt+0x2154>
  403870:	stp	x29, x30, [sp, #-64]!
  403874:	orr	x8, x0, x1
  403878:	stp	x24, x23, [sp, #16]
  40387c:	stp	x22, x21, [sp, #32]
  403880:	stp	x20, x19, [sp, #48]
  403884:	mov	x29, sp
  403888:	cbz	x8, 4038bc <ferror@plt+0x21bc>
  40388c:	mov	x19, x1
  403890:	mov	x21, x0
  403894:	mov	x20, x2
  403898:	cbz	x0, 4038d8 <ferror@plt+0x21d8>
  40389c:	cbz	x19, 4038f4 <ferror@plt+0x21f4>
  4038a0:	mov	x0, x21
  4038a4:	bl	401390 <strlen@plt>
  4038a8:	mvn	x8, x0
  4038ac:	cmp	x8, x20
  4038b0:	b.cs	4038fc <ferror@plt+0x21fc>  // b.hs, b.nlast
  4038b4:	mov	x22, xzr
  4038b8:	b	403938 <ferror@plt+0x2238>
  4038bc:	adrp	x0, 404000 <ferror@plt+0x2900>
  4038c0:	add	x0, x0, #0x237
  4038c4:	ldp	x20, x19, [sp, #48]
  4038c8:	ldp	x22, x21, [sp, #32]
  4038cc:	ldp	x24, x23, [sp, #16]
  4038d0:	ldp	x29, x30, [sp], #64
  4038d4:	b	4014e0 <strdup@plt>
  4038d8:	mov	x0, x19
  4038dc:	mov	x1, x20
  4038e0:	ldp	x20, x19, [sp, #48]
  4038e4:	ldp	x22, x21, [sp, #32]
  4038e8:	ldp	x24, x23, [sp, #16]
  4038ec:	ldp	x29, x30, [sp], #64
  4038f0:	b	4015e0 <strndup@plt>
  4038f4:	mov	x0, x21
  4038f8:	b	4038c4 <ferror@plt+0x21c4>
  4038fc:	add	x24, x0, x20
  403900:	mov	x23, x0
  403904:	add	x0, x24, #0x1
  403908:	bl	401470 <malloc@plt>
  40390c:	mov	x22, x0
  403910:	cbz	x0, 403938 <ferror@plt+0x2238>
  403914:	mov	x0, x22
  403918:	mov	x1, x21
  40391c:	mov	x2, x23
  403920:	bl	401360 <memcpy@plt>
  403924:	add	x0, x22, x23
  403928:	mov	x1, x19
  40392c:	mov	x2, x20
  403930:	bl	401360 <memcpy@plt>
  403934:	strb	wzr, [x22, x24]
  403938:	mov	x0, x22
  40393c:	ldp	x20, x19, [sp, #48]
  403940:	ldp	x22, x21, [sp, #32]
  403944:	ldp	x24, x23, [sp, #16]
  403948:	ldp	x29, x30, [sp], #64
  40394c:	ret
  403950:	stp	x29, x30, [sp, #-32]!
  403954:	stp	x20, x19, [sp, #16]
  403958:	mov	x19, x1
  40395c:	mov	x20, x0
  403960:	mov	x29, sp
  403964:	cbz	x1, 403978 <ferror@plt+0x2278>
  403968:	mov	x0, x19
  40396c:	bl	401390 <strlen@plt>
  403970:	mov	x2, x0
  403974:	b	40397c <ferror@plt+0x227c>
  403978:	mov	x2, xzr
  40397c:	mov	x0, x20
  403980:	mov	x1, x19
  403984:	ldp	x20, x19, [sp, #16]
  403988:	ldp	x29, x30, [sp], #32
  40398c:	b	403870 <ferror@plt+0x2170>
  403990:	sub	sp, sp, #0x120
  403994:	stp	x29, x30, [sp, #256]
  403998:	add	x29, sp, #0x100
  40399c:	add	x9, sp, #0x80
  4039a0:	mov	x10, sp
  4039a4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4039a8:	add	x8, x29, #0x20
  4039ac:	movk	x11, #0xff80, lsl #32
  4039b0:	add	x9, x9, #0x30
  4039b4:	add	x10, x10, #0x80
  4039b8:	stp	x8, x9, [x29, #-32]
  4039bc:	stp	x10, x11, [x29, #-16]
  4039c0:	stp	q1, q2, [sp, #16]
  4039c4:	str	q0, [sp]
  4039c8:	ldp	q0, q1, [x29, #-32]
  4039cc:	stp	x28, x19, [sp, #272]
  4039d0:	mov	x19, x0
  4039d4:	stp	x2, x3, [sp, #128]
  4039d8:	sub	x0, x29, #0x28
  4039dc:	sub	x2, x29, #0x50
  4039e0:	stp	x4, x5, [sp, #144]
  4039e4:	stp	x6, x7, [sp, #160]
  4039e8:	stp	q3, q4, [sp, #48]
  4039ec:	stp	q5, q6, [sp, #80]
  4039f0:	str	q7, [sp, #112]
  4039f4:	stp	q0, q1, [x29, #-80]
  4039f8:	bl	4015d0 <vasprintf@plt>
  4039fc:	tbnz	w0, #31, 403a24 <ferror@plt+0x2324>
  403a00:	ldur	x1, [x29, #-40]
  403a04:	mov	w2, w0
  403a08:	mov	x0, x19
  403a0c:	bl	403870 <ferror@plt+0x2170>
  403a10:	ldur	x8, [x29, #-40]
  403a14:	mov	x19, x0
  403a18:	mov	x0, x8
  403a1c:	bl	4015c0 <free@plt>
  403a20:	b	403a28 <ferror@plt+0x2328>
  403a24:	mov	x19, xzr
  403a28:	mov	x0, x19
  403a2c:	ldp	x28, x19, [sp, #272]
  403a30:	ldp	x29, x30, [sp, #256]
  403a34:	add	sp, sp, #0x120
  403a38:	ret
  403a3c:	stp	x29, x30, [sp, #-80]!
  403a40:	stp	x24, x23, [sp, #32]
  403a44:	stp	x22, x21, [sp, #48]
  403a48:	stp	x20, x19, [sp, #64]
  403a4c:	ldr	x19, [x0]
  403a50:	str	x25, [sp, #16]
  403a54:	mov	x29, sp
  403a58:	ldrb	w8, [x19]
  403a5c:	cbz	w8, 403b5c <ferror@plt+0x245c>
  403a60:	mov	x20, x0
  403a64:	mov	x22, x1
  403a68:	mov	x0, x19
  403a6c:	mov	x1, x2
  403a70:	mov	w23, w3
  403a74:	mov	x21, x2
  403a78:	bl	4015f0 <strspn@plt>
  403a7c:	add	x19, x19, x0
  403a80:	ldrb	w25, [x19]
  403a84:	cbz	x25, 403b58 <ferror@plt+0x2458>
  403a88:	cbz	w23, 403b0c <ferror@plt+0x240c>
  403a8c:	cmp	w25, #0x3f
  403a90:	b.hi	403b28 <ferror@plt+0x2428>  // b.pmore
  403a94:	mov	w8, #0x1                   	// #1
  403a98:	mov	x9, #0x1                   	// #1
  403a9c:	lsl	x8, x8, x25
  403aa0:	movk	x9, #0x84, lsl #32
  403aa4:	and	x8, x8, x9
  403aa8:	cbz	x8, 403b28 <ferror@plt+0x2428>
  403aac:	add	x23, x19, #0x1
  403ab0:	add	x1, x29, #0x1c
  403ab4:	mov	x0, x23
  403ab8:	strb	w25, [x29, #28]
  403abc:	strb	wzr, [x29, #29]
  403ac0:	bl	403b7c <ferror@plt+0x247c>
  403ac4:	str	x0, [x22]
  403ac8:	add	x8, x0, x19
  403acc:	ldrb	w8, [x8, #1]
  403ad0:	cbz	w8, 403b58 <ferror@plt+0x2458>
  403ad4:	cmp	w8, w25
  403ad8:	b.ne	403b58 <ferror@plt+0x2458>  // b.any
  403adc:	add	x8, x0, x19
  403ae0:	ldrsb	w1, [x8, #2]
  403ae4:	mov	x24, x0
  403ae8:	cbz	w1, 403af8 <ferror@plt+0x23f8>
  403aec:	mov	x0, x21
  403af0:	bl	401600 <strchr@plt>
  403af4:	cbz	x0, 403b58 <ferror@plt+0x2458>
  403af8:	add	x8, x19, x24
  403afc:	add	x8, x8, #0x2
  403b00:	str	x8, [x20]
  403b04:	mov	x19, x23
  403b08:	b	403b60 <ferror@plt+0x2460>
  403b0c:	mov	x0, x19
  403b10:	mov	x1, x21
  403b14:	bl	401670 <strcspn@plt>
  403b18:	add	x8, x19, x0
  403b1c:	str	x0, [x22]
  403b20:	str	x8, [x20]
  403b24:	b	403b60 <ferror@plt+0x2460>
  403b28:	mov	x0, x19
  403b2c:	mov	x1, x21
  403b30:	bl	403b7c <ferror@plt+0x247c>
  403b34:	str	x0, [x22]
  403b38:	add	x22, x19, x0
  403b3c:	ldrsb	w1, [x22]
  403b40:	cbz	w1, 403b50 <ferror@plt+0x2450>
  403b44:	mov	x0, x21
  403b48:	bl	401600 <strchr@plt>
  403b4c:	cbz	x0, 403b58 <ferror@plt+0x2458>
  403b50:	str	x22, [x20]
  403b54:	b	403b60 <ferror@plt+0x2460>
  403b58:	str	x19, [x20]
  403b5c:	mov	x19, xzr
  403b60:	mov	x0, x19
  403b64:	ldp	x20, x19, [sp, #64]
  403b68:	ldp	x22, x21, [sp, #48]
  403b6c:	ldp	x24, x23, [sp, #32]
  403b70:	ldr	x25, [sp, #16]
  403b74:	ldp	x29, x30, [sp], #80
  403b78:	ret
  403b7c:	stp	x29, x30, [sp, #-48]!
  403b80:	stp	x20, x19, [sp, #32]
  403b84:	ldrb	w9, [x0]
  403b88:	str	x21, [sp, #16]
  403b8c:	mov	x29, sp
  403b90:	cbz	w9, 403bec <ferror@plt+0x24ec>
  403b94:	mov	x19, x1
  403b98:	mov	x21, xzr
  403b9c:	mov	w8, wzr
  403ba0:	add	x20, x0, #0x1
  403ba4:	cbz	w8, 403bbc <ferror@plt+0x24bc>
  403ba8:	mov	w8, wzr
  403bac:	ldrb	w9, [x20, x21]
  403bb0:	add	x21, x21, #0x1
  403bb4:	cbnz	w9, 403ba4 <ferror@plt+0x24a4>
  403bb8:	b	403be8 <ferror@plt+0x24e8>
  403bbc:	and	w8, w9, #0xff
  403bc0:	cmp	w8, #0x5c
  403bc4:	b.ne	403bd0 <ferror@plt+0x24d0>  // b.any
  403bc8:	mov	w8, #0x1                   	// #1
  403bcc:	b	403bac <ferror@plt+0x24ac>
  403bd0:	sxtb	w1, w9
  403bd4:	mov	x0, x19
  403bd8:	bl	401600 <strchr@plt>
  403bdc:	cbz	x0, 403ba8 <ferror@plt+0x24a8>
  403be0:	mov	w8, wzr
  403be4:	b	403bf4 <ferror@plt+0x24f4>
  403be8:	b	403bf4 <ferror@plt+0x24f4>
  403bec:	mov	w8, wzr
  403bf0:	mov	w21, wzr
  403bf4:	sub	w8, w21, w8
  403bf8:	ldp	x20, x19, [sp, #32]
  403bfc:	ldr	x21, [sp, #16]
  403c00:	sxtw	x0, w8
  403c04:	ldp	x29, x30, [sp], #48
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-32]!
  403c10:	str	x19, [sp, #16]
  403c14:	mov	x19, x0
  403c18:	mov	x29, sp
  403c1c:	mov	x0, x19
  403c20:	bl	4014c0 <fgetc@plt>
  403c24:	cmp	w0, #0xa
  403c28:	b.eq	403c3c <ferror@plt+0x253c>  // b.none
  403c2c:	cmn	w0, #0x1
  403c30:	b.ne	403c1c <ferror@plt+0x251c>  // b.any
  403c34:	mov	w0, #0x1                   	// #1
  403c38:	b	403c40 <ferror@plt+0x2540>
  403c3c:	mov	w0, wzr
  403c40:	ldr	x19, [sp, #16]
  403c44:	ldp	x29, x30, [sp], #32
  403c48:	ret
  403c4c:	cbz	x0, 403c6c <ferror@plt+0x256c>
  403c50:	ldr	x0, [x0]
  403c54:	cbz	x0, 403c6c <ferror@plt+0x256c>
  403c58:	ldr	x8, [x0]
  403c5c:	cmp	x8, x1
  403c60:	b.eq	403c6c <ferror@plt+0x256c>  // b.none
  403c64:	ldr	x0, [x0, #16]
  403c68:	cbnz	x0, 403c58 <ferror@plt+0x2558>
  403c6c:	ret
  403c70:	mov	w0, #0x1                   	// #1
  403c74:	mov	w1, #0x10                  	// #16
  403c78:	b	4014d0 <calloc@plt>
  403c7c:	stp	x29, x30, [sp, #-48]!
  403c80:	stp	x20, x19, [sp, #32]
  403c84:	ldr	x20, [x0]
  403c88:	mov	x19, x0
  403c8c:	str	x21, [sp, #16]
  403c90:	mov	x29, sp
  403c94:	cbz	x20, 403cb0 <ferror@plt+0x25b0>
  403c98:	ldp	x0, x21, [x20, #8]
  403c9c:	bl	4015c0 <free@plt>
  403ca0:	mov	x0, x20
  403ca4:	bl	4015c0 <free@plt>
  403ca8:	mov	x20, x21
  403cac:	cbnz	x21, 403c98 <ferror@plt+0x2598>
  403cb0:	mov	x0, x19
  403cb4:	ldp	x20, x19, [sp, #32]
  403cb8:	ldr	x21, [sp, #16]
  403cbc:	ldp	x29, x30, [sp], #48
  403cc0:	b	4015c0 <free@plt>
  403cc4:	stp	x29, x30, [sp, #-32]!
  403cc8:	stp	x20, x19, [sp, #16]
  403ccc:	mov	x19, x1
  403cd0:	mov	x20, x0
  403cd4:	mov	x29, sp
  403cd8:	cbz	x0, 403cf8 <ferror@plt+0x25f8>
  403cdc:	ldr	x8, [x20]
  403ce0:	cbz	x8, 403cf8 <ferror@plt+0x25f8>
  403ce4:	ldr	x9, [x8]
  403ce8:	cmp	x9, x19
  403cec:	b.eq	403d24 <ferror@plt+0x2624>  // b.none
  403cf0:	ldr	x8, [x8, #16]
  403cf4:	cbnz	x8, 403ce4 <ferror@plt+0x25e4>
  403cf8:	mov	w0, w19
  403cfc:	bl	401580 <getpwuid@plt>
  403d00:	cbz	x0, 403d0c <ferror@plt+0x260c>
  403d04:	ldr	x1, [x0]
  403d08:	b	403d10 <ferror@plt+0x2610>
  403d0c:	mov	x1, xzr
  403d10:	mov	x0, x20
  403d14:	mov	x2, x19
  403d18:	ldp	x20, x19, [sp, #16]
  403d1c:	ldp	x29, x30, [sp], #32
  403d20:	b	403d30 <ferror@plt+0x2630>
  403d24:	ldp	x20, x19, [sp, #16]
  403d28:	ldp	x29, x30, [sp], #32
  403d2c:	ret
  403d30:	stp	x29, x30, [sp, #-64]!
  403d34:	stp	x28, x23, [sp, #16]
  403d38:	stp	x22, x21, [sp, #32]
  403d3c:	stp	x20, x19, [sp, #48]
  403d40:	mov	x29, sp
  403d44:	sub	sp, sp, #0x410
  403d48:	mov	x23, x1
  403d4c:	mov	x19, x0
  403d50:	mov	w0, #0x1                   	// #1
  403d54:	mov	w1, #0x18                  	// #24
  403d58:	mov	x22, x2
  403d5c:	bl	4014d0 <calloc@plt>
  403d60:	cbz	x0, 403e40 <ferror@plt+0x2740>
  403d64:	mov	x20, x0
  403d68:	str	x22, [x0]
  403d6c:	cbz	x23, 403d9c <ferror@plt+0x269c>
  403d70:	add	x0, sp, #0xc
  403d74:	mov	w2, #0x100                 	// #256
  403d78:	mov	x1, x23
  403d7c:	bl	4013b0 <mbstowcs@plt>
  403d80:	cbz	x0, 403da4 <ferror@plt+0x26a4>
  403d84:	add	x0, sp, #0xc
  403d88:	mov	w1, #0x100                 	// #256
  403d8c:	str	wzr, [sp, #1036]
  403d90:	bl	401480 <wcswidth@plt>
  403d94:	mov	w21, w0
  403d98:	b	403db0 <ferror@plt+0x26b0>
  403d9c:	mov	w21, wzr
  403da0:	b	403dd4 <ferror@plt+0x26d4>
  403da4:	mov	x0, x23
  403da8:	bl	401390 <strlen@plt>
  403dac:	mov	x21, x0
  403db0:	cmp	w21, #0x1
  403db4:	b.lt	403dd4 <ferror@plt+0x26d4>  // b.tstop
  403db8:	mov	x0, x23
  403dbc:	bl	4014e0 <strdup@plt>
  403dc0:	str	x0, [x20, #8]
  403dc4:	cbnz	x0, 403dec <ferror@plt+0x26ec>
  403dc8:	mov	x0, x20
  403dcc:	bl	4015c0 <free@plt>
  403dd0:	b	403e40 <ferror@plt+0x2740>
  403dd4:	adrp	x1, 404000 <ferror@plt+0x2900>
  403dd8:	add	x0, x20, #0x8
  403ddc:	add	x1, x1, #0x508
  403de0:	mov	x2, x22
  403de4:	bl	401430 <asprintf@plt>
  403de8:	tbnz	w0, #31, 403dc8 <ferror@plt+0x26c8>
  403dec:	ldr	x9, [x19]
  403df0:	cbz	x9, 403e08 <ferror@plt+0x2708>
  403df4:	mov	x8, x9
  403df8:	ldr	x9, [x9, #16]
  403dfc:	cbnz	x9, 403df0 <ferror@plt+0x26f0>
  403e00:	add	x8, x8, #0x10
  403e04:	b	403e0c <ferror@plt+0x270c>
  403e08:	mov	x8, x19
  403e0c:	cmp	w21, #0x0
  403e10:	str	x20, [x8]
  403e14:	b.gt	403e30 <ferror@plt+0x2730>
  403e18:	ldr	x0, [x20, #8]
  403e1c:	cbz	x0, 403e2c <ferror@plt+0x272c>
  403e20:	bl	401390 <strlen@plt>
  403e24:	mov	x21, x0
  403e28:	b	403e30 <ferror@plt+0x2730>
  403e2c:	mov	w21, wzr
  403e30:	ldr	w8, [x19, #8]
  403e34:	cmp	w8, w21
  403e38:	csel	w8, w21, w8, lt  // lt = tstop
  403e3c:	str	w8, [x19, #8]
  403e40:	add	sp, sp, #0x410
  403e44:	ldp	x20, x19, [sp, #48]
  403e48:	ldp	x22, x21, [sp, #32]
  403e4c:	ldp	x28, x23, [sp, #16]
  403e50:	ldp	x29, x30, [sp], #64
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-32]!
  403e5c:	stp	x20, x19, [sp, #16]
  403e60:	mov	x19, x1
  403e64:	mov	x20, x0
  403e68:	mov	x29, sp
  403e6c:	cbz	x0, 403e8c <ferror@plt+0x278c>
  403e70:	ldr	x8, [x20]
  403e74:	cbz	x8, 403e8c <ferror@plt+0x278c>
  403e78:	ldr	x9, [x8]
  403e7c:	cmp	x9, x19
  403e80:	b.eq	403eb8 <ferror@plt+0x27b8>  // b.none
  403e84:	ldr	x8, [x8, #16]
  403e88:	cbnz	x8, 403e78 <ferror@plt+0x2778>
  403e8c:	mov	w0, w19
  403e90:	bl	4016c0 <getgrgid@plt>
  403e94:	cbz	x0, 403ea0 <ferror@plt+0x27a0>
  403e98:	ldr	x1, [x0]
  403e9c:	b	403ea4 <ferror@plt+0x27a4>
  403ea0:	mov	x1, xzr
  403ea4:	mov	x0, x20
  403ea8:	mov	x2, x19
  403eac:	ldp	x20, x19, [sp, #16]
  403eb0:	ldp	x29, x30, [sp], #32
  403eb4:	b	403d30 <ferror@plt+0x2630>
  403eb8:	ldp	x20, x19, [sp, #16]
  403ebc:	ldp	x29, x30, [sp], #32
  403ec0:	ret
  403ec4:	nop
  403ec8:	stp	x29, x30, [sp, #-64]!
  403ecc:	mov	x29, sp
  403ed0:	stp	x19, x20, [sp, #16]
  403ed4:	adrp	x20, 414000 <ferror@plt+0x12900>
  403ed8:	add	x20, x20, #0xdf0
  403edc:	stp	x21, x22, [sp, #32]
  403ee0:	adrp	x21, 414000 <ferror@plt+0x12900>
  403ee4:	add	x21, x21, #0xde8
  403ee8:	sub	x20, x20, x21
  403eec:	mov	w22, w0
  403ef0:	stp	x23, x24, [sp, #48]
  403ef4:	mov	x23, x1
  403ef8:	mov	x24, x2
  403efc:	bl	401328 <memcpy@plt-0x38>
  403f00:	cmp	xzr, x20, asr #3
  403f04:	b.eq	403f30 <ferror@plt+0x2830>  // b.none
  403f08:	asr	x20, x20, #3
  403f0c:	mov	x19, #0x0                   	// #0
  403f10:	ldr	x3, [x21, x19, lsl #3]
  403f14:	mov	x2, x24
  403f18:	add	x19, x19, #0x1
  403f1c:	mov	x1, x23
  403f20:	mov	w0, w22
  403f24:	blr	x3
  403f28:	cmp	x20, x19
  403f2c:	b.ne	403f10 <ferror@plt+0x2810>  // b.any
  403f30:	ldp	x19, x20, [sp, #16]
  403f34:	ldp	x21, x22, [sp, #32]
  403f38:	ldp	x23, x24, [sp, #48]
  403f3c:	ldp	x29, x30, [sp], #64
  403f40:	ret
  403f44:	nop
  403f48:	ret
  403f4c:	nop
  403f50:	adrp	x2, 415000 <ferror@plt+0x13900>
  403f54:	mov	x1, #0x0                   	// #0
  403f58:	ldr	x2, [x2, #480]
  403f5c:	b	401410 <__cxa_atexit@plt>
  403f60:	mov	x2, x1
  403f64:	mov	x1, x0
  403f68:	mov	w0, #0x0                   	// #0
  403f6c:	b	4016b0 <__xstat@plt>
  403f70:	mov	x2, x1
  403f74:	mov	x1, x0
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	b	401620 <__lxstat@plt>

Disassembly of section .fini:

0000000000403f80 <.fini>:
  403f80:	stp	x29, x30, [sp, #-16]!
  403f84:	mov	x29, sp
  403f88:	ldp	x29, x30, [sp], #16
  403f8c:	ret
