/* Copyright (c) 2011-2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/mfd/ak49xx/ak4962_registers.h>
#include "ak4962.h"

const u8 ak4962_reg_readable[AK4962_CACHE_SIZE] = {
	[FLOW_CONTROL_1] = 1,
	[FLOW_CONTROL_2] = 1,
	[FLOW_CONTROL_3] = 1,
	[POWER_MANAGEMENT_1] = 1,
	[POWER_MANAGEMENT_2] = 1,
	[POWER_MANAGEMENT_3] = 1,
	[POWER_MANAGEMENT_4] = 1,
	[POWER_MANAGEMENT_5] = 1,
	[POWER_MANAGEMENT_6] = 1,
	[POWER_MANAGEMENT_7] = 1,
	[POWER_MANAGEMENT_8] = 1,
	[POWER_MANAGEMENT_9] = 1,
	[POWER_MANAGEMENT_10] = 1,
	[LINEOUT2_SETTING] = 1,
	[OUTPUT_MODE_SETTING] = 1,
	[MIC_POWER_LEVEL] = 1,
	[MIC_AMP_1_LCH_GAIN] = 1,
	[MIC_AMP_1_RCH_GAIN] = 1,
	[MIC_AMP_2_LCH_GAIN] = 1,
	[MIC_AMP_2_RCH_GAIN] = 1,
	[MIC_AMP_3_GAIN] = 1,
	[MIC_INPUT_ATT] = 1,
	[MIC_INPUT_RESISTANCE] = 1,
	[CHARGE_PUMP_1_SETTING_1] = 1,
	[MIC_DEBUG_MODE1] = 1,
	[ADC_DEBUG_MODE1] = 1,
	[ADC_DEBUG_MODE2] = 1,
	[CLOCK_MODE_SELECT] = 1,
	[DIGITAL_FILTER_SELECT_1] = 1,
	[DIGITAL_FILTER_SELECT_2] = 1,
	[DIGITAL_FILTER_SELECT_3] = 1,
	[DIGITAL_MIC_1] = 1,
	[DIGITAL_MIC_2] = 1,
	[DIGITAL_MIC_3] = 1,
	[DAC1_MONO_MIXING] = 1,
	[DAC2_MONO_MIXING] = 1,
	[OUTPUT_VOLUME_SETTING] = 1,
	[CHARGE_PUMP_2_SETTING_1] = 1,
	[CHARGE_PUMP_2_SETTING_2] = 1,
	[CHARGE_PUMP_3_SETTING_1] = 1,
	[MODE_CONTROL] = 1,
	[ADC3_CONTROL] = 1,
	[CODEC_DEBUG_0] = 1,
	[CODEC_DEBUG_1] = 1,
	[CODEC_DEBUG_2] = 1,
	[CODEC_DEBUG_3] = 1,
	[CODEC_DEBUG_4] = 1,
	[CODEC_DEBUG_5] = 1,
	[CODEC_DEBUG_6] = 1,
	[CODEC_DEBUG_7] = 1,
	[DETECTION_EVENT] = 1,
	[DETECTION_MASK_SELECT] = 1,
	[DETECTION_PM] = 1,
	[DETECTION_SETTING_1] = 1,
	[DETECTION_SETTING_2] = 1,
	[MIC_INPUT_SELECTOR_1] = 1,
	[MIC_INPUT_SELECTOR_2] = 1,
	[MIC_INPUT_SELECTOR_3] = 1,
	[LCH_OUTPUT_VOLUME_1] = 1,
	[RCH_OUTPUT_VOLUME_1] = 1,
	[LCH_OUTPUT_VOLUME_2] = 1,
	[RCH_OUTPUT_VOLUME_2] = 1,
	[HP_VOLUME_CONTROL] = 1,
	[LINEOUT1_VOLUME_CONTROL] = 1,
	[LINEOUT2_VOLUME_CONTROL] = 1,
	[PLL1_SOURCE_SELECTOR] = 1,
	[PLL1_REF_DIVISOR_H8] = 1,
	[PLL1_REF_DIVISOR_L8] = 1,
	[PLL1_FB_DIVISOR_H8] = 1,
	[PLL1_FB_DIVISOR_L8] = 1,
	[PLL2_SOURCE_SELECTOR] = 1,
	[PLL2_REF_DIVISOR_H8] = 1,
	[PLL2_REF_DIVISOR_L8] = 1,
	[PLL2_FB_DIVISOR_H8] = 1,
	[PLL2_FB_DIVISOR_L8] = 1,
	[MSYNC1_MSN_CKS] = 1,
	[MSYNC1_BDV] = 1,
	[MSYNC1_SDV] = 1,
	[MSYNC2_MSN_CKS] = 1,
	[MSYNC2_BDV] = 1,
	[MSYNC2_SDV] = 1,
	[MSYNC3_MSN_CKS] = 1,
	[MSYNC3_BDV] = 1,
	[MSYNC3_SDV] = 1,
	[MSYNC4_MSN_CKS] = 1,
	[MSYNC4_BDV] = 1,
	[MSYNC4_SDV] = 1,
	[MSYNC5_MSN_CKS] = 1,
	[MSYNC5_BDV] = 1,
	[MSYNC5_SDV] = 1,
	[MSYNC6_MSN_CKS] = 1,
	[MSYNC6_BDV] = 1,
	[MSYNC6_SDV] = 1,
	[MSYNC7_MSN_CKS] = 1,
	[MSYNC7_BDV] = 1,
	[MSYNC7_SDV] = 1,
	[MSYNC8_MSN_CKS] = 1,
	[MSYNC8_BDV] = 1,
	[MSYNC8_SDV] = 1,
	[MSYNC9_MSN_CKS] = 1,
	[MSYNC9_BDV] = 1,
	[MSYNC9_SDV] = 1,
	[MSYNC10_MSN_CKS] = 1,
	[MSYNC10_BDV] = 1,
	[MSYNC10_SDV] = 1,
	[MCKO_SOURCE_SELECTOR] = 1,
	[MCKO_DIVIDER] = 1,
	[CDCMCLK_SOURCE_SELECTOR] = 1,
	[CDCMCLK_DIVIDER] = 1,
	[DSPMCLK_SOURCE_SELECTOR] = 1,
	[BUSMCLK_DIVIDER] = 1,
	[SYNC_DOMAIN_SELECTOR1] = 1,
	[SYNC_DOMAIN_SELECTOR2] = 1,
	[SYNC_DOMAIN_SELECTOR3] = 1,
	[SYNC_DOMAIN_SELECTOR4] = 1,
	[SYNC_DOMAIN_SELECTOR5] = 1,
	[SYNC_DOMAIN_SELECTOR6] = 1,
	[SYNC_DOMAIN_SELECTOR7] = 1,
	[SYNC_DOMAIN_SELECTOR8] = 1,
	[SDTO1A_SOURCE_SELECTOR] = 1,
	[SDTO1B_SOURCE_SELECTOR] = 1,
	[SDTO2_SOURCE_SELECTOR] = 1,
	[SDTO3_SOURCE_SELECTOR] = 1,
	[SDTO4_SOURCE_SELECTOR] = 1,
	[SBO1_SOURCE_SELECTOR] = 1,
	[SBO2_SOURCE_SELECTOR] = 1,
	[DAC1_SOURCE_SELECTOR] = 1,
	[DAC2_SOURCE_SELECTOR] = 1,
	[DSPI1_SOURCE_SELECTOR] = 1,
	[DSPI2_SOURCE_SELECTOR] = 1,
	[DSPI3_SOURCE_SELECTOR] = 1,
	[DSPI4_SOURCE_SELECTOR] = 1,
	[DSPI5_SOURCE_SELECTOR] = 1,
	[MIXAI1_SOURCE_SELECTOR] = 1,
	[MIXAI2_SOURCE_SELECTOR] = 1,
	[MIXBI1_SOURCE_SELECTOR] = 1,
	[MIXBI2_SOURCE_SELECTOR] = 1,
	[MIXCI1_SOURCE_SELECTOR] = 1,
	[MIXCI2_SOURCE_SELECTOR] = 1,
	[MIXDI1_SOURCE_SELECTOR] = 1,
	[MIXDI2_SOURCE_SELECTOR] = 1,
	[SRCAI_SOURCE_SELECTOR] = 1,
	[SRCBI_SOURCE_SELECTOR] = 1,
	[SRCCI_SOURCE_SELECTOR] = 1,
	[SRCDI_SOURCE_SELECTOR] = 1,
	[SDTO1_TDM_FORMAT] = 1,
	[AIF1_FORMAT] = 1,
	[AIF2_FORMAT] = 1,
	[AIF3_FORMAT] = 1,
	[AIF4_FORMAT] = 1,
	[CODEC_AIF_FORMAT] = 1,
	[SRC_CLK_SETTING] = 1,
	[SRC_MUTE_CONTROL] = 1,
	[SRC_PHASE_GROUP] = 1,
	[MIXER_A_CONTROL] = 1,
	[MIXER_B_CONTROL] = 1,
	[MIXER_C_CONTROL] = 1,
	[MIXER_D_CONTROL] = 1,
	[DSP_SETTING1] = 1,
	[DSP_SETTING2] = 1,
	[DSP_SETTING3] = 1,
	[DSP_SETTING4] = 1,
	[DSP_SETTING5] = 1,
	[VIRTUAL_ADDRESS_CONTROL] = 1,
	[PAGE_SETTING] = 1,
	[EXTERNAL_JUMP] = 1,
	[RUN_STATE_DATA_LENGTH] = 1,
	[RUN_STATE_START_ADDR1] = 1,
	[RUN_STATE_START_ADDR2] = 1,
	[RUN_STATE_DATA_1] = 1,
	[RUN_STATE_DATA_2] = 1,
	[RUN_STATE_DATA_3] = 1,
	[RUN_STATE_DATA_4] = 1,
	[RUN_STATE_DATA_5] = 1,
	[RUN_STATE_DATA_6] = 1,
	[RUN_STATE_DATA_7] = 1,
	[RUN_STATE_DATA_8] = 1,
	[RUN_STATE_DATA_9] = 1,
	[RUN_STATE_DATA_10] = 1,
	[RUN_STATE_DATA_11] = 1,
	[RUN_STATE_DATA_12] = 1,
	[RUN_STATE_DATA_13] = 1,
	[RUN_STATE_DATA_14] = 1,
	[RUN_STATE_DATA_15] = 1,
	[RUN_STATE_DATA_16] = 1,
	[RUN_STATE_DATA_17] = 1,
	[RUN_STATE_DATA_18] = 1,
	[RUN_STATE_DATA_19] = 1,
	[RUN_STATE_DATA_20] = 1,
	[RUN_STATE_DATA_21] = 1,
	[RUN_STATE_DATA_22] = 1,
	[RUN_STATE_DATA_23] = 1,
	[RUN_STATE_DATA_24] = 1,
	[RUN_STATE_DATA_25] = 1,
	[RUN_STATE_DATA_26] = 1,
	[RUN_STATE_DATA_27] = 1,
	[RUN_STATE_DATA_28] = 1,
	[RUN_STATE_DATA_29] = 1,
	[RUN_STATE_DATA_30] = 1,
	[RUN_STATE_DATA_31] = 1,
	[RUN_STATE_DATA_32] = 1,
	[RUN_STATE_DATA_33] = 1,
	[RUN_STATE_DATA_34] = 1,
	[RUN_STATE_DATA_35] = 1,
	[RUN_STATE_DATA_36] = 1,
	[RUN_STATE_DATA_37] = 1,
	[RUN_STATE_DATA_38] = 1,
	[RUN_STATE_DATA_39] = 1,
	[RUN_STATE_DATA_40] = 1,
	[RUN_STATE_DATA_41] = 1,
	[RUN_STATE_DATA_42] = 1,
	[RUN_STATE_DATA_43] = 1,
	[RUN_STATE_DATA_44] = 1,
	[RUN_STATE_DATA_45] = 1,
	[RUN_STATE_DATA_46] = 1,
	[RUN_STATE_DATA_47] = 1,
	[RUN_STATE_DATA_48] = 1,
	[CRAM_RUN_EXE] = 1,
	[OFFREG_RUN_EXE] = 1,
	[PRAM_READY] = 1,
	[MIR_HOLD] = 1,
	[CRC_RESULT_H8] = 1,
	[CRC_RESULT_L8] = 1,
	[DEVICE_CODE] = 1,
	[HARDWARE_KEY] = 1,
	[DSP_STATUS] = 1,
	[SRC_STATUS] = 1,
	[MIR1_REGISTER_1] = 1,
	[MIR1_REGISTER_2] = 1,
	[MIR1_REGISTER_3] = 1,
	[MIR1_REGISTER_4] = 1,
	[MIR2_REGISTER_1] = 1,
	[MIR2_REGISTER_2] = 1,
	[MIR2_REGISTER_3] = 1,
	[MIR2_REGISTER_4] = 1,
	[MIR3_REGISTER_1] = 1,
	[MIR3_REGISTER_2] = 1,
	[MIR3_REGISTER_3] = 1,
	[MIR3_REGISTER_4] = 1,
	[MIR4_REGISTER_1] = 1,
	[MIR4_REGISTER_2] = 1,
	[MIR4_REGISTER_3] = 1,
	[MIR4_REGISTER_4] = 1,
	[JACK_DETECTION_EVENT] = 1,
	[JACK_DETECTION_STATUS] = 1,
	[SAR_DATA_VALUE] = 1,
	[LCH_IMPEDANCE_VALUE] = 1,
	[RCH_IMPEDANCE_VALUE] = 1,
	[IMPEDANCE_DETECTION] = 1,
	[MIC_DETECTION_LEVEL] = 1,
	[ANC_FILTER_ENABLE] = 1,
	[BQF_SETTING_0] = 1,
	[BQF_SETTING_1] = 1,
	[BQF_SETTING_2] = 1,
	[BQF_SETTING_3] = 1,
	[BQF_SETTING_4] = 1,
	[BQF_SETTING_5] = 1,
	[BQF_SETTING_6] = 1,
	[BQF_SETTING_7] = 1,
	[ANC_INPUTGAIN_LCH] = 1,
	[ANC_INPUTGAIN_RCH] = 1,
	[ANC_OUTPUTGAIN] = 1,
	[ANC_FILTER_SETTING_1] = 1,
	[ANC_FILTER_SETTING_2] = 1,
	[ANC_FILTER_SETTING_3] = 1,
	[ANC_FILTER_SETTING_4] = 1,
	[SRC_STATUS_1] = 1,
	[SRC_STATUS_2] = 1,
	[SRC_STATUS_3] = 1,
	[DSPI1_VIRT_MIXER] = 1,
	[DSPI2_VIRT_MIXER] = 1,
	[DSPI3_VIRT_MIXER] = 1,
	[DSPI4_VIRT_MIXER] = 1,
	[DSPI5_VIRT_MIXER] = 1,
};

const u8 ak4962_reg_defaults[AK4962_CACHE_SIZE] = {
	[FLOW_CONTROL_1] = FLOW_CONTROL_1_POR,
	[FLOW_CONTROL_2] = FLOW_CONTROL_2_POR,
	[FLOW_CONTROL_3] = FLOW_CONTROL_3_POR,
	[POWER_MANAGEMENT_1] = POWER_MANAGEMENT_1_POR,
	[POWER_MANAGEMENT_2] = POWER_MANAGEMENT_2_POR,
	[POWER_MANAGEMENT_3] = POWER_MANAGEMENT_3_POR,
	[POWER_MANAGEMENT_4] = POWER_MANAGEMENT_4_POR,
	[POWER_MANAGEMENT_5] = POWER_MANAGEMENT_5_POR,
	[POWER_MANAGEMENT_6] = POWER_MANAGEMENT_6_POR,
	[POWER_MANAGEMENT_7] = POWER_MANAGEMENT_7_POR,
	[POWER_MANAGEMENT_8] = POWER_MANAGEMENT_8_POR,
	[POWER_MANAGEMENT_9] = POWER_MANAGEMENT_9_POR,
	[POWER_MANAGEMENT_10] = POWER_MANAGEMENT_10_POR,
	[LINEOUT2_SETTING] = LINEOUT2_SETTING_POR,
	[OUTPUT_MODE_SETTING] = OUTPUT_MODE_SETTING_POR,
	[MIC_POWER_LEVEL] = MIC_POWER_LEVEL_POR,
	[MIC_AMP_1_LCH_GAIN] = MIC_AMP_1_LCH_GAIN_POR,
	[MIC_AMP_1_RCH_GAIN] = MIC_AMP_1_RCH_GAIN_POR,
	[MIC_AMP_2_LCH_GAIN] = MIC_AMP_2_LCH_GAIN_POR,
	[MIC_AMP_2_RCH_GAIN] = MIC_AMP_2_RCH_GAIN_POR,
	[MIC_AMP_3_GAIN] = MIC_AMP_3_GAIN_POR,
	[MIC_INPUT_ATT] = MIC_INPUT_ATT_POR,
	[MIC_INPUT_RESISTANCE] = MIC_INPUT_RESISTANCE_POR,
	[CHARGE_PUMP_1_SETTING_1] = CHARGE_PUMP_1_SETTING_1_POR,
	[MIC_DEBUG_MODE1] = MIC_DEBUG_MODE1_POR,
	[ADC_DEBUG_MODE1] = ADC_DEBUG_MODE1_POR,
	[ADC_DEBUG_MODE2] = ADC_DEBUG_MODE2_POR,
	[CLOCK_MODE_SELECT] = CLOCK_MODE_SELECT_POR,
	[DIGITAL_FILTER_SELECT_1] = DIGITAL_FILTER_SELECT_1_POR,
	[DIGITAL_FILTER_SELECT_2] = DIGITAL_FILTER_SELECT_2_POR,
	[DIGITAL_FILTER_SELECT_3] = DIGITAL_FILTER_SELECT_3_POR,
	[DIGITAL_MIC_1] = DIGITAL_MIC_1_POR,
	[DIGITAL_MIC_2] = DIGITAL_MIC_2_POR,
	[DIGITAL_MIC_3] = DIGITAL_MIC_3_POR,
	[DAC1_MONO_MIXING] = DAC1_MONO_MIXING_POR,
	[DAC2_MONO_MIXING] = DAC2_MONO_MIXING_POR,
	[OUTPUT_VOLUME_SETTING] = OUTPUT_VOLUME_SETTING_POR,
	[CHARGE_PUMP_2_SETTING_1] = CHARGE_PUMP_2_SETTING_1_POR,
	[CHARGE_PUMP_2_SETTING_2] = CHARGE_PUMP_2_SETTING_2_POR,
	[CHARGE_PUMP_3_SETTING_1] = CHARGE_PUMP_3_SETTING_1_POR,
	[MODE_CONTROL] = MODE_CONTROL_POR,
	[ADC3_CONTROL] = ADC3_CONTROL_POR,
	[CODEC_DEBUG_0] = CODEC_DEBUG_0_POR,
	[CODEC_DEBUG_1] = CODEC_DEBUG_1_POR,
	[CODEC_DEBUG_2] = CODEC_DEBUG_2_POR,
	[CODEC_DEBUG_3] = CODEC_DEBUG_3_POR,
	[CODEC_DEBUG_4] = CODEC_DEBUG_4_POR,
	[CODEC_DEBUG_5] = CODEC_DEBUG_5_POR,
	[CODEC_DEBUG_6] = CODEC_DEBUG_6_POR,
	[CODEC_DEBUG_7] = CODEC_DEBUG_7_POR,
	[DETECTION_EVENT] = DETECTION_EVENT_POR,
	[DETECTION_MASK_SELECT] = DETECTION_MASK_SELECT_POR,
	[DETECTION_PM] = DETECTION_PM_POR,
	[DETECTION_SETTING_1] = DETECTION_SETTING_1_POR,
	[DETECTION_SETTING_2] = DETECTION_SETTING_2_POR,
	[MIC_INPUT_SELECTOR_1] = MIC_INPUT_SELECTOR_1_POR,
	[MIC_INPUT_SELECTOR_2] = MIC_INPUT_SELECTOR_2_POR,
	[MIC_INPUT_SELECTOR_3] = MIC_INPUT_SELECTOR_3_POR,
	[LCH_OUTPUT_VOLUME_1] = LCH_OUTPUT_VOLUME_1_POR,
	[RCH_OUTPUT_VOLUME_1] = RCH_OUTPUT_VOLUME_1_POR,
	[LCH_OUTPUT_VOLUME_2] = LCH_OUTPUT_VOLUME_2_POR,
	[RCH_OUTPUT_VOLUME_2] = RCH_OUTPUT_VOLUME_2_POR,
	[HP_VOLUME_CONTROL] = HP_VOLUME_CONTROL_POR,
	[LINEOUT1_VOLUME_CONTROL] = LINEOUT1_VOLUME_CONTROL_POR,
	[LINEOUT2_VOLUME_CONTROL] = LINEOUT2_VOLUME_CONTROL_POR,
	[PLL1_SOURCE_SELECTOR] = PLL1_SOURCE_SELECTOR_POR,
	[PLL1_REF_DIVISOR_H8] = PLL1_REF_DIVISOR_H8_POR,
	[PLL1_REF_DIVISOR_L8] = PLL1_REF_DIVISOR_L8_POR,
	[PLL1_FB_DIVISOR_H8] = PLL1_FB_DIVISOR_H8_POR,
	[PLL1_FB_DIVISOR_L8] = PLL1_FB_DIVISOR_L8_POR,
	[PLL2_SOURCE_SELECTOR] = PLL2_SOURCE_SELECTOR_POR,
	[PLL2_REF_DIVISOR_H8] = PLL2_REF_DIVISOR_H8_POR,
	[PLL2_REF_DIVISOR_L8] = PLL2_REF_DIVISOR_L8_POR,
	[PLL2_FB_DIVISOR_H8] = PLL2_FB_DIVISOR_H8_POR,
	[PLL2_FB_DIVISOR_L8] = PLL2_FB_DIVISOR_L8_POR,
	[MSYNC1_MSN_CKS] = MSYNC1_MSN_CKS_POR,
	[MSYNC1_BDV] = MSYNC1_BDV_POR,
	[MSYNC1_SDV] = MSYNC1_SDV_POR,
	[MSYNC2_MSN_CKS] = MSYNC2_MSN_CKS_POR,
	[MSYNC2_BDV] = MSYNC2_BDV_POR,
	[MSYNC2_SDV] = MSYNC2_SDV_POR,
	[MSYNC3_MSN_CKS] = MSYNC3_MSN_CKS_POR,
	[MSYNC3_BDV] = MSYNC3_BDV_POR,
	[MSYNC3_SDV] = MSYNC3_SDV_POR,
	[MSYNC4_MSN_CKS] = MSYNC4_MSN_CKS_POR,
	[MSYNC4_BDV] = MSYNC4_BDV_POR,
	[MSYNC4_SDV] = MSYNC4_SDV_POR,
	[MSYNC5_MSN_CKS] = MSYNC5_MSN_CKS_POR,
	[MSYNC5_BDV] = MSYNC5_BDV_POR,
	[MSYNC5_SDV] = MSYNC5_SDV_POR,
	[MSYNC6_MSN_CKS] = MSYNC6_MSN_CKS_POR,
	[MSYNC6_BDV] = MSYNC6_BDV_POR,
	[MSYNC6_SDV] = MSYNC6_SDV_POR,
	[MSYNC7_MSN_CKS] = MSYNC7_MSN_CKS_POR,
	[MSYNC7_BDV] = MSYNC7_BDV_POR,
	[MSYNC7_SDV] = MSYNC7_SDV_POR,
	[MSYNC8_MSN_CKS] = MSYNC8_MSN_CKS_POR,
	[MSYNC8_BDV] = MSYNC8_BDV_POR,
	[MSYNC8_SDV] = MSYNC8_SDV_POR,
	[MSYNC9_MSN_CKS] = MSYNC9_MSN_CKS_POR,
	[MSYNC9_BDV] = MSYNC9_BDV_POR,
	[MSYNC9_SDV] = MSYNC9_SDV_POR,
	[MSYNC10_MSN_CKS] = MSYNC10_MSN_CKS_POR,
	[MSYNC10_BDV] = MSYNC10_BDV_POR,
	[MSYNC10_SDV] = MSYNC10_SDV_POR,
	[MCKO_SOURCE_SELECTOR] = MCKO_SOURCE_SELECTOR_POR,
	[MCKO_DIVIDER] = MCKO_DIVIDER_POR,
	[CDCMCLK_SOURCE_SELECTOR] = CDCMCLK_SOURCE_SELECTOR_POR,
	[CDCMCLK_DIVIDER] = CDCMCLK_DIVIDER_POR,
	[DSPMCLK_SOURCE_SELECTOR] = DSPMCLK_SOURCE_SELECTOR_POR,
	[BUSMCLK_DIVIDER] = BUSMCLK_DIVIDER_POR,
	[SYNC_DOMAIN_SELECTOR1] = SYNC_DOMAIN_SELECTOR1_POR,
	[SYNC_DOMAIN_SELECTOR2] = SYNC_DOMAIN_SELECTOR2_POR,
	[SYNC_DOMAIN_SELECTOR3] = SYNC_DOMAIN_SELECTOR3_POR,
	[SYNC_DOMAIN_SELECTOR4] = SYNC_DOMAIN_SELECTOR4_POR,
	[SYNC_DOMAIN_SELECTOR5] = SYNC_DOMAIN_SELECTOR5_POR,
	[SYNC_DOMAIN_SELECTOR6] = SYNC_DOMAIN_SELECTOR6_POR,
	[SYNC_DOMAIN_SELECTOR7] = SYNC_DOMAIN_SELECTOR7_POR,
	[SYNC_DOMAIN_SELECTOR8] = SYNC_DOMAIN_SELECTOR8_POR,
	[SDTO1A_SOURCE_SELECTOR] = SDTO1A_SOURCE_SELECTOR_POR,
	[SDTO1B_SOURCE_SELECTOR] = SDTO1B_SOURCE_SELECTOR_POR,
	[SDTO2_SOURCE_SELECTOR] = SDTO2_SOURCE_SELECTOR_POR,
	[SDTO3_SOURCE_SELECTOR] = SDTO3_SOURCE_SELECTOR_POR,
	[SDTO4_SOURCE_SELECTOR] = SDTO4_SOURCE_SELECTOR_POR,
	[SBO1_SOURCE_SELECTOR] = SBO1_SOURCE_SELECTOR_POR,
	[SBO2_SOURCE_SELECTOR] = SBO2_SOURCE_SELECTOR_POR,
	[DAC1_SOURCE_SELECTOR] = DAC1_SOURCE_SELECTOR_POR,
	[DAC2_SOURCE_SELECTOR] = DAC2_SOURCE_SELECTOR_POR,
	[DSPI1_SOURCE_SELECTOR] = DSPI1_SOURCE_SELECTOR_POR,
	[DSPI2_SOURCE_SELECTOR] = DSPI2_SOURCE_SELECTOR_POR,
	[DSPI3_SOURCE_SELECTOR] = DSPI3_SOURCE_SELECTOR_POR,
	[DSPI4_SOURCE_SELECTOR] = DSPI4_SOURCE_SELECTOR_POR,
	[DSPI5_SOURCE_SELECTOR] = DSPI5_SOURCE_SELECTOR_POR,
	[MIXAI1_SOURCE_SELECTOR] = MIXAI1_SOURCE_SELECTOR_POR,
	[MIXAI2_SOURCE_SELECTOR] = MIXAI2_SOURCE_SELECTOR_POR,
	[MIXBI1_SOURCE_SELECTOR] = MIXBI1_SOURCE_SELECTOR_POR,
	[MIXBI2_SOURCE_SELECTOR] = MIXBI2_SOURCE_SELECTOR_POR,
	[MIXCI1_SOURCE_SELECTOR] = MIXCI1_SOURCE_SELECTOR_POR,
	[MIXCI2_SOURCE_SELECTOR] = MIXCI2_SOURCE_SELECTOR_POR,
	[MIXDI1_SOURCE_SELECTOR] = MIXDI1_SOURCE_SELECTOR_POR,
	[MIXDI2_SOURCE_SELECTOR] = MIXDI2_SOURCE_SELECTOR_POR,
	[SRCAI_SOURCE_SELECTOR] = SRCAI_SOURCE_SELECTOR_POR,
	[SRCBI_SOURCE_SELECTOR] = SRCBI_SOURCE_SELECTOR_POR,
	[SRCCI_SOURCE_SELECTOR] = SRCCI_SOURCE_SELECTOR_POR,
	[SRCDI_SOURCE_SELECTOR] = SRCDI_SOURCE_SELECTOR_POR,
	[SDTO1_TDM_FORMAT] = SDTO1_TDM_FORMAT_POR,
	[AIF1_FORMAT] = AIF1_FORMAT_POR,
	[AIF2_FORMAT] = AIF2_FORMAT_POR,
	[AIF3_FORMAT] = AIF3_FORMAT_POR,
	[AIF4_FORMAT] = AIF4_FORMAT_POR,
	[CODEC_AIF_FORMAT] = CODEC_AIF_FORMAT_POR,
	[SRC_CLK_SETTING] = SRC_CLK_SETTING_POR,
	[SRC_MUTE_CONTROL] = SRC_MUTE_CONTROL_POR,
	[SRC_PHASE_GROUP] = SRC_PHASE_GROUP_POR,
	[MIXER_A_CONTROL] = MIXER_A_CONTROL_POR,
	[MIXER_B_CONTROL] = MIXER_B_CONTROL_POR,
	[MIXER_C_CONTROL] = MIXER_C_CONTROL_POR,
	[MIXER_D_CONTROL] = MIXER_D_CONTROL_POR,
	[DSP_SETTING1] = DSP_SETTING1_POR,
	[DSP_SETTING2] = DSP_SETTING2_POR,
	[DSP_SETTING3] = DSP_SETTING3_POR,
	[DSP_SETTING4] = DSP_SETTING4_POR,
	[DSP_SETTING5] = DSP_SETTING5_POR,
	[VIRTUAL_ADDRESS_CONTROL] = VIRTUAL_ADDRESS_CONTROL_POR,
	[PAGE_SETTING] = PAGE_SETTING_POR,
	[EXTERNAL_JUMP] = EXTERNAL_JUMP_POR,
	[RUN_STATE_DATA_LENGTH] = RUN_STATE_DATA_LENGTH_POR,
	[RUN_STATE_START_ADDR1] = RUN_STATE_START_ADDR1_POR,
	[RUN_STATE_START_ADDR2] = RUN_STATE_START_ADDR2_POR,
	[RUN_STATE_DATA_1] = RUN_STATE_DATA_1_POR,
	[RUN_STATE_DATA_2] = RUN_STATE_DATA_2_POR,
	[RUN_STATE_DATA_3] = RUN_STATE_DATA_3_POR,
	[RUN_STATE_DATA_4] = RUN_STATE_DATA_4_POR,
	[RUN_STATE_DATA_5] = RUN_STATE_DATA_5_POR,
	[RUN_STATE_DATA_6] = RUN_STATE_DATA_6_POR,
	[RUN_STATE_DATA_7] = RUN_STATE_DATA_7_POR,
	[RUN_STATE_DATA_8] = RUN_STATE_DATA_8_POR,
	[RUN_STATE_DATA_9] = RUN_STATE_DATA_9_POR,
	[RUN_STATE_DATA_10] = RUN_STATE_DATA_10_POR,
	[RUN_STATE_DATA_11] = RUN_STATE_DATA_11_POR,
	[RUN_STATE_DATA_12] = RUN_STATE_DATA_12_POR,
	[RUN_STATE_DATA_13] = RUN_STATE_DATA_13_POR,
	[RUN_STATE_DATA_14] = RUN_STATE_DATA_14_POR,
	[RUN_STATE_DATA_15] = RUN_STATE_DATA_15_POR,
	[RUN_STATE_DATA_16] = RUN_STATE_DATA_16_POR,
	[RUN_STATE_DATA_17] = RUN_STATE_DATA_17_POR,
	[RUN_STATE_DATA_18] = RUN_STATE_DATA_18_POR,
	[RUN_STATE_DATA_19] = RUN_STATE_DATA_19_POR,
	[RUN_STATE_DATA_20] = RUN_STATE_DATA_20_POR,
	[RUN_STATE_DATA_21] = RUN_STATE_DATA_21_POR,
	[RUN_STATE_DATA_22] = RUN_STATE_DATA_22_POR,
	[RUN_STATE_DATA_23] = RUN_STATE_DATA_23_POR,
	[RUN_STATE_DATA_24] = RUN_STATE_DATA_24_POR,
	[RUN_STATE_DATA_25] = RUN_STATE_DATA_25_POR,
	[RUN_STATE_DATA_26] = RUN_STATE_DATA_26_POR,
	[RUN_STATE_DATA_27] = RUN_STATE_DATA_27_POR,
	[RUN_STATE_DATA_28] = RUN_STATE_DATA_28_POR,
	[RUN_STATE_DATA_29] = RUN_STATE_DATA_29_POR,
	[RUN_STATE_DATA_30] = RUN_STATE_DATA_30_POR,
	[RUN_STATE_DATA_31] = RUN_STATE_DATA_31_POR,
	[RUN_STATE_DATA_32] = RUN_STATE_DATA_32_POR,
	[RUN_STATE_DATA_33] = RUN_STATE_DATA_33_POR,
	[RUN_STATE_DATA_34] = RUN_STATE_DATA_34_POR,
	[RUN_STATE_DATA_35] = RUN_STATE_DATA_35_POR,
	[RUN_STATE_DATA_36] = RUN_STATE_DATA_36_POR,
	[RUN_STATE_DATA_37] = RUN_STATE_DATA_37_POR,
	[RUN_STATE_DATA_38] = RUN_STATE_DATA_38_POR,
	[RUN_STATE_DATA_39] = RUN_STATE_DATA_39_POR,
	[RUN_STATE_DATA_40] = RUN_STATE_DATA_40_POR,
	[RUN_STATE_DATA_41] = RUN_STATE_DATA_41_POR,
	[RUN_STATE_DATA_42] = RUN_STATE_DATA_42_POR,
	[RUN_STATE_DATA_43] = RUN_STATE_DATA_43_POR,
	[RUN_STATE_DATA_44] = RUN_STATE_DATA_44_POR,
	[RUN_STATE_DATA_45] = RUN_STATE_DATA_45_POR,
	[RUN_STATE_DATA_46] = RUN_STATE_DATA_46_POR,
	[RUN_STATE_DATA_47] = RUN_STATE_DATA_47_POR,
	[RUN_STATE_DATA_48] = RUN_STATE_DATA_48_POR,
	[CRAM_RUN_EXE] = CRAM_RUN_EXE_POR,
	[OFFREG_RUN_EXE] = OFFREG_RUN_EXE_POR,
	[PRAM_READY] = PRAM_READY_POR,
	[MIR_HOLD] = MIR_HOLD_POR,
	[CRC_RESULT_H8] = CRC_RESULT_H8_POR,
	[CRC_RESULT_L8] = CRC_RESULT_L8_POR,
	[DEVICE_CODE] = DEVICE_CODE_POR,
	[HARDWARE_KEY] = HARDWARE_KEY_POR,
	[DSP_STATUS] = DSP_STATUS_POR,
	[SRC_STATUS] = SRC_STATUS_POR,
	[MIR1_REGISTER_1] = MIR1_REGISTER_1_POR,
	[MIR1_REGISTER_2] = MIR1_REGISTER_2_POR,
	[MIR1_REGISTER_3] = MIR1_REGISTER_3_POR,
	[MIR1_REGISTER_4] = MIR1_REGISTER_4_POR,
	[MIR2_REGISTER_1] = MIR2_REGISTER_1_POR,
	[MIR2_REGISTER_2] = MIR2_REGISTER_2_POR,
	[MIR2_REGISTER_3] = MIR2_REGISTER_3_POR,
	[MIR2_REGISTER_4] = MIR2_REGISTER_4_POR,
	[MIR3_REGISTER_1] = MIR3_REGISTER_1_POR,
	[MIR3_REGISTER_2] = MIR3_REGISTER_2_POR,
	[MIR3_REGISTER_3] = MIR3_REGISTER_3_POR,
	[MIR3_REGISTER_4] = MIR3_REGISTER_4_POR,
	[MIR4_REGISTER_1] = MIR4_REGISTER_1_POR,
	[MIR4_REGISTER_2] = MIR4_REGISTER_2_POR,
	[MIR4_REGISTER_3] = MIR4_REGISTER_3_POR,
	[MIR4_REGISTER_4] = MIR4_REGISTER_4_POR,
	[JACK_DETECTION_EVENT] = JACK_DETECTION_EVENT_POR,
	[JACK_DETECTION_STATUS] = JACK_DETECTION_STATUS_POR,
	[SAR_DATA_VALUE] = SAR_DATA_VALUE_POR,
	[LCH_IMPEDANCE_VALUE] = LCH_IMPEDANCE_VALUE_POR,
	[RCH_IMPEDANCE_VALUE] = RCH_IMPEDANCE_VALUE_POR,
	[IMPEDANCE_DETECTION] = IMPEDANCE_DETECTION_POR,
	[MIC_DETECTION_LEVEL] = MIC_DETECTION_LEVEL_POR,
	[ANC_FILTER_ENABLE] = ANC_FILTER_ENABLE_POR,
	[BQF_SETTING_0] = BQF_SETTING_0_POR,
	[BQF_SETTING_1] = BQF_SETTING_1_POR,
	[BQF_SETTING_2] = BQF_SETTING_2_POR,
	[BQF_SETTING_3] = BQF_SETTING_3_POR,
	[BQF_SETTING_4] = BQF_SETTING_4_POR,
	[BQF_SETTING_5] = BQF_SETTING_5_POR,
	[BQF_SETTING_6] = BQF_SETTING_6_POR,
	[BQF_SETTING_7] = BQF_SETTING_7_POR,
	[ANC_INPUTGAIN_LCH] = ANC_INPUTGAIN_LCH_POR,
	[ANC_INPUTGAIN_RCH] = ANC_INPUTGAIN_RCH_POR,
	[ANC_OUTPUTGAIN] = ANC_OUTPUTGAIN_POR,
	[ANC_FILTER_SETTING_1] = ANC_FILTER_SETTING_1_POR,
	[ANC_FILTER_SETTING_2] = ANC_FILTER_SETTING_2_POR,
	[ANC_FILTER_SETTING_3] = ANC_FILTER_SETTING_3_POR,
	[ANC_FILTER_SETTING_4] = ANC_FILTER_SETTING_4_POR,
	[SRC_STATUS_1] = SRC_STATUS_1_POR,
	[SRC_STATUS_2] = SRC_STATUS_2_POR,
	[SRC_STATUS_3] = SRC_STATUS_3_POR,
	[DSPI1_VIRT_MIXER] = DSPI1_VIRT_MIXER_POR,
	[DSPI2_VIRT_MIXER] = DSPI2_VIRT_MIXER_POR,
	[DSPI3_VIRT_MIXER] = DSPI3_VIRT_MIXER_POR,
	[DSPI4_VIRT_MIXER] = DSPI4_VIRT_MIXER_POR,
	[DSPI5_VIRT_MIXER] = DSPI5_VIRT_MIXER_POR,
};
