// Seed: 3787961377
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4
);
  always @(1, negedge (1'b0)) begin
    id_5 <= 1;
  end
  logic id_6;
  assign id_6 = !1;
  type_10(
      id_4, id_2
  );
  logic id_7;
endmodule
