<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex7" pkg="ffg1761"><twDevName>xc7vx485t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X1Y11.GTREFCLK1" clockNet="pcie/sys_clk"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X1Y9.GTREFCLK1" clockNet="pcie/sys_clk"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X1Y10.GTREFCLK1" clockNet="pcie/sys_clk"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>2871</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1784</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X1Y0.PIPERX3DATA15), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.625</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_15</twSrc><twDest BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>2.884</twTotPathDel><twClkSkew dest = "1.247" src = "1.547">0.300</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_15</twSrc><twDest BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X216Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X216Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q&lt;15&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q_15</twBEL></twPathDel><twPathDel><twSite>PCIE_X1Y0.PIPERX3DATA15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.663</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_data_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>PCIE_X1Y0.PIPECLK</twSite><twDelType>Tpcicck_MGT3</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>0.221</twLogDel><twRouteDel>2.663</twRouteDel><twTotDel>2.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0 (SLICE_X221Y135.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.732</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0</twDest><twTotPathDel>2.778</twTotPathDel><twClkSkew dest = "1.245" src = "1.544">0.299</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X211Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X211Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X215Y133.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X215Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_RST_N_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y135.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_RST_N_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y135.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>2.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset (SLICE_X221Y135.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.732</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twDest><twTotPathDel>2.778</twTotPathDel><twClkSkew dest = "1.245" src = "1.544">0.299</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X211Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X211Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X215Y133.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X215Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_RST_N_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y135.SR</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_RST_N_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y135.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>2.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X1Y0.PIPERX3STATUS2), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_status_q_2</twSrc><twDest BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.037</twTotPathDel><twClkSkew dest = "0.488" src = "0.455">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_status_q_2</twSrc><twDest BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X215Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X215Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_status_q_2</twBEL></twPathDel><twPathDel><twSite>PCIE_X1Y0.PIPERX3STATUS2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.434</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_status_q&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X1Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT3</twDelType><twDelInfo twEdge="twFalling">-0.497</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.397</twLogDel><twRouteDel>0.434</twRouteDel><twTotDel>0.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>-1073.0</twPctLog><twPctRoute>1173.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X1Y0.PIPERX2ELECIDLE), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_elec_idle_q</twSrc><twDest BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.051</twTotPathDel><twClkSkew dest = "0.488" src = "0.448">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_elec_idle_q</twSrc><twDest BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X214Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X214Y117.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q&lt;3&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_elec_idle_q</twBEL></twPathDel><twPathDel><twSite>PCIE_X1Y0.PIPERX2ELECIDLE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_elec_idle_q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X1Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.502</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.375</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>-735.3</twPctLog><twPctRoute>835.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X1Y0.PIPERX2DATA3), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_3</twSrc><twDest BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.052</twTotPathDel><twClkSkew dest = "0.488" src = "0.448">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_3</twSrc><twDest BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X214Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X214Y117.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q&lt;3&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_3</twBEL></twPathDel><twPathDel><twSite>PCIE_X1Y0.PIPERX2DATA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X1Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.473</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.373</twLogDel><twRouteDel>0.425</twRouteDel><twTotDel>0.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>-717.3</twPctLog><twPctRoute>817.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X1Y0.PIPECLK" clockNet="pcie/PIPE_OOBCLK_IN"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X1Y11.RXUSRCLK" clockNet="pcie/PIPE_OOBCLK_IN"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X1Y11.RXUSRCLK2" clockNet="pcie/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>1461</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1342</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X215Y132.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.186</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twTotPathDel>1.478</twTotPathDel><twClkSkew dest = "3.282" src = "3.547">0.265</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X221Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X221Y132.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd6</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X215Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X215Y132.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>1.233</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_0 (SLICE_X219Y147.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.915</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_0</twDest><twTotPathDel>4.719</twTotPathDel><twClkSkew dest = "1.250" src = "1.545">0.295</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X213Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X213Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y147.SR</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">4.192</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y147.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_0</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>4.192</twRouteDel><twTotDel>4.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_1 (SLICE_X219Y147.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.915</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_1</twDest><twTotPathDel>4.719</twTotPathDel><twClkSkew dest = "1.250" src = "1.545">0.295</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X213Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X213Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y147.SR</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">4.192</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y147.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1&lt;3&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_1</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>4.192</twRouteDel><twTotDel>4.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd4 (SLICE_X212Y139.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd4</twDest><twTotPathDel>0.102</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X213Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X213Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd5</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y139.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X212Y139.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd4</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd4-In1</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/fsm_FSM_FFd4</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_8 (SLICE_X220Y100.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_8</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_8</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_8</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X221Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X221Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;11&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X220Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg&lt;11&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/Mmux_index[3]_GND_28_o_wide_mux_79_OUT171</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_8</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_12 (SLICE_X220Y101.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_12</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_12</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_12</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X221Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X221Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;15&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X220Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg&lt;15&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/Mmux_index[3]_GND_28_o_wide_mux_79_OUT41</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_12</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X1Y11.DRPCLK" clockNet="pcie/PIPE_DCLK_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X1Y9.DRPCLK" clockNet="pcie/PIPE_DCLK_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X1Y10.DRPCLK" clockNet="pcie/PIPE_DCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>725</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>450</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.460</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X13Y24.DIADI23), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.540</twSlack><twSrc BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>3.360</twTotPathDel><twClkSkew dest = "0.824" src = "0.859">0.035</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X1Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X1Y0.MIMRXWDATA23</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X13Y24.DIADI23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X13Y24.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>1.065</twLogDel><twRouteDel>2.295</twRouteDel><twTotDel>3.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X13Y20.DIADI17), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.602</twSlack><twSrc BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>3.312</twTotPathDel><twClkSkew dest = "0.838" src = "0.859">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X1Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X1Y0.MIMTXWDATA53</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X13Y20.DIADI17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X13Y20.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>2.256</twRouteDel><twTotDel>3.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X13Y20.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.641</twSlack><twSrc BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>3.273</twTotPathDel><twClkSkew dest = "0.838" src = "0.859">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X1Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X1Y0.MIMTXWDATA43</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X13Y20.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X13Y20.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>2.224</twRouteDel><twTotDel>3.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X13Y24.DIADI11), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.064</twTotPathDel><twClkSkew dest = "0.872" src = "0.808">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X1Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X1Y0.MIMRXWDATA11</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X13Y24.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.448</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X13Y24.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.384</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>0.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twDestClk><twPctLog>-600.0</twPctLog><twPctRoute>700.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X13Y24.DIPADIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.076</twTotPathDel><twClkSkew dest = "0.872" src = "0.808">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X1Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X1Y0.MIMRXWDATA32</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X13Y24.DIPADIP0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;32&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X13Y24.CLKARDCLKL</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.388</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>0.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twDestClk><twPctLog>-510.5</twPctLog><twPctRoute>610.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X13Y21.DIADI22), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="CPU">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.080</twTotPathDel><twClkSkew dest = "0.515" src = "0.451">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X1Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X1Y0.MIMTXWDATA22</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X13Y21.DIADI22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X13Y21.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.273</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_USERCLK1_IN</twDestClk><twPctLog>-341.3</twPctLog><twPctRoute>441.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="2.000" period="4.000" constraintValue="4.000" deviceLimit="2.000" freqLimit="500.000" physResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X1Y0.USERCLK" clockNet="pcie/PIPE_USERCLK1_IN"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X13Y20.CLKARDCLKL" clockNet="pcie/PIPE_USERCLK1_IN"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X13Y20.CLKARDCLKU" clockNet="pcie/PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>132122</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19315</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/reg_file/USER2_PC_DMA_LEN_8 (SLICE_X199Y146.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_6</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_8</twDest><twTotPathDel>3.457</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_6</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>user_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_8</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.990</twRouteDel><twTotDel>3.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_5</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_8</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_5</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.317</twDelInfo><twComp>user_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_8</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.817</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_7</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_8</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_7</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.307</twDelInfo><twComp>user_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_8</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.807</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/reg_file/USER2_PC_DMA_LEN_9 (SLICE_X199Y146.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_6</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_9</twDest><twTotPathDel>3.457</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_6</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>user_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_9</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.990</twRouteDel><twTotDel>3.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_5</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_9</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_5</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.317</twDelInfo><twComp>user_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_9</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.817</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_7</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_9</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_7</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.307</twDelInfo><twComp>user_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_9</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.807</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/reg_file/USER2_PC_DMA_LEN_10 (SLICE_X199Y146.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_6</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_10</twDest><twTotPathDel>3.457</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_6</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>user_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_10</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.990</twRouteDel><twTotDel>3.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_5</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_10</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_5</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.317</twDelInfo><twComp>user_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_10</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.817</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_7</twSrc><twDest BELType="FF">pcie/app/reg_file/USER2_PC_DMA_LEN_10</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.206" src = "1.546">0.340</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_7</twSrc><twDest BELType='FF'>pcie/app/reg_file/USER2_PC_DMA_LEN_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X215Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>user_addr&lt;7&gt;</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y143.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.307</twDelInfo><twComp>user_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X200Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen2.psg2/_n0344&lt;31&gt;5</twComp><twBEL>pcie/app/reg_file/_n0604_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y146.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>pcie/app/reg_file/_n0604_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y146.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN&lt;11&gt;</twComp><twBEL>pcie/app/reg_file/USER2_PC_DMA_LEN_10</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.807</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (SLICE_X174Y149.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twSrc><twDest BELType="FF">ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twTotPathDel>0.269</twTotPathDel><twClkSkew dest = "0.847" src = "0.581">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twSrc><twDest BELType='FF'>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X174Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X174Y152.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;4&gt;</twComp><twBEL>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X174Y149.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X174Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/config_ctrl/config_rd_req_o (SLICE_X212Y99.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/state_FSM_FFd1</twSrc><twDest BELType="FF">pcie/app/config_ctrl/config_rd_req_o</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.913" src = "0.648">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/state_FSM_FFd1</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/config_rd_req_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X214Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X214Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2</twComp><twBEL>pcie/app/config_ctrl/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y99.B6</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X212Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>pcie/app/config_ctrl/config_rd_req_o</twComp><twBEL>pcie/app/config_ctrl/config_rd_req_o_rstpot</twBEL><twBEL>pcie/app/config_ctrl/config_rd_req_o</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/rx_engine/rx_tdata_p_7 (SLICE_X205Y99.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_39</twSrc><twDest BELType="FF">pcie/app/rx_engine/rx_tdata_p_7</twDest><twTotPathDel>0.273</twTotPathDel><twClkSkew dest = "0.912" src = "0.645">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_39</twSrc><twDest BELType='FF'>pcie/app/rx_engine/rx_tdata_p_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X204Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X204Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pcie/m_axis_rx_tdata&lt;39&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X205Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>pcie/m_axis_rx_tdata&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X205Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.049</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt&lt;0&gt;</twComp><twBEL>pcie/app/rx_engine/rx_tdata_p_7</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X1Y0.USERCLK2" clockNet="pcie_clk"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="pcie/app/ucg/mmcm_inst/CLKIN1" logResource="pcie/app/ucg/mmcm_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="pcie_clk"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="pcie/app/ucg/mmcm_inst/CLKIN1" logResource="pcie/app/ucg/mmcm_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="pcie_clk"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_CLK_ICAPCLK = PERIOD TIMEGRP &quot;CLK_ICAPCLK&quot; TS_SYSCLK HIGH 50%;</twConstName><twItemCnt>1240</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>729</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 (SLICE_X198Y69.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twTotPathDel>1.526</twTotPathDel><twClkSkew dest = "3.407" src = "3.667">0.260</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X201Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X201Y77.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>user_str3_wr_data&lt;15&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen4.psg4/fifo2_rd_data&lt;55&gt;</twComp><twBEL>pcie/app/engine_reset_n_INV_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X198Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>pcie/app/engine_reset_n_INV_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X198Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3-In</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.516</twLogDel><twRouteDel>1.010</twRouteDel><twTotDel>1.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/bridge_reset_d</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twTotPathDel>1.506</twTotPathDel><twClkSkew dest = "3.407" src = "3.673">0.266</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/bridge_reset_d</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X203Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X203Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/user_reset</twComp><twBEL>pcie/pcie_7x_v1_8_i/bridge_reset_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>pcie/user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen4.psg4/fifo2_rd_data&lt;55&gt;</twComp><twBEL>pcie/app/engine_reset_n_INV_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X198Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>pcie/app/engine_reset_n_INV_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X198Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3-In</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>1.053</twRouteDel><twTotDel>1.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3 (SLICE_X197Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twTotPathDel>1.498</twTotPathDel><twClkSkew dest = "3.401" src = "3.667">0.266</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X201Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X201Y77.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>user_str3_wr_data&lt;15&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen4.psg4/fifo2_rd_data&lt;55&gt;</twComp><twBEL>pcie/app/engine_reset_n_INV_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X197Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>pcie/app/engine_reset_n_INV_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X197Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/bridge_reset_d</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twTotPathDel>1.478</twTotPathDel><twClkSkew dest = "3.401" src = "3.673">0.272</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/bridge_reset_d</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X203Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X203Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/user_reset</twComp><twBEL>pcie/pcie_7x_v1_8_i/bridge_reset_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>pcie/user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen4.psg4/fifo2_rd_data&lt;55&gt;</twComp><twBEL>pcie/app/engine_reset_n_INV_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X197Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>pcie/app/engine_reset_n_INV_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X197Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7 (SLICE_X197Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twTotPathDel>1.498</twTotPathDel><twClkSkew dest = "3.401" src = "3.667">0.266</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X201Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X201Y77.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>user_str3_wr_data&lt;15&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/user_lnk_up_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen4.psg4/fifo2_rd_data&lt;55&gt;</twComp><twBEL>pcie/app/engine_reset_n_INV_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X197Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>pcie/app/engine_reset_n_INV_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X197Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/bridge_reset_d</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twTotPathDel>1.478</twTotPathDel><twClkSkew dest = "3.401" src = "3.673">0.272</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/bridge_reset_d</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X203Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X203Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/user_reset</twComp><twBEL>pcie/pcie_7x_v1_8_i/bridge_reset_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>pcie/user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/app/gen4.psg4/fifo2_rd_data&lt;55&gt;</twComp><twBEL>pcie/app/engine_reset_n_INV_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X197Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>pcie/app/engine_reset_n_INV_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X197Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_ICAPCLK = PERIOD TIMEGRP &quot;CLK_ICAPCLK&quot; TS_SYSCLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/config_ctrl/icap_en (SLICE_X204Y75.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/conf_state</twSrc><twDest BELType="FF">pcie/app/config_ctrl/icap_en</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/conf_state</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/icap_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X205Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twSrcClk><twPathDel><twSite>SLICE_X205Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/app/config_ctrl/rd_en</twComp><twBEL>pcie/app/config_ctrl/conf_state</twBEL></twPathDel><twPathDel><twSite>SLICE_X204Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>pcie/app/config_ctrl/conf_state</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X204Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>pcie/app/config_ctrl/icap_en</twComp><twBEL>pcie/app/config_ctrl/icap_en_rstpot</twBEL><twBEL>pcie/app/config_ctrl/icap_en</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 (SLICE_X204Y54.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5</twSrc><twDest BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twDest><twTotPathDel>0.137</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X205Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twSrcClk><twPathDel><twSite>SLICE_X205Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;6&gt;</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X204Y54.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X204Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[10]_GND_350_o_add_0_OUT_xor&lt;7&gt;11</twBEL><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/app/ucg/mmcm_drp_inst/DI_15 (SLICE_X195Y52.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">pcie/app/ucg/mmcm_drp_inst/rom_do_15</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/DI_15</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew dest = "0.461" src = "0.427">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/app/ucg/mmcm_drp_inst/rom_do_15</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/DI_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X199Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twSrcClk><twPathDel><twSite>SLICE_X199Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/rom_do&lt;16&gt;</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/rom_do_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/rom_do&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X195Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/DI&lt;15&gt;</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state__n0130&lt;15&gt;1</twBEL><twBEL>pcie/app/ucg/mmcm_drp_inst/DI_15</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="110"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_ICAPCLK = PERIOD TIMEGRP &quot;CLK_ICAPCLK&quot; TS_SYSCLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="111" type="MINPERIOD" name="Tcapper" slack="0.000" period="10.000" constraintValue="10.000" deviceLimit="10.000" freqLimit="100.000" physResource="pcie/app/config_ctrl/ICAPE2_inst/CLK" logResource="pcie/app/config_ctrl/ICAPE2_inst/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X13Y15.CLKBWRCLKL" clockNet="pcie/icap_clk"/><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X13Y15.CLKBWRCLKU" clockNet="pcie/icap_clk"/></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_CLK_USER = PERIOD TIMEGRP &quot;CLK_USER&quot; 250 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.839</twMinPer></twConstHead><twPinLimitRpt anchorID="115"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER = PERIOD TIMEGRP &quot;CLK_USER&quot; 250 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKA" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X12Y15.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="117" type="MINPERIOD" name="Trper_CLKB" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X12Y29.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLKB" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X12Y27.CLKBWRCLKL" clockNet="user_clk"/></twPinLimitRpt></twConst><twConst anchorID="119" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>932</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>548</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.319</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X218Y138.D6), 11 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>5.681</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.111</twTotPathDel><twClkSkew dest = "0.103" src = "0.120">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X218Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X218Y130.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X217Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X217Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X217Y129.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X217Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y130.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X220Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>1.750</twRouteDel><twTotDel>2.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>5.769</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.026</twTotPathDel><twClkSkew dest = "0.103" src = "0.117">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X218Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X218Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X217Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X217Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X217Y129.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X217Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y130.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X220Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>1.665</twRouteDel><twTotDel>2.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>5.840</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.929</twTotPathDel><twClkSkew dest = "0.807" src = "0.847">0.040</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X215Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X215Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X217Y129.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X217Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y130.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X220Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.611</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X220Y141.B1), 15 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>5.686</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.074</twTotPathDel><twClkSkew dest = "0.809" src = "0.858">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X218Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X218Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y139.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y139.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X220Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.330</twLogDel><twRouteDel>1.744</twRouteDel><twTotDel>2.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>5.724</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.033</twTotPathDel><twClkSkew dest = "0.809" src = "0.861">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X219Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X219Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsync_done</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y139.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y139.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X220Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.330</twLogDel><twRouteDel>1.703</twRouteDel><twTotDel>2.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>5.839</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.921</twTotPathDel><twClkSkew dest = "0.809" src = "0.858">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X218Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X218Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y139.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y139.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X220Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.330</twLogDel><twRouteDel>1.591</twRouteDel><twTotDel>1.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd (SLICE_X221Y141.D1), 15 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>5.706</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew dest = "0.809" src = "0.856">0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X218Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X218Y135.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y141.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y141.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y141.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>1.695</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>5.852</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twDest><twTotPathDel>1.910</twTotPathDel><twClkSkew dest = "0.809" src = "0.856">0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X218Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X218Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y141.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/N36</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y141.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y141.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>1.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>5.917</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twDest><twTotPathDel>1.839</twTotPathDel><twClkSkew dest = "0.809" src = "0.862">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X214Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X214Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X219Y141.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X219Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y141.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y141.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X221Y141.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X221Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_qpllpd_Select_93_o1</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>1.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1 (SLICE_X214Y135.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="138"><twSlack>0.006</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1</twDest><twClkSkew dest = "1.830" src = "1.544">0.286</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X217Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X217Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X214Y135.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X214Y135.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone (SLICE_X216Y123.D5), 1 path
</twPathRptBanner><twRacePath anchorID="139"><twSlack>0.119</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/phystatus</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone</twDest><twClkSkew dest = "0.063" src = "0.052">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/phystatus</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X217Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X217Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/phystatus</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/phystatus</twBEL></twPathDel><twPathDel><twSite>SLICE_X216Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/phystatus</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X216Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone_glue_set</twBEL><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.089</twRouteDel><twTotDel>0.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/PIPE_OOBCLK_IN</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1 (SLICE_X215Y117.AX), 1 path
</twPathRptBanner><twRacePath anchorID="140"><twSlack>0.126</twSlack><twSrc BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twSrc><twDest BELType="FF">pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1</twDest><twClkSkew dest = "1.827" src = "1.536">0.291</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twSrc><twDest BELType='FF'>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X218Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X218Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X215Y117.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X215Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg2</twComp><twBEL>pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.428</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/PIPE_DCLK_IN</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="141" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP &quot;pcie_app_ucg_clk0_bufgin&quot;         TS_CLK_USERCLK2 HIGH 50%;</twConstName><twItemCnt>4131</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2919</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.924</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X172Y82.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twTotPathDel>3.584</twTotPathDel><twClkSkew dest = "1.565" src = "1.702">0.137</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.138" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X173Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X173Y82.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;4&gt;</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.297</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;1&gt;</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>3.297</twRouteDel><twTotDel>3.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X12Y27.WEBWEL3), 2 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str3_data_valid</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.609</twTotPathDel><twClkSkew dest = "0.789" src = "0.749">-0.040</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str3_data_valid</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X177Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X177Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ult/user_adpt_str3_data_valid</twComp><twBEL>ult/ul/o_pcie_str3_data_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X174Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>ult/user_adpt_str3_data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X174Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X12Y27.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X12Y27.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.670</twLogDel><twRouteDel>2.939</twRouteDel><twTotDel>3.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.112</twSlack><twSrc BELType="FF">ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew dest = "0.789" src = "0.740">-0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X175Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X175Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X174Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X174Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X12Y27.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X12Y27.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.670</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X12Y27.WEBWEL7), 2 paths
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str3_data_valid</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.609</twTotPathDel><twClkSkew dest = "0.789" src = "0.749">-0.040</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str3_data_valid</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X177Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X177Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ult/user_adpt_str3_data_valid</twComp><twBEL>ult/ul/o_pcie_str3_data_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X174Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>ult/user_adpt_str3_data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X174Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X12Y27.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X12Y27.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.670</twLogDel><twRouteDel>2.939</twRouteDel><twTotDel>3.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.112</twSlack><twSrc BELType="FF">ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew dest = "0.789" src = "0.740">-0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X175Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X175Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X174Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X174Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X12Y27.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X12Y27.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.670</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP &quot;pcie_app_ucg_clk0_bufgin&quot;
        TS_CLK_USERCLK2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X12Y29.ADDRBWRADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.913" src = "0.607">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X179Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X179Y157.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X12Y29.ADDRBWRADDRL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X12Y29.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>-25.2</twPctLog><twPctRoute>125.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X12Y29.ADDRBWRADDRU11), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.913" src = "0.607">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X179Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X179Y157.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X12Y29.ADDRBWRADDRU11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X12Y29.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>-25.2</twPctLog><twPctRoute>125.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X12Y29.ADDRBWRADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.913" src = "0.607">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X179Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X179Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X12Y29.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X12Y29.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.437</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>-23.4</twPctLog><twPctRoute>123.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="158"><twPinLimitBanner>Component Switching Limit Checks: TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP &quot;pcie_app_ucg_clk0_bufgin&quot;
        TS_CLK_USERCLK2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="159" type="MINPERIOD" name="Trper_CLKA" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X12Y15.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKB" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X12Y29.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKB" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X12Y27.CLKBWRCLKL" clockNet="user_clk"/></twPinLimitRpt></twConst><twConst anchorID="162" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="163" slack="0.076" skew="0.560" arrv1name="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="1.834" arrv2name="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.541" uncert="0.191"/><twClkSkewLimit anchorID="164" slack="0.084" skew="0.560" arrv1name="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="1.832" arrv2name="pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.541" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="165"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="10.000" errors="0" errorRollup="0" items="0" itemsRollup="143482"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="2871" itemsRollup="0"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.714" actualRollup="N/A" errors="0" errorRollup="0" items="1461" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="3.460" actualRollup="1.160" errors="0" errorRollup="0" items="725" itemsRollup="932"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="8.000" prefType="maxdelay" actual="2.319" actualRollup="N/A" errors="0" errorRollup="0" items="932" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="3.924" errors="0" errorRollup="0" items="132122" itemsRollup="4131"/><twConstRollup name="TS_pcie_app_ucg_clk0_bufgin" fullName="TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP &quot;pcie_app_ucg_clk0_bufgin&quot;         TS_CLK_USERCLK2 HIGH 50%;" type="child" depth="2" requirement="4.000" prefType="period" actual="3.924" actualRollup="N/A" errors="0" errorRollup="0" items="4131" itemsRollup="0"/><twConstRollup name="TS_CLK_ICAPCLK" fullName="TS_CLK_ICAPCLK = PERIOD TIMEGRP &quot;CLK_ICAPCLK&quot; TS_SYSCLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.000" actualRollup="N/A" errors="0" errorRollup="0" items="1240" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="166">0</twUnmetConstCnt><twDataSheet anchorID="167" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="168"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>143482</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>30118</twConnCnt></twConstCov><twStats anchorID="169"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMaxFromToDel>2.319</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jul 02 14:52:10 2015 </twTimestamp></twFoot><twClientInfo anchorID="170"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1007 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
