
PC3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf70  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000678  0800d100  0800d100  0001d100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800d778  0800d778  0001d778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800d77c  0800d77c  0001d77c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  0800d780  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001408  200001e0  0800d95c  000201e0  2**3
                  ALLOC
  7 ._user_heap_stack 00000100  200015e8  0800d95c  000215e8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   00030c06  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004a33  00000000  00000000  00050e12  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00011685  00000000  00000000  00055845  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000014d0  00000000  00000000  00066ed0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000013b0  00000000  00000000  000683a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00027c40  00000000  00000000  00069750  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00013797  00000000  00000000  00091390  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000d3c2a  00000000  00000000  000a4b27  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00178751  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004d48  00000000  00000000  001787d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d0e8 	.word	0x0800d0e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d0e8 	.word	0x0800d0e8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca0:	b510      	push	{r4, lr}
 8000ca2:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <HAL_InitTick+0x24>)
 8000ca6:	6818      	ldr	r0, [r3, #0]
 8000ca8:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <HAL_InitTick+0x28>)
 8000caa:	fba3 3000 	umull	r3, r0, r3, r0
 8000cae:	0980      	lsrs	r0, r0, #6
 8000cb0:	f000 ff18 	bl	8001ae4 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	4621      	mov	r1, r4
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cbc:	f000 fed4 	bl	8001a68 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	bd10      	pop	{r4, pc}
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	10624dd3 	.word	0x10624dd3

08000ccc <HAL_Init>:
{
 8000ccc:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cce:	4a07      	ldr	r2, [pc, #28]	; (8000cec <HAL_Init+0x20>)
 8000cd0:	6813      	ldr	r3, [r2, #0]
 8000cd2:	f043 0310 	orr.w	r3, r3, #16
 8000cd6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd8:	2003      	movs	r0, #3
 8000cda:	f000 feb3 	bl	8001a44 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cde:	200f      	movs	r0, #15
 8000ce0:	f7ff ffde 	bl	8000ca0 <HAL_InitTick>
  HAL_MspInit();
 8000ce4:	f001 fe3e 	bl	8002964 <HAL_MspInit>
}
 8000ce8:	2000      	movs	r0, #0
 8000cea:	bd08      	pop	{r3, pc}
 8000cec:	40022000 	.word	0x40022000

08000cf0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000cf0:	4a02      	ldr	r2, [pc, #8]	; (8000cfc <HAL_IncTick+0xc>)
 8000cf2:	6813      	ldr	r3, [r2, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	6013      	str	r3, [r2, #0]
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	2000025c 	.word	0x2000025c

08000d00 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000d00:	4b01      	ldr	r3, [pc, #4]	; (8000d08 <HAL_GetTick+0x8>)
 8000d02:	6818      	ldr	r0, [r3, #0]
}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	2000025c 	.word	0x2000025c

08000d0c <ADC_ConversionStop_Disable>:
  * @brief  Stop ADC conversion and disable the selected ADC
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000d0c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled:                             */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000d0e:	6803      	ldr	r3, [r0, #0]
 8000d10:	689a      	ldr	r2, [r3, #8]
 8000d12:	f012 0f01 	tst.w	r2, #1
 8000d16:	d101      	bne.n	8000d1c <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000d18:	2000      	movs	r0, #0
}
 8000d1a:	bd38      	pop	{r3, r4, r5, pc}
 8000d1c:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8000d1e:	689a      	ldr	r2, [r3, #8]
 8000d20:	f022 0201 	bic.w	r2, r2, #1
 8000d24:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000d26:	f7ff ffeb 	bl	8000d00 <HAL_GetTick>
 8000d2a:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000d2c:	6823      	ldr	r3, [r4, #0]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	f013 0f01 	tst.w	r3, #1
 8000d34:	d00e      	beq.n	8000d54 <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000d36:	f7ff ffe3 	bl	8000d00 <HAL_GetTick>
 8000d3a:	1b40      	subs	r0, r0, r5
 8000d3c:	2802      	cmp	r0, #2
 8000d3e:	d9f5      	bls.n	8000d2c <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d40:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d42:	f043 0310 	orr.w	r3, r3, #16
 8000d46:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 8000d50:	2001      	movs	r0, #1
 8000d52:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8000d54:	2000      	movs	r0, #0
 8000d56:	bd38      	pop	{r3, r4, r5, pc}

08000d58 <ADC_Enable>:
{
 8000d58:	b530      	push	{r4, r5, lr}
 8000d5a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d60:	6803      	ldr	r3, [r0, #0]
 8000d62:	689a      	ldr	r2, [r3, #8]
 8000d64:	f012 0f01 	tst.w	r2, #1
 8000d68:	d12e      	bne.n	8000dc8 <ADC_Enable+0x70>
    __HAL_ADC_ENABLE(hadc);
 8000d6a:	689a      	ldr	r2, [r3, #8]
 8000d6c:	f042 0201 	orr.w	r2, r2, #1
 8000d70:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000d72:	4b17      	ldr	r3, [pc, #92]	; (8000dd0 <ADC_Enable+0x78>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a17      	ldr	r2, [pc, #92]	; (8000dd4 <ADC_Enable+0x7c>)
 8000d78:	fba2 2303 	umull	r2, r3, r2, r3
 8000d7c:	0c9b      	lsrs	r3, r3, #18
 8000d7e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8000d80:	e002      	b.n	8000d88 <ADC_Enable+0x30>
      wait_loop_index--;
 8000d82:	9b01      	ldr	r3, [sp, #4]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8000d88:	9b01      	ldr	r3, [sp, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d1f9      	bne.n	8000d82 <ADC_Enable+0x2a>
 8000d8e:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8000d90:	f7ff ffb6 	bl	8000d00 <HAL_GetTick>
 8000d94:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000d96:	6823      	ldr	r3, [r4, #0]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	f013 0f01 	tst.w	r3, #1
 8000d9e:	d111      	bne.n	8000dc4 <ADC_Enable+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000da0:	f7ff ffae 	bl	8000d00 <HAL_GetTick>
 8000da4:	1b40      	subs	r0, r0, r5
 8000da6:	2802      	cmp	r0, #2
 8000da8:	d9f5      	bls.n	8000d96 <ADC_Enable+0x3e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000daa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000dac:	f043 0310 	orr.w	r3, r3, #16
 8000db0:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000db2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	e002      	b.n	8000dca <ADC_Enable+0x72>
  return HAL_OK;
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	e000      	b.n	8000dca <ADC_Enable+0x72>
 8000dc8:	2000      	movs	r0, #0
}
 8000dca:	b003      	add	sp, #12
 8000dcc:	bd30      	pop	{r4, r5, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	431bde83 	.word	0x431bde83

08000dd8 <HAL_ADC_Init>:
  if(hadc == NULL)
 8000dd8:	2800      	cmp	r0, #0
 8000dda:	d07f      	beq.n	8000edc <HAL_ADC_Init+0x104>
{
 8000ddc:	b538      	push	{r3, r4, r5, lr}
 8000dde:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000de0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d04a      	beq.n	8000e7c <HAL_ADC_Init+0xa4>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000de6:	4620      	mov	r0, r4
 8000de8:	f7ff ff90 	bl	8000d0c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000dec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000dee:	f013 0310 	ands.w	r3, r3, #16
 8000df2:	d16d      	bne.n	8000ed0 <HAL_ADC_Init+0xf8>
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d16b      	bne.n	8000ed0 <HAL_ADC_Init+0xf8>
    ADC_STATE_CLR_SET(hadc->State,
 8000df8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dfa:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8000dfe:	f022 0202 	bic.w	r2, r2, #2
 8000e02:	f042 0202 	orr.w	r2, r2, #2
 8000e06:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 8000e08:	6862      	ldr	r2, [r4, #4]
                hadc->Init.ExternalTrigConv                      |
 8000e0a:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 8000e0c:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode) );
 8000e0e:	68e5      	ldr	r5, [r4, #12]
                hadc->Init.ExternalTrigConv                      |
 8000e10:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e14:	68a1      	ldr	r1, [r4, #8]
 8000e16:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000e1a:	d038      	beq.n	8000e8e <HAL_ADC_Init+0xb6>
 8000e1c:	2901      	cmp	r1, #1
 8000e1e:	d033      	beq.n	8000e88 <HAL_ADC_Init+0xb0>
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e20:	6961      	ldr	r1, [r4, #20]
 8000e22:	2901      	cmp	r1, #1
 8000e24:	d036      	beq.n	8000e94 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 8000e26:	6825      	ldr	r5, [r4, #0]
 8000e28:	6869      	ldr	r1, [r5, #4]
 8000e2a:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8000e2e:	430b      	orrs	r3, r1
 8000e30:	606b      	str	r3, [r5, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000e32:	6821      	ldr	r1, [r4, #0]
 8000e34:	688d      	ldr	r5, [r1, #8]
 8000e36:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <HAL_ADC_Init+0x108>)
 8000e38:	402b      	ands	r3, r5
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	608b      	str	r3, [r1, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e3e:	68a3      	ldr	r3, [r4, #8]
 8000e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e44:	d037      	beq.n	8000eb6 <HAL_ADC_Init+0xde>
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d035      	beq.n	8000eb6 <HAL_ADC_Init+0xde>
  uint32_t tmp_sqr1 = 0;
 8000e4a:	2300      	movs	r3, #0
    MODIFY_REG(hadc->Instance->SQR1,
 8000e4c:	6825      	ldr	r5, [r4, #0]
 8000e4e:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8000e50:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8000e54:	430b      	orrs	r3, r1
 8000e56:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e58:	6823      	ldr	r3, [r4, #0]
 8000e5a:	6899      	ldr	r1, [r3, #8]
 8000e5c:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <HAL_ADC_Init+0x10c>)
 8000e5e:	400b      	ands	r3, r1
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d02c      	beq.n	8000ebe <HAL_ADC_Init+0xe6>
      ADC_STATE_CLR_SET(hadc->State,
 8000e64:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e66:	f023 0312 	bic.w	r3, r3, #18
 8000e6a:	f043 0310 	orr.w	r3, r3, #16
 8000e6e:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8000e78:	2001      	movs	r0, #1
 8000e7a:	bd38      	pop	{r3, r4, r5, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 8000e7c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000e7e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000e82:	f007 fe71 	bl	8008b68 <HAL_ADC_MspInit>
 8000e86:	e7ae      	b.n	8000de6 <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e8c:	e7c8      	b.n	8000e20 <HAL_ADC_Init+0x48>
 8000e8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e92:	e7c5      	b.n	8000e20 <HAL_ADC_Init+0x48>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e94:	b935      	cbnz	r5, 8000ea4 <HAL_ADC_Init+0xcc>
                  ADC_CR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion) );
 8000e96:	69a1      	ldr	r1, [r4, #24]
 8000e98:	3901      	subs	r1, #1
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
 8000e9a:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
 8000e9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ea2:	e7c0      	b.n	8000e26 <HAL_ADC_Init+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ea4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000ea6:	f041 0120 	orr.w	r1, r1, #32
 8000eaa:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000eae:	f041 0101 	orr.w	r1, r1, #1
 8000eb2:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000eb4:	e7b7      	b.n	8000e26 <HAL_ADC_Init+0x4e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000eb6:	6923      	ldr	r3, [r4, #16]
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	051b      	lsls	r3, r3, #20
 8000ebc:	e7c6      	b.n	8000e4c <HAL_ADC_Init+0x74>
      ADC_CLEAR_ERRORCODE(hadc);
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000ec2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ec4:	f023 0303 	bic.w	r3, r3, #3
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ece:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ed0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ed2:	f043 0310 	orr.w	r3, r3, #16
 8000ed6:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8000ed8:	2001      	movs	r0, #1
 8000eda:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000edc:	2001      	movs	r0, #1
 8000ede:	4770      	bx	lr
 8000ee0:	ffe1f7fd 	.word	0xffe1f7fd
 8000ee4:	ff1f0efe 	.word	0xff1f0efe

08000ee8 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000ee8:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d102      	bne.n	8000ef6 <HAL_ADC_Start+0xe>
 8000ef0:	2302      	movs	r3, #2
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	4770      	bx	lr
{
 8000ef6:	b510      	push	{r4, lr}
 8000ef8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000efa:	2301      	movs	r3, #1
 8000efc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000f00:	f7ff ff2a 	bl	8000d58 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000f04:	4603      	mov	r3, r0
 8000f06:	bb58      	cbnz	r0, 8000f60 <HAL_ADC_Start+0x78>
    ADC_STATE_CLR_SET(hadc->State,
 8000f08:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f0a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f0e:	f022 0201 	bic.w	r2, r2, #1
 8000f12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f16:	62a2      	str	r2, [r4, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f18:	6822      	ldr	r2, [r4, #0]
 8000f1a:	6851      	ldr	r1, [r2, #4]
 8000f1c:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8000f20:	d005      	beq.n	8000f2e <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f22:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000f24:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8000f28:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8000f2c:	62a1      	str	r1, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f2e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000f30:	f411 5f80 	tst.w	r1, #4096	; 0x1000
 8000f34:	d016      	beq.n	8000f64 <HAL_ADC_Start+0x7c>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000f38:	f021 0106 	bic.w	r1, r1, #6
 8000f3c:	62e1      	str	r1, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000f3e:	2100      	movs	r1, #0
 8000f40:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000f44:	f06f 0102 	mvn.w	r1, #2
 8000f48:	6011      	str	r1, [r2, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000f4a:	6821      	ldr	r1, [r4, #0]
 8000f4c:	688a      	ldr	r2, [r1, #8]
 8000f4e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000f52:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000f56:	d008      	beq.n	8000f6a <HAL_ADC_Start+0x82>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000f58:	688a      	ldr	r2, [r1, #8]
 8000f5a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f5e:	608a      	str	r2, [r1, #8]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	bd10      	pop	{r4, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 8000f64:	2100      	movs	r1, #0
 8000f66:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000f68:	e7e9      	b.n	8000f3e <HAL_ADC_Start+0x56>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000f6a:	688a      	ldr	r2, [r1, #8]
 8000f6c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000f70:	608a      	str	r2, [r1, #8]
 8000f72:	e7f5      	b.n	8000f60 <HAL_ADC_Start+0x78>

08000f74 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000f74:	6803      	ldr	r3, [r0, #0]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000f7c:	d008      	beq.n	8000f90 <HAL_ADC_PollForConversion+0x1c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f7e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000f80:	f043 0320 	orr.w	r3, r3, #32
 8000f84:	6283      	str	r3, [r0, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8000f86:	2300      	movs	r3, #0
 8000f88:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	4770      	bx	lr
{
 8000f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f94:	460c      	mov	r4, r1
 8000f96:	4606      	mov	r6, r0
  tickstart = HAL_GetTick();
 8000f98:	f7ff feb2 	bl	8000d00 <HAL_GetTick>
 8000f9c:	4680      	mov	r8, r0
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000f9e:	6833      	ldr	r3, [r6, #0]
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000fa6:	d103      	bne.n	8000fb0 <HAL_ADC_PollForConversion+0x3c>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000faa:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8000fae:	d01d      	beq.n	8000fec <HAL_ADC_PollForConversion+0x78>
    Conversion_Timeout_CPU_cycles_max = ADC_CLOCK_PRESCALER_RANGE() ;
 8000fb0:	4a50      	ldr	r2, [pc, #320]	; (80010f4 <HAL_ADC_PollForConversion+0x180>)
 8000fb2:	6852      	ldr	r2, [r2, #4]
 8000fb4:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8000fb8:	d131      	bne.n	800101e <HAL_ADC_PollForConversion+0xaa>
 8000fba:	4a4e      	ldr	r2, [pc, #312]	; (80010f4 <HAL_ADC_PollForConversion+0x180>)
 8000fbc:	6852      	ldr	r2, [r2, #4]
 8000fbe:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000fc2:	d133      	bne.n	800102c <HAL_ADC_PollForConversion+0xb8>
 8000fc4:	2002      	movs	r0, #2
    Conversion_Timeout_CPU_cycles_max *= ADC_CONVCYCLES_MAX_RANGE(hadc);
 8000fc6:	6919      	ldr	r1, [r3, #16]
 8000fc8:	4a4b      	ldr	r2, [pc, #300]	; (80010f8 <HAL_ADC_PollForConversion+0x184>)
 8000fca:	4211      	tst	r1, r2
 8000fcc:	d132      	bne.n	8001034 <HAL_ADC_PollForConversion+0xc0>
 8000fce:	68d9      	ldr	r1, [r3, #12]
 8000fd0:	f102 425c 	add.w	r2, r2, #3690987520	; 0xdc000000
 8000fd4:	4211      	tst	r1, r2
 8000fd6:	d12d      	bne.n	8001034 <HAL_ADC_PollForConversion+0xc0>
 8000fd8:	6919      	ldr	r1, [r3, #16]
 8000fda:	4a48      	ldr	r2, [pc, #288]	; (80010fc <HAL_ADC_PollForConversion+0x188>)
 8000fdc:	4211      	tst	r1, r2
 8000fde:	d13c      	bne.n	800105a <HAL_ADC_PollForConversion+0xe6>
 8000fe0:	68da      	ldr	r2, [r3, #12]
 8000fe2:	4b47      	ldr	r3, [pc, #284]	; (8001100 <HAL_ADC_PollForConversion+0x18c>)
 8000fe4:	421a      	tst	r2, r3
 8000fe6:	d03a      	beq.n	800105e <HAL_ADC_PollForConversion+0xea>
 8000fe8:	2729      	movs	r7, #41	; 0x29
 8000fea:	e03d      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000fec:	6833      	ldr	r3, [r6, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f013 0f02 	tst.w	r3, #2
 8000ff4:	d155      	bne.n	80010a2 <HAL_ADC_PollForConversion+0x12e>
      if(Timeout != HAL_MAX_DELAY)
 8000ff6:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000ffa:	d0f7      	beq.n	8000fec <HAL_ADC_PollForConversion+0x78>
        if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 8000ffc:	b12c      	cbz	r4, 800100a <HAL_ADC_PollForConversion+0x96>
 8000ffe:	f7ff fe7f 	bl	8000d00 <HAL_GetTick>
 8001002:	eba0 0008 	sub.w	r0, r0, r8
 8001006:	4284      	cmp	r4, r0
 8001008:	d2f0      	bcs.n	8000fec <HAL_ADC_PollForConversion+0x78>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800100a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800100c:	f043 0304 	orr.w	r3, r3, #4
 8001010:	62b3      	str	r3, [r6, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8001012:	2300      	movs	r3, #0
 8001014:	f886 3024 	strb.w	r3, [r6, #36]	; 0x24
          return HAL_TIMEOUT;
 8001018:	2003      	movs	r0, #3
 800101a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    Conversion_Timeout_CPU_cycles_max = ADC_CLOCK_PRESCALER_RANGE() ;
 800101e:	4a35      	ldr	r2, [pc, #212]	; (80010f4 <HAL_ADC_PollForConversion+0x180>)
 8001020:	6852      	ldr	r2, [r2, #4]
 8001022:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001026:	d103      	bne.n	8001030 <HAL_ADC_PollForConversion+0xbc>
 8001028:	2020      	movs	r0, #32
 800102a:	e7cc      	b.n	8000fc6 <HAL_ADC_PollForConversion+0x52>
 800102c:	2020      	movs	r0, #32
 800102e:	e7ca      	b.n	8000fc6 <HAL_ADC_PollForConversion+0x52>
 8001030:	2080      	movs	r0, #128	; 0x80
 8001032:	e7c8      	b.n	8000fc6 <HAL_ADC_PollForConversion+0x52>
    Conversion_Timeout_CPU_cycles_max *= ADC_CONVCYCLES_MAX_RANGE(hadc);
 8001034:	6919      	ldr	r1, [r3, #16]
 8001036:	4a31      	ldr	r2, [pc, #196]	; (80010fc <HAL_ADC_PollForConversion+0x188>)
 8001038:	4211      	tst	r1, r2
 800103a:	d104      	bne.n	8001046 <HAL_ADC_PollForConversion+0xd2>
 800103c:	68d9      	ldr	r1, [r3, #12]
 800103e:	f102 426e 	add.w	r2, r2, #3992977408	; 0xee000000
 8001042:	4211      	tst	r1, r2
 8001044:	d00d      	beq.n	8001062 <HAL_ADC_PollForConversion+0xee>
 8001046:	6919      	ldr	r1, [r3, #16]
 8001048:	4a2e      	ldr	r2, [pc, #184]	; (8001104 <HAL_ADC_PollForConversion+0x190>)
 800104a:	400a      	ands	r2, r1
 800104c:	b95a      	cbnz	r2, 8001066 <HAL_ADC_PollForConversion+0xf2>
 800104e:	68da      	ldr	r2, [r3, #12]
 8001050:	4b2c      	ldr	r3, [pc, #176]	; (8001104 <HAL_ADC_PollForConversion+0x190>)
 8001052:	4013      	ands	r3, r2
 8001054:	b163      	cbz	r3, 8001070 <HAL_ADC_PollForConversion+0xfc>
 8001056:	27fc      	movs	r7, #252	; 0xfc
 8001058:	e006      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 800105a:	2729      	movs	r7, #41	; 0x29
 800105c:	e004      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 800105e:	2714      	movs	r7, #20
 8001060:	e002      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 8001062:	2754      	movs	r7, #84	; 0x54
 8001064:	e000      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 8001066:	27fc      	movs	r7, #252	; 0xfc
 8001068:	fb07 f700 	mul.w	r7, r7, r0
  uint32_t Conversion_Timeout_CPU_cycles = 0;
 800106c:	2500      	movs	r5, #0
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800106e:	e002      	b.n	8001076 <HAL_ADC_PollForConversion+0x102>
    Conversion_Timeout_CPU_cycles_max *= ADC_CONVCYCLES_MAX_RANGE(hadc);
 8001070:	2754      	movs	r7, #84	; 0x54
 8001072:	e7f9      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
      Conversion_Timeout_CPU_cycles ++;
 8001074:	3501      	adds	r5, #1
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001076:	42bd      	cmp	r5, r7
 8001078:	d213      	bcs.n	80010a2 <HAL_ADC_PollForConversion+0x12e>
      if(Timeout != HAL_MAX_DELAY)
 800107a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800107e:	d0f9      	beq.n	8001074 <HAL_ADC_PollForConversion+0x100>
        if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001080:	b12c      	cbz	r4, 800108e <HAL_ADC_PollForConversion+0x11a>
 8001082:	f7ff fe3d 	bl	8000d00 <HAL_GetTick>
 8001086:	eba0 0008 	sub.w	r0, r0, r8
 800108a:	4284      	cmp	r4, r0
 800108c:	d2f2      	bcs.n	8001074 <HAL_ADC_PollForConversion+0x100>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800108e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8001090:	f043 0304 	orr.w	r3, r3, #4
 8001094:	62b3      	str	r3, [r6, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8001096:	2300      	movs	r3, #0
 8001098:	f886 3024 	strb.w	r3, [r6, #36]	; 0x24
          return HAL_TIMEOUT;
 800109c:	2003      	movs	r0, #3
 800109e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80010a2:	6833      	ldr	r3, [r6, #0]
 80010a4:	f06f 0212 	mvn.w	r2, #18
 80010a8:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010aa:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b0:	62b3      	str	r3, [r6, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010b2:	6833      	ldr	r3, [r6, #0]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80010ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80010be:	d002      	beq.n	80010c6 <HAL_ADC_PollForConversion+0x152>
  return HAL_OK;
 80010c0:	2000      	movs	r0, #0
 80010c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80010c6:	68f3      	ldr	r3, [r6, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010c8:	b973      	cbnz	r3, 80010e8 <HAL_ADC_PollForConversion+0x174>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010ca:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010d0:	62b3      	str	r3, [r6, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010d2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010d4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80010d8:	d109      	bne.n	80010ee <HAL_ADC_PollForConversion+0x17a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010da:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	62b3      	str	r3, [r6, #40]	; 0x28
  return HAL_OK;
 80010e2:	2000      	movs	r0, #0
 80010e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010e8:	2000      	movs	r0, #0
 80010ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010ee:	2000      	movs	r0, #0
}
 80010f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010f4:	40021000 	.word	0x40021000
 80010f8:	24924924 	.word	0x24924924
 80010fc:	12492492 	.word	0x12492492
 8001100:	00492492 	.word	0x00492492
 8001104:	00249249 	.word	0x00249249

08001108 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001108:	6803      	ldr	r3, [r0, #0]
 800110a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 800110c:	4770      	bx	lr
	...

08001110 <HAL_ADC_ConfigChannel>:
{ 
 8001110:	b430      	push	{r4, r5}
 8001112:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001118:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800111c:	2b01      	cmp	r3, #1
 800111e:	d07f      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x110>
 8001120:	2301      	movs	r3, #1
 8001122:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7)
 8001126:	684b      	ldr	r3, [r1, #4]
 8001128:	2b06      	cmp	r3, #6
 800112a:	d82c      	bhi.n	8001186 <HAL_ADC_ConfigChannel+0x76>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800112c:	6805      	ldr	r5, [r0, #0]
 800112e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001130:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001134:	3b05      	subs	r3, #5
 8001136:	241f      	movs	r4, #31
 8001138:	409c      	lsls	r4, r3
 800113a:	ea22 0204 	bic.w	r2, r2, r4
 800113e:	680c      	ldr	r4, [r1, #0]
 8001140:	fa04 f303 	lsl.w	r3, r4, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	636b      	str	r3, [r5, #52]	; 0x34
  if (sConfig->Channel > ADC_CHANNEL_10)
 8001148:	680b      	ldr	r3, [r1, #0]
 800114a:	2b0a      	cmp	r3, #10
 800114c:	d93b      	bls.n	80011c6 <HAL_ADC_ConfigChannel+0xb6>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800114e:	6805      	ldr	r5, [r0, #0]
 8001150:	68ea      	ldr	r2, [r5, #12]
 8001152:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001156:	3b1e      	subs	r3, #30
 8001158:	2407      	movs	r4, #7
 800115a:	409c      	lsls	r4, r3
 800115c:	ea22 0204 	bic.w	r2, r2, r4
 8001160:	688c      	ldr	r4, [r1, #8]
 8001162:	fa04 f303 	lsl.w	r3, r4, r3
 8001166:	4313      	orrs	r3, r2
 8001168:	60eb      	str	r3, [r5, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800116a:	680b      	ldr	r3, [r1, #0]
 800116c:	f1a3 0210 	sub.w	r2, r3, #16
 8001170:	2a01      	cmp	r2, #1
 8001172:	d936      	bls.n	80011e2 <HAL_ADC_ConfigChannel+0xd2>
  else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8001174:	2b12      	cmp	r3, #18
 8001176:	d04d      	beq.n	8001214 <HAL_ADC_ConfigChannel+0x104>
  __HAL_UNLOCK(hadc);
 8001178:	2300      	movs	r3, #0
 800117a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  return tmp_hal_status;
 800117e:	4618      	mov	r0, r3
}
 8001180:	b002      	add	sp, #8
 8001182:	bc30      	pop	{r4, r5}
 8001184:	4770      	bx	lr
  else if (sConfig->Rank < 13)
 8001186:	2b0c      	cmp	r3, #12
 8001188:	d80e      	bhi.n	80011a8 <HAL_ADC_ConfigChannel+0x98>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800118a:	6805      	ldr	r5, [r0, #0]
 800118c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800118e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001192:	3b23      	subs	r3, #35	; 0x23
 8001194:	241f      	movs	r4, #31
 8001196:	409c      	lsls	r4, r3
 8001198:	ea22 0204 	bic.w	r2, r2, r4
 800119c:	680c      	ldr	r4, [r1, #0]
 800119e:	fa04 f303 	lsl.w	r3, r4, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	632b      	str	r3, [r5, #48]	; 0x30
 80011a6:	e7cf      	b.n	8001148 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80011a8:	6805      	ldr	r5, [r0, #0]
 80011aa:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80011ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80011b0:	3b41      	subs	r3, #65	; 0x41
 80011b2:	241f      	movs	r4, #31
 80011b4:	409c      	lsls	r4, r3
 80011b6:	ea22 0204 	bic.w	r2, r2, r4
 80011ba:	680c      	ldr	r4, [r1, #0]
 80011bc:	fa04 f303 	lsl.w	r3, r4, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	62eb      	str	r3, [r5, #44]	; 0x2c
 80011c4:	e7c0      	b.n	8001148 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80011c6:	6805      	ldr	r5, [r0, #0]
 80011c8:	692a      	ldr	r2, [r5, #16]
 80011ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80011ce:	2407      	movs	r4, #7
 80011d0:	409c      	lsls	r4, r3
 80011d2:	ea22 0204 	bic.w	r2, r2, r4
 80011d6:	688c      	ldr	r4, [r1, #8]
 80011d8:	fa04 f303 	lsl.w	r3, r4, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	612b      	str	r3, [r5, #16]
 80011e0:	e7c3      	b.n	800116a <HAL_ADC_ConfigChannel+0x5a>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80011e2:	6802      	ldr	r2, [r0, #0]
 80011e4:	6893      	ldr	r3, [r2, #8]
 80011e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80011ea:	6093      	str	r3, [r2, #8]
    if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011ec:	680b      	ldr	r3, [r1, #0]
 80011ee:	2b10      	cmp	r3, #16
 80011f0:	d1c2      	bne.n	8001178 <HAL_ADC_ConfigChannel+0x68>
      wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80011f2:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <HAL_ADC_ConfigChannel+0x114>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a0c      	ldr	r2, [pc, #48]	; (8001228 <HAL_ADC_ConfigChannel+0x118>)
 80011f8:	fba2 2303 	umull	r2, r3, r2, r3
 80011fc:	0c9b      	lsrs	r3, r3, #18
 80011fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001202:	005a      	lsls	r2, r3, #1
 8001204:	9201      	str	r2, [sp, #4]
      while(wait_loop_index != 0)
 8001206:	9b01      	ldr	r3, [sp, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0b5      	beq.n	8001178 <HAL_ADC_ConfigChannel+0x68>
        wait_loop_index--;
 800120c:	9b01      	ldr	r3, [sp, #4]
 800120e:	3b01      	subs	r3, #1
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	e7f8      	b.n	8001206 <HAL_ADC_ConfigChannel+0xf6>
    SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 8001214:	4a05      	ldr	r2, [pc, #20]	; (800122c <HAL_ADC_ConfigChannel+0x11c>)
 8001216:	6813      	ldr	r3, [r2, #0]
 8001218:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	e7ab      	b.n	8001178 <HAL_ADC_ConfigChannel+0x68>
  __HAL_LOCK(hadc);
 8001220:	2002      	movs	r0, #2
 8001222:	e7ad      	b.n	8001180 <HAL_ADC_ConfigChannel+0x70>
 8001224:	20000008 	.word	0x20000008
 8001228:	431bde83 	.word	0x431bde83
 800122c:	40010000 	.word	0x40010000

08001230 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8001230:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  
  filternbrbitpos = ((uint32_t)1) << sFilterConfig->FilterNumber;
 8001232:	694b      	ldr	r3, [r1, #20]
 8001234:	2201      	movs	r2, #1
 8001236:	fa02 f303 	lsl.w	r3, r2, r3

  /* Initialisation mode for the filter */
  hcan->Instance->FMR |= (uint32_t)CAN_FMR_FINIT;
 800123a:	6804      	ldr	r4, [r0, #0]
 800123c:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 8001240:	f042 0201 	orr.w	r2, r2, #1
 8001244:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
  
  /* Filter Deactivation */
  hcan->Instance->FA1R &= ~(uint32_t)filternbrbitpos;
 8001248:	6805      	ldr	r5, [r0, #0]
 800124a:	f8d5 421c 	ldr.w	r4, [r5, #540]	; 0x21c
 800124e:	43da      	mvns	r2, r3
 8001250:	4014      	ands	r4, r2
 8001252:	f8c5 421c 	str.w	r4, [r5, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001256:	69cc      	ldr	r4, [r1, #28]
 8001258:	b9c4      	cbnz	r4, 800128c <HAL_CAN_ConfigFilter+0x5c>
  {
    /* 16-bit scale for the filter */
    hcan->Instance->FS1R &= ~(uint32_t)filternbrbitpos;
 800125a:	6805      	ldr	r5, [r0, #0]
 800125c:	f8d5 420c 	ldr.w	r4, [r5, #524]	; 0x20c
 8001260:	4014      	ands	r4, r2
 8001262:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001266:	6806      	ldr	r6, [r0, #0]
 8001268:	694c      	ldr	r4, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 800126a:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 800126c:	888d      	ldrh	r5, [r1, #4]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 800126e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001272:	3448      	adds	r4, #72	; 0x48
 8001274:	f846 5034 	str.w	r5, [r6, r4, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001278:	6804      	ldr	r4, [r0, #0]
 800127a:	694e      	ldr	r6, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 800127c:	688f      	ldr	r7, [r1, #8]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh);
 800127e:	880d      	ldrh	r5, [r1, #0]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001280:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001284:	3648      	adds	r6, #72	; 0x48
 8001286:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800128a:	6065      	str	r5, [r4, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800128c:	69cc      	ldr	r4, [r1, #28]
 800128e:	2c01      	cmp	r4, #1
 8001290:	d020      	beq.n	80012d4 <HAL_CAN_ConfigFilter+0xa4>
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001292:	698c      	ldr	r4, [r1, #24]
 8001294:	2c00      	cmp	r4, #0
 8001296:	d137      	bne.n	8001308 <HAL_CAN_ConfigFilter+0xd8>
  {
    /*Id/Mask mode for the filter*/
    hcan->Instance->FM1R &= ~(uint32_t)filternbrbitpos;
 8001298:	6805      	ldr	r5, [r0, #0]
 800129a:	f8d5 4204 	ldr.w	r4, [r5, #516]	; 0x204
 800129e:	4014      	ands	r4, r2
 80012a0:	f8c5 4204 	str.w	r4, [r5, #516]	; 0x204
    /*Identifier list mode for the filter*/
    hcan->Instance->FM1R |= (uint32_t)filternbrbitpos;
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80012a4:	690c      	ldr	r4, [r1, #16]
 80012a6:	b92c      	cbnz	r4, 80012b4 <HAL_CAN_ConfigFilter+0x84>
  {
    /* FIFO 0 assignation for the filter */
    hcan->Instance->FFA1R &= ~(uint32_t)filternbrbitpos;
 80012a8:	6804      	ldr	r4, [r0, #0]
 80012aa:	f8d4 5214 	ldr.w	r5, [r4, #532]	; 0x214
 80012ae:	402a      	ands	r2, r5
 80012b0:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
  }

  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO1)
 80012b4:	690a      	ldr	r2, [r1, #16]
 80012b6:	2a01      	cmp	r2, #1
 80012b8:	d02d      	beq.n	8001316 <HAL_CAN_ConfigFilter+0xe6>
    /* FIFO 1 assignation for the filter */
    hcan->Instance->FFA1R |= (uint32_t)filternbrbitpos;
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 80012ba:	6a0a      	ldr	r2, [r1, #32]
 80012bc:	2a01      	cmp	r2, #1
 80012be:	d031      	beq.n	8001324 <HAL_CAN_ConfigFilter+0xf4>
  {
    hcan->Instance->FA1R |= filternbrbitpos;
  }

  /* Leave the initialisation mode for the filter */
  hcan->Instance->FMR &= ~((uint32_t)CAN_FMR_FINIT);
 80012c0:	6802      	ldr	r2, [r0, #0]
 80012c2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80012c6:	f023 0301 	bic.w	r3, r3, #1
 80012ca:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  
  /* Return function status */
  return HAL_OK;
}
 80012ce:	2000      	movs	r0, #0
 80012d0:	bcf0      	pop	{r4, r5, r6, r7}
 80012d2:	4770      	bx	lr
    hcan->Instance->FS1R |= filternbrbitpos;
 80012d4:	6805      	ldr	r5, [r0, #0]
 80012d6:	f8d5 420c 	ldr.w	r4, [r5, #524]	; 0x20c
 80012da:	431c      	orrs	r4, r3
 80012dc:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 80012e0:	6806      	ldr	r6, [r0, #0]
 80012e2:	694c      	ldr	r4, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 80012e4:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 80012e6:	888d      	ldrh	r5, [r1, #4]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 80012e8:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 80012ec:	3448      	adds	r4, #72	; 0x48
 80012ee:	f846 5034 	str.w	r5, [r6, r4, lsl #3]
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 80012f2:	6804      	ldr	r4, [r0, #0]
 80012f4:	694e      	ldr	r6, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80012f6:	688f      	ldr	r7, [r1, #8]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80012f8:	898d      	ldrh	r5, [r1, #12]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80012fa:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 80012fe:	3648      	adds	r6, #72	; 0x48
 8001300:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8001304:	6065      	str	r5, [r4, #4]
 8001306:	e7c4      	b.n	8001292 <HAL_CAN_ConfigFilter+0x62>
    hcan->Instance->FM1R |= (uint32_t)filternbrbitpos;
 8001308:	6805      	ldr	r5, [r0, #0]
 800130a:	f8d5 4204 	ldr.w	r4, [r5, #516]	; 0x204
 800130e:	431c      	orrs	r4, r3
 8001310:	f8c5 4204 	str.w	r4, [r5, #516]	; 0x204
 8001314:	e7c6      	b.n	80012a4 <HAL_CAN_ConfigFilter+0x74>
    hcan->Instance->FFA1R |= (uint32_t)filternbrbitpos;
 8001316:	6804      	ldr	r4, [r0, #0]
 8001318:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 800131c:	431a      	orrs	r2, r3
 800131e:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
 8001322:	e7ca      	b.n	80012ba <HAL_CAN_ConfigFilter+0x8a>
    hcan->Instance->FA1R |= filternbrbitpos;
 8001324:	6802      	ldr	r2, [r0, #0]
 8001326:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 800132a:	430b      	orrs	r3, r1
 800132c:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 8001330:	e7c6      	b.n	80012c0 <HAL_CAN_ConfigFilter+0x90>

08001332 <HAL_CAN_Init>:
  if(hcan == NULL)
 8001332:	2800      	cmp	r0, #0
 8001334:	f000 80b7 	beq.w	80014a6 <HAL_CAN_Init+0x174>
{
 8001338:	b538      	push	{r3, r4, r5, lr}
 800133a:	4604      	mov	r4, r0
  if(hcan->State == HAL_CAN_STATE_RESET)
 800133c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001340:	b303      	cbz	r3, 8001384 <HAL_CAN_Init+0x52>
  hcan->State = HAL_CAN_STATE_BUSY;
 8001342:	2302      	movs	r3, #2
 8001344:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  hcan->Instance->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8001348:	6822      	ldr	r2, [r4, #0]
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	f023 0302 	bic.w	r3, r3, #2
 8001350:	6013      	str	r3, [r2, #0]
  hcan->Instance->MCR |= CAN_MCR_INRQ ;
 8001352:	6822      	ldr	r2, [r4, #0]
 8001354:	6813      	ldr	r3, [r2, #0]
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();   
 800135c:	f7ff fcd0 	bl	8000d00 <HAL_GetTick>
 8001360:	4605      	mov	r5, r0
  while((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8001362:	6823      	ldr	r3, [r4, #0]
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	f012 0f01 	tst.w	r2, #1
 800136a:	d110      	bne.n	800138e <HAL_CAN_Init+0x5c>
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800136c:	f7ff fcc8 	bl	8000d00 <HAL_GetTick>
 8001370:	1b40      	subs	r0, r0, r5
 8001372:	280a      	cmp	r0, #10
 8001374:	d9f5      	bls.n	8001362 <HAL_CAN_Init+0x30>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001376:	2003      	movs	r0, #3
 8001378:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
      __HAL_UNLOCK(hcan);
 800137c:	2300      	movs	r3, #0
 800137e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      return HAL_TIMEOUT;
 8001382:	bd38      	pop	{r3, r4, r5, pc}
    hcan->Lock = HAL_UNLOCKED;
 8001384:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_CAN_MspInit(hcan);
 8001388:	f007 fc14 	bl	8008bb4 <HAL_CAN_MspInit>
 800138c:	e7d9      	b.n	8001342 <HAL_CAN_Init+0x10>
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	f012 0201 	ands.w	r2, r2, #1
 8001394:	d07b      	beq.n	800148e <HAL_CAN_Init+0x15c>
    if (hcan->Init.TTCM == ENABLE)
 8001396:	69a2      	ldr	r2, [r4, #24]
 8001398:	2a01      	cmp	r2, #1
 800139a:	d050      	beq.n	800143e <HAL_CAN_Init+0x10c>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013a2:	601a      	str	r2, [r3, #0]
    if (hcan->Init.ABOM == ENABLE)
 80013a4:	69e3      	ldr	r3, [r4, #28]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d04e      	beq.n	8001448 <HAL_CAN_Init+0x116>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80013aa:	6822      	ldr	r2, [r4, #0]
 80013ac:	6813      	ldr	r3, [r2, #0]
 80013ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013b2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.AWUM == ENABLE)
 80013b4:	6a23      	ldr	r3, [r4, #32]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d04c      	beq.n	8001454 <HAL_CAN_Init+0x122>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80013ba:	6822      	ldr	r2, [r4, #0]
 80013bc:	6813      	ldr	r3, [r2, #0]
 80013be:	f023 0320 	bic.w	r3, r3, #32
 80013c2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.NART == ENABLE)
 80013c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d04a      	beq.n	8001460 <HAL_CAN_Init+0x12e>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_NART;
 80013ca:	6822      	ldr	r2, [r4, #0]
 80013cc:	6813      	ldr	r3, [r2, #0]
 80013ce:	f023 0310 	bic.w	r3, r3, #16
 80013d2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.RFLM == ENABLE)
 80013d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d048      	beq.n	800146c <HAL_CAN_Init+0x13a>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80013da:	6822      	ldr	r2, [r4, #0]
 80013dc:	6813      	ldr	r3, [r2, #0]
 80013de:	f023 0308 	bic.w	r3, r3, #8
 80013e2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.TXFP == ENABLE)
 80013e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d046      	beq.n	8001478 <HAL_CAN_Init+0x146>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80013ea:	6822      	ldr	r2, [r4, #0]
 80013ec:	6813      	ldr	r3, [r2, #0]
 80013ee:	f023 0304 	bic.w	r3, r3, #4
 80013f2:	6013      	str	r3, [r2, #0]
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 80013f4:	6821      	ldr	r1, [r4, #0]
 80013f6:	68a3      	ldr	r3, [r4, #8]
                ((uint32_t)hcan->Init.SJW) | \
 80013f8:	68e2      	ldr	r2, [r4, #12]
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 80013fa:	4313      	orrs	r3, r2
                ((uint32_t)hcan->Init.BS1) | \
 80013fc:	6922      	ldr	r2, [r4, #16]
                ((uint32_t)hcan->Init.SJW) | \
 80013fe:	4313      	orrs	r3, r2
                ((uint32_t)hcan->Init.BS2) | \
 8001400:	6962      	ldr	r2, [r4, #20]
                ((uint32_t)hcan->Init.BS1) | \
 8001402:	4313      	orrs	r3, r2
               ((uint32_t)hcan->Init.Prescaler - 1);
 8001404:	6862      	ldr	r2, [r4, #4]
 8001406:	3a01      	subs	r2, #1
                ((uint32_t)hcan->Init.BS2) | \
 8001408:	4313      	orrs	r3, r2
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 800140a:	61cb      	str	r3, [r1, #28]
    hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 800140c:	6822      	ldr	r2, [r4, #0]
 800140e:	6813      	ldr	r3, [r2, #0]
 8001410:	f023 0301 	bic.w	r3, r3, #1
 8001414:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();   
 8001416:	f7ff fc73 	bl	8000d00 <HAL_GetTick>
 800141a:	4605      	mov	r5, r0
    while((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800141c:	6821      	ldr	r1, [r4, #0]
 800141e:	684a      	ldr	r2, [r1, #4]
 8001420:	f012 0201 	ands.w	r2, r2, #1
 8001424:	d02e      	beq.n	8001484 <HAL_CAN_Init+0x152>
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001426:	f7ff fc6b 	bl	8000d00 <HAL_GetTick>
 800142a:	1b40      	subs	r0, r0, r5
 800142c:	280a      	cmp	r0, #10
 800142e:	d9f5      	bls.n	800141c <HAL_CAN_Init+0xea>
         hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001430:	2003      	movs	r0, #3
 8001432:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
       __HAL_UNLOCK(hcan);
 8001436:	2300      	movs	r3, #0
 8001438:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
         return HAL_TIMEOUT;
 800143c:	bd38      	pop	{r3, r4, r5, pc}
      hcan->Instance->MCR |= CAN_MCR_TTCM;
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e7ad      	b.n	80013a4 <HAL_CAN_Init+0x72>
      hcan->Instance->MCR |= CAN_MCR_ABOM;
 8001448:	6822      	ldr	r2, [r4, #0]
 800144a:	6813      	ldr	r3, [r2, #0]
 800144c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	e7af      	b.n	80013b4 <HAL_CAN_Init+0x82>
      hcan->Instance->MCR |= CAN_MCR_AWUM;
 8001454:	6822      	ldr	r2, [r4, #0]
 8001456:	6813      	ldr	r3, [r2, #0]
 8001458:	f043 0320 	orr.w	r3, r3, #32
 800145c:	6013      	str	r3, [r2, #0]
 800145e:	e7b1      	b.n	80013c4 <HAL_CAN_Init+0x92>
      hcan->Instance->MCR |= CAN_MCR_NART;
 8001460:	6822      	ldr	r2, [r4, #0]
 8001462:	6813      	ldr	r3, [r2, #0]
 8001464:	f043 0310 	orr.w	r3, r3, #16
 8001468:	6013      	str	r3, [r2, #0]
 800146a:	e7b3      	b.n	80013d4 <HAL_CAN_Init+0xa2>
      hcan->Instance->MCR |= CAN_MCR_RFLM;
 800146c:	6822      	ldr	r2, [r4, #0]
 800146e:	6813      	ldr	r3, [r2, #0]
 8001470:	f043 0308 	orr.w	r3, r3, #8
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	e7b5      	b.n	80013e4 <HAL_CAN_Init+0xb2>
      hcan->Instance->MCR |= CAN_MCR_TXFP;
 8001478:	6822      	ldr	r2, [r4, #0]
 800147a:	6813      	ldr	r3, [r2, #0]
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	e7b7      	b.n	80013f4 <HAL_CAN_Init+0xc2>
    if ((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8001484:	684b      	ldr	r3, [r1, #4]
 8001486:	f013 0f01 	tst.w	r3, #1
 800148a:	d100      	bne.n	800148e <HAL_CAN_Init+0x15c>
      status = CAN_INITSTATUS_SUCCESS;
 800148c:	2201      	movs	r2, #1
  if(status == CAN_INITSTATUS_SUCCESS)
 800148e:	b922      	cbnz	r2, 800149a <HAL_CAN_Init+0x168>
    hcan->State = HAL_CAN_STATE_ERROR;
 8001490:	2304      	movs	r3, #4
 8001492:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_ERROR;
 8001496:	2001      	movs	r0, #1
 8001498:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800149a:	2000      	movs	r0, #0
 800149c:	63e0      	str	r0, [r4, #60]	; 0x3c
    hcan->State = HAL_CAN_STATE_READY;
 800149e:	2301      	movs	r3, #1
 80014a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80014a4:	bd38      	pop	{r3, r4, r5, pc}
     return HAL_ERROR;
 80014a6:	2001      	movs	r0, #1
 80014a8:	4770      	bx	lr
	...

080014ac <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.  
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 80014ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));
  
  /* Process locked */
  __HAL_LOCK(hcan);
 80014ae:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	f000 80d0 	beq.w	8001658 <HAL_CAN_Transmit+0x1ac>
 80014b8:	2301      	movs	r3, #1
 80014ba:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  if(hcan->State == HAL_CAN_STATE_BUSY_RX) 
 80014be:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b22      	cmp	r3, #34	; 0x22
 80014c6:	d011      	beq.n	80014ec <HAL_CAN_Transmit+0x40>
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 80014c8:	2312      	movs	r3, #18
 80014ca:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  }
  
  /* Select one empty transmit mailbox */
  if ((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 80014ce:	6803      	ldr	r3, [r0, #0]
 80014d0:	689a      	ldr	r2, [r3, #8]
 80014d2:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
 80014d6:	d10d      	bne.n	80014f4 <HAL_CAN_Transmit+0x48>
  {
    transmitmailbox = 0;
  }
  else if ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	f012 6f00 	tst.w	r2, #134217728	; 0x8000000
 80014de:	d164      	bne.n	80015aa <HAL_CAN_Transmit+0xfe>
  {
    transmitmailbox = 1;
  }
  else if ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80014e6:	d162      	bne.n	80015ae <HAL_CAN_Transmit+0x102>
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 80014e8:	2504      	movs	r5, #4
 80014ea:	e004      	b.n	80014f6 <HAL_CAN_Transmit+0x4a>
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 80014ec:	2332      	movs	r3, #50	; 0x32
 80014ee:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 80014f2:	e7ec      	b.n	80014ce <HAL_CAN_Transmit+0x22>
    transmitmailbox = 0;
 80014f4:	2500      	movs	r5, #0
  {
    transmitmailbox = 2;
  }

  if (transmitmailbox != CAN_TXSTATUS_NOMAILBOX)
 80014f6:	2d04      	cmp	r5, #4
 80014f8:	f000 80a6 	beq.w	8001648 <HAL_CAN_Transmit+0x19c>
  {
    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80014fc:	f105 0218 	add.w	r2, r5, #24
 8001500:	0112      	lsls	r2, r2, #4
 8001502:	589c      	ldr	r4, [r3, r2]
 8001504:	f004 0401 	and.w	r4, r4, #1
 8001508:	509c      	str	r4, [r3, r2]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 800150a:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800150c:	6893      	ldr	r3, [r2, #8]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d14f      	bne.n	80015b2 <HAL_CAN_Transmit+0x106>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << 21) | \
 8001512:	6806      	ldr	r6, [r0, #0]
 8001514:	f105 0318 	add.w	r3, r5, #24
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	58f4      	ldr	r4, [r6, r3]
 800151c:	6817      	ldr	r7, [r2, #0]
                                                  hcan->pTxMsg->RTR);
 800151e:	68d2      	ldr	r2, [r2, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << 21) | \
 8001520:	ea42 5247 	orr.w	r2, r2, r7, lsl #21
 8001524:	4322      	orrs	r2, r4
 8001526:	50f2      	str	r2, [r6, r3]
 8001528:	460e      	mov	r6, r1
 800152a:	4604      	mov	r4, r0
                                                  hcan->pTxMsg->IDE | \
                                                  hcan->pTxMsg->RTR);
    }
    
    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 800152c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800152e:	6913      	ldr	r3, [r2, #16]
 8001530:	f003 030f 	and.w	r3, r3, #15
 8001534:	6113      	str	r3, [r2, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 8001536:	6803      	ldr	r3, [r0, #0]
 8001538:	f105 0118 	add.w	r1, r5, #24
 800153c:	0109      	lsls	r1, r1, #4
 800153e:	440b      	add	r3, r1
 8001540:	685a      	ldr	r2, [r3, #4]
 8001542:	f022 020f 	bic.w	r2, r2, #15
 8001546:	605a      	str	r2, [r3, #4]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8001548:	6803      	ldr	r3, [r0, #0]
 800154a:	440b      	add	r3, r1
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001550:	6900      	ldr	r0, [r0, #16]
 8001552:	4302      	orrs	r2, r0
 8001554:	605a      	str	r2, [r3, #4]

    /* Set up the data field */
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3] << 24) | 
 8001556:	6822      	ldr	r2, [r4, #0]
 8001558:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800155a:	7dc7      	ldrb	r7, [r0, #23]
                                             ((uint32_t)hcan->pTxMsg->Data[2] << 16) |
 800155c:	7d83      	ldrb	r3, [r0, #22]
 800155e:	041b      	lsls	r3, r3, #16
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3] << 24) | 
 8001560:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                                             ((uint32_t)hcan->pTxMsg->Data[1] << 8) | 
 8001564:	7d47      	ldrb	r7, [r0, #21]
                                             ((uint32_t)hcan->pTxMsg->Data[2] << 16) |
 8001566:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
                                             ((uint32_t)hcan->pTxMsg->Data[0]));
 800156a:	7d00      	ldrb	r0, [r0, #20]
                                             ((uint32_t)hcan->pTxMsg->Data[1] << 8) | 
 800156c:	4303      	orrs	r3, r0
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3] << 24) | 
 800156e:	012f      	lsls	r7, r5, #4
 8001570:	443a      	add	r2, r7
 8001572:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7] << 24) | 
 8001576:	6822      	ldr	r2, [r4, #0]
 8001578:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800157a:	f890 e01b 	ldrb.w	lr, [r0, #27]
                                             ((uint32_t)hcan->pTxMsg->Data[6] << 16) |
 800157e:	7e83      	ldrb	r3, [r0, #26]
 8001580:	041b      	lsls	r3, r3, #16
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7] << 24) | 
 8001582:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
                                             ((uint32_t)hcan->pTxMsg->Data[5] << 8) |
 8001586:	f890 e019 	ldrb.w	lr, [r0, #25]
                                             ((uint32_t)hcan->pTxMsg->Data[6] << 16) |
 800158a:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
                                             ((uint32_t)hcan->pTxMsg->Data[4]));
 800158e:	7e00      	ldrb	r0, [r0, #24]
                                             ((uint32_t)hcan->pTxMsg->Data[5] << 8) |
 8001590:	4303      	orrs	r3, r0
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7] << 24) | 
 8001592:	443a      	add	r2, r7
 8001594:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
    /* Request transmission */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR |= CAN_TI0R_TXRQ;
 8001598:	6822      	ldr	r2, [r4, #0]
 800159a:	5853      	ldr	r3, [r2, r1]
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	5053      	str	r3, [r2, r1]
  
    /* Get tick */
    tickstart = HAL_GetTick();   
 80015a2:	f7ff fbad 	bl	8000d00 <HAL_GetTick>
 80015a6:	4607      	mov	r7, r0
  
    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80015a8:	e02c      	b.n	8001604 <HAL_CAN_Transmit+0x158>
    transmitmailbox = 1;
 80015aa:	2501      	movs	r5, #1
 80015ac:	e7a3      	b.n	80014f6 <HAL_CAN_Transmit+0x4a>
    transmitmailbox = 2;
 80015ae:	2502      	movs	r5, #2
 80015b0:	e7a1      	b.n	80014f6 <HAL_CAN_Transmit+0x4a>
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3) | \
 80015b2:	6807      	ldr	r7, [r0, #0]
 80015b4:	f105 0418 	add.w	r4, r5, #24
 80015b8:	0124      	lsls	r4, r4, #4
 80015ba:	f857 e004 	ldr.w	lr, [r7, r4]
 80015be:	6856      	ldr	r6, [r2, #4]
 80015c0:	ea43 03c6 	orr.w	r3, r3, r6, lsl #3
                                                  hcan->pTxMsg->RTR);
 80015c4:	68d2      	ldr	r2, [r2, #12]
                                                  hcan->pTxMsg->IDE | \
 80015c6:	4313      	orrs	r3, r2
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3) | \
 80015c8:	ea43 030e 	orr.w	r3, r3, lr
 80015cc:	513b      	str	r3, [r7, r4]
 80015ce:	e7ab      	b.n	8001528 <HAL_CAN_Transmit+0x7c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80015d0:	b126      	cbz	r6, 80015dc <HAL_CAN_Transmit+0x130>
 80015d2:	f7ff fb95 	bl	8000d00 <HAL_GetTick>
 80015d6:	1bc0      	subs	r0, r0, r7
 80015d8:	4286      	cmp	r6, r0
 80015da:	d213      	bcs.n	8001604 <HAL_CAN_Transmit+0x158>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 80015dc:	2003      	movs	r0, #3
 80015de:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 80015e2:	2300      	movs	r3, #0
 80015e4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 80015e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80015ea:	2d01      	cmp	r5, #1
 80015ec:	d014      	beq.n	8001618 <HAL_CAN_Transmit+0x16c>
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	689a      	ldr	r2, [r3, #8]
 80015f2:	4b1a      	ldr	r3, [pc, #104]	; (800165c <HAL_CAN_Transmit+0x1b0>)
 80015f4:	4393      	bics	r3, r2
 80015f6:	bf14      	ite	ne
 80015f8:	2301      	movne	r3, #1
 80015fa:	2300      	moveq	r3, #0
 80015fc:	b1a3      	cbz	r3, 8001628 <HAL_CAN_Transmit+0x17c>
      if(Timeout != HAL_MAX_DELAY)
 80015fe:	f1b6 3fff 	cmp.w	r6, #4294967295
 8001602:	d1e5      	bne.n	80015d0 <HAL_CAN_Transmit+0x124>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001604:	2d00      	cmp	r5, #0
 8001606:	d1f0      	bne.n	80015ea <HAL_CAN_Transmit+0x13e>
 8001608:	6823      	ldr	r3, [r4, #0]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <HAL_CAN_Transmit+0x1b4>)
 800160e:	4393      	bics	r3, r2
 8001610:	bf14      	ite	ne
 8001612:	2301      	movne	r3, #1
 8001614:	2300      	moveq	r3, #0
 8001616:	e7f1      	b.n	80015fc <HAL_CAN_Transmit+0x150>
 8001618:	6823      	ldr	r3, [r4, #0]
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <HAL_CAN_Transmit+0x1b8>)
 800161e:	4393      	bics	r3, r2
 8001620:	bf14      	ite	ne
 8001622:	2301      	movne	r3, #1
 8001624:	2300      	moveq	r3, #0
 8001626:	e7e9      	b.n	80015fc <HAL_CAN_Transmit+0x150>
        }
      }
    }
    if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 8001628:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b32      	cmp	r3, #50	; 0x32
 8001630:	d006      	beq.n	8001640 <HAL_CAN_Transmit+0x194>
      hcan->State = HAL_CAN_STATE_BUSY_RX;
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_READY;
 8001632:	2301      	movs	r3, #1
 8001634:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }
    
    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8001638:	2000      	movs	r0, #0
 800163a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    
    /* Return function status */
    return HAL_OK;
 800163e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001640:	2322      	movs	r3, #34	; 0x22
 8001642:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8001646:	e7f7      	b.n	8001638 <HAL_CAN_Transmit+0x18c>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR; 
 8001648:	2304      	movs	r3, #4
 800164a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    
    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 800164e:	2300      	movs	r3, #0
 8001650:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    /* Return function status */
    return HAL_ERROR;
 8001654:	2001      	movs	r0, #1
 8001656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hcan);
 8001658:	2002      	movs	r0, #2
  }
}
 800165a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800165c:	10030000 	.word	0x10030000
 8001660:	04000003 	.word	0x04000003
 8001664:	08000300 	.word	0x08000300

08001668 <HAL_CAN_Receive_IT>:
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));
  
  if((hcan->State == HAL_CAN_STATE_READY) || (hcan->State == HAL_CAN_STATE_BUSY_TX))
 8001668:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b01      	cmp	r3, #1
 8001670:	d006      	beq.n	8001680 <HAL_CAN_Receive_IT+0x18>
 8001672:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b12      	cmp	r3, #18
 800167a:	d001      	beq.n	8001680 <HAL_CAN_Receive_IT+0x18>
    }
    
  }
  else
  {
    return HAL_BUSY;
 800167c:	2002      	movs	r0, #2
 800167e:	4770      	bx	lr
    __HAL_LOCK(hcan);
 8001680:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001684:	2b01      	cmp	r3, #1
 8001686:	d03d      	beq.n	8001704 <HAL_CAN_Receive_IT+0x9c>
{
 8001688:	b410      	push	{r4}
    __HAL_LOCK(hcan);
 800168a:	2301      	movs	r3, #1
 800168c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    if(hcan->State == HAL_CAN_STATE_BUSY_TX) 
 8001690:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b12      	cmp	r3, #18
 8001698:	d029      	beq.n	80016ee <HAL_CAN_Receive_IT+0x86>
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 800169a:	2322      	movs	r3, #34	; 0x22
 800169c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016a0:	2200      	movs	r2, #0
 80016a2:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG);
 80016a4:	6804      	ldr	r4, [r0, #0]
 80016a6:	6963      	ldr	r3, [r4, #20]
 80016a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ac:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EPV);
 80016ae:	6804      	ldr	r4, [r0, #0]
 80016b0:	6963      	ldr	r3, [r4, #20]
 80016b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016b6:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_BOF);
 80016b8:	6804      	ldr	r4, [r0, #0]
 80016ba:	6963      	ldr	r3, [r4, #20]
 80016bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016c0:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_LEC);
 80016c2:	6804      	ldr	r4, [r0, #0]
 80016c4:	6963      	ldr	r3, [r4, #20]
 80016c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016ca:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_ERR);
 80016cc:	6804      	ldr	r4, [r0, #0]
 80016ce:	6963      	ldr	r3, [r4, #20]
 80016d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d4:	6163      	str	r3, [r4, #20]
    __HAL_UNLOCK(hcan);
 80016d6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    if(FIFONumber == CAN_FIFO0)
 80016da:	b161      	cbz	r1, 80016f6 <HAL_CAN_Receive_IT+0x8e>
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP1);
 80016dc:	6802      	ldr	r2, [r0, #0]
 80016de:	6953      	ldr	r3, [r2, #20]
 80016e0:	f043 0310 	orr.w	r3, r3, #16
 80016e4:	6153      	str	r3, [r2, #20]
  }
  
  /* Return function status */
  return HAL_OK;
 80016e6:	2000      	movs	r0, #0
}
 80016e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016ec:	4770      	bx	lr
      hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 80016ee:	2332      	movs	r3, #50	; 0x32
 80016f0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 80016f4:	e7d4      	b.n	80016a0 <HAL_CAN_Receive_IT+0x38>
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP0);
 80016f6:	6802      	ldr	r2, [r0, #0]
 80016f8:	6953      	ldr	r3, [r2, #20]
 80016fa:	f043 0302 	orr.w	r3, r3, #2
 80016fe:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8001700:	2000      	movs	r0, #0
 8001702:	e7f1      	b.n	80016e8 <HAL_CAN_Receive_IT+0x80>
    __HAL_LOCK(hcan);
 8001704:	2002      	movs	r0, #2
 8001706:	4770      	bx	lr

08001708 <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 8001708:	4770      	bx	lr

0800170a <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 800170a:	b508      	push	{r3, lr}
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 800170c:	6802      	ldr	r2, [r0, #0]
 800170e:	6953      	ldr	r3, [r2, #20]
 8001710:	f023 0301 	bic.w	r3, r3, #1
 8001714:	6153      	str	r3, [r2, #20]
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8001716:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b12      	cmp	r3, #18
 800171e:	d00b      	beq.n	8001738 <CAN_Transmit_IT+0x2e>
    
    /* Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 8001720:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b32      	cmp	r3, #50	; 0x32
 8001728:	d020      	beq.n	800176c <CAN_Transmit_IT+0x62>
    hcan->State = HAL_CAN_STATE_BUSY_RX;
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800172a:	2301      	movs	r3, #1
 800172c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  }
  
  /* Transmission complete callback */ 
  HAL_CAN_TxCpltCallback(hcan);
 8001730:	f7ff ffea 	bl	8001708 <HAL_CAN_TxCpltCallback>
  
  return HAL_OK;
}
 8001734:	2000      	movs	r0, #0
 8001736:	bd08      	pop	{r3, pc}
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG);
 8001738:	6802      	ldr	r2, [r0, #0]
 800173a:	6953      	ldr	r3, [r2, #20]
 800173c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001740:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EPV);
 8001742:	6802      	ldr	r2, [r0, #0]
 8001744:	6953      	ldr	r3, [r2, #20]
 8001746:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800174a:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_BOF);
 800174c:	6802      	ldr	r2, [r0, #0]
 800174e:	6953      	ldr	r3, [r2, #20]
 8001750:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001754:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_LEC);
 8001756:	6802      	ldr	r2, [r0, #0]
 8001758:	6953      	ldr	r3, [r2, #20]
 800175a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800175e:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
 8001760:	6802      	ldr	r2, [r0, #0]
 8001762:	6953      	ldr	r3, [r2, #20]
 8001764:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001768:	6153      	str	r3, [r2, #20]
 800176a:	e7d9      	b.n	8001720 <CAN_Transmit_IT+0x16>
    hcan->State = HAL_CAN_STATE_BUSY_RX;
 800176c:	2322      	movs	r3, #34	; 0x22
 800176e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 8001772:	e7dd      	b.n	8001730 <CAN_Transmit_IT+0x26>

08001774 <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001774:	b510      	push	{r4, lr}
  /* Get the Id */
  hcan->pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8001776:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001778:	6804      	ldr	r4, [r0, #0]
 800177a:	f101 031b 	add.w	r3, r1, #27
 800177e:	011b      	lsls	r3, r3, #4
 8001780:	58e3      	ldr	r3, [r4, r3]
 8001782:	f003 0304 	and.w	r3, r3, #4
 8001786:	6093      	str	r3, [r2, #8]
  if (hcan->pRxMsg->IDE == CAN_ID_STD)
 8001788:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	2a00      	cmp	r2, #0
 800178e:	d170      	bne.n	8001872 <CAN_Receive_IT+0xfe>
  {
    hcan->pRxMsg->StdId = (uint32_t)0x000007FF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21);
 8001790:	6804      	ldr	r4, [r0, #0]
 8001792:	f101 021b 	add.w	r2, r1, #27
 8001796:	0112      	lsls	r2, r2, #4
 8001798:	58a2      	ldr	r2, [r4, r2]
 800179a:	0d52      	lsrs	r2, r2, #21
 800179c:	601a      	str	r2, [r3, #0]
  else
  {
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  hcan->pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800179e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017a0:	6802      	ldr	r2, [r0, #0]
 80017a2:	f101 031b 	add.w	r3, r1, #27
 80017a6:	011b      	lsls	r3, r3, #4
 80017a8:	58d2      	ldr	r2, [r2, r3]
 80017aa:	f002 0202 	and.w	r2, r2, #2
 80017ae:	60e2      	str	r2, [r4, #12]
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80017b0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017b2:	6802      	ldr	r2, [r0, #0]
 80017b4:	441a      	add	r2, r3
 80017b6:	6852      	ldr	r2, [r2, #4]
 80017b8:	f002 020f 	and.w	r2, r2, #15
 80017bc:	6122      	str	r2, [r4, #16]
  /* Get the FMI */
  hcan->pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8);
 80017be:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017c0:	6802      	ldr	r2, [r0, #0]
 80017c2:	4413      	add	r3, r2
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80017ca:	61e3      	str	r3, [r4, #28]
  /* Get the data field */
  hcan->pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 80017cc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017ce:	6802      	ldr	r2, [r0, #0]
 80017d0:	010b      	lsls	r3, r1, #4
 80017d2:	441a      	add	r2, r3
 80017d4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80017d8:	7522      	strb	r2, [r4, #20]
  hcan->pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8);
 80017da:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017dc:	6802      	ldr	r2, [r0, #0]
 80017de:	441a      	add	r2, r3
 80017e0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80017e4:	0a12      	lsrs	r2, r2, #8
 80017e6:	7562      	strb	r2, [r4, #21]
  hcan->pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80017e8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017ea:	6802      	ldr	r2, [r0, #0]
 80017ec:	441a      	add	r2, r3
 80017ee:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80017f2:	0c12      	lsrs	r2, r2, #16
 80017f4:	75a2      	strb	r2, [r4, #22]
  hcan->pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80017f6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017f8:	6802      	ldr	r2, [r0, #0]
 80017fa:	441a      	add	r2, r3
 80017fc:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001800:	0e12      	lsrs	r2, r2, #24
 8001802:	75e2      	strb	r2, [r4, #23]
  hcan->pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 8001804:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001806:	6802      	ldr	r2, [r0, #0]
 8001808:	441a      	add	r2, r3
 800180a:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800180e:	7622      	strb	r2, [r4, #24]
  hcan->pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8001810:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001812:	6802      	ldr	r2, [r0, #0]
 8001814:	441a      	add	r2, r3
 8001816:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800181a:	0a12      	lsrs	r2, r2, #8
 800181c:	7662      	strb	r2, [r4, #25]
  hcan->pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16);
 800181e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001820:	6802      	ldr	r2, [r0, #0]
 8001822:	441a      	add	r2, r3
 8001824:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001828:	0c12      	lsrs	r2, r2, #16
 800182a:	76a2      	strb	r2, [r4, #26]
  hcan->pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24);
 800182c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800182e:	6802      	ldr	r2, [r0, #0]
 8001830:	4413      	add	r3, r2
 8001832:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8001836:	0e1b      	lsrs	r3, r3, #24
 8001838:	76e3      	strb	r3, [r4, #27]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800183a:	bb11      	cbnz	r1, 8001882 <CAN_Receive_IT+0x10e>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 800183c:	6802      	ldr	r2, [r0, #0]
 800183e:	68d3      	ldr	r3, [r2, #12]
 8001840:	f043 0320 	orr.w	r3, r3, #32
 8001844:	60d3      	str	r3, [r2, #12]
    
    /* Disable FIFO 0 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP0);
 8001846:	6802      	ldr	r2, [r0, #0]
 8001848:	6953      	ldr	r3, [r2, #20]
 800184a:	f023 0302 	bic.w	r3, r3, #2
 800184e:	6153      	str	r3, [r2, #20]
    
    /* Disable FIFO 1 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 8001850:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b22      	cmp	r3, #34	; 0x22
 8001858:	d01e      	beq.n	8001898 <CAN_Receive_IT+0x124>
    
    /* Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 800185a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b32      	cmp	r3, #50	; 0x32
 8001862:	d033      	beq.n	80018cc <CAN_Receive_IT+0x158>
    hcan->State = HAL_CAN_STATE_BUSY_TX;
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001864:	2301      	movs	r3, #1
 8001866:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 800186a:	f006 fb03 	bl	8007e74 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
}
 800186e:	2000      	movs	r0, #0
 8001870:	bd10      	pop	{r4, pc}
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
 8001872:	6804      	ldr	r4, [r0, #0]
 8001874:	f101 021b 	add.w	r2, r1, #27
 8001878:	0112      	lsls	r2, r2, #4
 800187a:	58a2      	ldr	r2, [r4, r2]
 800187c:	08d2      	lsrs	r2, r2, #3
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	e78d      	b.n	800179e <CAN_Receive_IT+0x2a>
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8001882:	6802      	ldr	r2, [r0, #0]
 8001884:	6913      	ldr	r3, [r2, #16]
 8001886:	f043 0320 	orr.w	r3, r3, #32
 800188a:	6113      	str	r3, [r2, #16]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
 800188c:	6802      	ldr	r2, [r0, #0]
 800188e:	6953      	ldr	r3, [r2, #20]
 8001890:	f023 0310 	bic.w	r3, r3, #16
 8001894:	6153      	str	r3, [r2, #20]
 8001896:	e7db      	b.n	8001850 <CAN_Receive_IT+0xdc>
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG);
 8001898:	6802      	ldr	r2, [r0, #0]
 800189a:	6953      	ldr	r3, [r2, #20]
 800189c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018a0:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EPV);
 80018a2:	6802      	ldr	r2, [r0, #0]
 80018a4:	6953      	ldr	r3, [r2, #20]
 80018a6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80018aa:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_BOF);
 80018ac:	6802      	ldr	r2, [r0, #0]
 80018ae:	6953      	ldr	r3, [r2, #20]
 80018b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018b4:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_LEC);
 80018b6:	6802      	ldr	r2, [r0, #0]
 80018b8:	6953      	ldr	r3, [r2, #20]
 80018ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018be:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
 80018c0:	6802      	ldr	r2, [r0, #0]
 80018c2:	6953      	ldr	r3, [r2, #20]
 80018c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80018c8:	6153      	str	r3, [r2, #20]
 80018ca:	e7c6      	b.n	800185a <CAN_Receive_IT+0xe6>
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 80018cc:	2312      	movs	r3, #18
 80018ce:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 80018d2:	e7ca      	b.n	800186a <CAN_Receive_IT+0xf6>

080018d4 <HAL_CAN_ErrorCallback>:
{
 80018d4:	4770      	bx	lr
	...

080018d8 <HAL_CAN_IRQHandler>:
{
 80018d8:	b510      	push	{r4, lr}
 80018da:	4604      	mov	r4, r0
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80018dc:	6803      	ldr	r3, [r0, #0]
 80018de:	695a      	ldr	r2, [r3, #20]
 80018e0:	f012 0f01 	tst.w	r2, #1
 80018e4:	d00e      	beq.n	8001904 <HAL_CAN_IRQHandler+0x2c>
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80018e6:	6899      	ldr	r1, [r3, #8]
 80018e8:	4a53      	ldr	r2, [pc, #332]	; (8001a38 <HAL_CAN_IRQHandler+0x160>)
 80018ea:	438a      	bics	r2, r1
 80018ec:	d007      	beq.n	80018fe <HAL_CAN_IRQHandler+0x26>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80018ee:	6899      	ldr	r1, [r3, #8]
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80018f0:	4a52      	ldr	r2, [pc, #328]	; (8001a3c <HAL_CAN_IRQHandler+0x164>)
 80018f2:	438a      	bics	r2, r1
 80018f4:	d003      	beq.n	80018fe <HAL_CAN_IRQHandler+0x26>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 80018f6:	689a      	ldr	r2, [r3, #8]
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80018f8:	4b51      	ldr	r3, [pc, #324]	; (8001a40 <HAL_CAN_IRQHandler+0x168>)
 80018fa:	4393      	bics	r3, r2
 80018fc:	d102      	bne.n	8001904 <HAL_CAN_IRQHandler+0x2c>
      CAN_Transmit_IT(hcan);
 80018fe:	4620      	mov	r0, r4
 8001900:	f7ff ff03 	bl	800170a <CAN_Transmit_IT>
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001904:	6823      	ldr	r3, [r4, #0]
 8001906:	695a      	ldr	r2, [r3, #20]
 8001908:	f012 0f02 	tst.w	r2, #2
 800190c:	d003      	beq.n	8001916 <HAL_CAN_IRQHandler+0x3e>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0))
 800190e:	68db      	ldr	r3, [r3, #12]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001910:	f013 0f03 	tst.w	r3, #3
 8001914:	d156      	bne.n	80019c4 <HAL_CAN_IRQHandler+0xec>
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001916:	6823      	ldr	r3, [r4, #0]
 8001918:	695a      	ldr	r2, [r3, #20]
 800191a:	f012 0f10 	tst.w	r2, #16
 800191e:	d003      	beq.n	8001928 <HAL_CAN_IRQHandler+0x50>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0))
 8001920:	691b      	ldr	r3, [r3, #16]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001922:	f013 0f03 	tst.w	r3, #3
 8001926:	d152      	bne.n	80019ce <HAL_CAN_IRQHandler+0xf6>
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001928:	6823      	ldr	r3, [r4, #0]
 800192a:	699a      	ldr	r2, [r3, #24]
 800192c:	f012 0f01 	tst.w	r2, #1
 8001930:	d00b      	beq.n	800194a <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8001932:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001934:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001938:	d007      	beq.n	800194a <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800193a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 800193c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8001940:	d003      	beq.n	800194a <HAL_CAN_IRQHandler+0x72>
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 8001942:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001944:	f042 0201 	orr.w	r2, r2, #1
 8001948:	63e2      	str	r2, [r4, #60]	; 0x3c
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 800194a:	699a      	ldr	r2, [r3, #24]
 800194c:	f012 0f02 	tst.w	r2, #2
 8001950:	d00b      	beq.n	800196a <HAL_CAN_IRQHandler+0x92>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8001952:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8001954:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001958:	d007      	beq.n	800196a <HAL_CAN_IRQHandler+0x92>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800195a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 800195c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8001960:	d003      	beq.n	800196a <HAL_CAN_IRQHandler+0x92>
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 8001962:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001964:	f042 0202 	orr.w	r2, r2, #2
 8001968:	63e2      	str	r2, [r4, #60]	; 0x3c
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 800196a:	699a      	ldr	r2, [r3, #24]
 800196c:	f012 0f04 	tst.w	r2, #4
 8001970:	d00b      	beq.n	800198a <HAL_CAN_IRQHandler+0xb2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 8001972:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 8001974:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001978:	d007      	beq.n	800198a <HAL_CAN_IRQHandler+0xb2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800197a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 800197c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8001980:	d003      	beq.n	800198a <HAL_CAN_IRQHandler+0xb2>
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 8001982:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001984:	f042 0204 	orr.w	r2, r2, #4
 8001988:	63e2      	str	r2, [r4, #60]	; 0x3c
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 800198a:	699a      	ldr	r2, [r3, #24]
 800198c:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001990:	d033      	beq.n	80019fa <HAL_CAN_IRQHandler+0x122>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001992:	695a      	ldr	r2, [r3, #20]
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8001994:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001998:	d02f      	beq.n	80019fa <HAL_CAN_IRQHandler+0x122>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800199a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 800199c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80019a0:	d02b      	beq.n	80019fa <HAL_CAN_IRQHandler+0x122>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 80019a2:	699a      	ldr	r2, [r3, #24]
 80019a4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80019a8:	2a30      	cmp	r2, #48	; 0x30
 80019aa:	d029      	beq.n	8001a00 <HAL_CAN_IRQHandler+0x128>
 80019ac:	d914      	bls.n	80019d8 <HAL_CAN_IRQHandler+0x100>
 80019ae:	2a50      	cmp	r2, #80	; 0x50
 80019b0:	d02b      	beq.n	8001a0a <HAL_CAN_IRQHandler+0x132>
 80019b2:	2a60      	cmp	r2, #96	; 0x60
 80019b4:	d02e      	beq.n	8001a14 <HAL_CAN_IRQHandler+0x13c>
 80019b6:	2a40      	cmp	r2, #64	; 0x40
 80019b8:	d11b      	bne.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 80019ba:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019c0:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 80019c2:	e016      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
    CAN_Receive_IT(hcan, CAN_FIFO0);
 80019c4:	2100      	movs	r1, #0
 80019c6:	4620      	mov	r0, r4
 80019c8:	f7ff fed4 	bl	8001774 <CAN_Receive_IT>
 80019cc:	e7a3      	b.n	8001916 <HAL_CAN_IRQHandler+0x3e>
    CAN_Receive_IT(hcan, CAN_FIFO1);
 80019ce:	2101      	movs	r1, #1
 80019d0:	4620      	mov	r0, r4
 80019d2:	f7ff fecf 	bl	8001774 <CAN_Receive_IT>
 80019d6:	e7a7      	b.n	8001928 <HAL_CAN_IRQHandler+0x50>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 80019d8:	2a10      	cmp	r2, #16
 80019da:	d006      	beq.n	80019ea <HAL_CAN_IRQHandler+0x112>
 80019dc:	2a20      	cmp	r2, #32
 80019de:	d108      	bne.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 80019e0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019e2:	f042 0210 	orr.w	r2, r2, #16
 80019e6:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 80019e8:	e003      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 80019ea:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019ec:	f042 0208 	orr.w	r2, r2, #8
 80019f0:	63e2      	str	r2, [r4, #60]	; 0x3c
    hcan->Instance->ESR &= ~(CAN_ESR_LEC);
 80019f2:	699a      	ldr	r2, [r3, #24]
 80019f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80019f8:	619a      	str	r2, [r3, #24]
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 80019fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019fc:	b97b      	cbnz	r3, 8001a1e <HAL_CAN_IRQHandler+0x146>
 80019fe:	bd10      	pop	{r4, pc}
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8001a00:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001a02:	f042 0220 	orr.w	r2, r2, #32
 8001a06:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 8001a08:	e7f3      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 8001a0a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001a0c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a10:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 8001a12:	e7ee      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8001a14:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001a16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a1a:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 8001a1c:	e7e9      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
    hcan->Instance->MSR |= CAN_MSR_ERRI; 
 8001a1e:	6822      	ldr	r2, [r4, #0]
 8001a20:	6853      	ldr	r3, [r2, #4]
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	6053      	str	r3, [r2, #4]
    hcan->State = HAL_CAN_STATE_READY;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_CAN_ErrorCallback(hcan);
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f7ff ff50 	bl	80018d4 <HAL_CAN_ErrorCallback>
}
 8001a34:	e7e3      	b.n	80019fe <HAL_CAN_IRQHandler+0x126>
 8001a36:	bf00      	nop
 8001a38:	04000003 	.word	0x04000003
 8001a3c:	08000300 	.word	0x08000300
 8001a40:	10030000 	.word	0x10030000

08001a44 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a44:	4a07      	ldr	r2, [pc, #28]	; (8001a64 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001a46:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8001a48:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a4c:	041b      	lsls	r3, r3, #16
 8001a4e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8001a50:	0200      	lsls	r0, r0, #8
 8001a52:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8001a56:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                 |
 8001a58:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001a5c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001a60:	60d0      	str	r0, [r2, #12]
 8001a62:	4770      	bx	lr
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a68:	b430      	push	{r4, r5}

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <HAL_NVIC_SetPriority+0x5c>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001a72:	f1c3 0407 	rsb	r4, r3, #7
 8001a76:	2c04      	cmp	r4, #4
 8001a78:	bf28      	it	cs
 8001a7a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001a7c:	1d1d      	adds	r5, r3, #4
 8001a7e:	2d06      	cmp	r5, #6
 8001a80:	d917      	bls.n	8001ab2 <HAL_NVIC_SetPriority+0x4a>
 8001a82:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001a84:	2501      	movs	r5, #1
 8001a86:	fa05 f404 	lsl.w	r4, r5, r4
 8001a8a:	3c01      	subs	r4, #1
 8001a8c:	4021      	ands	r1, r4
 8001a8e:	4099      	lsls	r1, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001a90:	fa05 f303 	lsl.w	r3, r5, r3
 8001a94:	3b01      	subs	r3, #1
 8001a96:	4013      	ands	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001a98:	4319      	orrs	r1, r3
  if(IRQn < 0) {
 8001a9a:	2800      	cmp	r0, #0
 8001a9c:	db0b      	blt.n	8001ab6 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001a9e:	0109      	lsls	r1, r1, #4
 8001aa0:	b2c9      	uxtb	r1, r1
 8001aa2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001aa6:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001aaa:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001aae:	bc30      	pop	{r4, r5}
 8001ab0:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e7e6      	b.n	8001a84 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001ab6:	f000 000f 	and.w	r0, r0, #15
 8001aba:	0109      	lsls	r1, r1, #4
 8001abc:	b2c9      	uxtb	r1, r1
 8001abe:	4b02      	ldr	r3, [pc, #8]	; (8001ac8 <HAL_NVIC_SetPriority+0x60>)
 8001ac0:	5419      	strb	r1, [r3, r0]
 8001ac2:	e7f4      	b.n	8001aae <HAL_NVIC_SetPriority+0x46>
 8001ac4:	e000ed00 	.word	0xe000ed00
 8001ac8:	e000ed14 	.word	0xe000ed14

08001acc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001acc:	0942      	lsrs	r2, r0, #5
 8001ace:	f000 001f 	and.w	r0, r0, #31
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	fa03 f000 	lsl.w	r0, r3, r0
 8001ad8:	4b01      	ldr	r3, [pc, #4]	; (8001ae0 <HAL_NVIC_EnableIRQ+0x14>)
 8001ada:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001ade:	4770      	bx	lr
 8001ae0:	e000e100 	.word	0xe000e100

08001ae4 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001ae4:	3801      	subs	r0, #1
 8001ae6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001aea:	d20a      	bcs.n	8001b02 <HAL_SYSTICK_Config+0x1e>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001aec:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <HAL_SYSTICK_Config+0x24>)
 8001aee:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001af0:	21f0      	movs	r1, #240	; 0xf0
 8001af2:	4a06      	ldr	r2, [pc, #24]	; (8001b0c <HAL_SYSTICK_Config+0x28>)
 8001af4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001af8:	2000      	movs	r0, #0
 8001afa:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001afc:	2207      	movs	r2, #7
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	4770      	bx	lr
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001b02:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	e000e010 	.word	0xe000e010
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{        
 8001b10:	b510      	push	{r4, lr}
 8001b12:	4604      	mov	r4, r0
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001b14:	6803      	ldr	r3, [r0, #0]
 8001b16:	4ab6      	ldr	r2, [pc, #728]	; (8001df0 <HAL_DMA_IRQHandler+0x2e0>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d97d      	bls.n	8001c18 <HAL_DMA_IRQHandler+0x108>
 8001b1c:	f502 7260 	add.w	r2, r2, #896	; 0x380
 8001b20:	6812      	ldr	r2, [r2, #0]
 8001b22:	49b4      	ldr	r1, [pc, #720]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001b24:	428b      	cmp	r3, r1
 8001b26:	d021      	beq.n	8001b6c <HAL_DMA_IRQHandler+0x5c>
 8001b28:	3114      	adds	r1, #20
 8001b2a:	428b      	cmp	r3, r1
 8001b2c:	d05f      	beq.n	8001bee <HAL_DMA_IRQHandler+0xde>
 8001b2e:	3114      	adds	r1, #20
 8001b30:	428b      	cmp	r3, r1
 8001b32:	d05e      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0xe2>
 8001b34:	3114      	adds	r1, #20
 8001b36:	428b      	cmp	r3, r1
 8001b38:	d05e      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0xe8>
 8001b3a:	3114      	adds	r1, #20
 8001b3c:	428b      	cmp	r3, r1
 8001b3e:	d05e      	beq.n	8001bfe <HAL_DMA_IRQHandler+0xee>
 8001b40:	3114      	adds	r1, #20
 8001b42:	428b      	cmp	r3, r1
 8001b44:	d05e      	beq.n	8001c04 <HAL_DMA_IRQHandler+0xf4>
 8001b46:	f501 7167 	add.w	r1, r1, #924	; 0x39c
 8001b4a:	428b      	cmp	r3, r1
 8001b4c:	d05d      	beq.n	8001c0a <HAL_DMA_IRQHandler+0xfa>
 8001b4e:	3114      	adds	r1, #20
 8001b50:	428b      	cmp	r3, r1
 8001b52:	d05c      	beq.n	8001c0e <HAL_DMA_IRQHandler+0xfe>
 8001b54:	3114      	adds	r1, #20
 8001b56:	428b      	cmp	r3, r1
 8001b58:	d05b      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x102>
 8001b5a:	3114      	adds	r1, #20
 8001b5c:	428b      	cmp	r3, r1
 8001b5e:	d002      	beq.n	8001b66 <HAL_DMA_IRQHandler+0x56>
 8001b60:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001b64:	e003      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001b66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b6a:	e000      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001b6c:	2108      	movs	r1, #8
 8001b6e:	4211      	tst	r1, r2
 8001b70:	bf14      	ite	ne
 8001b72:	2201      	movne	r2, #1
 8001b74:	2200      	moveq	r2, #0
 8001b76:	2a00      	cmp	r2, #0
 8001b78:	f000 80aa 	beq.w	8001cd0 <HAL_DMA_IRQHandler+0x1c0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	f012 0f08 	tst.w	r2, #8
 8001b82:	f000 80a5 	beq.w	8001cd0 <HAL_DMA_IRQHandler+0x1c0>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	f022 0208 	bic.w	r2, r2, #8
 8001b8c:	601a      	str	r2, [r3, #0]
    
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001b8e:	6823      	ldr	r3, [r4, #0]
 8001b90:	4a97      	ldr	r2, [pc, #604]	; (8001df0 <HAL_DMA_IRQHandler+0x2e0>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	f240 80e4 	bls.w	8001d60 <HAL_DMA_IRQHandler+0x250>
 8001b98:	3a78      	subs	r2, #120	; 0x78
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	f000 8087 	beq.w	8001cae <HAL_DMA_IRQHandler+0x19e>
 8001ba0:	3214      	adds	r2, #20
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	f000 80c7 	beq.w	8001d36 <HAL_DMA_IRQHandler+0x226>
 8001ba8:	3214      	adds	r2, #20
 8001baa:	4293      	cmp	r3, r2
 8001bac:	f000 80c5 	beq.w	8001d3a <HAL_DMA_IRQHandler+0x22a>
 8001bb0:	3214      	adds	r2, #20
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	f000 80c4 	beq.w	8001d40 <HAL_DMA_IRQHandler+0x230>
 8001bb8:	3214      	adds	r2, #20
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	f000 80c3 	beq.w	8001d46 <HAL_DMA_IRQHandler+0x236>
 8001bc0:	3214      	adds	r2, #20
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	f000 80c2 	beq.w	8001d4c <HAL_DMA_IRQHandler+0x23c>
 8001bc8:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	f000 80c0 	beq.w	8001d52 <HAL_DMA_IRQHandler+0x242>
 8001bd2:	3214      	adds	r2, #20
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	f000 80be 	beq.w	8001d56 <HAL_DMA_IRQHandler+0x246>
 8001bda:	3214      	adds	r2, #20
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	f000 80bc 	beq.w	8001d5a <HAL_DMA_IRQHandler+0x24a>
 8001be2:	3214      	adds	r2, #20
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d05f      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x198>
 8001be8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001bec:	e060      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001bee:	2180      	movs	r1, #128	; 0x80
 8001bf0:	e7bd      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001bf2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bf6:	e7ba      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001bf8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bfc:	e7b7      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001bfe:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001c02:	e7b4      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c04:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8001c08:	e7b1      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c0a:	2108      	movs	r1, #8
 8001c0c:	e7af      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c0e:	2180      	movs	r1, #128	; 0x80
 8001c10:	e7ad      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c16:	e7aa      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c18:	4a77      	ldr	r2, [pc, #476]	; (8001df8 <HAL_DMA_IRQHandler+0x2e8>)
 8001c1a:	6812      	ldr	r2, [r2, #0]
 8001c1c:	4975      	ldr	r1, [pc, #468]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001c1e:	428b      	cmp	r3, r1
 8001c20:	d024      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x15c>
 8001c22:	3114      	adds	r1, #20
 8001c24:	428b      	cmp	r3, r1
 8001c26:	d027      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c28:	3114      	adds	r1, #20
 8001c2a:	428b      	cmp	r3, r1
 8001c2c:	d026      	beq.n	8001c7c <HAL_DMA_IRQHandler+0x16c>
 8001c2e:	3114      	adds	r1, #20
 8001c30:	428b      	cmp	r3, r1
 8001c32:	d026      	beq.n	8001c82 <HAL_DMA_IRQHandler+0x172>
 8001c34:	3114      	adds	r1, #20
 8001c36:	428b      	cmp	r3, r1
 8001c38:	d026      	beq.n	8001c88 <HAL_DMA_IRQHandler+0x178>
 8001c3a:	3114      	adds	r1, #20
 8001c3c:	428b      	cmp	r3, r1
 8001c3e:	d026      	beq.n	8001c8e <HAL_DMA_IRQHandler+0x17e>
 8001c40:	3114      	adds	r1, #20
 8001c42:	428b      	cmp	r3, r1
 8001c44:	d026      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x184>
 8001c46:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001c4a:	428b      	cmp	r3, r1
 8001c4c:	d025      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x18a>
 8001c4e:	3114      	adds	r1, #20
 8001c50:	428b      	cmp	r3, r1
 8001c52:	d024      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x18e>
 8001c54:	3114      	adds	r1, #20
 8001c56:	428b      	cmp	r3, r1
 8001c58:	d023      	beq.n	8001ca2 <HAL_DMA_IRQHandler+0x192>
 8001c5a:	3114      	adds	r1, #20
 8001c5c:	428b      	cmp	r3, r1
 8001c5e:	d002      	beq.n	8001c66 <HAL_DMA_IRQHandler+0x156>
 8001c60:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001c64:	e003      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c6a:	e000      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c6c:	2108      	movs	r1, #8
 8001c6e:	4211      	tst	r1, r2
 8001c70:	bf14      	ite	ne
 8001c72:	2201      	movne	r2, #1
 8001c74:	2200      	moveq	r2, #0
 8001c76:	e77e      	b.n	8001b76 <HAL_DMA_IRQHandler+0x66>
 8001c78:	2180      	movs	r1, #128	; 0x80
 8001c7a:	e7f8      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c80:	e7f5      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c86:	e7f2      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c88:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001c8c:	e7ef      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c8e:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8001c92:	e7ec      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8001c98:	e7e9      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c9a:	2108      	movs	r1, #8
 8001c9c:	e7e7      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	e7e5      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001ca2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ca6:	e7e2      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001ca8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001cac:	e000      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001cae:	2208      	movs	r2, #8
 8001cb0:	4b52      	ldr	r3, [pc, #328]	; (8001dfc <HAL_DMA_IRQHandler+0x2ec>)
 8001cb2:	605a      	str	r2, [r3, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8001cb4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	63a3      	str	r3, [r4, #56]	; 0x38

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;    
 8001cbc:	2304      	movs	r3, #4
 8001cbe:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f884 3020 	strb.w	r3, [r4, #32]
    
      if (hdma->XferErrorCallback != NULL)
 8001cc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cca:	b10b      	cbz	r3, 8001cd0 <HAL_DMA_IRQHandler+0x1c0>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8001ccc:	4620      	mov	r0, r4
 8001cce:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001cd0:	6823      	ldr	r3, [r4, #0]
 8001cd2:	4a47      	ldr	r2, [pc, #284]	; (8001df0 <HAL_DMA_IRQHandler+0x2e0>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	f240 80ed 	bls.w	8001eb4 <HAL_DMA_IRQHandler+0x3a4>
 8001cda:	f502 7260 	add.w	r2, r2, #896	; 0x380
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	4944      	ldr	r1, [pc, #272]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001ce2:	428b      	cmp	r3, r1
 8001ce4:	f000 808c 	beq.w	8001e00 <HAL_DMA_IRQHandler+0x2f0>
 8001ce8:	3114      	adds	r1, #20
 8001cea:	428b      	cmp	r3, r1
 8001cec:	f000 80cd 	beq.w	8001e8a <HAL_DMA_IRQHandler+0x37a>
 8001cf0:	3114      	adds	r1, #20
 8001cf2:	428b      	cmp	r3, r1
 8001cf4:	f000 80cb 	beq.w	8001e8e <HAL_DMA_IRQHandler+0x37e>
 8001cf8:	3114      	adds	r1, #20
 8001cfa:	428b      	cmp	r3, r1
 8001cfc:	f000 80ca 	beq.w	8001e94 <HAL_DMA_IRQHandler+0x384>
 8001d00:	3114      	adds	r1, #20
 8001d02:	428b      	cmp	r3, r1
 8001d04:	f000 80c9 	beq.w	8001e9a <HAL_DMA_IRQHandler+0x38a>
 8001d08:	3114      	adds	r1, #20
 8001d0a:	428b      	cmp	r3, r1
 8001d0c:	f000 80c8 	beq.w	8001ea0 <HAL_DMA_IRQHandler+0x390>
 8001d10:	f501 7167 	add.w	r1, r1, #924	; 0x39c
 8001d14:	428b      	cmp	r3, r1
 8001d16:	f000 80c6 	beq.w	8001ea6 <HAL_DMA_IRQHandler+0x396>
 8001d1a:	3114      	adds	r1, #20
 8001d1c:	428b      	cmp	r3, r1
 8001d1e:	f000 80c4 	beq.w	8001eaa <HAL_DMA_IRQHandler+0x39a>
 8001d22:	3114      	adds	r1, #20
 8001d24:	428b      	cmp	r3, r1
 8001d26:	f000 80c2 	beq.w	8001eae <HAL_DMA_IRQHandler+0x39e>
 8001d2a:	3114      	adds	r1, #20
 8001d2c:	428b      	cmp	r3, r1
 8001d2e:	d05b      	beq.n	8001de8 <HAL_DMA_IRQHandler+0x2d8>
 8001d30:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001d34:	e065      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001d36:	2280      	movs	r2, #128	; 0x80
 8001d38:	e7ba      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d3e:	e7b7      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d40:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d44:	e7b4      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001d4a:	e7b1      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d4c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001d50:	e7ae      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d52:	2208      	movs	r2, #8
 8001d54:	e7ac      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d56:	2280      	movs	r2, #128	; 0x80
 8001d58:	e7aa      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d5e:	e7a7      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d60:	4a24      	ldr	r2, [pc, #144]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d024      	beq.n	8001db0 <HAL_DMA_IRQHandler+0x2a0>
 8001d66:	3214      	adds	r2, #20
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d025      	beq.n	8001db8 <HAL_DMA_IRQHandler+0x2a8>
 8001d6c:	3214      	adds	r2, #20
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d024      	beq.n	8001dbc <HAL_DMA_IRQHandler+0x2ac>
 8001d72:	3214      	adds	r2, #20
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d024      	beq.n	8001dc2 <HAL_DMA_IRQHandler+0x2b2>
 8001d78:	3214      	adds	r2, #20
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d024      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x2b8>
 8001d7e:	3214      	adds	r2, #20
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d024      	beq.n	8001dce <HAL_DMA_IRQHandler+0x2be>
 8001d84:	3214      	adds	r2, #20
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d024      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x2c4>
 8001d8a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d023      	beq.n	8001dda <HAL_DMA_IRQHandler+0x2ca>
 8001d92:	3214      	adds	r2, #20
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d022      	beq.n	8001dde <HAL_DMA_IRQHandler+0x2ce>
 8001d98:	3214      	adds	r2, #20
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d021      	beq.n	8001de2 <HAL_DMA_IRQHandler+0x2d2>
 8001d9e:	3214      	adds	r2, #20
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d002      	beq.n	8001daa <HAL_DMA_IRQHandler+0x29a>
 8001da4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001da8:	e003      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001daa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001dae:	e000      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001db0:	2208      	movs	r2, #8
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <HAL_DMA_IRQHandler+0x2e8>)
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	e77d      	b.n	8001cb4 <HAL_DMA_IRQHandler+0x1a4>
 8001db8:	2280      	movs	r2, #128	; 0x80
 8001dba:	e7fa      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001dc0:	e7f7      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dc2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001dc6:	e7f4      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dc8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001dcc:	e7f1      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001dd2:	e7ee      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dd4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dd8:	e7eb      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dda:	2208      	movs	r2, #8
 8001ddc:	e7e9      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dde:	2280      	movs	r2, #128	; 0x80
 8001de0:	e7e7      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001de2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001de6:	e7e4      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001de8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dec:	e009      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001dee:	bf00      	nop
 8001df0:	40020080 	.word	0x40020080
 8001df4:	40020008 	.word	0x40020008
 8001df8:	40020000 	.word	0x40020000
 8001dfc:	40020400 	.word	0x40020400
 8001e00:	2104      	movs	r1, #4
 8001e02:	4211      	tst	r1, r2
 8001e04:	bf14      	ite	ne
 8001e06:	2201      	movne	r2, #1
 8001e08:	2200      	moveq	r2, #0
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	f000 80a7 	beq.w	8001f5e <HAL_DMA_IRQHandler+0x44e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	f012 0f04 	tst.w	r2, #4
 8001e16:	f000 80a2 	beq.w	8001f5e <HAL_DMA_IRQHandler+0x44e>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	f012 0f20 	tst.w	r2, #32
 8001e20:	d103      	bne.n	8001e2a <HAL_DMA_IRQHandler+0x31a>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	f022 0204 	bic.w	r2, r2, #4
 8001e28:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e2a:	6823      	ldr	r3, [r4, #0]
 8001e2c:	4ac0      	ldr	r2, [pc, #768]	; (8002130 <HAL_DMA_IRQHandler+0x620>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	f240 80dd 	bls.w	8001fee <HAL_DMA_IRQHandler+0x4de>
 8001e34:	3a78      	subs	r2, #120	; 0x78
 8001e36:	4293      	cmp	r3, r2
 8001e38:	f000 8087 	beq.w	8001f4a <HAL_DMA_IRQHandler+0x43a>
 8001e3c:	3214      	adds	r2, #20
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	f000 80c0 	beq.w	8001fc4 <HAL_DMA_IRQHandler+0x4b4>
 8001e44:	3214      	adds	r2, #20
 8001e46:	4293      	cmp	r3, r2
 8001e48:	f000 80be 	beq.w	8001fc8 <HAL_DMA_IRQHandler+0x4b8>
 8001e4c:	3214      	adds	r2, #20
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	f000 80bd 	beq.w	8001fce <HAL_DMA_IRQHandler+0x4be>
 8001e54:	3214      	adds	r2, #20
 8001e56:	4293      	cmp	r3, r2
 8001e58:	f000 80bc 	beq.w	8001fd4 <HAL_DMA_IRQHandler+0x4c4>
 8001e5c:	3214      	adds	r2, #20
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	f000 80bb 	beq.w	8001fda <HAL_DMA_IRQHandler+0x4ca>
 8001e64:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	f000 80b9 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0x4d0>
 8001e6e:	3214      	adds	r2, #20
 8001e70:	4293      	cmp	r3, r2
 8001e72:	f000 80b7 	beq.w	8001fe4 <HAL_DMA_IRQHandler+0x4d4>
 8001e76:	3214      	adds	r2, #20
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	f000 80b5 	beq.w	8001fe8 <HAL_DMA_IRQHandler+0x4d8>
 8001e7e:	3214      	adds	r2, #20
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d05f      	beq.n	8001f44 <HAL_DMA_IRQHandler+0x434>
 8001e84:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001e88:	e060      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001e8a:	2140      	movs	r1, #64	; 0x40
 8001e8c:	e7b9      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001e8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e92:	e7b6      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001e94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e98:	e7b3      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001e9a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001e9e:	e7b0      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001ea0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001ea4:	e7ad      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001ea6:	2104      	movs	r1, #4
 8001ea8:	e7ab      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001eaa:	2140      	movs	r1, #64	; 0x40
 8001eac:	e7a9      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001eae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eb2:	e7a6      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001eb4:	4a9f      	ldr	r2, [pc, #636]	; (8002134 <HAL_DMA_IRQHandler+0x624>)
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	499f      	ldr	r1, [pc, #636]	; (8002138 <HAL_DMA_IRQHandler+0x628>)
 8001eba:	428b      	cmp	r3, r1
 8001ebc:	d024      	beq.n	8001f08 <HAL_DMA_IRQHandler+0x3f8>
 8001ebe:	3114      	adds	r1, #20
 8001ec0:	428b      	cmp	r3, r1
 8001ec2:	d027      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x404>
 8001ec4:	3114      	adds	r1, #20
 8001ec6:	428b      	cmp	r3, r1
 8001ec8:	d026      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x408>
 8001eca:	3114      	adds	r1, #20
 8001ecc:	428b      	cmp	r3, r1
 8001ece:	d026      	beq.n	8001f1e <HAL_DMA_IRQHandler+0x40e>
 8001ed0:	3114      	adds	r1, #20
 8001ed2:	428b      	cmp	r3, r1
 8001ed4:	d026      	beq.n	8001f24 <HAL_DMA_IRQHandler+0x414>
 8001ed6:	3114      	adds	r1, #20
 8001ed8:	428b      	cmp	r3, r1
 8001eda:	d026      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x41a>
 8001edc:	3114      	adds	r1, #20
 8001ede:	428b      	cmp	r3, r1
 8001ee0:	d026      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x420>
 8001ee2:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001ee6:	428b      	cmp	r3, r1
 8001ee8:	d025      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x426>
 8001eea:	3114      	adds	r1, #20
 8001eec:	428b      	cmp	r3, r1
 8001eee:	d024      	beq.n	8001f3a <HAL_DMA_IRQHandler+0x42a>
 8001ef0:	3114      	adds	r1, #20
 8001ef2:	428b      	cmp	r3, r1
 8001ef4:	d023      	beq.n	8001f3e <HAL_DMA_IRQHandler+0x42e>
 8001ef6:	3114      	adds	r1, #20
 8001ef8:	428b      	cmp	r3, r1
 8001efa:	d002      	beq.n	8001f02 <HAL_DMA_IRQHandler+0x3f2>
 8001efc:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001f00:	e003      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f06:	e000      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f08:	2104      	movs	r1, #4
 8001f0a:	4211      	tst	r1, r2
 8001f0c:	bf14      	ite	ne
 8001f0e:	2201      	movne	r2, #1
 8001f10:	2200      	moveq	r2, #0
 8001f12:	e77a      	b.n	8001e0a <HAL_DMA_IRQHandler+0x2fa>
 8001f14:	2140      	movs	r1, #64	; 0x40
 8001f16:	e7f8      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f1c:	e7f5      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f22:	e7f2      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f24:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001f28:	e7ef      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001f2e:	e7ec      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f30:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8001f34:	e7e9      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f36:	2104      	movs	r1, #4
 8001f38:	e7e7      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f3a:	2140      	movs	r1, #64	; 0x40
 8001f3c:	e7e5      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f42:	e7e2      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001f44:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f48:	e000      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001f4a:	2204      	movs	r2, #4
 8001f4c:	4b7b      	ldr	r3, [pc, #492]	; (800213c <HAL_DMA_IRQHandler+0x62c>)
 8001f4e:	605a      	str	r2, [r3, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8001f50:	2311      	movs	r3, #17
 8001f52:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 8001f56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f58:	b10b      	cbz	r3, 8001f5e <HAL_DMA_IRQHandler+0x44e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001f5e:	6823      	ldr	r3, [r4, #0]
 8001f60:	4a73      	ldr	r2, [pc, #460]	; (8002130 <HAL_DMA_IRQHandler+0x620>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	f240 80ec 	bls.w	8002140 <HAL_DMA_IRQHandler+0x630>
 8001f68:	f502 7260 	add.w	r2, r2, #896	; 0x380
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	4972      	ldr	r1, [pc, #456]	; (8002138 <HAL_DMA_IRQHandler+0x628>)
 8001f70:	428b      	cmp	r3, r1
 8001f72:	f000 8083 	beq.w	800207c <HAL_DMA_IRQHandler+0x56c>
 8001f76:	3114      	adds	r1, #20
 8001f78:	428b      	cmp	r3, r1
 8001f7a:	f000 80c4 	beq.w	8002106 <HAL_DMA_IRQHandler+0x5f6>
 8001f7e:	3114      	adds	r1, #20
 8001f80:	428b      	cmp	r3, r1
 8001f82:	f000 80c2 	beq.w	800210a <HAL_DMA_IRQHandler+0x5fa>
 8001f86:	3114      	adds	r1, #20
 8001f88:	428b      	cmp	r3, r1
 8001f8a:	f000 80c1 	beq.w	8002110 <HAL_DMA_IRQHandler+0x600>
 8001f8e:	3114      	adds	r1, #20
 8001f90:	428b      	cmp	r3, r1
 8001f92:	f000 80c0 	beq.w	8002116 <HAL_DMA_IRQHandler+0x606>
 8001f96:	3114      	adds	r1, #20
 8001f98:	428b      	cmp	r3, r1
 8001f9a:	f000 80bf 	beq.w	800211c <HAL_DMA_IRQHandler+0x60c>
 8001f9e:	f501 7167 	add.w	r1, r1, #924	; 0x39c
 8001fa2:	428b      	cmp	r3, r1
 8001fa4:	f000 80bd 	beq.w	8002122 <HAL_DMA_IRQHandler+0x612>
 8001fa8:	3114      	adds	r1, #20
 8001faa:	428b      	cmp	r3, r1
 8001fac:	f000 80bb 	beq.w	8002126 <HAL_DMA_IRQHandler+0x616>
 8001fb0:	3114      	adds	r1, #20
 8001fb2:	428b      	cmp	r3, r1
 8001fb4:	f000 80b9 	beq.w	800212a <HAL_DMA_IRQHandler+0x61a>
 8001fb8:	3114      	adds	r1, #20
 8001fba:	428b      	cmp	r3, r1
 8001fbc:	d05b      	beq.n	8002076 <HAL_DMA_IRQHandler+0x566>
 8001fbe:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001fc2:	e05c      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001fc4:	2240      	movs	r2, #64	; 0x40
 8001fc6:	e7c1      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fcc:	e7be      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fd2:	e7bb      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fd4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001fd8:	e7b8      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fda:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001fde:	e7b5      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	e7b3      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fe4:	2240      	movs	r2, #64	; 0x40
 8001fe6:	e7b1      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fe8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fec:	e7ae      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fee:	4a52      	ldr	r2, [pc, #328]	; (8002138 <HAL_DMA_IRQHandler+0x628>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d024      	beq.n	800203e <HAL_DMA_IRQHandler+0x52e>
 8001ff4:	3214      	adds	r2, #20
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d025      	beq.n	8002046 <HAL_DMA_IRQHandler+0x536>
 8001ffa:	3214      	adds	r2, #20
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d024      	beq.n	800204a <HAL_DMA_IRQHandler+0x53a>
 8002000:	3214      	adds	r2, #20
 8002002:	4293      	cmp	r3, r2
 8002004:	d024      	beq.n	8002050 <HAL_DMA_IRQHandler+0x540>
 8002006:	3214      	adds	r2, #20
 8002008:	4293      	cmp	r3, r2
 800200a:	d024      	beq.n	8002056 <HAL_DMA_IRQHandler+0x546>
 800200c:	3214      	adds	r2, #20
 800200e:	4293      	cmp	r3, r2
 8002010:	d024      	beq.n	800205c <HAL_DMA_IRQHandler+0x54c>
 8002012:	3214      	adds	r2, #20
 8002014:	4293      	cmp	r3, r2
 8002016:	d024      	beq.n	8002062 <HAL_DMA_IRQHandler+0x552>
 8002018:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800201c:	4293      	cmp	r3, r2
 800201e:	d023      	beq.n	8002068 <HAL_DMA_IRQHandler+0x558>
 8002020:	3214      	adds	r2, #20
 8002022:	4293      	cmp	r3, r2
 8002024:	d022      	beq.n	800206c <HAL_DMA_IRQHandler+0x55c>
 8002026:	3214      	adds	r2, #20
 8002028:	4293      	cmp	r3, r2
 800202a:	d021      	beq.n	8002070 <HAL_DMA_IRQHandler+0x560>
 800202c:	3214      	adds	r2, #20
 800202e:	4293      	cmp	r3, r2
 8002030:	d002      	beq.n	8002038 <HAL_DMA_IRQHandler+0x528>
 8002032:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002036:	e003      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002038:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800203c:	e000      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800203e:	2204      	movs	r2, #4
 8002040:	4b3c      	ldr	r3, [pc, #240]	; (8002134 <HAL_DMA_IRQHandler+0x624>)
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	e784      	b.n	8001f50 <HAL_DMA_IRQHandler+0x440>
 8002046:	2240      	movs	r2, #64	; 0x40
 8002048:	e7fa      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800204a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800204e:	e7f7      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002050:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002054:	e7f4      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002056:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800205a:	e7f1      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800205c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002060:	e7ee      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002062:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002066:	e7eb      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002068:	2204      	movs	r2, #4
 800206a:	e7e9      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800206c:	2240      	movs	r2, #64	; 0x40
 800206e:	e7e7      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002070:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002074:	e7e4      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8002076:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800207a:	e000      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800207c:	2102      	movs	r1, #2
 800207e:	4211      	tst	r1, r2
 8002080:	bf14      	ite	ne
 8002082:	2201      	movne	r2, #1
 8002084:	2200      	moveq	r2, #0
 8002086:	2a00      	cmp	r2, #0
 8002088:	f000 80b4 	beq.w	80021f4 <HAL_DMA_IRQHandler+0x6e4>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	f012 0f02 	tst.w	r2, #2
 8002092:	f000 80af 	beq.w	80021f4 <HAL_DMA_IRQHandler+0x6e4>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	f012 0f20 	tst.w	r2, #32
 800209c:	d103      	bne.n	80020a6 <HAL_DMA_IRQHandler+0x596>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	f022 0202 	bic.w	r2, r2, #2
 80020a4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	4a21      	ldr	r2, [pc, #132]	; (8002130 <HAL_DMA_IRQHandler+0x620>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	f240 80b8 	bls.w	8002220 <HAL_DMA_IRQHandler+0x710>
 80020b0:	3a78      	subs	r2, #120	; 0x78
 80020b2:	4293      	cmp	r3, r2
 80020b4:	f000 808f 	beq.w	80021d6 <HAL_DMA_IRQHandler+0x6c6>
 80020b8:	3214      	adds	r2, #20
 80020ba:	4293      	cmp	r3, r2
 80020bc:	f000 809b 	beq.w	80021f6 <HAL_DMA_IRQHandler+0x6e6>
 80020c0:	3214      	adds	r2, #20
 80020c2:	4293      	cmp	r3, r2
 80020c4:	f000 8099 	beq.w	80021fa <HAL_DMA_IRQHandler+0x6ea>
 80020c8:	3214      	adds	r2, #20
 80020ca:	4293      	cmp	r3, r2
 80020cc:	f000 8098 	beq.w	8002200 <HAL_DMA_IRQHandler+0x6f0>
 80020d0:	3214      	adds	r2, #20
 80020d2:	4293      	cmp	r3, r2
 80020d4:	f000 8097 	beq.w	8002206 <HAL_DMA_IRQHandler+0x6f6>
 80020d8:	3214      	adds	r2, #20
 80020da:	4293      	cmp	r3, r2
 80020dc:	f000 8096 	beq.w	800220c <HAL_DMA_IRQHandler+0x6fc>
 80020e0:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 80020e4:	4293      	cmp	r3, r2
 80020e6:	f000 8094 	beq.w	8002212 <HAL_DMA_IRQHandler+0x702>
 80020ea:	3214      	adds	r2, #20
 80020ec:	4293      	cmp	r3, r2
 80020ee:	f000 8092 	beq.w	8002216 <HAL_DMA_IRQHandler+0x706>
 80020f2:	3214      	adds	r2, #20
 80020f4:	4293      	cmp	r3, r2
 80020f6:	f000 8090 	beq.w	800221a <HAL_DMA_IRQHandler+0x70a>
 80020fa:	3214      	adds	r2, #20
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d067      	beq.n	80021d0 <HAL_DMA_IRQHandler+0x6c0>
 8002100:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002104:	e068      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8002106:	2120      	movs	r1, #32
 8002108:	e7b9      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800210a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800210e:	e7b6      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002110:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002114:	e7b3      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002116:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800211a:	e7b0      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800211c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002120:	e7ad      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002122:	2102      	movs	r1, #2
 8002124:	e7ab      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002126:	2120      	movs	r1, #32
 8002128:	e7a9      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800212a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800212e:	e7a6      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002130:	40020080 	.word	0x40020080
 8002134:	40020000 	.word	0x40020000
 8002138:	40020008 	.word	0x40020008
 800213c:	40020400 	.word	0x40020400
 8002140:	4a59      	ldr	r2, [pc, #356]	; (80022a8 <HAL_DMA_IRQHandler+0x798>)
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	4959      	ldr	r1, [pc, #356]	; (80022ac <HAL_DMA_IRQHandler+0x79c>)
 8002146:	428b      	cmp	r3, r1
 8002148:	d024      	beq.n	8002194 <HAL_DMA_IRQHandler+0x684>
 800214a:	3114      	adds	r1, #20
 800214c:	428b      	cmp	r3, r1
 800214e:	d027      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x690>
 8002150:	3114      	adds	r1, #20
 8002152:	428b      	cmp	r3, r1
 8002154:	d026      	beq.n	80021a4 <HAL_DMA_IRQHandler+0x694>
 8002156:	3114      	adds	r1, #20
 8002158:	428b      	cmp	r3, r1
 800215a:	d026      	beq.n	80021aa <HAL_DMA_IRQHandler+0x69a>
 800215c:	3114      	adds	r1, #20
 800215e:	428b      	cmp	r3, r1
 8002160:	d026      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6a0>
 8002162:	3114      	adds	r1, #20
 8002164:	428b      	cmp	r3, r1
 8002166:	d026      	beq.n	80021b6 <HAL_DMA_IRQHandler+0x6a6>
 8002168:	3114      	adds	r1, #20
 800216a:	428b      	cmp	r3, r1
 800216c:	d026      	beq.n	80021bc <HAL_DMA_IRQHandler+0x6ac>
 800216e:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8002172:	428b      	cmp	r3, r1
 8002174:	d025      	beq.n	80021c2 <HAL_DMA_IRQHandler+0x6b2>
 8002176:	3114      	adds	r1, #20
 8002178:	428b      	cmp	r3, r1
 800217a:	d024      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x6b6>
 800217c:	3114      	adds	r1, #20
 800217e:	428b      	cmp	r3, r1
 8002180:	d023      	beq.n	80021ca <HAL_DMA_IRQHandler+0x6ba>
 8002182:	3114      	adds	r1, #20
 8002184:	428b      	cmp	r3, r1
 8002186:	d002      	beq.n	800218e <HAL_DMA_IRQHandler+0x67e>
 8002188:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800218c:	e003      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 800218e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002192:	e000      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 8002194:	2102      	movs	r1, #2
 8002196:	4211      	tst	r1, r2
 8002198:	bf14      	ite	ne
 800219a:	2201      	movne	r2, #1
 800219c:	2200      	moveq	r2, #0
 800219e:	e772      	b.n	8002086 <HAL_DMA_IRQHandler+0x576>
 80021a0:	2120      	movs	r1, #32
 80021a2:	e7f8      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021a8:	e7f5      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021ae:	e7f2      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021b0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80021b4:	e7ef      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80021ba:	e7ec      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021c0:	e7e9      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021c2:	2102      	movs	r1, #2
 80021c4:	e7e7      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021c6:	2120      	movs	r1, #32
 80021c8:	e7e5      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021ce:	e7e2      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80021d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021d4:	e000      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 80021d6:	2202      	movs	r2, #2
 80021d8:	4b35      	ldr	r3, [pc, #212]	; (80022b0 <HAL_DMA_IRQHandler+0x7a0>)
 80021da:	605a      	str	r2, [r3, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 80021dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021de:	63a3      	str	r3, [r4, #56]	; 0x38

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;    
 80021e0:	2301      	movs	r3, #1
 80021e2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021e6:	2300      	movs	r3, #0
 80021e8:	f884 3020 	strb.w	r3, [r4, #32]
    
      if(hdma->XferCpltCallback != NULL)
 80021ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80021ee:	b10b      	cbz	r3, 80021f4 <HAL_DMA_IRQHandler+0x6e4>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80021f0:	4620      	mov	r0, r4
 80021f2:	4798      	blx	r3
 80021f4:	bd10      	pop	{r4, pc}
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80021f6:	2220      	movs	r2, #32
 80021f8:	e7ee      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 80021fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021fe:	e7eb      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002200:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002204:	e7e8      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002206:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800220a:	e7e5      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 800220c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002210:	e7e2      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002212:	2202      	movs	r2, #2
 8002214:	e7e0      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002216:	2220      	movs	r2, #32
 8002218:	e7de      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 800221a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800221e:	e7db      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002220:	4a22      	ldr	r2, [pc, #136]	; (80022ac <HAL_DMA_IRQHandler+0x79c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d024      	beq.n	8002270 <HAL_DMA_IRQHandler+0x760>
 8002226:	3214      	adds	r2, #20
 8002228:	4293      	cmp	r3, r2
 800222a:	d025      	beq.n	8002278 <HAL_DMA_IRQHandler+0x768>
 800222c:	3214      	adds	r2, #20
 800222e:	4293      	cmp	r3, r2
 8002230:	d024      	beq.n	800227c <HAL_DMA_IRQHandler+0x76c>
 8002232:	3214      	adds	r2, #20
 8002234:	4293      	cmp	r3, r2
 8002236:	d024      	beq.n	8002282 <HAL_DMA_IRQHandler+0x772>
 8002238:	3214      	adds	r2, #20
 800223a:	4293      	cmp	r3, r2
 800223c:	d024      	beq.n	8002288 <HAL_DMA_IRQHandler+0x778>
 800223e:	3214      	adds	r2, #20
 8002240:	4293      	cmp	r3, r2
 8002242:	d024      	beq.n	800228e <HAL_DMA_IRQHandler+0x77e>
 8002244:	3214      	adds	r2, #20
 8002246:	4293      	cmp	r3, r2
 8002248:	d024      	beq.n	8002294 <HAL_DMA_IRQHandler+0x784>
 800224a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800224e:	4293      	cmp	r3, r2
 8002250:	d023      	beq.n	800229a <HAL_DMA_IRQHandler+0x78a>
 8002252:	3214      	adds	r2, #20
 8002254:	4293      	cmp	r3, r2
 8002256:	d022      	beq.n	800229e <HAL_DMA_IRQHandler+0x78e>
 8002258:	3214      	adds	r2, #20
 800225a:	4293      	cmp	r3, r2
 800225c:	d021      	beq.n	80022a2 <HAL_DMA_IRQHandler+0x792>
 800225e:	3214      	adds	r2, #20
 8002260:	4293      	cmp	r3, r2
 8002262:	d002      	beq.n	800226a <HAL_DMA_IRQHandler+0x75a>
 8002264:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002268:	e003      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800226a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800226e:	e000      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002270:	2202      	movs	r2, #2
 8002272:	4b0d      	ldr	r3, [pc, #52]	; (80022a8 <HAL_DMA_IRQHandler+0x798>)
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	e7b1      	b.n	80021dc <HAL_DMA_IRQHandler+0x6cc>
 8002278:	2220      	movs	r2, #32
 800227a:	e7fa      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800227c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002280:	e7f7      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002282:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002286:	e7f4      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002288:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800228c:	e7f1      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800228e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002292:	e7ee      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002294:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002298:	e7eb      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800229a:	2202      	movs	r2, #2
 800229c:	e7e9      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800229e:	2220      	movs	r2, #32
 80022a0:	e7e7      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 80022a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022a6:	e7e4      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 80022a8:	40020000 	.word	0x40020000
 80022ac:	40020008 	.word	0x40020008
 80022b0:	40020400 	.word	0x40020400

080022b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b6:	b083      	sub	sp, #12
  uint32_t position = 0x00;
 80022b8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80022ba:	e08c      	b.n	80023d6 <HAL_GPIO_Init+0x122>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80022bc:	08de      	lsrs	r6, r3, #3
 80022be:	3608      	adds	r6, #8
 80022c0:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022c4:	f003 0e07 	and.w	lr, r3, #7
 80022c8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80022cc:	270f      	movs	r7, #15
 80022ce:	fa07 f70e 	lsl.w	r7, r7, lr
 80022d2:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022d6:	690f      	ldr	r7, [r1, #16]
 80022d8:	fa07 f70e 	lsl.w	r7, r7, lr
 80022dc:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3] = temp;
 80022de:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 80022e2:	e087      	b.n	80023f4 <HAL_GPIO_Init+0x140>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022e4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80022e6:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80022e8:	68cf      	ldr	r7, [r1, #12]
 80022ea:	fa07 f70e 	lsl.w	r7, r7, lr
 80022ee:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80022f0:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f2:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f4:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80022f8:	684e      	ldr	r6, [r1, #4]
 80022fa:	f3c6 1600 	ubfx	r6, r6, #4, #1
 80022fe:	409e      	lsls	r6, r3
 8002300:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8002302:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002304:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002306:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002308:	688d      	ldr	r5, [r1, #8]
 800230a:	fa05 f50e 	lsl.w	r5, r5, lr
 800230e:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8002310:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002312:	684c      	ldr	r4, [r1, #4]
 8002314:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8002318:	d05c      	beq.n	80023d4 <HAL_GPIO_Init+0x120>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231a:	4c4a      	ldr	r4, [pc, #296]	; (8002444 <HAL_GPIO_Init+0x190>)
 800231c:	69a5      	ldr	r5, [r4, #24]
 800231e:	f045 0501 	orr.w	r5, r5, #1
 8002322:	61a5      	str	r5, [r4, #24]
 8002324:	69a4      	ldr	r4, [r4, #24]
 8002326:	f004 0401 	and.w	r4, r4, #1
 800232a:	9401      	str	r4, [sp, #4]
 800232c:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
 800232e:	089d      	lsrs	r5, r3, #2
 8002330:	1cae      	adds	r6, r5, #2
 8002332:	4c45      	ldr	r4, [pc, #276]	; (8002448 <HAL_GPIO_Init+0x194>)
 8002334:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002338:	f003 0603 	and.w	r6, r3, #3
 800233c:	00b6      	lsls	r6, r6, #2
 800233e:	270f      	movs	r7, #15
 8002340:	40b7      	lsls	r7, r6
 8002342:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8002346:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800234a:	d070      	beq.n	800242e <HAL_GPIO_Init+0x17a>
 800234c:	4f3f      	ldr	r7, [pc, #252]	; (800244c <HAL_GPIO_Init+0x198>)
 800234e:	42b8      	cmp	r0, r7
 8002350:	d06f      	beq.n	8002432 <HAL_GPIO_Init+0x17e>
 8002352:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002356:	42b8      	cmp	r0, r7
 8002358:	d06d      	beq.n	8002436 <HAL_GPIO_Init+0x182>
 800235a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800235e:	42b8      	cmp	r0, r7
 8002360:	d06b      	beq.n	800243a <HAL_GPIO_Init+0x186>
 8002362:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002366:	42b8      	cmp	r0, r7
 8002368:	d05f      	beq.n	800242a <HAL_GPIO_Init+0x176>
 800236a:	2705      	movs	r7, #5
 800236c:	fa07 f606 	lsl.w	r6, r7, r6
 8002370:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8002372:	3502      	adds	r5, #2
 8002374:	4e34      	ldr	r6, [pc, #208]	; (8002448 <HAL_GPIO_Init+0x194>)
 8002376:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800237a:	4c35      	ldr	r4, [pc, #212]	; (8002450 <HAL_GPIO_Init+0x19c>)
 800237c:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800237e:	43d4      	mvns	r4, r2
 8002380:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002384:	684f      	ldr	r7, [r1, #4]
 8002386:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800238a:	d001      	beq.n	8002390 <HAL_GPIO_Init+0xdc>
        {
          temp |= iocurrent;
 800238c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8002390:	4d2f      	ldr	r5, [pc, #188]	; (8002450 <HAL_GPIO_Init+0x19c>)
 8002392:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8002394:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 8002396:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800239a:	684f      	ldr	r7, [r1, #4]
 800239c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80023a0:	d001      	beq.n	80023a6 <HAL_GPIO_Init+0xf2>
        {
          temp |= iocurrent;
 80023a2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 80023a6:	4d2a      	ldr	r5, [pc, #168]	; (8002450 <HAL_GPIO_Init+0x19c>)
 80023a8:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023aa:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80023ac:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023b0:	684f      	ldr	r7, [r1, #4]
 80023b2:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80023b6:	d001      	beq.n	80023bc <HAL_GPIO_Init+0x108>
        {
          temp |= iocurrent;
 80023b8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 80023bc:	4d24      	ldr	r5, [pc, #144]	; (8002450 <HAL_GPIO_Init+0x19c>)
 80023be:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 80023c0:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 80023c2:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023c4:	684e      	ldr	r6, [r1, #4]
 80023c6:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80023ca:	d001      	beq.n	80023d0 <HAL_GPIO_Init+0x11c>
        {
          temp |= iocurrent;
 80023cc:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 80023d0:	4a1f      	ldr	r2, [pc, #124]	; (8002450 <HAL_GPIO_Init+0x19c>)
 80023d2:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 80023d4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 80023d6:	680a      	ldr	r2, [r1, #0]
 80023d8:	fa32 f403 	lsrs.w	r4, r2, r3
 80023dc:	d02f      	beq.n	800243e <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80023de:	2501      	movs	r5, #1
 80023e0:	409d      	lsls	r5, r3
    if(iocurrent)
 80023e2:	402a      	ands	r2, r5
 80023e4:	d0f6      	beq.n	80023d4 <HAL_GPIO_Init+0x120>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e6:	684c      	ldr	r4, [r1, #4]
 80023e8:	2c02      	cmp	r4, #2
 80023ea:	f43f af67 	beq.w	80022bc <HAL_GPIO_Init+0x8>
 80023ee:	2c12      	cmp	r4, #18
 80023f0:	f43f af64 	beq.w	80022bc <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 80023f4:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80023f6:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80023fa:	2403      	movs	r4, #3
 80023fc:	fa04 f40e 	lsl.w	r4, r4, lr
 8002400:	43e4      	mvns	r4, r4
 8002402:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002404:	684f      	ldr	r7, [r1, #4]
 8002406:	f007 0703 	and.w	r7, r7, #3
 800240a:	fa07 f70e 	lsl.w	r7, r7, lr
 800240e:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8002410:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002412:	684e      	ldr	r6, [r1, #4]
 8002414:	1e77      	subs	r7, r6, #1
 8002416:	2f01      	cmp	r7, #1
 8002418:	f67f af64 	bls.w	80022e4 <HAL_GPIO_Init+0x30>
 800241c:	2e11      	cmp	r6, #17
 800241e:	f43f af61 	beq.w	80022e4 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002422:	2e12      	cmp	r6, #18
 8002424:	f47f af6e 	bne.w	8002304 <HAL_GPIO_Init+0x50>
 8002428:	e75c      	b.n	80022e4 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800242a:	2704      	movs	r7, #4
 800242c:	e79e      	b.n	800236c <HAL_GPIO_Init+0xb8>
 800242e:	2700      	movs	r7, #0
 8002430:	e79c      	b.n	800236c <HAL_GPIO_Init+0xb8>
 8002432:	2701      	movs	r7, #1
 8002434:	e79a      	b.n	800236c <HAL_GPIO_Init+0xb8>
 8002436:	2702      	movs	r7, #2
 8002438:	e798      	b.n	800236c <HAL_GPIO_Init+0xb8>
 800243a:	2703      	movs	r7, #3
 800243c:	e796      	b.n	800236c <HAL_GPIO_Init+0xb8>
  }
}
 800243e:	b003      	add	sp, #12
 8002440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002442:	bf00      	nop
 8002444:	40021000 	.word	0x40021000
 8002448:	40010000 	.word	0x40010000
 800244c:	48000400 	.word	0x48000400
 8002450:	40010400 	.word	0x40010400

08002454 <HAL_GPIO_DeInit>:
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00;
 8002454:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 8002456:	fa31 f203 	lsrs.w	r2, r1, r3
 800245a:	d071      	beq.n	8002540 <HAL_GPIO_DeInit+0xec>
{
 800245c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245e:	e00a      	b.n	8002476 <HAL_GPIO_DeInit+0x22>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002460:	2504      	movs	r5, #4
 8002462:	e000      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 8002464:	2500      	movs	r5, #0
 8002466:	fa05 f202 	lsl.w	r2, r5, r2
 800246a:	4294      	cmp	r4, r2
 800246c:	d04b      	beq.n	8002506 <HAL_GPIO_DeInit+0xb2>
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
    
    position++;
 800246e:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != RESET)
 8002470:	fa31 f203 	lsrs.w	r2, r1, r3
 8002474:	d063      	beq.n	800253e <HAL_GPIO_DeInit+0xea>
    iocurrent = GPIO_Pin & (1U << position);
 8002476:	2201      	movs	r2, #1
 8002478:	409a      	lsls	r2, r3
    if (iocurrent)
 800247a:	ea11 0e02 	ands.w	lr, r1, r2
 800247e:	d0f6      	beq.n	800246e <HAL_GPIO_DeInit+0x1a>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002480:	6805      	ldr	r5, [r0, #0]
 8002482:	005e      	lsls	r6, r3, #1
 8002484:	2403      	movs	r4, #3
 8002486:	40b4      	lsls	r4, r6
 8002488:	43e4      	mvns	r4, r4
 800248a:	4025      	ands	r5, r4
 800248c:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800248e:	08df      	lsrs	r7, r3, #3
 8002490:	3708      	adds	r7, #8
 8002492:	f850 c027 	ldr.w	ip, [r0, r7, lsl #2]
 8002496:	f003 0507 	and.w	r5, r3, #7
 800249a:	00ad      	lsls	r5, r5, #2
 800249c:	260f      	movs	r6, #15
 800249e:	fa06 f505 	lsl.w	r5, r6, r5
 80024a2:	ea2c 0505 	bic.w	r5, ip, r5
 80024a6:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80024aa:	6885      	ldr	r5, [r0, #8]
 80024ac:	4025      	ands	r5, r4
 80024ae:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024b0:	6845      	ldr	r5, [r0, #4]
 80024b2:	ea25 0202 	bic.w	r2, r5, r2
 80024b6:	6042      	str	r2, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80024b8:	68c2      	ldr	r2, [r0, #12]
 80024ba:	4014      	ands	r4, r2
 80024bc:	60c4      	str	r4, [r0, #12]
      tmp = SYSCFG->EXTICR[position >> 2];
 80024be:	089f      	lsrs	r7, r3, #2
 80024c0:	1cbc      	adds	r4, r7, #2
 80024c2:	4a20      	ldr	r2, [pc, #128]	; (8002544 <HAL_GPIO_DeInit+0xf0>)
 80024c4:	f852 4024 	ldr.w	r4, [r2, r4, lsl #2]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80024c8:	f003 0203 	and.w	r2, r3, #3
 80024cc:	0092      	lsls	r2, r2, #2
 80024ce:	4096      	lsls	r6, r2
 80024d0:	4034      	ands	r4, r6
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 80024d2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80024d6:	d0c5      	beq.n	8002464 <HAL_GPIO_DeInit+0x10>
 80024d8:	4d1b      	ldr	r5, [pc, #108]	; (8002548 <HAL_GPIO_DeInit+0xf4>)
 80024da:	42a8      	cmp	r0, r5
 80024dc:	d00d      	beq.n	80024fa <HAL_GPIO_DeInit+0xa6>
 80024de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024e2:	42a8      	cmp	r0, r5
 80024e4:	d00b      	beq.n	80024fe <HAL_GPIO_DeInit+0xaa>
 80024e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024ea:	42a8      	cmp	r0, r5
 80024ec:	d009      	beq.n	8002502 <HAL_GPIO_DeInit+0xae>
 80024ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024f2:	42a8      	cmp	r0, r5
 80024f4:	d0b4      	beq.n	8002460 <HAL_GPIO_DeInit+0xc>
 80024f6:	2505      	movs	r5, #5
 80024f8:	e7b5      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 80024fa:	2501      	movs	r5, #1
 80024fc:	e7b3      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 80024fe:	2502      	movs	r5, #2
 8002500:	e7b1      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 8002502:	2503      	movs	r5, #3
 8002504:	e7af      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8002506:	4d0f      	ldr	r5, [pc, #60]	; (8002544 <HAL_GPIO_DeInit+0xf0>)
 8002508:	1cba      	adds	r2, r7, #2
 800250a:	f855 4022 	ldr.w	r4, [r5, r2, lsl #2]
 800250e:	ea24 0606 	bic.w	r6, r4, r6
 8002512:	f845 6022 	str.w	r6, [r5, r2, lsl #2]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002516:	4c0d      	ldr	r4, [pc, #52]	; (800254c <HAL_GPIO_DeInit+0xf8>)
 8002518:	6822      	ldr	r2, [r4, #0]
 800251a:	ea6f 0e0e 	mvn.w	lr, lr
 800251e:	ea02 020e 	and.w	r2, r2, lr
 8002522:	6022      	str	r2, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002524:	6862      	ldr	r2, [r4, #4]
 8002526:	ea0e 0202 	and.w	r2, lr, r2
 800252a:	6062      	str	r2, [r4, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800252c:	68a2      	ldr	r2, [r4, #8]
 800252e:	ea0e 0202 	and.w	r2, lr, r2
 8002532:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002534:	68e2      	ldr	r2, [r4, #12]
 8002536:	ea0e 0202 	and.w	r2, lr, r2
 800253a:	60e2      	str	r2, [r4, #12]
 800253c:	e797      	b.n	800246e <HAL_GPIO_DeInit+0x1a>
  }
}
 800253e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40010000 	.word	0x40010000
 8002548:	48000400 	.word	0x48000400
 800254c:	40010400 	.word	0x40010400

08002550 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002550:	6903      	ldr	r3, [r0, #16]
 8002552:	4219      	tst	r1, r3
 8002554:	d101      	bne.n	800255a <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002556:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002558:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 800255a:	2001      	movs	r0, #1
 800255c:	4770      	bx	lr

0800255e <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800255e:	b90a      	cbnz	r2, 8002564 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002560:	6281      	str	r1, [r0, #40]	; 0x28
 8002562:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002564:	6181      	str	r1, [r0, #24]
 8002566:	4770      	bx	lr

08002568 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002568:	6803      	ldr	r3, [r0, #0]
 800256a:	699a      	ldr	r2, [r3, #24]
 800256c:	f012 0f02 	tst.w	r2, #2
 8002570:	d001      	beq.n	8002576 <I2C_Flush_TXDR+0xe>
  {
     hi2c->Instance->TXDR = 0x00U;
 8002572:	2200      	movs	r2, #0
 8002574:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002576:	6803      	ldr	r3, [r0, #0]
 8002578:	699a      	ldr	r2, [r3, #24]
 800257a:	f012 0f01 	tst.w	r2, #1
 800257e:	d103      	bne.n	8002588 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002580:	699a      	ldr	r2, [r3, #24]
 8002582:	f042 0201 	orr.w	r2, r2, #1
 8002586:	619a      	str	r2, [r3, #24]
 8002588:	4770      	bx	lr

0800258a <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800258a:	b410      	push	{r4}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 800258c:	6804      	ldr	r4, [r0, #0]
 800258e:	6860      	ldr	r0, [r4, #4]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002590:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
 8002594:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
 8002598:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 800259c:	f020 0003 	bic.w	r0, r0, #3

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80025a0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80025a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80025a8:	4319      	orrs	r1, r3
 80025aa:	9b01      	ldr	r3, [sp, #4]
 80025ac:	4319      	orrs	r1, r3
 80025ae:	4301      	orrs	r1, r0
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 80025b0:	6061      	str	r1, [r4, #4]
}
 80025b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <I2C_IsAcknowledgeFailed>:
{
 80025b8:	b570      	push	{r4, r5, r6, lr}
 80025ba:	4604      	mov	r4, r0
 80025bc:	460d      	mov	r5, r1
 80025be:	4616      	mov	r6, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025c0:	6803      	ldr	r3, [r0, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	f013 0f10 	tst.w	r3, #16
 80025c8:	d017      	beq.n	80025fa <I2C_IsAcknowledgeFailed+0x42>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	699a      	ldr	r2, [r3, #24]
 80025ce:	f012 0f20 	tst.w	r2, #32
 80025d2:	d114      	bne.n	80025fe <I2C_IsAcknowledgeFailed+0x46>
      if(Timeout != HAL_MAX_DELAY)
 80025d4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80025d8:	d0f7      	beq.n	80025ca <I2C_IsAcknowledgeFailed+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80025da:	b125      	cbz	r5, 80025e6 <I2C_IsAcknowledgeFailed+0x2e>
 80025dc:	f7fe fb90 	bl	8000d00 <HAL_GetTick>
 80025e0:	1b80      	subs	r0, r0, r6
 80025e2:	4285      	cmp	r5, r0
 80025e4:	d2f1      	bcs.n	80025ca <I2C_IsAcknowledgeFailed+0x12>
          hi2c->State= HAL_I2C_STATE_READY;
 80025e6:	2320      	movs	r3, #32
 80025e8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80025f2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 80025f6:	2003      	movs	r0, #3
 80025f8:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80025fa:	2000      	movs	r0, #0
 80025fc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025fe:	2210      	movs	r2, #16
 8002600:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002602:	6823      	ldr	r3, [r4, #0]
 8002604:	2520      	movs	r5, #32
 8002606:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002608:	4620      	mov	r0, r4
 800260a:	f7ff ffad 	bl	8002568 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800260e:	6822      	ldr	r2, [r4, #0]
 8002610:	6853      	ldr	r3, [r2, #4]
 8002612:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8002616:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800261a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800261e:	f023 0301 	bic.w	r3, r3, #1
 8002622:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002624:	2304      	movs	r3, #4
 8002626:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 8002628:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800262c:	2300      	movs	r3, #0
 800262e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002632:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8002636:	2001      	movs	r0, #1
}
 8002638:	bd70      	pop	{r4, r5, r6, pc}

0800263a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800263a:	b570      	push	{r4, r5, r6, lr}
 800263c:	4604      	mov	r4, r0
 800263e:	460d      	mov	r5, r1
 8002640:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002642:	6823      	ldr	r3, [r4, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f013 0f02 	tst.w	r3, #2
 800264a:	d11c      	bne.n	8002686 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800264c:	4632      	mov	r2, r6
 800264e:	4629      	mov	r1, r5
 8002650:	4620      	mov	r0, r4
 8002652:	f7ff ffb1 	bl	80025b8 <I2C_IsAcknowledgeFailed>
 8002656:	b9c0      	cbnz	r0, 800268a <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8002658:	f1b5 3fff 	cmp.w	r5, #4294967295
 800265c:	d0f1      	beq.n	8002642 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800265e:	b125      	cbz	r5, 800266a <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 8002660:	f7fe fb4e 	bl	8000d00 <HAL_GetTick>
 8002664:	1b80      	subs	r0, r0, r6
 8002666:	4285      	cmp	r5, r0
 8002668:	d2eb      	bcs.n	8002642 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800266a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800266c:	f043 0320 	orr.w	r3, r3, #32
 8002670:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 8002672:	2320      	movs	r3, #32
 8002674:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002678:	2300      	movs	r3, #0
 800267a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800267e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8002682:	2003      	movs	r0, #3
 8002684:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8002686:	2000      	movs	r0, #0
 8002688:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800268a:	2001      	movs	r0, #1
}
 800268c:	bd70      	pop	{r4, r5, r6, pc}

0800268e <I2C_WaitOnFlagUntilTimeout>:
{
 800268e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002690:	4605      	mov	r5, r0
 8002692:	460f      	mov	r7, r1
 8002694:	4616      	mov	r6, r2
 8002696:	461c      	mov	r4, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002698:	682b      	ldr	r3, [r5, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	ea37 0303 	bics.w	r3, r7, r3
 80026a0:	bf0c      	ite	eq
 80026a2:	2301      	moveq	r3, #1
 80026a4:	2300      	movne	r3, #0
 80026a6:	42b3      	cmp	r3, r6
 80026a8:	d113      	bne.n	80026d2 <I2C_WaitOnFlagUntilTimeout+0x44>
    if(Timeout != HAL_MAX_DELAY)
 80026aa:	f1b4 3fff 	cmp.w	r4, #4294967295
 80026ae:	d0f3      	beq.n	8002698 <I2C_WaitOnFlagUntilTimeout+0xa>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80026b0:	b12c      	cbz	r4, 80026be <I2C_WaitOnFlagUntilTimeout+0x30>
 80026b2:	f7fe fb25 	bl	8000d00 <HAL_GetTick>
 80026b6:	9b06      	ldr	r3, [sp, #24]
 80026b8:	1ac0      	subs	r0, r0, r3
 80026ba:	4284      	cmp	r4, r0
 80026bc:	d2ec      	bcs.n	8002698 <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->State= HAL_I2C_STATE_READY;
 80026be:	2320      	movs	r3, #32
 80026c0:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80026ca:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_TIMEOUT;
 80026ce:	2003      	movs	r0, #3
 80026d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 80026d2:	2000      	movs	r0, #0
}
 80026d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080026d6 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80026d6:	b570      	push	{r4, r5, r6, lr}
 80026d8:	4605      	mov	r5, r0
 80026da:	460c      	mov	r4, r1
 80026dc:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026de:	682b      	ldr	r3, [r5, #0]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	f013 0f20 	tst.w	r3, #32
 80026e6:	d119      	bne.n	800271c <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e8:	4632      	mov	r2, r6
 80026ea:	4621      	mov	r1, r4
 80026ec:	4628      	mov	r0, r5
 80026ee:	f7ff ff63 	bl	80025b8 <I2C_IsAcknowledgeFailed>
 80026f2:	b9a8      	cbnz	r0, 8002720 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80026f4:	b124      	cbz	r4, 8002700 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
 80026f6:	f7fe fb03 	bl	8000d00 <HAL_GetTick>
 80026fa:	1b80      	subs	r0, r0, r6
 80026fc:	4284      	cmp	r4, r0
 80026fe:	d2ee      	bcs.n	80026de <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002700:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002702:	f043 0320 	orr.w	r3, r3, #32
 8002706:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8002708:	2320      	movs	r3, #32
 800270a:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800270e:	2300      	movs	r3, #0
 8002710:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002714:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_TIMEOUT;
 8002718:	2003      	movs	r0, #3
 800271a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800271c:	2000      	movs	r0, #0
 800271e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002720:	2001      	movs	r0, #1
}
 8002722:	bd70      	pop	{r4, r5, r6, pc}

08002724 <HAL_I2C_MspInit>:
{
 8002724:	4770      	bx	lr

08002726 <HAL_I2C_Init>:
  if(hi2c == NULL)
 8002726:	2800      	cmp	r0, #0
 8002728:	d054      	beq.n	80027d4 <HAL_I2C_Init+0xae>
{
 800272a:	b510      	push	{r4, lr}
 800272c:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_RESET)
 800272e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002732:	2b00      	cmp	r3, #0
 8002734:	d03f      	beq.n	80027b6 <HAL_I2C_Init+0x90>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002736:	2324      	movs	r3, #36	; 0x24
 8002738:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800273c:	6822      	ldr	r2, [r4, #0]
 800273e:	6813      	ldr	r3, [r2, #0]
 8002740:	f023 0301 	bic.w	r3, r3, #1
 8002744:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002746:	6822      	ldr	r2, [r4, #0]
 8002748:	6863      	ldr	r3, [r4, #4]
 800274a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800274e:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002750:	6822      	ldr	r2, [r4, #0]
 8002752:	6893      	ldr	r3, [r2, #8]
 8002754:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002758:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.OwnAddress1 != 0U)
 800275a:	68a3      	ldr	r3, [r4, #8]
 800275c:	b133      	cbz	r3, 800276c <HAL_I2C_Init+0x46>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800275e:	68e2      	ldr	r2, [r4, #12]
 8002760:	2a01      	cmp	r2, #1
 8002762:	d02d      	beq.n	80027c0 <HAL_I2C_Init+0x9a>
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002764:	6822      	ldr	r2, [r4, #0]
 8002766:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 800276a:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800276c:	68e3      	ldr	r3, [r4, #12]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d02b      	beq.n	80027ca <HAL_I2C_Init+0xa4>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	6853      	ldr	r3, [r2, #4]
 8002776:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800277a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800277e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002780:	6822      	ldr	r2, [r4, #0]
 8002782:	6923      	ldr	r3, [r4, #16]
 8002784:	6961      	ldr	r1, [r4, #20]
 8002786:	430b      	orrs	r3, r1
 8002788:	69a1      	ldr	r1, [r4, #24]
 800278a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800278e:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002790:	6822      	ldr	r2, [r4, #0]
 8002792:	69e3      	ldr	r3, [r4, #28]
 8002794:	6a21      	ldr	r1, [r4, #32]
 8002796:	430b      	orrs	r3, r1
 8002798:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 800279a:	6822      	ldr	r2, [r4, #0]
 800279c:	6813      	ldr	r3, [r2, #0]
 800279e:	f043 0301 	orr.w	r3, r3, #1
 80027a2:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027a4:	2000      	movs	r0, #0
 80027a6:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027a8:	2320      	movs	r3, #32
 80027aa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ae:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 80027b4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80027b6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80027ba:	f7ff ffb3 	bl	8002724 <HAL_I2C_MspInit>
 80027be:	e7ba      	b.n	8002736 <HAL_I2C_Init+0x10>
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027c0:	6822      	ldr	r2, [r4, #0]
 80027c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027c6:	6093      	str	r3, [r2, #8]
 80027c8:	e7d0      	b.n	800276c <HAL_I2C_Init+0x46>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80027ca:	6823      	ldr	r3, [r4, #0]
 80027cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	e7ce      	b.n	8002772 <HAL_I2C_Init+0x4c>
    return HAL_ERROR;
 80027d4:	2001      	movs	r0, #1
 80027d6:	4770      	bx	lr

080027d8 <HAL_I2C_Master_Transmit>:
{
 80027d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027dc:	b083      	sub	sp, #12
  if(hi2c->State == HAL_I2C_STATE_READY)
 80027de:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 80027e2:	b2ed      	uxtb	r5, r5
 80027e4:	2d20      	cmp	r5, #32
 80027e6:	d004      	beq.n	80027f2 <HAL_I2C_Master_Transmit+0x1a>
    return HAL_BUSY;
 80027e8:	2302      	movs	r3, #2
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	b003      	add	sp, #12
 80027ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 80027f2:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80027f6:	2c01      	cmp	r4, #1
 80027f8:	d101      	bne.n	80027fe <HAL_I2C_Master_Transmit+0x26>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e7f5      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
 80027fe:	4698      	mov	r8, r3
 8002800:	4617      	mov	r7, r2
 8002802:	460d      	mov	r5, r1
 8002804:	4604      	mov	r4, r0
 8002806:	f04f 0901 	mov.w	r9, #1
 800280a:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800280e:	f7fe fa77 	bl	8000d00 <HAL_GetTick>
 8002812:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002814:	9000      	str	r0, [sp, #0]
 8002816:	2319      	movs	r3, #25
 8002818:	464a      	mov	r2, r9
 800281a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800281e:	4620      	mov	r0, r4
 8002820:	f7ff ff35 	bl	800268e <I2C_WaitOnFlagUntilTimeout>
 8002824:	b108      	cbz	r0, 800282a <HAL_I2C_Master_Transmit+0x52>
      return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e7df      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800282a:	2321      	movs	r3, #33	; 0x21
 800282c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8002830:	2310      	movs	r3, #16
 8002832:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002836:	2300      	movs	r3, #0
 8002838:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800283a:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800283c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002840:	6363      	str	r3, [r4, #52]	; 0x34
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8002842:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002844:	b29b      	uxth	r3, r3
 8002846:	2bff      	cmp	r3, #255	; 0xff
 8002848:	d90b      	bls.n	8002862 <HAL_I2C_Master_Transmit+0x8a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800284a:	22ff      	movs	r2, #255	; 0xff
 800284c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800284e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002858:	4629      	mov	r1, r5
 800285a:	4620      	mov	r0, r4
 800285c:	f7ff fe95 	bl	800258a <I2C_TransferConfig>
 8002860:	e020      	b.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 8002862:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002864:	b292      	uxth	r2, r2
 8002866:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002868:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	4629      	mov	r1, r5
 8002876:	4620      	mov	r0, r4
 8002878:	f7ff fe87 	bl	800258a <I2C_TransferConfig>
 800287c:	e012      	b.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800287e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002880:	2b04      	cmp	r3, #4
 8002882:	d001      	beq.n	8002888 <HAL_I2C_Master_Transmit+0xb0>
          return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e7b0      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
          return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e7ae      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
          hi2c->XferSize = hi2c->XferCount;
 800288c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800288e:	b292      	uxth	r2, r2
 8002890:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002892:	2300      	movs	r3, #0
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	4629      	mov	r1, r5
 800289e:	4620      	mov	r0, r4
 80028a0:	f7ff fe73 	bl	800258a <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 80028a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d032      	beq.n	8002912 <HAL_I2C_Master_Transmit+0x13a>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ac:	4632      	mov	r2, r6
 80028ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80028b0:	4620      	mov	r0, r4
 80028b2:	f7ff fec2 	bl	800263a <I2C_WaitOnTXISFlagUntilTimeout>
 80028b6:	2800      	cmp	r0, #0
 80028b8:	d1e1      	bne.n	800287e <HAL_I2C_Master_Transmit+0xa6>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80028ba:	6822      	ldr	r2, [r4, #0]
 80028bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028be:	1c59      	adds	r1, r3, #1
 80028c0:	6261      	str	r1, [r4, #36]	; 0x24
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80028c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80028d0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80028d2:	3b01      	subs	r3, #1
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	8523      	strh	r3, [r4, #40]	; 0x28
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1e3      	bne.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
 80028dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0df      	beq.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028e4:	9600      	str	r6, [sp, #0]
 80028e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028e8:	2200      	movs	r2, #0
 80028ea:	2180      	movs	r1, #128	; 0x80
 80028ec:	4620      	mov	r0, r4
 80028ee:	f7ff fece 	bl	800268e <I2C_WaitOnFlagUntilTimeout>
 80028f2:	bb90      	cbnz	r0, 800295a <HAL_I2C_Master_Transmit+0x182>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80028f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	2bff      	cmp	r3, #255	; 0xff
 80028fa:	d9c7      	bls.n	800288c <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028fc:	22ff      	movs	r2, #255	; 0xff
 80028fe:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002900:	2300      	movs	r3, #0
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002908:	4629      	mov	r1, r5
 800290a:	4620      	mov	r0, r4
 800290c:	f7ff fe3d 	bl	800258a <I2C_TransferConfig>
 8002910:	e7c8      	b.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002912:	4632      	mov	r2, r6
 8002914:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002916:	4620      	mov	r0, r4
 8002918:	f7ff fedd 	bl	80026d6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800291c:	4603      	mov	r3, r0
 800291e:	b130      	cbz	r0, 800292e <HAL_I2C_Master_Transmit+0x156>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002920:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002922:	2b04      	cmp	r3, #4
 8002924:	d001      	beq.n	800292a <HAL_I2C_Master_Transmit+0x152>
        return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e75f      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e75d      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800292e:	6822      	ldr	r2, [r4, #0]
 8002930:	2120      	movs	r1, #32
 8002932:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8002934:	6820      	ldr	r0, [r4, #0]
 8002936:	6842      	ldr	r2, [r0, #4]
 8002938:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800293c:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002940:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002944:	f022 0201 	bic.w	r2, r2, #1
 8002948:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800294a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800294e:	2200      	movs	r2, #0
 8002950:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002954:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8002958:	e747      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e745      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>

0800295e <HAL_I2C_GetState>:
  return hi2c->State;
 800295e:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 8002962:	4770      	bx	lr

08002964 <HAL_MspInit>:
/**
  * @brief  Initializes the Global MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 8002964:	4770      	bx	lr
	...

08002968 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002968:	b570      	push	{r4, r5, r6, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800296e:	6803      	ldr	r3, [r0, #0]
 8002970:	f013 0f01 	tst.w	r3, #1
 8002974:	d05a      	beq.n	8002a2c <HAL_RCC_OscConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002976:	4bbd      	ldr	r3, [pc, #756]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b04      	cmp	r3, #4
 8002980:	d02b      	beq.n	80029da <HAL_RCC_OscConfig+0x72>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002982:	4bba      	ldr	r3, [pc, #744]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	2b08      	cmp	r3, #8
 800298c:	d020      	beq.n	80029d0 <HAL_RCC_OscConfig+0x68>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800298e:	6863      	ldr	r3, [r4, #4]
 8002990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002994:	d073      	beq.n	8002a7e <HAL_RCC_OscConfig+0x116>
 8002996:	2b00      	cmp	r3, #0
 8002998:	d177      	bne.n	8002a8a <HAL_RCC_OscConfig+0x122>
 800299a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800299e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029b0:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029b2:	4aae      	ldr	r2, [pc, #696]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 80029b4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80029b6:	f023 030f 	bic.w	r3, r3, #15
 80029ba:	68a1      	ldr	r1, [r4, #8]
 80029bc:	430b      	orrs	r3, r1
 80029be:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c0:	6863      	ldr	r3, [r4, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 80a9 	beq.w	8002b1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7fe f99a 	bl	8000d00 <HAL_GetTick>
 80029cc:	4605      	mov	r5, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ce:	e08b      	b.n	8002ae8 <HAL_RCC_OscConfig+0x180>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029d0:	4ba6      	ldr	r3, [pc, #664]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80029d8:	d0d9      	beq.n	800298e <HAL_RCC_OscConfig+0x26>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029de:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029e2:	fab3 f383 	clz	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d042      	beq.n	8002a78 <HAL_RCC_OscConfig+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029f6:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fe:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	fab3 f383 	clz	r3, r3
 8002a06:	4b99      	ldr	r3, [pc, #612]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a0e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	fab3 f383 	clz	r3, r3
 8002a16:	f003 031f 	and.w	r3, r3, #31
 8002a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a1e:	f013 0f01 	tst.w	r3, #1
 8002a22:	d003      	beq.n	8002a2c <HAL_RCC_OscConfig+0xc4>
 8002a24:	6863      	ldr	r3, [r4, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 8371 	beq.w	800310e <HAL_RCC_OscConfig+0x7a6>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a2c:	6823      	ldr	r3, [r4, #0]
 8002a2e:	f013 0f02 	tst.w	r3, #2
 8002a32:	f000 80e4 	beq.w	8002bfe <HAL_RCC_OscConfig+0x296>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002a36:	4b8d      	ldr	r3, [pc, #564]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f013 0f0c 	tst.w	r3, #12
 8002a3e:	f000 80a5 	beq.w	8002b8c <HAL_RCC_OscConfig+0x224>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002a42:	4b8a      	ldr	r3, [pc, #552]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f003 030c 	and.w	r3, r3, #12
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	f000 8098 	beq.w	8002b80 <HAL_RCC_OscConfig+0x218>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a50:	6923      	ldr	r3, [r4, #16]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f000 8149 	beq.w	8002cea <HAL_RCC_OscConfig+0x382>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	2201      	movs	r2, #1
 8002a5a:	fa92 f3a2 	rbit	r3, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a5e:	fab3 f383 	clz	r3, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002a6a:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002a6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a70:	f7fe f946 	bl	8000d00 <HAL_GetTick>
 8002a74:	4605      	mov	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a76:	e111      	b.n	8002c9c <HAL_RCC_OscConfig+0x334>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a78:	4b7c      	ldr	r3, [pc, #496]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	e7c5      	b.n	8002a0a <HAL_RCC_OscConfig+0xa2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a7e:	4a7b      	ldr	r2, [pc, #492]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a80:	6813      	ldr	r3, [r2, #0]
 8002a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	e793      	b.n	80029b2 <HAL_RCC_OscConfig+0x4a>
 8002a8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a8e:	d009      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x13c>
 8002a90:	4b76      	ldr	r3, [pc, #472]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	e786      	b.n	80029b2 <HAL_RCC_OscConfig+0x4a>
 8002aa4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002aa8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	e779      	b.n	80029b2 <HAL_RCC_OscConfig+0x4a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b6b      	ldr	r3, [pc, #428]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002ac0:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ac6:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	fab3 f383 	clz	r3, r3
 8002ace:	f003 031f 	and.w	r3, r3, #31
 8002ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad6:	f013 0f01 	tst.w	r3, #1
 8002ada:	d1a7      	bne.n	8002a2c <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002adc:	f7fe f910 	bl	8000d00 <HAL_GetTick>
 8002ae0:	1b40      	subs	r0, r0, r5
 8002ae2:	2864      	cmp	r0, #100	; 0x64
 8002ae4:	f200 8315 	bhi.w	8003112 <HAL_RCC_OscConfig+0x7aa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002af0:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d0de      	beq.n	8002abe <HAL_RCC_OscConfig+0x156>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b04:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b08:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0c:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b10:	fab3 f383 	clz	r3, r3
 8002b14:	4b55      	ldr	r3, [pc, #340]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b18:	e7d3      	b.n	8002ac2 <HAL_RCC_OscConfig+0x15a>
        tickstart = HAL_GetTick();
 8002b1a:	f7fe f8f1 	bl	8000d00 <HAL_GetTick>
 8002b1e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b20:	e015      	b.n	8002b4e <HAL_RCC_OscConfig+0x1e6>
 8002b22:	4b52      	ldr	r3, [pc, #328]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b24:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b2a:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b2e:	fab3 f383 	clz	r3, r3
 8002b32:	f003 031f 	and.w	r3, r3, #31
 8002b36:	fa22 f303 	lsr.w	r3, r2, r3
 8002b3a:	f013 0f01 	tst.w	r3, #1
 8002b3e:	f43f af75 	beq.w	8002a2c <HAL_RCC_OscConfig+0xc4>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b42:	f7fe f8dd 	bl	8000d00 <HAL_GetTick>
 8002b46:	1b40      	subs	r0, r0, r5
 8002b48:	2864      	cmp	r0, #100	; 0x64
 8002b4a:	f200 82e4 	bhi.w	8003116 <HAL_RCC_OscConfig+0x7ae>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b52:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b56:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b5a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d0dd      	beq.n	8002b22 <HAL_RCC_OscConfig+0x1ba>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b6a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b6e:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	4b3c      	ldr	r3, [pc, #240]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b7e:	e7d2      	b.n	8002b26 <HAL_RCC_OscConfig+0x1be>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b80:	4b3a      	ldr	r3, [pc, #232]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002b88:	f47f af62 	bne.w	8002a50 <HAL_RCC_OscConfig+0xe8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	fab3 f383 	clz	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b96:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d01b      	beq.n	8002bda <HAL_RCC_OscConfig+0x272>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bac:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002bb0:	fab3 f383 	clz	r3, r3
 8002bb4:	4b2d      	ldr	r3, [pc, #180]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002bb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb8:	2302      	movs	r3, #2
 8002bba:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bca:	f013 0f01 	tst.w	r3, #1
 8002bce:	d007      	beq.n	8002be0 <HAL_RCC_OscConfig+0x278>
 8002bd0:	6923      	ldr	r3, [r4, #16]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d004      	beq.n	8002be0 <HAL_RCC_OscConfig+0x278>
        return HAL_ERROR;
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	e2a8      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bda:	4b24      	ldr	r3, [pc, #144]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	e7eb      	b.n	8002bb8 <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be0:	4822      	ldr	r0, [pc, #136]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002be2:	6802      	ldr	r2, [r0, #0]
 8002be4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002be8:	6961      	ldr	r1, [r4, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	23f8      	movs	r3, #248	; 0xf8
 8002bec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bfe:	6823      	ldr	r3, [r4, #0]
 8002c00:	f013 0f08 	tst.w	r3, #8
 8002c04:	f000 80dc 	beq.w	8002dc0 <HAL_RCC_OscConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c08:	69a3      	ldr	r3, [r4, #24]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 80aa 	beq.w	8002d64 <HAL_RCC_OscConfig+0x3fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c10:	2201      	movs	r2, #1
 8002c12:	fa92 f3a2 	rbit	r3, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	fab3 f383 	clz	r3, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	4914      	ldr	r1, [pc, #80]	; (8002c70 <HAL_RCC_OscConfig+0x308>)
 8002c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c22:	f7fe f86d 	bl	8000d00 <HAL_GetTick>
 8002c26:	4605      	mov	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c28:	2302      	movs	r3, #2
 8002c2a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c42:	4a0a      	ldr	r2, [pc, #40]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002c44:	6a52      	ldr	r2, [r2, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	fab3 f383 	clz	r3, r3
 8002c4e:	f003 031f 	and.w	r3, r3, #31
 8002c52:	fa22 f303 	lsr.w	r3, r2, r3
 8002c56:	f013 0f01 	tst.w	r3, #1
 8002c5a:	f040 80b1 	bne.w	8002dc0 <HAL_RCC_OscConfig+0x458>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c5e:	f7fe f84f 	bl	8000d00 <HAL_GetTick>
 8002c62:	1b40      	subs	r0, r0, r5
 8002c64:	2802      	cmp	r0, #2
 8002c66:	d9df      	bls.n	8002c28 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8002c68:	2003      	movs	r0, #3
 8002c6a:	e25f      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	42420480 	.word	0x42420480
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c74:	4bc6      	ldr	r3, [pc, #792]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002c76:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c78:	2302      	movs	r3, #2
 8002c7a:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c7e:	fab3 f383 	clz	r3, r3
 8002c82:	f003 031f 	and.w	r3, r3, #31
 8002c86:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8a:	f013 0f01 	tst.w	r3, #1
 8002c8e:	d11c      	bne.n	8002cca <HAL_RCC_OscConfig+0x362>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c90:	f7fe f836 	bl	8000d00 <HAL_GetTick>
 8002c94:	1b40      	subs	r0, r0, r5
 8002c96:	2802      	cmp	r0, #2
 8002c98:	f200 823f 	bhi.w	800311a <HAL_RCC_OscConfig+0x7b2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002caa:	f043 0301 	orr.w	r3, r3, #1
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d0e0      	beq.n	8002c74 <HAL_RCC_OscConfig+0x30c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cb8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cc0:	fab3 f383 	clz	r3, r3
 8002cc4:	4bb2      	ldr	r3, [pc, #712]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002cc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cc8:	e7d6      	b.n	8002c78 <HAL_RCC_OscConfig+0x310>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cca:	48b1      	ldr	r0, [pc, #708]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002ccc:	6802      	ldr	r2, [r0, #0]
 8002cce:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002cd2:	6961      	ldr	r1, [r4, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd4:	23f8      	movs	r3, #248	; 0xf8
 8002cd6:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	6003      	str	r3, [r0, #0]
 8002ce8:	e789      	b.n	8002bfe <HAL_RCC_OscConfig+0x296>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	2301      	movs	r3, #1
 8002cec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cf0:	fab3 f383 	clz	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002cfc:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d04:	f7fd fffc 	bl	8000d00 <HAL_GetTick>
 8002d08:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d0a:	e014      	b.n	8002d36 <HAL_RCC_OscConfig+0x3ce>
 8002d0c:	4ba0      	ldr	r3, [pc, #640]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002d0e:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d10:	2302      	movs	r3, #2
 8002d12:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	fab3 f383 	clz	r3, r3
 8002d1a:	f003 031f 	and.w	r3, r3, #31
 8002d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d22:	f013 0f01 	tst.w	r3, #1
 8002d26:	f43f af6a 	beq.w	8002bfe <HAL_RCC_OscConfig+0x296>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d2a:	f7fd ffe9 	bl	8000d00 <HAL_GetTick>
 8002d2e:	1b40      	subs	r0, r0, r5
 8002d30:	2802      	cmp	r0, #2
 8002d32:	f200 81f4 	bhi.w	800311e <HAL_RCC_OscConfig+0x7b6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	2302      	movs	r3, #2
 8002d38:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d40:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d0df      	beq.n	8002d0c <HAL_RCC_OscConfig+0x3a4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d56:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	fab3 f383 	clz	r3, r3
 8002d5e:	4b8c      	ldr	r3, [pc, #560]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002d60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d62:	e7d5      	b.n	8002d10 <HAL_RCC_OscConfig+0x3a8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	2301      	movs	r3, #1
 8002d66:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	fab3 f383 	clz	r3, r3
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2100      	movs	r1, #0
 8002d72:	4a88      	ldr	r2, [pc, #544]	; (8002f94 <HAL_RCC_OscConfig+0x62c>)
 8002d74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d78:	f7fd ffc2 	bl	8000d00 <HAL_GetTick>
 8002d7c:	4605      	mov	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7e:	2302      	movs	r3, #2
 8002d80:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d84:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d88:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d90:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d98:	4a7d      	ldr	r2, [pc, #500]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002d9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9c:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002da0:	fab3 f383 	clz	r3, r3
 8002da4:	f003 031f 	and.w	r3, r3, #31
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
 8002dac:	f013 0f01 	tst.w	r3, #1
 8002db0:	d006      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x458>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002db2:	f7fd ffa5 	bl	8000d00 <HAL_GetTick>
 8002db6:	1b40      	subs	r0, r0, r5
 8002db8:	2802      	cmp	r0, #2
 8002dba:	d9e0      	bls.n	8002d7e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8002dbc:	2003      	movs	r0, #3
 8002dbe:	e1b5      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	f013 0f04 	tst.w	r3, #4
 8002dc6:	f000 80bd 	beq.w	8002f44 <HAL_RCC_OscConfig+0x5dc>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dca:	4b71      	ldr	r3, [pc, #452]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002dd2:	d126      	bne.n	8002e22 <HAL_RCC_OscConfig+0x4ba>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dd4:	4b6e      	ldr	r3, [pc, #440]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002dd6:	69da      	ldr	r2, [r3, #28]
 8002dd8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ddc:	61da      	str	r2, [r3, #28]
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de4:	9301      	str	r3, [sp, #4]
 8002de6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002de8:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dea:	4b6b      	ldr	r3, [pc, #428]	; (8002f98 <HAL_RCC_OscConfig+0x630>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002df2:	d018      	beq.n	8002e26 <HAL_RCC_OscConfig+0x4be>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df4:	68e3      	ldr	r3, [r4, #12]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d029      	beq.n	8002e4e <HAL_RCC_OscConfig+0x4e6>
 8002dfa:	bb73      	cbnz	r3, 8002e5a <HAL_RCC_OscConfig+0x4f2>
 8002dfc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e00:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002e04:	6a1a      	ldr	r2, [r3, #32]
 8002e06:	f022 0201 	bic.w	r2, r2, #1
 8002e0a:	621a      	str	r2, [r3, #32]
 8002e0c:	6a1a      	ldr	r2, [r3, #32]
 8002e0e:	f022 0204 	bic.w	r2, r2, #4
 8002e12:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e14:	68e3      	ldr	r3, [r4, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d062      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x578>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e1a:	f7fd ff71 	bl	8000d00 <HAL_GetTick>
 8002e1e:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e20:	e047      	b.n	8002eb2 <HAL_RCC_OscConfig+0x54a>
    FlagStatus       pwrclkchanged = RESET;
 8002e22:	2500      	movs	r5, #0
 8002e24:	e7e1      	b.n	8002dea <HAL_RCC_OscConfig+0x482>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e26:	4a5c      	ldr	r2, [pc, #368]	; (8002f98 <HAL_RCC_OscConfig+0x630>)
 8002e28:	6813      	ldr	r3, [r2, #0]
 8002e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002e30:	f7fd ff66 	bl	8000d00 <HAL_GetTick>
 8002e34:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e36:	4b58      	ldr	r3, [pc, #352]	; (8002f98 <HAL_RCC_OscConfig+0x630>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002e3e:	d1d9      	bne.n	8002df4 <HAL_RCC_OscConfig+0x48c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e40:	f7fd ff5e 	bl	8000d00 <HAL_GetTick>
 8002e44:	1b80      	subs	r0, r0, r6
 8002e46:	2864      	cmp	r0, #100	; 0x64
 8002e48:	d9f5      	bls.n	8002e36 <HAL_RCC_OscConfig+0x4ce>
          return HAL_TIMEOUT;
 8002e4a:	2003      	movs	r0, #3
 8002e4c:	e16e      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e4e:	4a50      	ldr	r2, [pc, #320]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e50:	6a13      	ldr	r3, [r2, #32]
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6213      	str	r3, [r2, #32]
 8002e58:	e7dc      	b.n	8002e14 <HAL_RCC_OscConfig+0x4ac>
 8002e5a:	2b05      	cmp	r3, #5
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCC_OscConfig+0x50a>
 8002e5e:	4b4c      	ldr	r3, [pc, #304]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e60:	6a1a      	ldr	r2, [r3, #32]
 8002e62:	f022 0201 	bic.w	r2, r2, #1
 8002e66:	621a      	str	r2, [r3, #32]
 8002e68:	6a1a      	ldr	r2, [r3, #32]
 8002e6a:	f022 0204 	bic.w	r2, r2, #4
 8002e6e:	621a      	str	r2, [r3, #32]
 8002e70:	e7d0      	b.n	8002e14 <HAL_RCC_OscConfig+0x4ac>
 8002e72:	4b47      	ldr	r3, [pc, #284]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e74:	6a1a      	ldr	r2, [r3, #32]
 8002e76:	f042 0204 	orr.w	r2, r2, #4
 8002e7a:	621a      	str	r2, [r3, #32]
 8002e7c:	6a1a      	ldr	r2, [r3, #32]
 8002e7e:	f042 0201 	orr.w	r2, r2, #1
 8002e82:	621a      	str	r2, [r3, #32]
 8002e84:	e7c6      	b.n	8002e14 <HAL_RCC_OscConfig+0x4ac>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e86:	4b42      	ldr	r3, [pc, #264]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e88:	6a1a      	ldr	r2, [r3, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002e90:	fab3 f383 	clz	r3, r3
 8002e94:	f003 031f 	and.w	r3, r3, #31
 8002e98:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9c:	f013 0f01 	tst.w	r3, #1
 8002ea0:	d14f      	bne.n	8002f42 <HAL_RCC_OscConfig+0x5da>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ea2:	f7fd ff2d 	bl	8000d00 <HAL_GetTick>
 8002ea6:	1b80      	subs	r0, r0, r6
 8002ea8:	f241 3388 	movw	r3, #5000	; 0x1388
 8002eac:	4298      	cmp	r0, r3
 8002eae:	f200 8138 	bhi.w	8003122 <HAL_RCC_OscConfig+0x7ba>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ebc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	fab3 f383 	clz	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002ec8:	f043 0302 	orr.w	r3, r3, #2
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d0da      	beq.n	8002e86 <HAL_RCC_OscConfig+0x51e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	fab3 f383 	clz	r3, r3
 8002eda:	4b2d      	ldr	r3, [pc, #180]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002edc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ede:	e7d4      	b.n	8002e8a <HAL_RCC_OscConfig+0x522>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee0:	f7fd ff0e 	bl	8000d00 <HAL_GetTick>
 8002ee4:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee6:	e015      	b.n	8002f14 <HAL_RCC_OscConfig+0x5ac>
 8002ee8:	4b29      	ldr	r3, [pc, #164]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002eea:	6a1a      	ldr	r2, [r3, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eec:	2302      	movs	r3, #2
 8002eee:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	fab3 f383 	clz	r3, r3
 8002ef6:	f003 031f 	and.w	r3, r3, #31
 8002efa:	fa22 f303 	lsr.w	r3, r2, r3
 8002efe:	f013 0f01 	tst.w	r3, #1
 8002f02:	d01e      	beq.n	8002f42 <HAL_RCC_OscConfig+0x5da>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f04:	f7fd fefc 	bl	8000d00 <HAL_GetTick>
 8002f08:	1b80      	subs	r0, r0, r6
 8002f0a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f0e:	4298      	cmp	r0, r3
 8002f10:	f200 8109 	bhi.w	8003126 <HAL_RCC_OscConfig+0x7be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f14:	2302      	movs	r3, #2
 8002f16:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f1a:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f22:	fab3 f383 	clz	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f26:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002f2a:	f043 0302 	orr.w	r3, r3, #2
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d0da      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x580>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f32:	2302      	movs	r3, #2
 8002f34:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f38:	fab3 f383 	clz	r3, r3
 8002f3c:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002f3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f40:	e7d4      	b.n	8002eec <HAL_RCC_OscConfig+0x584>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f42:	b9f5      	cbnz	r5, 8002f82 <HAL_RCC_OscConfig+0x61a>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f44:	69e3      	ldr	r3, [r4, #28]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 80ef 	beq.w	800312a <HAL_RCC_OscConfig+0x7c2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f4c:	4a10      	ldr	r2, [pc, #64]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002f4e:	6852      	ldr	r2, [r2, #4]
 8002f50:	f002 020c 	and.w	r2, r2, #12
 8002f54:	2a08      	cmp	r2, #8
 8002f56:	f000 80eb 	beq.w	8003130 <HAL_RCC_OscConfig+0x7c8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d01e      	beq.n	8002f9c <HAL_RCC_OscConfig+0x634>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f62:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f66:	fab3 f383 	clz	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002f72:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7a:	f7fd fec1 	bl	8000d00 <HAL_GetTick>
 8002f7e:	4604      	mov	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f80:	e0aa      	b.n	80030d8 <HAL_RCC_OscConfig+0x770>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f82:	4a03      	ldr	r2, [pc, #12]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002f84:	69d3      	ldr	r3, [r2, #28]
 8002f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	61d3      	str	r3, [r2, #28]
 8002f8c:	e7da      	b.n	8002f44 <HAL_RCC_OscConfig+0x5dc>
 8002f8e:	bf00      	nop
 8002f90:	40021000 	.word	0x40021000
 8002f94:	42420480 	.word	0x42420480
 8002f98:	40007000 	.word	0x40007000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fa0:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002fa4:	fab3 f383 	clz	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002fb0:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002fb8:	f7fd fea2 	bl	8000d00 <HAL_GetTick>
 8002fbc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fbe:	e014      	b.n	8002fea <HAL_RCC_OscConfig+0x682>
 8002fc0:	4b5f      	ldr	r3, [pc, #380]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8002fc2:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fc8:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	fab3 f383 	clz	r3, r3
 8002fd0:	f003 031f 	and.w	r3, r3, #31
 8002fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd8:	f013 0f01 	tst.w	r3, #1
 8002fdc:	d01e      	beq.n	800301c <HAL_RCC_OscConfig+0x6b4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fde:	f7fd fe8f 	bl	8000d00 <HAL_GetTick>
 8002fe2:	1b40      	subs	r0, r0, r5
 8002fe4:	2802      	cmp	r0, #2
 8002fe6:	f200 80a5 	bhi.w	8003134 <HAL_RCC_OscConfig+0x7cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fee:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ff2:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ff6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002ffa:	f043 0301 	orr.w	r3, r3, #1
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d0de      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x658>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003002:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003006:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800300a:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003012:	fab3 f383 	clz	r3, r3
 8003016:	4b4a      	ldr	r3, [pc, #296]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8003018:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800301a:	e7d3      	b.n	8002fc4 <HAL_RCC_OscConfig+0x65c>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800301c:	4948      	ldr	r1, [pc, #288]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 800301e:	684b      	ldr	r3, [r1, #4]
 8003020:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8003024:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003026:	6a20      	ldr	r0, [r4, #32]
 8003028:	4302      	orrs	r2, r0
 800302a:	4313      	orrs	r3, r2
 800302c:	604b      	str	r3, [r1, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003032:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003036:	fab3 f383 	clz	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800303a:	b2db      	uxtb	r3, r3
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8003042:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8003046:	2201      	movs	r2, #1
 8003048:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800304a:	f7fd fe59 	bl	8000d00 <HAL_GetTick>
 800304e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003050:	e013      	b.n	800307a <HAL_RCC_OscConfig+0x712>
 8003052:	4b3b      	ldr	r3, [pc, #236]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8003054:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800305a:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800305e:	fab3 f383 	clz	r3, r3
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	fa22 f303 	lsr.w	r3, r2, r3
 800306a:	f013 0f01 	tst.w	r3, #1
 800306e:	d11d      	bne.n	80030ac <HAL_RCC_OscConfig+0x744>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003070:	f7fd fe46 	bl	8000d00 <HAL_GetTick>
 8003074:	1b00      	subs	r0, r0, r4
 8003076:	2802      	cmp	r0, #2
 8003078:	d85e      	bhi.n	8003138 <HAL_RCC_OscConfig+0x7d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800307e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003082:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003086:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	2b01      	cmp	r3, #1
 8003090:	d0df      	beq.n	8003052 <HAL_RCC_OscConfig+0x6ea>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003096:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800309a:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030a2:	fab3 f383 	clz	r3, r3
 80030a6:	4b26      	ldr	r3, [pc, #152]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 80030a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030aa:	e7d4      	b.n	8003056 <HAL_RCC_OscConfig+0x6ee>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80030ac:	2000      	movs	r0, #0
 80030ae:	e03d      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030b0:	4b23      	ldr	r3, [pc, #140]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 80030b2:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030b8:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	fab3 f383 	clz	r3, r3
 80030c0:	f003 031f 	and.w	r3, r3, #31
 80030c4:	fa22 f303 	lsr.w	r3, r2, r3
 80030c8:	f013 0f01 	tst.w	r3, #1
 80030cc:	d01d      	beq.n	800310a <HAL_RCC_OscConfig+0x7a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ce:	f7fd fe17 	bl	8000d00 <HAL_GetTick>
 80030d2:	1b00      	subs	r0, r0, r4
 80030d4:	2802      	cmp	r0, #2
 80030d6:	d831      	bhi.n	800313c <HAL_RCC_OscConfig+0x7d4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030dc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030e0:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030e4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d0df      	beq.n	80030b0 <HAL_RCC_OscConfig+0x748>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030f4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030f8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003100:	fab3 f383 	clz	r3, r3
 8003104:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8003106:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003108:	e7d4      	b.n	80030b4 <HAL_RCC_OscConfig+0x74c>
  return HAL_OK;
 800310a:	2000      	movs	r0, #0
 800310c:	e00e      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
        return HAL_ERROR;
 800310e:	2001      	movs	r0, #1
 8003110:	e00c      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003112:	2003      	movs	r0, #3
 8003114:	e00a      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003116:	2003      	movs	r0, #3
 8003118:	e008      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 800311a:	2003      	movs	r0, #3
 800311c:	e006      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 800311e:	2003      	movs	r0, #3
 8003120:	e004      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
          return HAL_TIMEOUT;
 8003122:	2003      	movs	r0, #3
 8003124:	e002      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
          return HAL_TIMEOUT;
 8003126:	2003      	movs	r0, #3
 8003128:	e000      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
  return HAL_OK;
 800312a:	2000      	movs	r0, #0
}
 800312c:	b002      	add	sp, #8
 800312e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003130:	2001      	movs	r0, #1
 8003132:	e7fb      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003134:	2003      	movs	r0, #3
 8003136:	e7f9      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003138:	2003      	movs	r0, #3
 800313a:	e7f7      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 800313c:	2003      	movs	r0, #3
 800313e:	e7f5      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
 8003140:	40021000 	.word	0x40021000

08003144 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
  uint32_t sysclockfreq = 0;
  
  tmpreg = RCC->CFGR;
 8003144:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <HAL_RCC_GetSysClockFreq+0x60>)
 8003146:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003148:	f003 020c 	and.w	r2, r3, #12
 800314c:	2a08      	cmp	r2, #8
 800314e:	d127      	bne.n	80031a0 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003150:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003154:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003158:	fa92 f2a2 	rbit	r2, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800315c:	fab2 f282 	clz	r2, r2
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	fa21 f202 	lsr.w	r2, r1, r2
 8003166:	4910      	ldr	r1, [pc, #64]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x64>)
 8003168:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800316a:	4a0e      	ldr	r2, [pc, #56]	; (80031a4 <HAL_RCC_GetSysClockFreq+0x60>)
 800316c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800316e:	f001 010f 	and.w	r1, r1, #15
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003172:	220f      	movs	r2, #15
 8003174:	fa92 f2a2 	rbit	r2, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003178:	fab2 f282 	clz	r2, r2
 800317c:	b2d2      	uxtb	r2, r2
 800317e:	fa21 f202 	lsr.w	r2, r1, r2
 8003182:	490a      	ldr	r1, [pc, #40]	; (80031ac <HAL_RCC_GetSysClockFreq+0x68>)
 8003184:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003186:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800318a:	d103      	bne.n	8003194 <HAL_RCC_GetSysClockFreq+0x50>
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x6c>)
 800318e:	fb03 f000 	mul.w	r0, r3, r0
 8003192:	4770      	bx	lr
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8003194:	4b07      	ldr	r3, [pc, #28]	; (80031b4 <HAL_RCC_GetSysClockFreq+0x70>)
 8003196:	fbb3 f3f2 	udiv	r3, r3, r2
 800319a:	fb03 f000 	mul.w	r0, r3, r0
 800319e:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80031a0:	4804      	ldr	r0, [pc, #16]	; (80031b4 <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80031a2:	4770      	bx	lr
 80031a4:	40021000 	.word	0x40021000
 80031a8:	0800d100 	.word	0x0800d100
 80031ac:	0800d110 	.word	0x0800d110
 80031b0:	003d0900 	.word	0x003d0900
 80031b4:	007a1200 	.word	0x007a1200

080031b8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80031b8:	4b91      	ldr	r3, [pc, #580]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	428b      	cmp	r3, r1
 80031c2:	d20c      	bcs.n	80031de <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031c4:	4a8e      	ldr	r2, [pc, #568]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 80031c6:	6813      	ldr	r3, [r2, #0]
 80031c8:	f023 0307 	bic.w	r3, r3, #7
 80031cc:	430b      	orrs	r3, r1
 80031ce:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	4299      	cmp	r1, r3
 80031d8:	d001      	beq.n	80031de <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 80031da:	2001      	movs	r0, #1
 80031dc:	4770      	bx	lr
{
 80031de:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e0:	6803      	ldr	r3, [r0, #0]
 80031e2:	f013 0f02 	tst.w	r3, #2
 80031e6:	d006      	beq.n	80031f6 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e8:	4a86      	ldr	r2, [pc, #536]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80031ea:	6853      	ldr	r3, [r2, #4]
 80031ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031f0:	6884      	ldr	r4, [r0, #8]
 80031f2:	4323      	orrs	r3, r4
 80031f4:	6053      	str	r3, [r2, #4]
 80031f6:	460d      	mov	r5, r1
 80031f8:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031fa:	6803      	ldr	r3, [r0, #0]
 80031fc:	f013 0f01 	tst.w	r3, #1
 8003200:	f000 80ba 	beq.w	8003378 <HAL_RCC_ClockConfig+0x1c0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003204:	6842      	ldr	r2, [r0, #4]
 8003206:	2a01      	cmp	r2, #1
 8003208:	d041      	beq.n	800328e <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800320a:	2a02      	cmp	r2, #2
 800320c:	d069      	beq.n	80032e2 <HAL_RCC_ClockConfig+0x12a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320e:	2302      	movs	r3, #2
 8003210:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003214:	fab3 f383 	clz	r3, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003218:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	2b01      	cmp	r3, #1
 8003222:	f000 8088 	beq.w	8003336 <HAL_RCC_ClockConfig+0x17e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003226:	2302      	movs	r3, #2
 8003228:	fa93 f1a3 	rbit	r1, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800322c:	fab1 f181 	clz	r1, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003230:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003234:	fab3 f383 	clz	r3, r3
 8003238:	4b72      	ldr	r3, [pc, #456]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 800323a:	6a59      	ldr	r1, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	2302      	movs	r3, #2
 800323e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003242:	fab3 f383 	clz	r3, r3
 8003246:	f003 031f 	and.w	r3, r3, #31
 800324a:	fa21 f303 	lsr.w	r3, r1, r3
 800324e:	f013 0f01 	tst.w	r3, #1
 8003252:	f000 80d3 	beq.w	80033fc <HAL_RCC_ClockConfig+0x244>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003256:	496b      	ldr	r1, [pc, #428]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003258:	684b      	ldr	r3, [r1, #4]
 800325a:	f023 0303 	bic.w	r3, r3, #3
 800325e:	431a      	orrs	r2, r3
 8003260:	604a      	str	r2, [r1, #4]
    tickstart = HAL_GetTick();
 8003262:	f7fd fd4d 	bl	8000d00 <HAL_GetTick>
 8003266:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003268:	6863      	ldr	r3, [r4, #4]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d066      	beq.n	800333c <HAL_RCC_ClockConfig+0x184>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800326e:	2b02      	cmp	r3, #2
 8003270:	d073      	beq.n	800335a <HAL_RCC_ClockConfig+0x1a2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003272:	4b64      	ldr	r3, [pc, #400]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f013 0f0c 	tst.w	r3, #12
 800327a:	d07d      	beq.n	8003378 <HAL_RCC_ClockConfig+0x1c0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800327c:	f7fd fd40 	bl	8000d00 <HAL_GetTick>
 8003280:	1b80      	subs	r0, r0, r6
 8003282:	f241 3388 	movw	r3, #5000	; 0x1388
 8003286:	4298      	cmp	r0, r3
 8003288:	d9f3      	bls.n	8003272 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 800328a:	2003      	movs	r0, #3
 800328c:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003292:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003296:	fab3 f383 	clz	r3, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800329a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d01a      	beq.n	80032dc <HAL_RCC_ClockConfig+0x124>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032aa:	fa93 f1a3 	rbit	r1, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032ae:	fab1 f181 	clz	r1, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b2:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	4b52      	ldr	r3, [pc, #328]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80032bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032c2:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032c6:	fab3 f383 	clz	r3, r3
 80032ca:	f003 031f 	and.w	r3, r3, #31
 80032ce:	fa21 f303 	lsr.w	r3, r1, r3
 80032d2:	f013 0f01 	tst.w	r3, #1
 80032d6:	d1be      	bne.n	8003256 <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 80032d8:	2001      	movs	r0, #1
 80032da:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032dc:	4b49      	ldr	r3, [pc, #292]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80032de:	6819      	ldr	r1, [r3, #0]
 80032e0:	e7ed      	b.n	80032be <HAL_RCC_ClockConfig+0x106>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032e6:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	fab3 f383 	clz	r3, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ee:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d01a      	beq.n	8003330 <HAL_RCC_ClockConfig+0x178>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032fe:	fa93 f1a3 	rbit	r1, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003302:	fab1 f181 	clz	r1, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003306:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800330a:	fab3 f383 	clz	r3, r3
 800330e:	4b3d      	ldr	r3, [pc, #244]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003310:	6a59      	ldr	r1, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003316:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	f003 031f 	and.w	r3, r3, #31
 8003322:	fa21 f303 	lsr.w	r3, r1, r3
 8003326:	f013 0f01 	tst.w	r3, #1
 800332a:	d194      	bne.n	8003256 <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 800332c:	2001      	movs	r0, #1
 800332e:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003330:	4b34      	ldr	r3, [pc, #208]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003332:	6819      	ldr	r1, [r3, #0]
 8003334:	e7ed      	b.n	8003312 <HAL_RCC_ClockConfig+0x15a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003336:	4b33      	ldr	r3, [pc, #204]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003338:	6819      	ldr	r1, [r3, #0]
 800333a:	e77f      	b.n	800323c <HAL_RCC_ClockConfig+0x84>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800333c:	4b31      	ldr	r3, [pc, #196]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 030c 	and.w	r3, r3, #12
 8003344:	2b04      	cmp	r3, #4
 8003346:	d017      	beq.n	8003378 <HAL_RCC_ClockConfig+0x1c0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003348:	f7fd fcda 	bl	8000d00 <HAL_GetTick>
 800334c:	1b80      	subs	r0, r0, r6
 800334e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003352:	4298      	cmp	r0, r3
 8003354:	d9f2      	bls.n	800333c <HAL_RCC_ClockConfig+0x184>
          return HAL_TIMEOUT;
 8003356:	2003      	movs	r0, #3
 8003358:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800335a:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f003 030c 	and.w	r3, r3, #12
 8003362:	2b08      	cmp	r3, #8
 8003364:	d008      	beq.n	8003378 <HAL_RCC_ClockConfig+0x1c0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003366:	f7fd fccb 	bl	8000d00 <HAL_GetTick>
 800336a:	1b80      	subs	r0, r0, r6
 800336c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003370:	4298      	cmp	r0, r3
 8003372:	d9f2      	bls.n	800335a <HAL_RCC_ClockConfig+0x1a2>
          return HAL_TIMEOUT;
 8003374:	2003      	movs	r0, #3
 8003376:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003378:	4b21      	ldr	r3, [pc, #132]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	429d      	cmp	r5, r3
 8003382:	d20c      	bcs.n	800339e <HAL_RCC_ClockConfig+0x1e6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003384:	4a1e      	ldr	r2, [pc, #120]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 8003386:	6813      	ldr	r3, [r2, #0]
 8003388:	f023 0307 	bic.w	r3, r3, #7
 800338c:	432b      	orrs	r3, r5
 800338e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003390:	6813      	ldr	r3, [r2, #0]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	429d      	cmp	r5, r3
 8003398:	d001      	beq.n	800339e <HAL_RCC_ClockConfig+0x1e6>
      return HAL_ERROR;
 800339a:	2001      	movs	r0, #1
}
 800339c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	f013 0f04 	tst.w	r3, #4
 80033a4:	d006      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x1fc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033a6:	4a17      	ldr	r2, [pc, #92]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80033a8:	6853      	ldr	r3, [r2, #4]
 80033aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033ae:	68e1      	ldr	r1, [r4, #12]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	f013 0f08 	tst.w	r3, #8
 80033ba:	d007      	beq.n	80033cc <HAL_RCC_ClockConfig+0x214>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033bc:	4a11      	ldr	r2, [pc, #68]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80033be:	6853      	ldr	r3, [r2, #4]
 80033c0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80033c4:	6921      	ldr	r1, [r4, #16]
 80033c6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80033ca:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80033cc:	f7ff feba 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 80033d0:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d8:	23f0      	movs	r3, #240	; 0xf0
 80033da:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80033de:	fab3 f383 	clz	r3, r3
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	fa22 f303 	lsr.w	r3, r2, r3
 80033e8:	4a07      	ldr	r2, [pc, #28]	; (8003408 <HAL_RCC_ClockConfig+0x250>)
 80033ea:	5cd3      	ldrb	r3, [r2, r3]
 80033ec:	40d8      	lsrs	r0, r3
 80033ee:	4b07      	ldr	r3, [pc, #28]	; (800340c <HAL_RCC_ClockConfig+0x254>)
 80033f0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80033f2:	200f      	movs	r0, #15
 80033f4:	f7fd fc54 	bl	8000ca0 <HAL_InitTick>
  return HAL_OK;
 80033f8:	2000      	movs	r0, #0
 80033fa:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80033fc:	2001      	movs	r0, #1
 80033fe:	bd70      	pop	{r4, r5, r6, pc}
 8003400:	40022000 	.word	0x40022000
 8003404:	40021000 	.word	0x40021000
 8003408:	0800d424 	.word	0x0800d424
 800340c:	20000008 	.word	0x20000008

08003410 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003410:	4b01      	ldr	r3, [pc, #4]	; (8003418 <HAL_RCC_GetHCLKFreq+0x8>)
 8003412:	6818      	ldr	r0, [r3, #0]
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	20000008 	.word	0x20000008

0800341c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800341c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800341e:	f7ff fff7 	bl	8003410 <HAL_RCC_GetHCLKFreq>
 8003422:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003424:	685a      	ldr	r2, [r3, #4]
 8003426:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800342e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003432:	fab3 f383 	clz	r3, r3
 8003436:	b2db      	uxtb	r3, r3
 8003438:	fa22 f303 	lsr.w	r3, r2, r3
 800343c:	4a02      	ldr	r2, [pc, #8]	; (8003448 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800343e:	5cd3      	ldrb	r3, [r2, r3]
}    
 8003440:	40d8      	lsrs	r0, r3
 8003442:	bd08      	pop	{r3, pc}
 8003444:	40021000 	.word	0x40021000
 8003448:	0800d434 	.word	0x0800d434

0800344c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800344c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800344e:	f7ff ffdf 	bl	8003410 <HAL_RCC_GetHCLKFreq>
 8003452:	4b08      	ldr	r3, [pc, #32]	; (8003474 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	f402 5260 	and.w	r2, r2, #14336	; 0x3800
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800345e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003462:	fab3 f383 	clz	r3, r3
 8003466:	b2db      	uxtb	r3, r3
 8003468:	fa22 f303 	lsr.w	r3, r2, r3
 800346c:	4a02      	ldr	r2, [pc, #8]	; (8003478 <HAL_RCC_GetPCLK2Freq+0x2c>)
 800346e:	5cd3      	ldrb	r3, [r2, r3]
} 
 8003470:	40d8      	lsrs	r0, r3
 8003472:	bd08      	pop	{r3, pc}
 8003474:	40021000 	.word	0x40021000
 8003478:	0800d434 	.word	0x0800d434

0800347c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800347c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800347e:	b083      	sub	sp, #12
 8003480:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003482:	6803      	ldr	r3, [r0, #0]
 8003484:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003488:	d047      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800348a:	4b7f      	ldr	r3, [pc, #508]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003492:	f040 80a8 	bne.w	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	4b7c      	ldr	r3, [pc, #496]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003498:	69da      	ldr	r2, [r3, #28]
 800349a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800349e:	61da      	str	r2, [r3, #28]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a6:	9301      	str	r3, [sp, #4]
 80034a8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80034aa:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ac:	4b77      	ldr	r3, [pc, #476]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80034b4:	f000 8099 	beq.w	80035ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034b8:	4b73      	ldr	r3, [pc, #460]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80034ba:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034bc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80034c0:	d021      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80034c2:	6862      	ldr	r2, [r4, #4]
 80034c4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d01c      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034cc:	486e      	ldr	r0, [pc, #440]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80034ce:	6a01      	ldr	r1, [r0, #32]
 80034d0:	f421 7740 	bic.w	r7, r1, #768	; 0x300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034d8:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80034dc:	fab2 f282 	clz	r2, r2
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	4e6b      	ldr	r6, [pc, #428]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80034e4:	f04f 0e01 	mov.w	lr, #1
 80034e8:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80034f0:	fab3 f383 	clz	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2200      	movs	r2, #0
 80034f8:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80034fc:	6207      	str	r7, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80034fe:	f011 0f01 	tst.w	r1, #1
 8003502:	f040 8087 	bne.w	8003614 <HAL_RCCEx_PeriphCLKConfig+0x198>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003506:	4a60      	ldr	r2, [pc, #384]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003508:	6a13      	ldr	r3, [r2, #32]
 800350a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800350e:	6861      	ldr	r1, [r4, #4]
 8003510:	430b      	orrs	r3, r1
 8003512:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003514:	2d00      	cmp	r5, #0
 8003516:	f040 80ae 	bne.w	8003676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	f013 0f01 	tst.w	r3, #1
 8003520:	d006      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003522:	4a59      	ldr	r2, [pc, #356]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003524:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003526:	f023 0303 	bic.w	r3, r3, #3
 800352a:	68a1      	ldr	r1, [r4, #8]
 800352c:	430b      	orrs	r3, r1
 800352e:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	f013 0f02 	tst.w	r3, #2
 8003536:	d006      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003538:	4a53      	ldr	r2, [pc, #332]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800353a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800353c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003540:	68e1      	ldr	r1, [r4, #12]
 8003542:	430b      	orrs	r3, r1
 8003544:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	f013 0f04 	tst.w	r3, #4
 800354c:	d006      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800354e:	4a4e      	ldr	r2, [pc, #312]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003550:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003552:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003556:	6921      	ldr	r1, [r4, #16]
 8003558:	430b      	orrs	r3, r1
 800355a:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	f013 0f20 	tst.w	r3, #32
 8003562:	d006      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003564:	4a48      	ldr	r2, [pc, #288]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003566:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003568:	f023 0310 	bic.w	r3, r3, #16
 800356c:	6961      	ldr	r1, [r4, #20]
 800356e:	430b      	orrs	r3, r1
 8003570:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003578:	d006      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800357a:	4a43      	ldr	r2, [pc, #268]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800357c:	6853      	ldr	r3, [r2, #4]
 800357e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003582:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003584:	430b      	orrs	r3, r1
 8003586:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003588:	6823      	ldr	r3, [r4, #0]
 800358a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800358e:	d006      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003590:	4a3d      	ldr	r2, [pc, #244]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003592:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003594:	f023 0320 	bic.w	r3, r3, #32
 8003598:	69a1      	ldr	r1, [r4, #24]
 800359a:	430b      	orrs	r3, r1
 800359c:	6313      	str	r3, [r2, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F373xC) || defined(STM32F378xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80035a4:	d006      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PCLK2_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80035a6:	4a38      	ldr	r2, [pc, #224]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80035a8:	6853      	ldr	r3, [r2, #4]
 80035aa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80035ae:	69e1      	ldr	r1, [r4, #28]
 80035b0:	430b      	orrs	r3, r1
 80035b2:	6053      	str	r3, [r2, #4]
#endif /* STM32F334x8 */

#if defined(STM32F373xC) || defined(STM32F378xx)
  
  /*------------------------------ SDADC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDADC) == RCC_PERIPHCLK_SDADC)
 80035b4:	6823      	ldr	r3, [r4, #0]
 80035b6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80035ba:	d006      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDADCSYSCLK_DIV(PeriphClkInit->SdadcClockSelection));
    
    /* Configure the SDADC clock prescaler */
    __HAL_RCC_SDADC_CONFIG(PeriphClkInit->SdadcClockSelection);
 80035bc:	4a32      	ldr	r2, [pc, #200]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80035be:	6853      	ldr	r3, [r2, #4]
 80035c0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80035c4:	6a21      	ldr	r1, [r4, #32]
 80035c6:	430b      	orrs	r3, r1
 80035c8:	6053      	str	r3, [r2, #4]
  }

  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80035d0:	d058      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035d2:	4a2d      	ldr	r2, [pc, #180]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80035d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80035d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035da:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80035dc:	430b      	orrs	r3, r1
 80035de:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80035e0:	2000      	movs	r0, #0
}
 80035e2:	b003      	add	sp, #12
 80035e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 80035e6:	2500      	movs	r5, #0
 80035e8:	e760      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035ea:	4a28      	ldr	r2, [pc, #160]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035ec:	6813      	ldr	r3, [r2, #0]
 80035ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035f2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80035f4:	f7fd fb84 	bl	8000d00 <HAL_GetTick>
 80035f8:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035fa:	4b24      	ldr	r3, [pc, #144]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003602:	f47f af59 	bne.w	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003606:	f7fd fb7b 	bl	8000d00 <HAL_GetTick>
 800360a:	1b80      	subs	r0, r0, r6
 800360c:	2864      	cmp	r0, #100	; 0x64
 800360e:	d9f4      	bls.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x17e>
          return HAL_TIMEOUT;
 8003610:	2003      	movs	r0, #3
 8003612:	e7e6      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
        tickstart = HAL_GetTick();
 8003614:	f7fd fb74 	bl	8000d00 <HAL_GetTick>
 8003618:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800361a:	e015      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800361c:	4b1a      	ldr	r3, [pc, #104]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800361e:	6a1a      	ldr	r2, [r3, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003620:	2302      	movs	r3, #2
 8003622:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003626:	fab3 f383 	clz	r3, r3
 800362a:	f003 031f 	and.w	r3, r3, #31
 800362e:	fa22 f303 	lsr.w	r3, r2, r3
 8003632:	f013 0f01 	tst.w	r3, #1
 8003636:	f47f af66 	bne.w	8003506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800363a:	f7fd fb61 	bl	8000d00 <HAL_GetTick>
 800363e:	1b80      	subs	r0, r0, r6
 8003640:	f241 3388 	movw	r3, #5000	; 0x1388
 8003644:	4298      	cmp	r0, r3
 8003646:	d81b      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x204>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	2302      	movs	r3, #2
 800364a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800364e:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003652:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003656:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800365a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800365e:	f043 0302 	orr.w	r3, r3, #2
 8003662:	2b02      	cmp	r3, #2
 8003664:	d0da      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003666:	2302      	movs	r3, #2
 8003668:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800366c:	fab3 f383 	clz	r3, r3
 8003670:	4b05      	ldr	r3, [pc, #20]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003674:	e7d4      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003676:	69d3      	ldr	r3, [r2, #28]
 8003678:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800367c:	61d3      	str	r3, [r2, #28]
 800367e:	e74c      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x9e>
            return HAL_TIMEOUT;
 8003680:	2003      	movs	r0, #3
 8003682:	e7ae      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  return HAL_OK;
 8003684:	2000      	movs	r0, #0
 8003686:	e7ac      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003688:	40021000 	.word	0x40021000
 800368c:	40007000 	.word	0x40007000
 8003690:	42420400 	.word	0x42420400

08003694 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003694:	6802      	ldr	r2, [r0, #0]
 8003696:	68d3      	ldr	r3, [r2, #12]
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	60d3      	str	r3, [r2, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800369e:	6802      	ldr	r2, [r0, #0]
 80036a0:	6813      	ldr	r3, [r2, #0]
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6013      	str	r3, [r2, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80036a8:	2000      	movs	r0, #0
 80036aa:	4770      	bx	lr

080036ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036ac:	4770      	bx	lr

080036ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim: TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036ae:	4770      	bx	lr

080036b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim: TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036b0:	4770      	bx	lr

080036b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036b2:	4770      	bx	lr

080036b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036b4:	4770      	bx	lr

080036b6 <HAL_TIM_IRQHandler>:
{
 80036b6:	b510      	push	{r4, lr}
 80036b8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036ba:	6803      	ldr	r3, [r0, #0]
 80036bc:	691a      	ldr	r2, [r3, #16]
 80036be:	f012 0f02 	tst.w	r2, #2
 80036c2:	d011      	beq.n	80036e8 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80036c4:	68da      	ldr	r2, [r3, #12]
 80036c6:	f012 0f02 	tst.w	r2, #2
 80036ca:	d00d      	beq.n	80036e8 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80036cc:	f06f 0202 	mvn.w	r2, #2
 80036d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036d2:	2301      	movs	r3, #1
 80036d4:	7603      	strb	r3, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80036d6:	6803      	ldr	r3, [r0, #0]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	f013 0f03 	tst.w	r3, #3
 80036de:	d070      	beq.n	80037c2 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80036e0:	f7ff ffe6 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e4:	2300      	movs	r3, #0
 80036e6:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036e8:	6823      	ldr	r3, [r4, #0]
 80036ea:	691a      	ldr	r2, [r3, #16]
 80036ec:	f012 0f04 	tst.w	r2, #4
 80036f0:	d012      	beq.n	8003718 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80036f2:	68da      	ldr	r2, [r3, #12]
 80036f4:	f012 0f04 	tst.w	r2, #4
 80036f8:	d00e      	beq.n	8003718 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80036fa:	f06f 0204 	mvn.w	r2, #4
 80036fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003700:	2302      	movs	r3, #2
 8003702:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8003704:	6823      	ldr	r3, [r4, #0]
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	f413 7f40 	tst.w	r3, #768	; 0x300
 800370c:	d05f      	beq.n	80037ce <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800370e:	4620      	mov	r0, r4
 8003710:	f7ff ffce 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003714:	2300      	movs	r3, #0
 8003716:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003718:	6823      	ldr	r3, [r4, #0]
 800371a:	691a      	ldr	r2, [r3, #16]
 800371c:	f012 0f08 	tst.w	r2, #8
 8003720:	d012      	beq.n	8003748 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003722:	68da      	ldr	r2, [r3, #12]
 8003724:	f012 0f08 	tst.w	r2, #8
 8003728:	d00e      	beq.n	8003748 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800372a:	f06f 0208 	mvn.w	r2, #8
 800372e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003730:	2304      	movs	r3, #4
 8003732:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	f013 0f03 	tst.w	r3, #3
 800373c:	d04e      	beq.n	80037dc <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800373e:	4620      	mov	r0, r4
 8003740:	f7ff ffb6 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003744:	2300      	movs	r3, #0
 8003746:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	691a      	ldr	r2, [r3, #16]
 800374c:	f012 0f10 	tst.w	r2, #16
 8003750:	d012      	beq.n	8003778 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003752:	68da      	ldr	r2, [r3, #12]
 8003754:	f012 0f10 	tst.w	r2, #16
 8003758:	d00e      	beq.n	8003778 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800375a:	f06f 0210 	mvn.w	r2, #16
 800375e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003760:	2308      	movs	r3, #8
 8003762:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	f413 7f40 	tst.w	r3, #768	; 0x300
 800376c:	d03d      	beq.n	80037ea <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800376e:	4620      	mov	r0, r4
 8003770:	f7ff ff9e 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003774:	2300      	movs	r3, #0
 8003776:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003778:	6823      	ldr	r3, [r4, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	f012 0f01 	tst.w	r2, #1
 8003780:	d003      	beq.n	800378a <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	f012 0f01 	tst.w	r2, #1
 8003788:	d136      	bne.n	80037f8 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800378a:	6823      	ldr	r3, [r4, #0]
 800378c:	691a      	ldr	r2, [r3, #16]
 800378e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003792:	d003      	beq.n	800379c <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003794:	68da      	ldr	r2, [r3, #12]
 8003796:	f012 0f80 	tst.w	r2, #128	; 0x80
 800379a:	d134      	bne.n	8003806 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	691a      	ldr	r2, [r3, #16]
 80037a0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80037a4:	d003      	beq.n	80037ae <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80037ac:	d132      	bne.n	8003814 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037ae:	6823      	ldr	r3, [r4, #0]
 80037b0:	691a      	ldr	r2, [r3, #16]
 80037b2:	f012 0f20 	tst.w	r2, #32
 80037b6:	d003      	beq.n	80037c0 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	f012 0f20 	tst.w	r2, #32
 80037be:	d130      	bne.n	8003822 <HAL_TIM_IRQHandler+0x16c>
 80037c0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037c2:	f7ff ff74 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c6:	4620      	mov	r0, r4
 80037c8:	f7ff ff73 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037cc:	e78a      	b.n	80036e4 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ce:	4620      	mov	r0, r4
 80037d0:	f7ff ff6d 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d4:	4620      	mov	r0, r4
 80037d6:	f7ff ff6c 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037da:	e79b      	b.n	8003714 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037dc:	4620      	mov	r0, r4
 80037de:	f7ff ff66 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80037e2:	4620      	mov	r0, r4
 80037e4:	f7ff ff65 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037e8:	e7ac      	b.n	8003744 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ea:	4620      	mov	r0, r4
 80037ec:	f7ff ff5f 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f0:	4620      	mov	r0, r4
 80037f2:	f7ff ff5e 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037f6:	e7bd      	b.n	8003774 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80037f8:	f06f 0201 	mvn.w	r2, #1
 80037fc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80037fe:	4620      	mov	r0, r4
 8003800:	f7ff ff54 	bl	80036ac <HAL_TIM_PeriodElapsedCallback>
 8003804:	e7c1      	b.n	800378a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003806:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800380a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800380c:	4620      	mov	r0, r4
 800380e:	f000 f889 	bl	8003924 <HAL_TIMEx_BreakCallback>
 8003812:	e7c3      	b.n	800379c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003814:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003818:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800381a:	4620      	mov	r0, r4
 800381c:	f7ff ff4a 	bl	80036b4 <HAL_TIM_TriggerCallback>
 8003820:	e7c5      	b.n	80037ae <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003822:	f06f 0220 	mvn.w	r2, #32
 8003826:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003828:	4620      	mov	r0, r4
 800382a:	f000 f87a 	bl	8003922 <HAL_TIMEx_CommutationCallback>
}
 800382e:	e7c7      	b.n	80037c0 <HAL_TIM_IRQHandler+0x10a>

08003830 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 8003830:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003832:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003836:	d00e      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 8003838:	4a2b      	ldr	r2, [pc, #172]	; (80038e8 <TIM_Base_SetConfig+0xb8>)
 800383a:	4290      	cmp	r0, r2
 800383c:	d00b      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 800383e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003842:	4290      	cmp	r0, r2
 8003844:	d007      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 8003846:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800384a:	4290      	cmp	r0, r2
 800384c:	d003      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 800384e:	f502 32a8 	add.w	r2, r2, #86016	; 0x15000
 8003852:	4290      	cmp	r0, r2
 8003854:	d103      	bne.n	800385e <TIM_Base_SetConfig+0x2e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800385a:	684a      	ldr	r2, [r1, #4]
 800385c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800385e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003862:	d026      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003864:	4a20      	ldr	r2, [pc, #128]	; (80038e8 <TIM_Base_SetConfig+0xb8>)
 8003866:	4290      	cmp	r0, r2
 8003868:	d023      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800386a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800386e:	4290      	cmp	r0, r2
 8003870:	d01f      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003872:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003876:	4290      	cmp	r0, r2
 8003878:	d01b      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800387a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800387e:	4290      	cmp	r0, r2
 8003880:	d017      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003882:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003886:	4290      	cmp	r0, r2
 8003888:	d013      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800388a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800388e:	4290      	cmp	r0, r2
 8003890:	d00f      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003892:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8003896:	4290      	cmp	r0, r2
 8003898:	d00b      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800389a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800389e:	4290      	cmp	r0, r2
 80038a0:	d007      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 80038a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038a6:	4290      	cmp	r0, r2
 80038a8:	d003      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 80038aa:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80038ae:	4290      	cmp	r0, r2
 80038b0:	d103      	bne.n	80038ba <TIM_Base_SetConfig+0x8a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038b6:	68ca      	ldr	r2, [r1, #12]
 80038b8:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80038ba:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038bc:	688b      	ldr	r3, [r1, #8]
 80038be:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80038c0:	680b      	ldr	r3, [r1, #0]
 80038c2:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80038c4:	4b09      	ldr	r3, [pc, #36]	; (80038ec <TIM_Base_SetConfig+0xbc>)
 80038c6:	4298      	cmp	r0, r3
 80038c8:	d00a      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
 80038ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038ce:	4298      	cmp	r0, r3
 80038d0:	d006      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
 80038d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038d6:	4298      	cmp	r0, r3
 80038d8:	d002      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80038da:	2301      	movs	r3, #1
 80038dc:	6143      	str	r3, [r0, #20]
 80038de:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80038e0:	690b      	ldr	r3, [r1, #16]
 80038e2:	6303      	str	r3, [r0, #48]	; 0x30
 80038e4:	e7f9      	b.n	80038da <TIM_Base_SetConfig+0xaa>
 80038e6:	bf00      	nop
 80038e8:	40000400 	.word	0x40000400
 80038ec:	40014000 	.word	0x40014000

080038f0 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80038f0:	b1a8      	cbz	r0, 800391e <HAL_TIM_Base_Init+0x2e>
{ 
 80038f2:	b510      	push	{r4, lr}
 80038f4:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 80038f6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80038fa:	b15b      	cbz	r3, 8003914 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80038fc:	2302      	movs	r3, #2
 80038fe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003902:	1d21      	adds	r1, r4, #4
 8003904:	6820      	ldr	r0, [r4, #0]
 8003906:	f7ff ff93 	bl	8003830 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800390a:	2301      	movs	r3, #1
 800390c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003910:	2000      	movs	r0, #0
 8003912:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003914:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003918:	f005 fa04 	bl	8008d24 <HAL_TIM_Base_MspInit>
 800391c:	e7ee      	b.n	80038fc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800391e:	2001      	movs	r0, #1
 8003920:	4770      	bx	lr

08003922 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003922:	4770      	bx	lr

08003924 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003924:	4770      	bx	lr

08003926 <HAL_UART_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003926:	b1d8      	cbz	r0, 8003960 <HAL_UART_DeInit+0x3a>
{
 8003928:	b538      	push	{r3, r4, r5, lr}
 800392a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800392c:	2324      	movs	r3, #36	; 0x24
 800392e:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003932:	6802      	ldr	r2, [r0, #0]
 8003934:	6813      	ldr	r3, [r2, #0]
 8003936:	f023 0301 	bic.w	r3, r3, #1
 800393a:	6013      	str	r3, [r2, #0]

  huart->Instance->CR1 = 0x0;
 800393c:	6803      	ldr	r3, [r0, #0]
 800393e:	2500      	movs	r5, #0
 8003940:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0;
 8003942:	6803      	ldr	r3, [r0, #0]
 8003944:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0;
 8003946:	6803      	ldr	r3, [r0, #0]
 8003948:	609d      	str	r5, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800394a:	f005 f9d3 	bl	8008cf4 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394e:	66e5      	str	r5, [r4, #108]	; 0x6c
  huart->gState = HAL_UART_STATE_RESET;
 8003950:	f884 5069 	strb.w	r5, [r4, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_RESET;
 8003954:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8003958:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

  return HAL_OK;
 800395c:	4628      	mov	r0, r5
 800395e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003960:	2001      	movs	r0, #1
 8003962:	4770      	bx	lr

08003964 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003964:	b538      	push	{r3, r4, r5, lr}
 8003966:	4604      	mov	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003968:	6883      	ldr	r3, [r0, #8]
 800396a:	6902      	ldr	r2, [r0, #16]
 800396c:	4313      	orrs	r3, r2
 800396e:	6942      	ldr	r2, [r0, #20]
 8003970:	4313      	orrs	r3, r2
 8003972:	69c2      	ldr	r2, [r0, #28]
 8003974:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003976:	6801      	ldr	r1, [r0, #0]
 8003978:	680a      	ldr	r2, [r1, #0]
 800397a:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 800397e:	f022 020c 	bic.w	r2, r2, #12
 8003982:	4313      	orrs	r3, r2
 8003984:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003986:	6802      	ldr	r2, [r0, #0]
 8003988:	6853      	ldr	r3, [r2, #4]
 800398a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800398e:	68c1      	ldr	r1, [r0, #12]
 8003990:	430b      	orrs	r3, r1
 8003992:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003994:	6983      	ldr	r3, [r0, #24]
 8003996:	6a02      	ldr	r2, [r0, #32]
 8003998:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800399a:	6801      	ldr	r1, [r0, #0]
 800399c:	688a      	ldr	r2, [r1, #8]
 800399e:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80039a2:	4313      	orrs	r3, r2
 80039a4:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039a6:	6805      	ldr	r5, [r0, #0]
 80039a8:	4b70      	ldr	r3, [pc, #448]	; (8003b6c <UART_SetConfig+0x208>)
 80039aa:	429d      	cmp	r5, r3
 80039ac:	d014      	beq.n	80039d8 <UART_SetConfig+0x74>
 80039ae:	4b70      	ldr	r3, [pc, #448]	; (8003b70 <UART_SetConfig+0x20c>)
 80039b0:	429d      	cmp	r5, r3
 80039b2:	d024      	beq.n	80039fe <UART_SetConfig+0x9a>
 80039b4:	4b6f      	ldr	r3, [pc, #444]	; (8003b74 <UART_SetConfig+0x210>)
 80039b6:	429d      	cmp	r5, r3
 80039b8:	d03b      	beq.n	8003a32 <UART_SetConfig+0xce>
 80039ba:	2310      	movs	r3, #16
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039bc:	69e2      	ldr	r2, [r4, #28]
 80039be:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80039c2:	d052      	beq.n	8003a6a <UART_SetConfig+0x106>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	f200 80cf 	bhi.w	8003b68 <UART_SetConfig+0x204>
 80039ca:	e8df f003 	tbb	[pc, r3]
 80039ce:	a196      	.short	0xa196
 80039d0:	cdb8cdac 	.word	0xcdb8cdac
 80039d4:	cdcd      	.short	0xcdcd
 80039d6:	c3          	.byte	0xc3
 80039d7:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039d8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80039dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b03      	cmp	r3, #3
 80039e4:	d809      	bhi.n	80039fa <UART_SetConfig+0x96>
 80039e6:	e8df f003 	tbb	[pc, r3]
 80039ea:	0402      	.short	0x0402
 80039ec:	3e06      	.short	0x3e06
 80039ee:	2301      	movs	r3, #1
 80039f0:	e7e4      	b.n	80039bc <UART_SetConfig+0x58>
 80039f2:	2304      	movs	r3, #4
 80039f4:	e7e2      	b.n	80039bc <UART_SetConfig+0x58>
 80039f6:	2308      	movs	r3, #8
 80039f8:	e7e0      	b.n	80039bc <UART_SetConfig+0x58>
 80039fa:	2310      	movs	r3, #16
 80039fc:	e7de      	b.n	80039bc <UART_SetConfig+0x58>
 80039fe:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a0c:	d00b      	beq.n	8003a26 <UART_SetConfig+0xc2>
 8003a0e:	d907      	bls.n	8003a20 <UART_SetConfig+0xbc>
 8003a10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a14:	d009      	beq.n	8003a2a <UART_SetConfig+0xc6>
 8003a16:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a1a:	d108      	bne.n	8003a2e <UART_SetConfig+0xca>
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	e7cd      	b.n	80039bc <UART_SetConfig+0x58>
 8003a20:	b92b      	cbnz	r3, 8003a2e <UART_SetConfig+0xca>
 8003a22:	2300      	movs	r3, #0
 8003a24:	e7ca      	b.n	80039bc <UART_SetConfig+0x58>
 8003a26:	2304      	movs	r3, #4
 8003a28:	e7c8      	b.n	80039bc <UART_SetConfig+0x58>
 8003a2a:	2308      	movs	r3, #8
 8003a2c:	e7c6      	b.n	80039bc <UART_SetConfig+0x58>
 8003a2e:	2310      	movs	r3, #16
 8003a30:	e7c4      	b.n	80039bc <UART_SetConfig+0x58>
 8003a32:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a38:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003a3c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a40:	d00b      	beq.n	8003a5a <UART_SetConfig+0xf6>
 8003a42:	d907      	bls.n	8003a54 <UART_SetConfig+0xf0>
 8003a44:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a48:	d009      	beq.n	8003a5e <UART_SetConfig+0xfa>
 8003a4a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003a4e:	d108      	bne.n	8003a62 <UART_SetConfig+0xfe>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e7b3      	b.n	80039bc <UART_SetConfig+0x58>
 8003a54:	b92b      	cbnz	r3, 8003a62 <UART_SetConfig+0xfe>
 8003a56:	2300      	movs	r3, #0
 8003a58:	e7b0      	b.n	80039bc <UART_SetConfig+0x58>
 8003a5a:	2304      	movs	r3, #4
 8003a5c:	e7ae      	b.n	80039bc <UART_SetConfig+0x58>
 8003a5e:	2308      	movs	r3, #8
 8003a60:	e7ac      	b.n	80039bc <UART_SetConfig+0x58>
 8003a62:	2310      	movs	r3, #16
 8003a64:	e7aa      	b.n	80039bc <UART_SetConfig+0x58>
 8003a66:	2302      	movs	r3, #2
 8003a68:	e7a8      	b.n	80039bc <UART_SetConfig+0x58>
    switch (clocksource)
 8003a6a:	2b08      	cmp	r3, #8
 8003a6c:	d842      	bhi.n	8003af4 <UART_SetConfig+0x190>
 8003a6e:	e8df f003 	tbb	[pc, r3]
 8003a72:	1705      	.short	0x1705
 8003a74:	412d4122 	.word	0x412d4122
 8003a78:	4141      	.short	0x4141
 8003a7a:	38          	.byte	0x38
 8003a7b:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003a7c:	f7ff fcce 	bl	800341c <HAL_RCC_GetPCLK1Freq>
 8003a80:	6862      	ldr	r2, [r4, #4]
 8003a82:	0853      	lsrs	r3, r2, #1
 8003a84:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003a88:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a8c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a8e:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0;
 8003a90:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 8003a94:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003a98:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 8003a9a:	6822      	ldr	r2, [r4, #0]
 8003a9c:	60d3      	str	r3, [r2, #12]
 8003a9e:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003aa0:	f7ff fcd4 	bl	800344c <HAL_RCC_GetPCLK2Freq>
 8003aa4:	6862      	ldr	r2, [r4, #4]
 8003aa6:	0853      	lsrs	r3, r2, #1
 8003aa8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003aac:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ab0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ab2:	2000      	movs	r0, #0
        break;
 8003ab4:	e7ec      	b.n	8003a90 <UART_SetConfig+0x12c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ab6:	6862      	ldr	r2, [r4, #4]
 8003ab8:	0853      	lsrs	r3, r2, #1
 8003aba:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003abe:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003ac2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ac6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ac8:	2000      	movs	r0, #0
        break;
 8003aca:	e7e1      	b.n	8003a90 <UART_SetConfig+0x12c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003acc:	f7ff fb3a 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 8003ad0:	6862      	ldr	r2, [r4, #4]
 8003ad2:	0853      	lsrs	r3, r2, #1
 8003ad4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003ad8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003adc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ade:	2000      	movs	r0, #0
        break;
 8003ae0:	e7d6      	b.n	8003a90 <UART_SetConfig+0x12c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003ae2:	6862      	ldr	r2, [r4, #4]
 8003ae4:	0853      	lsrs	r3, r2, #1
 8003ae6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003aea:	fbb3 f3f2 	udiv	r3, r3, r2
 8003aee:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003af0:	2000      	movs	r0, #0
        break;
 8003af2:	e7cd      	b.n	8003a90 <UART_SetConfig+0x12c>
        ret = HAL_ERROR;
 8003af4:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e7ca      	b.n	8003a90 <UART_SetConfig+0x12c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003afa:	f7ff fc8f 	bl	800341c <HAL_RCC_GetPCLK1Freq>
 8003afe:	6863      	ldr	r3, [r4, #4]
 8003b00:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003b04:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b08:	b280      	uxth	r0, r0
 8003b0a:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b0c:	2000      	movs	r0, #0
        break;
 8003b0e:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003b10:	f7ff fc9c 	bl	800344c <HAL_RCC_GetPCLK2Freq>
 8003b14:	6863      	ldr	r3, [r4, #4]
 8003b16:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003b1a:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b1e:	b280      	uxth	r0, r0
 8003b20:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b22:	2000      	movs	r0, #0
        break;
 8003b24:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate)); 
 8003b26:	6862      	ldr	r2, [r4, #4]
 8003b28:	0853      	lsrs	r3, r2, #1
 8003b2a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003b2e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003b32:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b3a:	2000      	movs	r0, #0
        break;
 8003b3c:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003b3e:	f7ff fb01 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 8003b42:	6863      	ldr	r3, [r4, #4]
 8003b44:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003b48:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b4c:	b280      	uxth	r0, r0
 8003b4e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b50:	2000      	movs	r0, #0
        break;
 8003b52:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate)); 
 8003b54:	6862      	ldr	r2, [r4, #4]
 8003b56:	0853      	lsrs	r3, r2, #1
 8003b58:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003b5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b64:	2000      	movs	r0, #0
        break;
 8003b66:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003b68:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8003b6a:	bd38      	pop	{r3, r4, r5, pc}
 8003b6c:	40013800 	.word	0x40013800
 8003b70:	40004400 	.word	0x40004400
 8003b74:	40004800 	.word	0x40004800

08003b78 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b78:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003b7a:	f013 0f01 	tst.w	r3, #1
 8003b7e:	d006      	beq.n	8003b8e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b80:	6802      	ldr	r2, [r0, #0]
 8003b82:	6853      	ldr	r3, [r2, #4]
 8003b84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003b88:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b8e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003b90:	f013 0f02 	tst.w	r3, #2
 8003b94:	d006      	beq.n	8003ba4 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b96:	6802      	ldr	r2, [r0, #0]
 8003b98:	6853      	ldr	r3, [r2, #4]
 8003b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b9e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003ba0:	430b      	orrs	r3, r1
 8003ba2:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ba4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003ba6:	f013 0f04 	tst.w	r3, #4
 8003baa:	d006      	beq.n	8003bba <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bac:	6802      	ldr	r2, [r0, #0]
 8003bae:	6853      	ldr	r3, [r2, #4]
 8003bb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bb4:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003bb6:	430b      	orrs	r3, r1
 8003bb8:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bbc:	f013 0f08 	tst.w	r3, #8
 8003bc0:	d006      	beq.n	8003bd0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bc2:	6802      	ldr	r2, [r0, #0]
 8003bc4:	6853      	ldr	r3, [r2, #4]
 8003bc6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003bca:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003bcc:	430b      	orrs	r3, r1
 8003bce:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bd2:	f013 0f10 	tst.w	r3, #16
 8003bd6:	d006      	beq.n	8003be6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bd8:	6802      	ldr	r2, [r0, #0]
 8003bda:	6893      	ldr	r3, [r2, #8]
 8003bdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003be0:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003be2:	430b      	orrs	r3, r1
 8003be4:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003be6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003be8:	f013 0f20 	tst.w	r3, #32
 8003bec:	d006      	beq.n	8003bfc <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bee:	6802      	ldr	r2, [r0, #0]
 8003bf0:	6893      	ldr	r3, [r2, #8]
 8003bf2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bf6:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bfc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bfe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c02:	d00a      	beq.n	8003c1a <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c04:	6802      	ldr	r2, [r0, #0]
 8003c06:	6853      	ldr	r3, [r2, #4]
 8003c08:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003c0c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c12:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003c14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c18:	d00b      	beq.n	8003c32 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c1a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c1c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003c20:	d006      	beq.n	8003c30 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c22:	6802      	ldr	r2, [r0, #0]
 8003c24:	6853      	ldr	r3, [r2, #4]
 8003c26:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c2a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	6053      	str	r3, [r2, #4]
 8003c30:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c32:	6802      	ldr	r2, [r0, #0]
 8003c34:	6853      	ldr	r3, [r2, #4]
 8003c36:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c3a:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003c3c:	430b      	orrs	r3, r1
 8003c3e:	6053      	str	r3, [r2, #4]
 8003c40:	e7eb      	b.n	8003c1a <UART_AdvFeatureConfig+0xa2>

08003c42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: the Flag status (SET or RESET).
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8003c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c46:	4605      	mov	r5, r0
 8003c48:	460e      	mov	r6, r1
 8003c4a:	4690      	mov	r8, r2
 8003c4c:	461c      	mov	r4, r3
  uint32_t tickstart = HAL_GetTick();
 8003c4e:	f7fd f857 	bl	8000d00 <HAL_GetTick>
 8003c52:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
 8003c54:	f1b8 0f00 	cmp.w	r8, #0
 8003c58:	d02c      	beq.n	8003cb4 <UART_WaitOnFlagUntilTimeout+0x72>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8003c5a:	682b      	ldr	r3, [r5, #0]
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	ea36 0303 	bics.w	r3, r6, r3
 8003c62:	d157      	bne.n	8003d14 <UART_WaitOnFlagUntilTimeout+0xd2>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003c64:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003c68:	d0f7      	beq.n	8003c5a <UART_WaitOnFlagUntilTimeout+0x18>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003c6a:	b124      	cbz	r4, 8003c76 <UART_WaitOnFlagUntilTimeout+0x34>
 8003c6c:	f7fd f848 	bl	8000d00 <HAL_GetTick>
 8003c70:	1bc0      	subs	r0, r0, r7
 8003c72:	4284      	cmp	r4, r0
 8003c74:	d2f1      	bcs.n	8003c5a <UART_WaitOnFlagUntilTimeout+0x18>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c76:	682a      	ldr	r2, [r5, #0]
 8003c78:	6813      	ldr	r3, [r2, #0]
 8003c7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c7e:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c80:	682a      	ldr	r2, [r5, #0]
 8003c82:	6813      	ldr	r3, [r2, #0]
 8003c84:	f023 0320 	bic.w	r3, r3, #32
 8003c88:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c8a:	682a      	ldr	r2, [r5, #0]
 8003c8c:	6813      	ldr	r3, [r2, #0]
 8003c8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c92:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c94:	682a      	ldr	r2, [r5, #0]
 8003c96:	6893      	ldr	r3, [r2, #8]
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003c9e:	2320      	movs	r3, #32
 8003ca0:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 8003ca4:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68

          return HAL_TIMEOUT;
 8003cae:	2003      	movs	r0, #3
 8003cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8003cb4:	682b      	ldr	r3, [r5, #0]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	ea36 0303 	bics.w	r3, r6, r3
 8003cbc:	d027      	beq.n	8003d0e <UART_WaitOnFlagUntilTimeout+0xcc>
      if(Timeout != HAL_MAX_DELAY)
 8003cbe:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003cc2:	d0f7      	beq.n	8003cb4 <UART_WaitOnFlagUntilTimeout+0x72>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003cc4:	b124      	cbz	r4, 8003cd0 <UART_WaitOnFlagUntilTimeout+0x8e>
 8003cc6:	f7fd f81b 	bl	8000d00 <HAL_GetTick>
 8003cca:	1bc0      	subs	r0, r0, r7
 8003ccc:	4284      	cmp	r4, r0
 8003cce:	d2f1      	bcs.n	8003cb4 <UART_WaitOnFlagUntilTimeout+0x72>
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003cd0:	682a      	ldr	r2, [r5, #0]
 8003cd2:	6813      	ldr	r3, [r2, #0]
 8003cd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cd8:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003cda:	682a      	ldr	r2, [r5, #0]
 8003cdc:	6813      	ldr	r3, [r2, #0]
 8003cde:	f023 0320 	bic.w	r3, r3, #32
 8003ce2:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ce4:	682a      	ldr	r2, [r5, #0]
 8003ce6:	6813      	ldr	r3, [r2, #0]
 8003ce8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cec:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003cee:	682a      	ldr	r2, [r5, #0]
 8003cf0:	6893      	ldr	r3, [r2, #8]
 8003cf2:	f023 0301 	bic.w	r3, r3, #1
 8003cf6:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8003cf8:	2320      	movs	r3, #32
 8003cfa:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 8003cfe:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
          __HAL_UNLOCK(huart);
 8003d02:	2300      	movs	r3, #0
 8003d04:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
          return HAL_TIMEOUT;
 8003d08:	2003      	movs	r0, #3
 8003d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
  }
  return HAL_OK;
 8003d0e:	2000      	movs	r0, #0
 8003d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d14:	2000      	movs	r0, #0
}
 8003d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003d1a <UART_CheckIdleState>:
{
 8003d1a:	b510      	push	{r4, lr}
 8003d1c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	66c3      	str	r3, [r0, #108]	; 0x6c
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d22:	6803      	ldr	r3, [r0, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f013 0f08 	tst.w	r3, #8
 8003d2a:	d10d      	bne.n	8003d48 <UART_CheckIdleState+0x2e>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f013 0f04 	tst.w	r3, #4
 8003d34:	d113      	bne.n	8003d5e <UART_CheckIdleState+0x44>
  huart->gState= HAL_UART_STATE_READY;
 8003d36:	2320      	movs	r3, #32
 8003d38:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8003d3c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 8003d40:	2000      	movs	r0, #0
 8003d42:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  return HAL_OK;
 8003d46:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8003d48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d52:	f7ff ff76 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 8003d56:	2800      	cmp	r0, #0
 8003d58:	d0e8      	beq.n	8003d2c <UART_CheckIdleState+0x12>
      return HAL_TIMEOUT;
 8003d5a:	2003      	movs	r0, #3
 8003d5c:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,  UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8003d5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d62:	2200      	movs	r2, #0
 8003d64:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f7ff ff6a 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d0e1      	beq.n	8003d36 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8003d72:	2003      	movs	r0, #3
}
 8003d74:	bd10      	pop	{r4, pc}

08003d76 <HAL_UART_Init>:
  if(huart == NULL)
 8003d76:	b378      	cbz	r0, 8003dd8 <HAL_UART_Init+0x62>
{
 8003d78:	b510      	push	{r4, lr}
 8003d7a:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8003d7c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8003d80:	b30b      	cbz	r3, 8003dc6 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8003d82:	2324      	movs	r3, #36	; 0x24
 8003d84:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8003d88:	6822      	ldr	r2, [r4, #0]
 8003d8a:	6813      	ldr	r3, [r2, #0]
 8003d8c:	f023 0301 	bic.w	r3, r3, #1
 8003d90:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d92:	4620      	mov	r0, r4
 8003d94:	f7ff fde6 	bl	8003964 <UART_SetConfig>
 8003d98:	2801      	cmp	r0, #1
 8003d9a:	d01f      	beq.n	8003ddc <HAL_UART_Init+0x66>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d9e:	b9bb      	cbnz	r3, 8003dd0 <HAL_UART_Init+0x5a>
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8003da0:	6822      	ldr	r2, [r4, #0]
 8003da2:	6853      	ldr	r3, [r2, #4]
 8003da4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003da8:	6053      	str	r3, [r2, #4]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8003daa:	6822      	ldr	r2, [r4, #0]
 8003dac:	6893      	ldr	r3, [r2, #8]
 8003dae:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003db2:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003db4:	6822      	ldr	r2, [r4, #0]
 8003db6:	6813      	ldr	r3, [r2, #0]
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003dbe:	4620      	mov	r0, r4
 8003dc0:	f7ff ffab 	bl	8003d1a <UART_CheckIdleState>
 8003dc4:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003dc6:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8003dca:	f004 ff37 	bl	8008c3c <HAL_UART_MspInit>
 8003dce:	e7d8      	b.n	8003d82 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f7ff fed1 	bl	8003b78 <UART_AdvFeatureConfig>
 8003dd6:	e7e3      	b.n	8003da0 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8003dd8:	2001      	movs	r0, #1
 8003dda:	4770      	bx	lr
}
 8003ddc:	bd10      	pop	{r4, pc}

08003dde <AdcInit>:
#include "globdata.h" 
#include "stm32373c_eval.h"
//#include <__cross_studio_io.h>
#include "stm32f3xx_hal_gpio.h"
void AdcInit(void){
 8003dde:	b508      	push	{r3, lr}
  Spi0_Cs_HIGH(); 
 8003de0:	2201      	movs	r2, #1
 8003de2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003de6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003dea:	f7fe fbb8 	bl	800255e <HAL_GPIO_WritePin>
  Spi0_Clk_HIGH();
 8003dee:	2201      	movs	r2, #1
 8003df0:	2120      	movs	r1, #32
 8003df2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003df6:	f7fe fbb2 	bl	800255e <HAL_GPIO_WritePin>
 8003dfa:	bd08      	pop	{r3, pc}

08003dfc <get_adc>:

void wait_high(void) {
 int i;
 for ( i=0; i< 15; i++) { } 
}
int get_adc(void) {
 8003dfc:	b538      	push	{r3, r4, r5, lr}
int i,j;
  Spi0_Cs_LOW();
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e08:	f7fe fba9 	bl	800255e <HAL_GPIO_WritePin>
  Spi0_Clk_LOW();
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	2120      	movs	r1, #32
 8003e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e14:	f7fe fba3 	bl	800255e <HAL_GPIO_WritePin>
  wait_low(); 
  Spi0_Clk_HIGH();    //1
 8003e18:	2201      	movs	r2, #1
 8003e1a:	2120      	movs	r1, #32
 8003e1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e20:	f7fe fb9d 	bl	800255e <HAL_GPIO_WritePin>
  wait_high();
  Spi0_Clk_LOW();
 8003e24:	2200      	movs	r2, #0
 8003e26:	2120      	movs	r1, #32
 8003e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e2c:	f7fe fb97 	bl	800255e <HAL_GPIO_WritePin>
  wait_low(); 
  Spi0_Clk_HIGH();    //2
 8003e30:	2201      	movs	r2, #1
 8003e32:	2120      	movs	r1, #32
 8003e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e38:	f7fe fb91 	bl	800255e <HAL_GPIO_WritePin>
  wait_high();
  Spi0_Clk_LOW();
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2120      	movs	r1, #32
 8003e40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e44:	f7fe fb8b 	bl	800255e <HAL_GPIO_WritePin>
  wait_low();
  Spi0_Clk_HIGH();    //3
 8003e48:	2201      	movs	r2, #1
 8003e4a:	2120      	movs	r1, #32
 8003e4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e50:	f7fe fb85 	bl	800255e <HAL_GPIO_WritePin>
  wait_high();
  j =0;
 8003e54:	2400      	movs	r4, #0
  for(i=0; i< 16; i++) {
 8003e56:	4625      	mov	r5, r4
 8003e58:	e013      	b.n	8003e82 <get_adc+0x86>
       Spi0_Clk_LOW();
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	2120      	movs	r1, #32
 8003e5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e62:	f7fe fb7c 	bl	800255e <HAL_GPIO_WritePin>
       wait_low();
       j<<=1;
 8003e66:	0064      	lsls	r4, r4, #1
       j |= HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_6);
 8003e68:	2140      	movs	r1, #64	; 0x40
 8003e6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e6e:	f7fe fb6f 	bl	8002550 <HAL_GPIO_ReadPin>
 8003e72:	4304      	orrs	r4, r0
        Spi0_Clk_HIGH();    //n
 8003e74:	2201      	movs	r2, #1
 8003e76:	2120      	movs	r1, #32
 8003e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e7c:	f7fe fb6f 	bl	800255e <HAL_GPIO_WritePin>
  for(i=0; i< 16; i++) {
 8003e80:	3501      	adds	r5, #1
 8003e82:	2d0f      	cmp	r5, #15
 8003e84:	dde9      	ble.n	8003e5a <get_adc+0x5e>
        wait_high();


    }
    Spi0_Cs_HIGH()
 8003e86:	2201      	movs	r2, #1
 8003e88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e90:	f7fe fb65 	bl	800255e <HAL_GPIO_WritePin>
    j &= 0x0000ffff;
 return j;
}
 8003e94:	b2a0      	uxth	r0, r4
 8003e96:	bd38      	pop	{r3, r4, r5, pc}

08003e98 <get_adc_val>:

float get_adc_val(void) {
 8003e98:	b510      	push	{r4, lr}
float erg;
int j;
 j =  get_adc(); wait_low();
 8003e9a:	f7ff ffaf 	bl	8003dfc <get_adc>
 8003e9e:	4604      	mov	r4, r0
 j += get_adc(); wait_low();
 8003ea0:	f7ff ffac 	bl	8003dfc <get_adc>
 8003ea4:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003ea6:	f7ff ffa9 	bl	8003dfc <get_adc>
 8003eaa:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003eac:	f7ff ffa6 	bl	8003dfc <get_adc>
 8003eb0:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003eb2:	f7ff ffa3 	bl	8003dfc <get_adc>
 8003eb6:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003eb8:	f7ff ffa0 	bl	8003dfc <get_adc>
 8003ebc:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003ebe:	f7ff ff9d 	bl	8003dfc <get_adc>
 8003ec2:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003ec4:	f7ff ff9a 	bl	8003dfc <get_adc>
 8003ec8:	4420      	add	r0, r4

 j >>=3;
 8003eca:	10c3      	asrs	r3, r0, #3
 8003ecc:	ee07 3a90 	vmov	s15, r3
    erg = (float )j;
 8003ed0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    erg *= 5.0;
 8003ed4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003ed8:	ee67 7a87 	vmul.f32	s15, s15, s14
    erg /= 65336;
 8003edc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003f10 <get_adc_val+0x78>
 8003ee0:	ee87 0a87 	vdiv.f32	s0, s15, s14
 if ( erg > max_ad_val ) { max_ad_val = erg;} 
 8003ee4:	4b0b      	ldr	r3, [pc, #44]	; (8003f14 <get_adc_val+0x7c>)
 8003ee6:	edd3 7a00 	vldr	s15, [r3]
 8003eea:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef2:	dd01      	ble.n	8003ef8 <get_adc_val+0x60>
 8003ef4:	ed83 0a00 	vstr	s0, [r3]
 if ( erg < min_ad_val ) { min_ad_val = erg;}
 8003ef8:	4b07      	ldr	r3, [pc, #28]	; (8003f18 <get_adc_val+0x80>)
 8003efa:	edd3 7a00 	vldr	s15, [r3]
 8003efe:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f06:	d501      	bpl.n	8003f0c <get_adc_val+0x74>
 8003f08:	ed83 0a00 	vstr	s0, [r3]
 return erg; 
}
 8003f0c:	bd10      	pop	{r4, pc}
 8003f0e:	bf00      	nop
 8003f10:	477f3800 	.word	0x477f3800
 8003f14:	20001208 	.word	0x20001208
 8003f18:	20000f00 	.word	0x20000f00

08003f1c <anzeige_init>:
void anzeige_init(void); 
void anzeige_set_valu(int val); 
unsigned char transform(unsigned char val);
void test_anzeige(void);

void anzeige_init(void) {
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	b084      	sub	sp, #16
HAL_StatusTypeDef hs;
unsigned char data[8];
data[0]=0x5d;
 8003f20:	ac04      	add	r4, sp, #16
 8003f22:	235d      	movs	r3, #93	; 0x5d
 8003f24:	f804 3d08 	strb.w	r3, [r4, #-8]!
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f28:	4d19      	ldr	r5, [pc, #100]	; (8003f90 <anzeige_init+0x74>)
 8003f2a:	f242 7610 	movw	r6, #10000	; 0x2710
 8003f2e:	9600      	str	r6, [sp, #0]
 8003f30:	2301      	movs	r3, #1
 8003f32:	4622      	mov	r2, r4
 8003f34:	217c      	movs	r1, #124	; 0x7c
 8003f36:	4628      	mov	r0, r5
 8003f38:	f7fe fc4e 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x00;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f42:	9600      	str	r6, [sp, #0]
 8003f44:	2301      	movs	r3, #1
 8003f46:	4622      	mov	r2, r4
 8003f48:	217c      	movs	r1, #124	; 0x7c
 8003f4a:	4628      	mov	r0, r5
 8003f4c:	f7fe fc44 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x60;
 8003f50:	2360      	movs	r3, #96	; 0x60
 8003f52:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f56:	9600      	str	r6, [sp, #0]
 8003f58:	2301      	movs	r3, #1
 8003f5a:	4622      	mov	r2, r4
 8003f5c:	217c      	movs	r1, #124	; 0x7c
 8003f5e:	4628      	mov	r0, r5
 8003f60:	f7fe fc3a 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x78;
 8003f64:	2378      	movs	r3, #120	; 0x78
 8003f66:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f6a:	9600      	str	r6, [sp, #0]
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	4622      	mov	r2, r4
 8003f70:	217c      	movs	r1, #124	; 0x7c
 8003f72:	4628      	mov	r0, r5
 8003f74:	f7fe fc30 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x70;
 8003f78:	2370      	movs	r3, #112	; 0x70
 8003f7a:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f7e:	9600      	str	r6, [sp, #0]
 8003f80:	2301      	movs	r3, #1
 8003f82:	4622      	mov	r2, r4
 8003f84:	217c      	movs	r1, #124	; 0x7c
 8003f86:	4628      	mov	r0, r5
 8003f88:	f7fe fc26 	bl	80027d8 <HAL_I2C_Master_Transmit>
}
 8003f8c:	b004      	add	sp, #16
 8003f8e:	bd70      	pop	{r4, r5, r6, pc}
 8003f90:	2000154c 	.word	0x2000154c

08003f94 <anzeige_set_valu>:
void anzeige_set_valu(int val) {
 8003f94:	b500      	push	{lr}
 8003f96:	b085      	sub	sp, #20
HAL_StatusTypeDef hs;
unsigned char data[8];
int i;
i = val;
data[0]=0x60;
 8003f98:	2360      	movs	r3, #96	; 0x60
 8003f9a:	f88d 3008 	strb.w	r3, [sp, #8]
data[1]= val & 0x000000ff;    val >>=8;
 8003f9e:	f88d 0009 	strb.w	r0, [sp, #9]
 8003fa2:	1203      	asrs	r3, r0, #8
data[2]= val & 0x000000ff;    val >>=8;
 8003fa4:	f88d 300a 	strb.w	r3, [sp, #10]
 8003fa8:	1400      	asrs	r0, r0, #16
data[3]= val & 0x000000ff;
 8003faa:	f88d 000b 	strb.w	r0, [sp, #11]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 4 , 10000);
 8003fae:	f242 7310 	movw	r3, #10000	; 0x2710
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2304      	movs	r3, #4
 8003fb6:	aa02      	add	r2, sp, #8
 8003fb8:	217c      	movs	r1, #124	; 0x7c
 8003fba:	4803      	ldr	r0, [pc, #12]	; (8003fc8 <anzeige_set_valu+0x34>)
 8003fbc:	f7fe fc0c 	bl	80027d8 <HAL_I2C_Master_Transmit>
}
 8003fc0:	b005      	add	sp, #20
 8003fc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fc6:	bf00      	nop
 8003fc8:	2000154c 	.word	0x2000154c

08003fcc <anzeige_send_int>:

void anzeige_send_int(int val) {
 8003fcc:	b510      	push	{r4, lr}
int i,j;
char c,d,e;
int erg;
  erg =0;
  i= val;
  if( i > 300) { i = 400; }
 8003fce:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 8003fd2:	dd01      	ble.n	8003fd8 <anzeige_send_int+0xc>
 8003fd4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  if ( i > 99 ) {
 8003fd8:	2863      	cmp	r0, #99	; 0x63
 8003fda:	dd10      	ble.n	8003ffe <anzeige_send_int+0x32>
      j = i/100;
 8003fdc:	4a14      	ldr	r2, [pc, #80]	; (8004030 <anzeige_send_int+0x64>)
 8003fde:	fb82 3200 	smull	r3, r2, r2, r0
 8003fe2:	17c3      	asrs	r3, r0, #31
 8003fe4:	ebc3 1362 	rsb	r3, r3, r2, asr #5
      c= zeichen2[j];
 8003fe8:	4a12      	ldr	r2, [pc, #72]	; (8004034 <anzeige_send_int+0x68>)
 8003fea:	5cd2      	ldrb	r2, [r2, r3]
      i -= (j * 100);
 8003fec:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003ff0:	fb01 0003 	mla	r0, r1, r3, r0
    }
  else { c =0 ;}

  if ( i > 9 ) {
 8003ff4:	2809      	cmp	r0, #9
 8003ff6:	dc04      	bgt.n	8004002 <anzeige_send_int+0x36>
      j = i/10;
      d= zeichen2[j];
      i -= (j * 10);
    }
  else { d =0; 
      if (c > 0) {d= zeichen2[0];   }
 8003ff8:	b1c2      	cbz	r2, 800402c <anzeige_send_int+0x60>
 8003ffa:	236f      	movs	r3, #111	; 0x6f
 8003ffc:	e00d      	b.n	800401a <anzeige_send_int+0x4e>
  else { c =0 ;}
 8003ffe:	2200      	movs	r2, #0
 8004000:	e7f8      	b.n	8003ff4 <anzeige_send_int+0x28>
      j = i/10;
 8004002:	4b0d      	ldr	r3, [pc, #52]	; (8004038 <anzeige_send_int+0x6c>)
 8004004:	fb83 1300 	smull	r1, r3, r3, r0
 8004008:	17c1      	asrs	r1, r0, #31
 800400a:	ebc1 01a3 	rsb	r1, r1, r3, asr #2
      d= zeichen2[j];
 800400e:	4b09      	ldr	r3, [pc, #36]	; (8004034 <anzeige_send_int+0x68>)
 8004010:	5c5b      	ldrb	r3, [r3, r1]
      i -= (j * 10);
 8004012:	f06f 0409 	mvn.w	r4, #9
 8004016:	fb04 0001 	mla	r0, r4, r1, r0
    }
  e= zeichen2[i];
 800401a:	4906      	ldr	r1, [pc, #24]	; (8004034 <anzeige_send_int+0x68>)
 800401c:	5c08      	ldrb	r0, [r1, r0]
//  c = transform(c);
//  d = transform(d);
//  e = transform(e);
  erg  = c;    erg<<=8;
  erg |= d;    erg<<=8;
 800401e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  erg |= e;

  anzeige_set_valu(erg); 
 8004022:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004026:	f7ff ffb5 	bl	8003f94 <anzeige_set_valu>
 800402a:	bd10      	pop	{r4, pc}
  else { d =0; 
 800402c:	4613      	mov	r3, r2
 800402e:	e7f4      	b.n	800401a <anzeige_send_int+0x4e>
 8004030:	51eb851f 	.word	0x51eb851f
 8004034:	0800d120 	.word	0x0800d120
 8004038:	66666667 	.word	0x66666667

0800403c <anzeige_send_fehler>:
 if ( val & 0x04) { erg |= 0x20; }
 if ( val & 0x02) { erg |= 0x40; }
  return erg;

}
void anzeige_send_fehler(int val) {
 800403c:	b508      	push	{r3, lr}
char c;
char d,e,f;
int erg;
  erg =0;
  i= val;
  if( val == 6){
 800403e:	2806      	cmp	r0, #6
 8004040:	d016      	beq.n	8004070 <anzeige_send_fehler+0x34>
      anzeige_set_valu(erg); 
  }
  else {
    d= zeichen2[15];

    if ( i > 9 ) {
 8004042:	2809      	cmp	r0, #9
 8004044:	dd18      	ble.n	8004078 <anzeige_send_fehler+0x3c>
       j = i/10;
 8004046:	4b0d      	ldr	r3, [pc, #52]	; (800407c <anzeige_send_fehler+0x40>)
 8004048:	fb83 2300 	smull	r2, r3, r3, r0
 800404c:	17c2      	asrs	r2, r0, #31
 800404e:	ebc2 02a3 	rsb	r2, r2, r3, asr #2
        e= zeichen2[j];
 8004052:	4b0b      	ldr	r3, [pc, #44]	; (8004080 <anzeige_send_fehler+0x44>)
 8004054:	5c9b      	ldrb	r3, [r3, r2]
        i -= (j * 10);
 8004056:	f06f 0109 	mvn.w	r1, #9
 800405a:	fb01 0002 	mla	r0, r1, r2, r0
      }
    else { e = 0; }
      f=zeichen2[i];
 800405e:	4a08      	ldr	r2, [pc, #32]	; (8004080 <anzeige_send_fehler+0x44>)
 8004060:	5c10      	ldrb	r0, [r2, r0]
      erg = d;  erg <<=8;
      erg |= e; erg <<=8;
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	f443 03a6 	orr.w	r3, r3, #5439488	; 0x530000
      erg |=f;
      anzeige_set_valu(erg); 
 8004068:	4318      	orrs	r0, r3
 800406a:	f7ff ff93 	bl	8003f94 <anzeige_set_valu>
 800406e:	bd08      	pop	{r3, pc}
      anzeige_set_valu(erg); 
 8004070:	4804      	ldr	r0, [pc, #16]	; (8004084 <anzeige_send_fehler+0x48>)
 8004072:	f7ff ff8f 	bl	8003f94 <anzeige_set_valu>
 8004076:	bd08      	pop	{r3, pc}
    else { e = 0; }
 8004078:	2300      	movs	r3, #0
 800407a:	e7f0      	b.n	800405e <anzeige_send_fehler+0x22>
 800407c:	66666667 	.word	0x66666667
 8004080:	0800d120 	.word	0x0800d120
 8004084:	00101010 	.word	0x00101010

08004088 <set_blink>:
    }
}

void set_blink(void){
 8004088:	b500      	push	{lr}
 800408a:	b085      	sub	sp, #20
HAL_StatusTypeDef hs;
unsigned char data[8];
data[0]=0x73;
 800408c:	aa04      	add	r2, sp, #16
 800408e:	2373      	movs	r3, #115	; 0x73
 8004090:	f802 3d08 	strb.w	r3, [r2, #-8]!
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8004094:	f242 7310 	movw	r3, #10000	; 0x2710
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	2301      	movs	r3, #1
 800409c:	217c      	movs	r1, #124	; 0x7c
 800409e:	4803      	ldr	r0, [pc, #12]	; (80040ac <set_blink+0x24>)
 80040a0:	f7fe fb9a 	bl	80027d8 <HAL_I2C_Master_Transmit>

 }
 80040a4:	b005      	add	sp, #20
 80040a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80040aa:	bf00      	nop
 80040ac:	2000154c 	.word	0x2000154c

080040b0 <reset_blink>:
void reset_blink(void){
 80040b0:	b500      	push	{lr}
 80040b2:	b085      	sub	sp, #20
HAL_StatusTypeDef hs;
unsigned char data[8];
data[0]=0x70;
 80040b4:	aa04      	add	r2, sp, #16
 80040b6:	2370      	movs	r3, #112	; 0x70
 80040b8:	f802 3d08 	strb.w	r3, [r2, #-8]!
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 80040bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	2301      	movs	r3, #1
 80040c4:	217c      	movs	r1, #124	; 0x7c
 80040c6:	4803      	ldr	r0, [pc, #12]	; (80040d4 <reset_blink+0x24>)
 80040c8:	f7fe fb86 	bl	80027d8 <HAL_I2C_Master_Transmit>

}
 80040cc:	b005      	add	sp, #20
 80040ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80040d2:	bf00      	nop
 80040d4:	2000154c 	.word	0x2000154c

080040d8 <init_sdo>:
#define sdo_state_read_e4b        0x43


void init_sdo(void) {
int i;
   can_time_out =0;
 80040d8:	2300      	movs	r3, #0
 80040da:	4a08      	ldr	r2, [pc, #32]	; (80040fc <init_sdo+0x24>)
 80040dc:	6013      	str	r3, [r2, #0]
   can_time_out_freigabe=0; 
 80040de:	4a08      	ldr	r2, [pc, #32]	; (8004100 <init_sdo+0x28>)
 80040e0:	6013      	str	r3, [r2, #0]
   my_sdo.state =SDO_Wait;
 80040e2:	4a08      	ldr	r2, [pc, #32]	; (8004104 <init_sdo+0x2c>)
 80040e4:	7713      	strb	r3, [r2, #28]
   my_sdo.art =0;
 80040e6:	7753      	strb	r3, [r2, #29]
   my_sdo.time_out =0;
 80040e8:	6213      	str	r3, [r2, #32]
   for (i=0; i<8; i++) {my_sdo.data[i]=0; }
 80040ea:	e004      	b.n	80040f6 <init_sdo+0x1e>
 80040ec:	4a05      	ldr	r2, [pc, #20]	; (8004104 <init_sdo+0x2c>)
 80040ee:	441a      	add	r2, r3
 80040f0:	2100      	movs	r1, #0
 80040f2:	7511      	strb	r1, [r2, #20]
 80040f4:	3301      	adds	r3, #1
 80040f6:	2b07      	cmp	r3, #7
 80040f8:	ddf8      	ble.n	80040ec <init_sdo+0x14>
}
 80040fa:	4770      	bx	lr
 80040fc:	200011f4 	.word	0x200011f4
 8004100:	20000b24 	.word	0x20000b24
 8004104:	20000260 	.word	0x20000260

08004108 <sdo_reseive>:
//  unsigned char state;
//  unsigned char art;
//  int time_out;
//}sdo ;

int sdo_reseive(int node, int object, char sub_object) {
 8004108:	b510      	push	{r4, lr}
int i;
int erg =0;
int ende;
 my_sdo.NodeID = node;
 800410a:	4b3b      	ldr	r3, [pc, #236]	; (80041f8 <sdo_reseive+0xf0>)
 800410c:	6018      	str	r0, [r3, #0]
   my_sdo.data[0] = sdo_state_read_1  ; 
 800410e:	2440      	movs	r4, #64	; 0x40
 8004110:	751c      	strb	r4, [r3, #20]
   my_sdo.data[1] = object&0x00ff; 
 8004112:	7559      	strb	r1, [r3, #21]
   my_sdo.data[2] = object>>8;
 8004114:	1209      	asrs	r1, r1, #8
 8004116:	7599      	strb	r1, [r3, #22]
   my_sdo.data[3] = object=sub_object;
 8004118:	75da      	strb	r2, [r3, #23]

   CanHandle.pTxMsg->StdId = my_sdo.NodeID | SDO_TX_ADR;
 800411a:	4a38      	ldr	r2, [pc, #224]	; (80041fc <sdo_reseive+0xf4>)
 800411c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800411e:	f440 60c0 	orr.w	r0, r0, #1536	; 0x600
 8004122:	6018      	str	r0, [r3, #0]
   CanHandle.pTxMsg->ExtId = 0x01;
 8004124:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004126:	2101      	movs	r1, #1
 8004128:	6059      	str	r1, [r3, #4]
   CanHandle.pTxMsg->RTR = CAN_RTR_DATA;
 800412a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800412c:	2300      	movs	r3, #0
 800412e:	60cb      	str	r3, [r1, #12]
   CanHandle.pTxMsg->IDE = CAN_ID_STD;
 8004130:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004132:	608b      	str	r3, [r1, #8]
   CanHandle.pTxMsg->DLC = 4;
 8004134:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004136:	2104      	movs	r1, #4
 8004138:	6111      	str	r1, [r2, #16]
   for(i=0; i< 4; i++) {
 800413a:	e007      	b.n	800414c <sdo_reseive+0x44>
      CanHandle.pTxMsg->Data[i] = my_sdo.data[i];
 800413c:	4a2f      	ldr	r2, [pc, #188]	; (80041fc <sdo_reseive+0xf4>)
 800413e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004140:	492d      	ldr	r1, [pc, #180]	; (80041f8 <sdo_reseive+0xf0>)
 8004142:	4419      	add	r1, r3
 8004144:	7d09      	ldrb	r1, [r1, #20]
 8004146:	441a      	add	r2, r3
 8004148:	7511      	strb	r1, [r2, #20]
   for(i=0; i< 4; i++) {
 800414a:	3301      	adds	r3, #1
 800414c:	2b03      	cmp	r3, #3
 800414e:	ddf5      	ble.n	800413c <sdo_reseive+0x34>
    }
     can_rx_flag =0;
 8004150:	2200      	movs	r2, #0
 8004152:	4b2b      	ldr	r3, [pc, #172]	; (8004200 <sdo_reseive+0xf8>)
 8004154:	601a      	str	r2, [r3, #0]
     can_time_out_freigabe =1;
 8004156:	2201      	movs	r2, #1
 8004158:	4b2a      	ldr	r3, [pc, #168]	; (8004204 <sdo_reseive+0xfc>)
 800415a:	601a      	str	r2, [r3, #0]
   /*##-3- Start the Transmission process ###############################*/
   if (HAL_CAN_Transmit(&CanHandle, 10) != HAL_OK)
 800415c:	210a      	movs	r1, #10
 800415e:	4827      	ldr	r0, [pc, #156]	; (80041fc <sdo_reseive+0xf4>)
 8004160:	f7fd f9a4 	bl	80014ac <HAL_CAN_Transmit>
 8004164:	b908      	cbnz	r0, 800416a <sdo_reseive+0x62>
       /* Transmition Error */
//#ifdef debug_print
       printf("can error reseive1");
//#endif
        } 
    ende =0;
 8004166:	2200      	movs	r2, #0
    can_time_out_freigabe=1;
    while (ende ==0) {
 8004168:	e006      	b.n	8004178 <sdo_reseive+0x70>
       printf("can error reseive1");
 800416a:	4827      	ldr	r0, [pc, #156]	; (8004208 <sdo_reseive+0x100>)
 800416c:	f005 fb68 	bl	8009840 <iprintf>
 8004170:	e7f9      	b.n	8004166 <sdo_reseive+0x5e>
        if (can_time_out > 200 ) { ende =1; }
        if (can_rx_flag !=0 ){ ende =1; }
 8004172:	4b23      	ldr	r3, [pc, #140]	; (8004200 <sdo_reseive+0xf8>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	b933      	cbnz	r3, 8004186 <sdo_reseive+0x7e>
    while (ende ==0) {
 8004178:	b93a      	cbnz	r2, 800418a <sdo_reseive+0x82>
        if (can_time_out > 200 ) { ende =1; }
 800417a:	4b24      	ldr	r3, [pc, #144]	; (800420c <sdo_reseive+0x104>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2bc8      	cmp	r3, #200	; 0xc8
 8004180:	ddf7      	ble.n	8004172 <sdo_reseive+0x6a>
 8004182:	2201      	movs	r2, #1
 8004184:	e7f5      	b.n	8004172 <sdo_reseive+0x6a>
        if (can_rx_flag !=0 ){ ende =1; }
 8004186:	2201      	movs	r2, #1
 8004188:	e7f6      	b.n	8004178 <sdo_reseive+0x70>

    }
    can_time_out_freigabe=0;
 800418a:	2200      	movs	r2, #0
 800418c:	4b1d      	ldr	r3, [pc, #116]	; (8004204 <sdo_reseive+0xfc>)
 800418e:	601a      	str	r2, [r3, #0]
    if ( can_rx_flag !=0 ) {
 8004190:	4b1b      	ldr	r3, [pc, #108]	; (8004200 <sdo_reseive+0xf8>)
 8004192:	6818      	ldr	r0, [r3, #0]
 8004194:	b340      	cbz	r0, 80041e8 <sdo_reseive+0xe0>
        if (CanHandle.pRxMsg->StdId == (my_sdo.NodeID | SDO_RX_ADR)) { // ok richtige adesse
 8004196:	4b19      	ldr	r3, [pc, #100]	; (80041fc <sdo_reseive+0xf4>)
 8004198:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800419a:	6811      	ldr	r1, [r2, #0]
 800419c:	4b16      	ldr	r3, [pc, #88]	; (80041f8 <sdo_reseive+0xf0>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f443 63b0 	orr.w	r3, r3, #1408	; 0x580
 80041a4:	4299      	cmp	r1, r3
 80041a6:	d001      	beq.n	80041ac <sdo_reseive+0xa4>
int erg =0;
 80041a8:	2000      	movs	r0, #0
 80041aa:	bd10      	pop	{r4, pc}
            switch (CanHandle.pRxMsg->Data[0]) {
 80041ac:	7d13      	ldrb	r3, [r2, #20]
 80041ae:	2b4b      	cmp	r3, #75	; 0x4b
 80041b0:	d015      	beq.n	80041de <sdo_reseive+0xd6>
 80041b2:	d90e      	bls.n	80041d2 <sdo_reseive+0xca>
 80041b4:	2b4f      	cmp	r3, #79	; 0x4f
 80041b6:	d010      	beq.n	80041da <sdo_reseive+0xd2>
 80041b8:	2b80      	cmp	r3, #128	; 0x80
 80041ba:	d10c      	bne.n	80041d6 <sdo_reseive+0xce>
              case sdo_state_read_e4b:
              case 0x80:
                    erg  = CanHandle.pRxMsg->Data[7]; erg <<=8;
 80041bc:	7ed0      	ldrb	r0, [r2, #27]
                    erg |= CanHandle.pRxMsg->Data[6]; erg <<=8;
 80041be:	7e93      	ldrb	r3, [r2, #26]
 80041c0:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
                    erg |= CanHandle.pRxMsg->Data[5]; erg <<=8;
 80041c4:	7e53      	ldrb	r3, [r2, #25]
 80041c6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                    erg |= CanHandle.pRxMsg->Data[4];
 80041ca:	7e10      	ldrb	r0, [r2, #24]
 80041cc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8

            break;
 80041d0:	bd10      	pop	{r4, pc}
            switch (CanHandle.pRxMsg->Data[0]) {
 80041d2:	2b43      	cmp	r3, #67	; 0x43
 80041d4:	d0f2      	beq.n	80041bc <sdo_reseive+0xb4>
int erg =0;
 80041d6:	2000      	movs	r0, #0
            main_state = 100;
  //       }
    }

  return erg;
}
 80041d8:	bd10      	pop	{r4, pc}
                    erg  = CanHandle.pRxMsg->Data[4]; 
 80041da:	7e10      	ldrb	r0, [r2, #24]
            break;
 80041dc:	bd10      	pop	{r4, pc}
                    erg  = CanHandle.pRxMsg->Data[5]; erg <<=8;
 80041de:	7e53      	ldrb	r3, [r2, #25]
                    erg |= CanHandle.pRxMsg->Data[4];
 80041e0:	7e10      	ldrb	r0, [r2, #24]
 80041e2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
            break;
 80041e6:	bd10      	pop	{r4, pc}
      else {main_error =5; 
 80041e8:	2205      	movs	r2, #5
 80041ea:	4b09      	ldr	r3, [pc, #36]	; (8004210 <sdo_reseive+0x108>)
 80041ec:	601a      	str	r2, [r3, #0]
            main_state = 100;
 80041ee:	2264      	movs	r2, #100	; 0x64
 80041f0:	4b08      	ldr	r3, [pc, #32]	; (8004214 <sdo_reseive+0x10c>)
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	bd10      	pop	{r4, pc}
 80041f6:	bf00      	nop
 80041f8:	20000260 	.word	0x20000260
 80041fc:	200012e4 	.word	0x200012e4
 8004200:	20000244 	.word	0x20000244
 8004204:	20000b24 	.word	0x20000b24
 8004208:	0800d130 	.word	0x0800d130
 800420c:	200011f4 	.word	0x200011f4
 8004210:	20000248 	.word	0x20000248
 8004214:	20000200 	.word	0x20000200

08004218 <sdo_send>:
int sdo_send (int node, int object, char sub_object,int data,int len) {
 8004218:	b570      	push	{r4, r5, r6, lr}
 800421a:	9c04      	ldr	r4, [sp, #16]
int i;
int erg =0;
int ende;
 my_sdo.NodeID = node;
 800421c:	4d3e      	ldr	r5, [pc, #248]	; (8004318 <sdo_send+0x100>)
 800421e:	6028      	str	r0, [r5, #0]
 if (len <=4 ) {
 8004220:	2c04      	cmp	r4, #4
 8004222:	dc75      	bgt.n	8004310 <sdo_send+0xf8>
    switch (len) {
 8004224:	2c02      	cmp	r4, #2
 8004226:	d01d      	beq.n	8004264 <sdo_send+0x4c>
 8004228:	2c04      	cmp	r4, #4
 800422a:	d022      	beq.n	8004272 <sdo_send+0x5a>
 800422c:	2c01      	cmp	r4, #1
 800422e:	d015      	beq.n	800425c <sdo_send+0x44>
                my_sdo.data[6] = data >>=8;
                my_sdo.data[7] = data >>8;

        break;
    }
   my_sdo.data[1] = object&0x00ff; 
 8004230:	4b39      	ldr	r3, [pc, #228]	; (8004318 <sdo_send+0x100>)
 8004232:	7559      	strb	r1, [r3, #21]
   my_sdo.data[2] = object>>8;
 8004234:	1209      	asrs	r1, r1, #8
 8004236:	7599      	strb	r1, [r3, #22]
   my_sdo.data[3] = object=sub_object;
 8004238:	75da      	strb	r2, [r3, #23]

   CanHandle.pTxMsg->StdId = my_sdo.NodeID | SDO_TX_ADR;
 800423a:	4a38      	ldr	r2, [pc, #224]	; (800431c <sdo_send+0x104>)
 800423c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800423e:	f440 60c0 	orr.w	r0, r0, #1536	; 0x600
 8004242:	6018      	str	r0, [r3, #0]
   CanHandle.pTxMsg->ExtId = 0x01;
 8004244:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004246:	2101      	movs	r1, #1
 8004248:	6059      	str	r1, [r3, #4]
   CanHandle.pTxMsg->RTR = CAN_RTR_DATA;
 800424a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800424c:	2300      	movs	r3, #0
 800424e:	60cb      	str	r3, [r1, #12]
   CanHandle.pTxMsg->IDE = CAN_ID_STD;
 8004250:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004252:	608b      	str	r3, [r1, #8]
   CanHandle.pTxMsg->DLC = 4+len;
 8004254:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004256:	3404      	adds	r4, #4
 8004258:	6114      	str	r4, [r2, #16]
   for(i=0; i< (4+len); i++) {
 800425a:	e01d      	b.n	8004298 <sdo_send+0x80>
        case 1: my_sdo.data[0] =sdo_state_write_1b; 
 800425c:	262f      	movs	r6, #47	; 0x2f
 800425e:	752e      	strb	r6, [r5, #20]
                my_sdo.data[4] = data&0xff;
 8004260:	762b      	strb	r3, [r5, #24]
        break;
 8004262:	e7e5      	b.n	8004230 <sdo_send+0x18>
        case 2: my_sdo.data[0] =sdo_state_write_2b;
 8004264:	4d2c      	ldr	r5, [pc, #176]	; (8004318 <sdo_send+0x100>)
 8004266:	262b      	movs	r6, #43	; 0x2b
 8004268:	752e      	strb	r6, [r5, #20]
                my_sdo.data[4] = data& 0xff;
 800426a:	762b      	strb	r3, [r5, #24]
                my_sdo.data[5] = data >>8;
 800426c:	121b      	asrs	r3, r3, #8
 800426e:	766b      	strb	r3, [r5, #25]
        break;
 8004270:	e7de      	b.n	8004230 <sdo_send+0x18>
        case 4: my_sdo.data[0] =sdo_state_write_4b;
 8004272:	4d29      	ldr	r5, [pc, #164]	; (8004318 <sdo_send+0x100>)
 8004274:	2623      	movs	r6, #35	; 0x23
 8004276:	752e      	strb	r6, [r5, #20]
                my_sdo.data[4] = data&0xff;
 8004278:	762b      	strb	r3, [r5, #24]
                my_sdo.data[5] = data >>=8;
 800427a:	121e      	asrs	r6, r3, #8
 800427c:	766e      	strb	r6, [r5, #25]
                my_sdo.data[6] = data >>=8;
 800427e:	141e      	asrs	r6, r3, #16
 8004280:	76ae      	strb	r6, [r5, #26]
                my_sdo.data[7] = data >>8;
 8004282:	161b      	asrs	r3, r3, #24
 8004284:	76eb      	strb	r3, [r5, #27]
        break;
 8004286:	e7d3      	b.n	8004230 <sdo_send+0x18>
      CanHandle.pTxMsg->Data[i] = my_sdo.data[i]; 
 8004288:	4a24      	ldr	r2, [pc, #144]	; (800431c <sdo_send+0x104>)
 800428a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800428c:	4922      	ldr	r1, [pc, #136]	; (8004318 <sdo_send+0x100>)
 800428e:	4419      	add	r1, r3
 8004290:	7d09      	ldrb	r1, [r1, #20]
 8004292:	441a      	add	r2, r3
 8004294:	7511      	strb	r1, [r2, #20]
   for(i=0; i< (4+len); i++) {
 8004296:	3301      	adds	r3, #1
 8004298:	42a3      	cmp	r3, r4
 800429a:	dbf5      	blt.n	8004288 <sdo_send+0x70>
      }
   my_sdo.art =1; // warten das was zurck kommt
 800429c:	2201      	movs	r2, #1
 800429e:	4b1e      	ldr	r3, [pc, #120]	; (8004318 <sdo_send+0x100>)
 80042a0:	775a      	strb	r2, [r3, #29]
   can_rx_flag =0;
 80042a2:	2200      	movs	r2, #0
 80042a4:	4b1e      	ldr	r3, [pc, #120]	; (8004320 <sdo_send+0x108>)
 80042a6:	601a      	str	r2, [r3, #0]
   /*##-3- Start the Transmission process ###############################*/
   if (HAL_CAN_Transmit(&CanHandle, 10) != HAL_OK)
 80042a8:	210a      	movs	r1, #10
 80042aa:	481c      	ldr	r0, [pc, #112]	; (800431c <sdo_send+0x104>)
 80042ac:	f7fd f8fe 	bl	80014ac <HAL_CAN_Transmit>
 80042b0:	b908      	cbnz	r0, 80042b6 <sdo_send+0x9e>
//       CAN_Config();
//       debug_printf("can config ");
          //Error_Handler();
        } 
//!!!!!!!!!!!!!!!! Timeout
     ende =0;
 80042b2:	2200      	movs	r2, #0
    can_time_out_freigabe=1;
    while (ende ==0) {
 80042b4:	e006      	b.n	80042c4 <sdo_send+0xac>
       printf("can error transmitt ");
 80042b6:	481b      	ldr	r0, [pc, #108]	; (8004324 <sdo_send+0x10c>)
 80042b8:	f005 fac2 	bl	8009840 <iprintf>
 80042bc:	e7f9      	b.n	80042b2 <sdo_send+0x9a>
        if (can_time_out > 200 ) { ende =1; }
        if (can_rx_flag !=0 ){ ende =1; }
 80042be:	4b18      	ldr	r3, [pc, #96]	; (8004320 <sdo_send+0x108>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	b933      	cbnz	r3, 80042d2 <sdo_send+0xba>
    while (ende ==0) {
 80042c4:	b93a      	cbnz	r2, 80042d6 <sdo_send+0xbe>
        if (can_time_out > 200 ) { ende =1; }
 80042c6:	4b18      	ldr	r3, [pc, #96]	; (8004328 <sdo_send+0x110>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2bc8      	cmp	r3, #200	; 0xc8
 80042cc:	ddf7      	ble.n	80042be <sdo_send+0xa6>
 80042ce:	2201      	movs	r2, #1
 80042d0:	e7f5      	b.n	80042be <sdo_send+0xa6>
        if (can_rx_flag !=0 ){ ende =1; }
 80042d2:	2201      	movs	r2, #1
 80042d4:	e7f6      	b.n	80042c4 <sdo_send+0xac>

    }
    can_time_out_freigabe=0;
 80042d6:	2100      	movs	r1, #0
 80042d8:	4b14      	ldr	r3, [pc, #80]	; (800432c <sdo_send+0x114>)
 80042da:	6019      	str	r1, [r3, #0]
//    while (can_rx_flag ==0) {
//    }
    if ( can_rx_flag !=0 ) {  
 80042dc:	4b10      	ldr	r3, [pc, #64]	; (8004320 <sdo_send+0x108>)
 80042de:	6818      	ldr	r0, [r3, #0]
 80042e0:	b178      	cbz	r0, 8004302 <sdo_send+0xea>
        if (CanHandle.pRxMsg->StdId == (my_sdo.NodeID | SDO_RX_ADR)) { // ok richtige adesse
 80042e2:	4b0e      	ldr	r3, [pc, #56]	; (800431c <sdo_send+0x104>)
 80042e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042e6:	6808      	ldr	r0, [r1, #0]
 80042e8:	4b0b      	ldr	r3, [pc, #44]	; (8004318 <sdo_send+0x100>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f443 63b0 	orr.w	r3, r3, #1408	; 0x580
 80042f0:	4298      	cmp	r0, r3
 80042f2:	d001      	beq.n	80042f8 <sdo_send+0xe0>
int erg =0;
 80042f4:	2000      	movs	r0, #0
 80042f6:	bd70      	pop	{r4, r5, r6, pc}
            switch (CanHandle.pRxMsg->Data[0]) {
 80042f8:	7d0b      	ldrb	r3, [r1, #20]
 80042fa:	2b60      	cmp	r3, #96	; 0x60
 80042fc:	d00a      	beq.n	8004314 <sdo_send+0xfc>
int erg =0;
 80042fe:	2000      	movs	r0, #0
 8004300:	bd70      	pop	{r4, r5, r6, pc}
                    erg =1;
                break;
              }
          }
        }
    else {main_error =5; 
 8004302:	2205      	movs	r2, #5
 8004304:	4b0a      	ldr	r3, [pc, #40]	; (8004330 <sdo_send+0x118>)
 8004306:	601a      	str	r2, [r3, #0]
            can_time_out_freigabe =0 ;
            main_state = 100;
 8004308:	2264      	movs	r2, #100	; 0x64
 800430a:	4b0a      	ldr	r3, [pc, #40]	; (8004334 <sdo_send+0x11c>)
 800430c:	601a      	str	r2, [r3, #0]
 800430e:	bd70      	pop	{r4, r5, r6, pc}
int erg =0;
 8004310:	2000      	movs	r0, #0
 8004312:	bd70      	pop	{r4, r5, r6, pc}
                    erg =1;
 8004314:	4610      	mov	r0, r2
      }
  }// ende von len < 5
return erg;
 }
 8004316:	bd70      	pop	{r4, r5, r6, pc}
 8004318:	20000260 	.word	0x20000260
 800431c:	200012e4 	.word	0x200012e4
 8004320:	20000244 	.word	0x20000244
 8004324:	0800d144 	.word	0x0800d144
 8004328:	200011f4 	.word	0x200011f4
 800432c:	20000b24 	.word	0x20000b24
 8004330:	20000248 	.word	0x20000248
 8004334:	20000200 	.word	0x20000200

08004338 <set_pid_start>:
  set_pid_timer(); 
  sollwert=0.0;
  processvalue =0.0;
}

void set_pid_start(void) {
 8004338:	b508      	push	{r3, lr}

    
    if(HAL_TIM_Base_Start_IT(&Tim4Handle) != HAL_OK){
 800433a:	4802      	ldr	r0, [pc, #8]	; (8004344 <set_pid_start+0xc>)
 800433c:	f7ff f9aa 	bl	8003694 <HAL_TIM_Base_Start_IT>
 8004340:	bd08      	pop	{r3, pc}
 8004342:	bf00      	nop
 8004344:	20000284 	.word	0x20000284

08004348 <set_pid_timer>:
  }


}

void set_pid_timer(void) {
 8004348:	b510      	push	{r4, lr}
 800434a:	b082      	sub	sp, #8
 int k;

   
  /* Set TIMx instance */
  Tim4Handle.Instance = TIMx4;
 800434c:	4c12      	ldr	r4, [pc, #72]	; (8004398 <set_pid_timer+0x50>)
 800434e:	4b13      	ldr	r3, [pc, #76]	; (800439c <set_pid_timer+0x54>)
 8004350:	6023      	str	r3, [r4, #0]
 
  Tim4Handle.Init.Period =1000 -1;
 8004352:	f240 33e7 	movw	r3, #999	; 0x3e7
 8004356:	60e3      	str	r3, [r4, #12]
  Tim4Handle.Init.Prescaler = 72;  
 8004358:	2348      	movs	r3, #72	; 0x48
 800435a:	6063      	str	r3, [r4, #4]
  Tim4Handle.Init.ClockDivision = 0;
 800435c:	2200      	movs	r2, #0
 800435e:	6122      	str	r2, [r4, #16]
  Tim4Handle.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8004360:	2310      	movs	r3, #16
 8004362:	60a3      	str	r3, [r4, #8]
   /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* TIMx Peripheral clock enable */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8004364:	4b0e      	ldr	r3, [pc, #56]	; (80043a0 <set_pid_timer+0x58>)
 8004366:	69d9      	ldr	r1, [r3, #28]
 8004368:	f041 0104 	orr.w	r1, r1, #4
 800436c:	61d9      	str	r1, [r3, #28]
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	9301      	str	r3, [sp, #4]
 8004376:	9b01      	ldr	r3, [sp, #4]
  /*##-2- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */ 
  HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8004378:	2104      	movs	r1, #4
 800437a:	201e      	movs	r0, #30
 800437c:	f7fd fb74 	bl	8001a68 <HAL_NVIC_SetPriority>
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004380:	201e      	movs	r0, #30
 8004382:	f7fd fba3 	bl	8001acc <HAL_NVIC_EnableIRQ>
  TIM_Base_SetConfig(Tim4Handle.Instance, &Tim4Handle.Init); 
 8004386:	1d21      	adds	r1, r4, #4
 8004388:	6820      	ldr	r0, [r4, #0]
 800438a:	f7ff fa51 	bl	8003830 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  Tim4Handle.State= HAL_TIM_STATE_READY;
 800438e:	2301      	movs	r3, #1
 8004390:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

}
 8004394:	b002      	add	sp, #8
 8004396:	bd10      	pop	{r4, pc}
 8004398:	20000284 	.word	0x20000284
 800439c:	40000800 	.word	0x40000800
 80043a0:	40021000 	.word	0x40021000

080043a4 <pid_Init>:
void pid_Init( float kp, float ki, float kd, float abtast)  {
 80043a4:	b508      	push	{r3, lr}
  set_pid_timer(); 
 80043a6:	f7ff ffcf 	bl	8004348 <set_pid_timer>
  sollwert=0.0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	4a02      	ldr	r2, [pc, #8]	; (80043b8 <pid_Init+0x14>)
 80043ae:	6013      	str	r3, [r2, #0]
  processvalue =0.0;
 80043b0:	4a02      	ldr	r2, [pc, #8]	; (80043bc <pid_Init+0x18>)
 80043b2:	6013      	str	r3, [r2, #0]
 80043b4:	bd08      	pop	{r3, pc}
 80043b6:	bf00      	nop
 80043b8:	20000f24 	.word	0x20000f24
 80043bc:	20000b08 	.word	0x20000b08

080043c0 <pid_state>:
#endif
  pid_state(); 
  timer_m++;

}
void pid_state(void){
 80043c0:	b508      	push	{r3, lr}
//             if (ist_druck >= max_druck) {
//                  main_state = 11;
//                  pid_freigabe =0;
//                  }

             if (pid_freigabe ==1 ) {
 80043c2:	4b27      	ldr	r3, [pc, #156]	; (8004460 <pid_state+0xa0>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d000      	beq.n	80043cc <pid_state+0xc>
 80043ca:	bd08      	pop	{r3, pc}
                 if (ist_druck >= max_druck) {
 80043cc:	4b25      	ldr	r3, [pc, #148]	; (8004464 <pid_state+0xa4>)
 80043ce:	edd3 7a00 	vldr	s15, [r3]
 80043d2:	4b25      	ldr	r3, [pc, #148]	; (8004468 <pid_state+0xa8>)
 80043d4:	ed93 7a00 	vldr	s14, [r3]
 80043d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043e0:	da31      	bge.n	8004446 <pid_state+0x86>
                  main_state = 11;
                  store_offset((int) ist_druck); 
                  pid_freigabe =0;
                  }

                  sollwert += (rampe1.delta_druck[rampe1.array_nr]*10);
 80043e2:	4b22      	ldr	r3, [pc, #136]	; (800446c <pid_state+0xac>)
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	f102 011e 	add.w	r1, r2, #30
 80043ea:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80043ee:	edd1 7a01 	vldr	s15, [r1, #4]
 80043f2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80043f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80043fa:	491d      	ldr	r1, [pc, #116]	; (8004470 <pid_state+0xb0>)
 80043fc:	edd1 7a00 	vldr	s15, [r1]
 8004400:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004404:	edc1 7a00 	vstr	s15, [r1]
                  motor_zeit++;
 8004408:	481a      	ldr	r0, [pc, #104]	; (8004474 <pid_state+0xb4>)
 800440a:	6801      	ldr	r1, [r0, #0]
 800440c:	3101      	adds	r1, #1
 800440e:	6001      	str	r1, [r0, #0]
                  if ( ist_druck >= rampe1.end_druck_rauf[rampe1.array_nr]) {
 8004410:	f102 010c 	add.w	r1, r2, #12
 8004414:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004418:	ed93 7a01 	vldr	s14, [r3, #4]
 800441c:	4b11      	ldr	r3, [pc, #68]	; (8004464 <pid_state+0xa4>)
 800441e:	edd3 7a00 	vldr	s15, [r3]
 8004422:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800442a:	d8ce      	bhi.n	80043ca <pid_state+0xa>
#ifdef debug_print
                  debug_printf(" Rampen wechsel\n");
#endif
                    rampe1.array_nr ++;
 800442c:	3201      	adds	r2, #1
 800442e:	4b0f      	ldr	r3, [pc, #60]	; (800446c <pid_state+0xac>)
 8004430:	605a      	str	r2, [r3, #4]
                    if ( rampe1.array_nr > rampe1.max_array) {
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	429a      	cmp	r2, r3
 8004436:	ddc8      	ble.n	80043ca <pid_state+0xa>
                        main_state = 11;
 8004438:	220b      	movs	r2, #11
 800443a:	4b0f      	ldr	r3, [pc, #60]	; (8004478 <pid_state+0xb8>)
 800443c:	601a      	str	r2, [r3, #0]
                        pid_freigabe =0;
 800443e:	2200      	movs	r2, #0
 8004440:	4b07      	ldr	r3, [pc, #28]	; (8004460 <pid_state+0xa0>)
 8004442:	601a      	str	r2, [r3, #0]
                    }

              }
 

}
 8004444:	e7c1      	b.n	80043ca <pid_state+0xa>
                  main_state = 11;
 8004446:	220b      	movs	r2, #11
 8004448:	4b0b      	ldr	r3, [pc, #44]	; (8004478 <pid_state+0xb8>)
 800444a:	601a      	str	r2, [r3, #0]
                  store_offset((int) ist_druck); 
 800444c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004450:	ee17 0a90 	vmov	r0, s15
 8004454:	f000 fc46 	bl	8004ce4 <store_offset>
                  pid_freigabe =0;
 8004458:	2200      	movs	r2, #0
 800445a:	4b01      	ldr	r3, [pc, #4]	; (8004460 <pid_state+0xa0>)
 800445c:	601a      	str	r2, [r3, #0]
 800445e:	e7c0      	b.n	80043e2 <pid_state+0x22>
 8004460:	200010e0 	.word	0x200010e0
 8004464:	20000dec 	.word	0x20000dec
 8004468:	20001430 	.word	0x20001430
 800446c:	20000b2c 	.word	0x20000b2c
 8004470:	20000f24 	.word	0x20000f24
 8004474:	20000b14 	.word	0x20000b14
 8004478:	20000200 	.word	0x20000200

0800447c <TIM4_Handler>:
void TIM4_Handler(void)  {
 800447c:	b508      	push	{r3, lr}
  HAL_TIM_IRQHandler(&Tim4Handle);
 800447e:	4805      	ldr	r0, [pc, #20]	; (8004494 <TIM4_Handler+0x18>)
 8004480:	f7ff f919 	bl	80036b6 <HAL_TIM_IRQHandler>
  pid_state(); 
 8004484:	f7ff ff9c 	bl	80043c0 <pid_state>
  timer_m++;
 8004488:	4a03      	ldr	r2, [pc, #12]	; (8004498 <TIM4_Handler+0x1c>)
 800448a:	6813      	ldr	r3, [r2, #0]
 800448c:	3301      	adds	r3, #1
 800448e:	6013      	str	r3, [r2, #0]
 8004490:	bd08      	pop	{r3, pc}
 8004492:	bf00      	nop
 8004494:	20000284 	.word	0x20000284
 8004498:	20000f14 	.word	0x20000f14

0800449c <uart2Init>:




void uart2Init(void) {
tbuf0.in = 0;
 800449c:	4a0a      	ldr	r2, [pc, #40]	; (80044c8 <uart2Init+0x2c>)
 800449e:	2300      	movs	r3, #0
 80044a0:	6013      	str	r3, [r2, #0]
tbuf0.out = 0;
 80044a2:	6053      	str	r3, [r2, #4]
tbuf0.state =0;
 80044a4:	7213      	strb	r3, [r2, #8]
tbuf0.inh =0;
 80044a6:	60d3      	str	r3, [r2, #12]
tx_restart0 = 1;
 80044a8:	2101      	movs	r1, #1
 80044aa:	4a08      	ldr	r2, [pc, #32]	; (80044cc <uart2Init+0x30>)
 80044ac:	6011      	str	r1, [r2, #0]

rbuf0.in = 0;
 80044ae:	4a08      	ldr	r2, [pc, #32]	; (80044d0 <uart2Init+0x34>)
 80044b0:	6013      	str	r3, [r2, #0]
rbuf0.out = 0;
 80044b2:	6053      	str	r3, [r2, #4]
rbuf0.inh =0;
 80044b4:	60d3      	str	r3, [r2, #12]
ser_in_flag0 =0;
 80044b6:	4a07      	ldr	r2, [pc, #28]	; (80044d4 <uart2Init+0x38>)
 80044b8:	7013      	strb	r3, [r2, #0]
__HAL_UART_ENABLE_IT(&UartHandle, UART_IT_RXNE);
 80044ba:	4b07      	ldr	r3, [pc, #28]	; (80044d8 <uart2Init+0x3c>)
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	6813      	ldr	r3, [r2, #0]
 80044c0:	f043 0320 	orr.w	r3, r3, #32
 80044c4:	6013      	str	r3, [r2, #0]
 80044c6:	4770      	bx	lr
 80044c8:	200006dc 	.word	0x200006dc
 80044cc:	20000f68 	.word	0x20000f68
 80044d0:	200002c8 	.word	0x200002c8
 80044d4:	20000b1c 	.word	0x20000b1c
 80044d8:	2000132c 	.word	0x2000132c

080044dc <reset_in_0_buff>:
  rbuf0.in = 0;
  rbuf0.out=0;
  ser_in_flag0 =0;
}
void reset_in_0_buff( void) {
    rbuf0.in=0;          /* Next In Index */
 80044dc:	4a04      	ldr	r2, [pc, #16]	; (80044f0 <reset_in_0_buff+0x14>)
 80044de:	2300      	movs	r3, #0
 80044e0:	6013      	str	r3, [r2, #0]
    rbuf0.out=0;         /* Next Out Index */
 80044e2:	6053      	str	r3, [r2, #4]
    rbuf0.state=0;      /* f?r Slip       */
 80044e4:	7213      	strb	r3, [r2, #8]
    rbuf0.inh=0;        /* f?r slip           */
 80044e6:	60d3      	str	r3, [r2, #12]
    ser_in_flag0  =0;
 80044e8:	4a02      	ldr	r2, [pc, #8]	; (80044f4 <reset_in_0_buff+0x18>)
 80044ea:	7013      	strb	r3, [r2, #0]
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	200002c8 	.word	0x200002c8
 80044f4:	20000b1c 	.word	0x20000b1c

080044f8 <com_putchar0>:

If the buffer is full, return an error value.

------------------------------------------------*/
c &= 0x00ff;
if (SIO_TBUFLEN >= TBUF_SIZE) {
 80044f8:	4b09      	ldr	r3, [pc, #36]	; (8004520 <com_putchar0+0x28>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	b29b      	uxth	r3, r3
 8004502:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004506:	d208      	bcs.n	800451a <com_putchar0+0x22>
//
//  }
//
//else  {

    p->buf [p->in & (TBUF_SIZE - 1)] = c;
 8004508:	f3c2 0308 	ubfx	r3, r2, #0, #9
 800450c:	4904      	ldr	r1, [pc, #16]	; (8004520 <com_putchar0+0x28>)
 800450e:	440b      	add	r3, r1
 8004510:	7458      	strb	r0, [r3, #17]
    p->in++;
 8004512:	3201      	adds	r2, #1
 8004514:	600a      	str	r2, [r1, #0]
  //}
return (0);
 8004516:	2000      	movs	r0, #0
 8004518:	4770      	bx	lr
    return (-1);
 800451a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800451e:	4770      	bx	lr
 8004520:	200006dc 	.word	0x200006dc

08004524 <print_f0>:

void print_f0( char * text) {
 8004524:	b538      	push	{r3, r4, r5, lr}
char c;
char start;
while(tx_restart0 ==0) {}
 8004526:	4b0f      	ldr	r3, [pc, #60]	; (8004564 <print_f0+0x40>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0fb      	beq.n	8004526 <print_f0+0x2>
tbuf0.in =0;
 800452e:	4b0e      	ldr	r3, [pc, #56]	; (8004568 <print_f0+0x44>)
 8004530:	2200      	movs	r2, #0
 8004532:	601a      	str	r2, [r3, #0]
tbuf0.out =0;  
 8004534:	605a      	str	r2, [r3, #4]
start =  * text ++;
 8004536:	1c44      	adds	r4, r0, #1
 8004538:	7805      	ldrb	r5, [r0, #0]
  while ( ( * text) !=0 ) {
 800453a:	e002      	b.n	8004542 <print_f0+0x1e>
    com_putchar0( * text ++);
 800453c:	3401      	adds	r4, #1
 800453e:	f7ff ffdb 	bl	80044f8 <com_putchar0>
  while ( ( * text) !=0 ) {
 8004542:	7820      	ldrb	r0, [r4, #0]
 8004544:	2800      	cmp	r0, #0
 8004546:	d1f9      	bne.n	800453c <print_f0+0x18>
  }
  tx_restart0 = 0;
 8004548:	2200      	movs	r2, #0
 800454a:	4b06      	ldr	r3, [pc, #24]	; (8004564 <print_f0+0x40>)
 800454c:	601a      	str	r2, [r3, #0]
#ifdef  RS485
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_SET);
#endif
  __HAL_USART_ENABLE_IT(&UartHandle,USART_IT_TC);
 800454e:	4a07      	ldr	r2, [pc, #28]	; (800456c <print_f0+0x48>)
 8004550:	6811      	ldr	r1, [r2, #0]
 8004552:	680b      	ldr	r3, [r1, #0]
 8004554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004558:	600b      	str	r3, [r1, #0]
  UartHandle.Instance->TDR = start;
 800455a:	6813      	ldr	r3, [r2, #0]
 800455c:	b2ad      	uxth	r5, r5
 800455e:	851d      	strh	r5, [r3, #40]	; 0x28
 8004560:	bd38      	pop	{r3, r4, r5, pc}
 8004562:	bf00      	nop
 8004564:	20000f68 	.word	0x20000f68
 8004568:	200006dc 	.word	0x200006dc
 800456c:	2000132c 	.word	0x2000132c

08004570 <print_f_lf0>:
} 



void print_f_lf0( char * text) {
 8004570:	b538      	push	{r3, r4, r5, lr}
char c;
char start;
 while(tx_restart0 ==0) { }
 8004572:	4b12      	ldr	r3, [pc, #72]	; (80045bc <print_f_lf0+0x4c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0fb      	beq.n	8004572 <print_f_lf0+0x2>
 tbuf0.in =0;
 800457a:	4b11      	ldr	r3, [pc, #68]	; (80045c0 <print_f_lf0+0x50>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
tbuf0.out =0;  
 8004580:	605a      	str	r2, [r3, #4]
 start =  * text ++;
 8004582:	1c44      	adds	r4, r0, #1
 8004584:	7805      	ldrb	r5, [r0, #0]
  while ( ( * text) !=0 ) {
 8004586:	e002      	b.n	800458e <print_f_lf0+0x1e>
    com_putchar0( * text ++);
 8004588:	3401      	adds	r4, #1
 800458a:	f7ff ffb5 	bl	80044f8 <com_putchar0>
  while ( ( * text) !=0 ) {
 800458e:	7820      	ldrb	r0, [r4, #0]
 8004590:	2800      	cmp	r0, #0
 8004592:	d1f9      	bne.n	8004588 <print_f_lf0+0x18>
    }	
  com_putchar0(0x0a);
 8004594:	200a      	movs	r0, #10
 8004596:	f7ff ffaf 	bl	80044f8 <com_putchar0>
  com_putchar0(0x0d);
 800459a:	200d      	movs	r0, #13
 800459c:	f7ff ffac 	bl	80044f8 <com_putchar0>
  
  tx_restart0 = 0;
 80045a0:	2200      	movs	r2, #0
 80045a2:	4b06      	ldr	r3, [pc, #24]	; (80045bc <print_f_lf0+0x4c>)
 80045a4:	601a      	str	r2, [r3, #0]
#ifdef  RS485
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_SET);
#endif
   __HAL_USART_ENABLE_IT(&UartHandle,USART_IT_TC);
 80045a6:	4a07      	ldr	r2, [pc, #28]	; (80045c4 <print_f_lf0+0x54>)
 80045a8:	6811      	ldr	r1, [r2, #0]
 80045aa:	680b      	ldr	r3, [r1, #0]
 80045ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045b0:	600b      	str	r3, [r1, #0]
  UartHandle.Instance->TDR = start;
 80045b2:	6813      	ldr	r3, [r2, #0]
 80045b4:	b2ad      	uxth	r5, r5
 80045b6:	851d      	strh	r5, [r3, #40]	; 0x28
 80045b8:	bd38      	pop	{r3, r4, r5, pc}
 80045ba:	bf00      	nop
 80045bc:	20000f68 	.word	0x20000f68
 80045c0:	200006dc 	.word	0x200006dc
 80045c4:	2000132c 	.word	0x2000132c

080045c8 <get_in_buff_len>:

}

int get_in_buff_len(void) {
int erg;
  erg = rbuf0.in-rbuf0.out;
 80045c8:	4b02      	ldr	r3, [pc, #8]	; (80045d4 <get_in_buff_len+0xc>)
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]

return erg;
}
 80045ce:	1ac0      	subs	r0, r0, r3
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	200002c8 	.word	0x200002c8

080045d8 <get_char>:
unsigned char get_char(void) {
unsigned char c;
c= rbuf0.buf [(rbuf0.out++) & (RBUF_SIZE - 1)];
 80045d8:	4b04      	ldr	r3, [pc, #16]	; (80045ec <get_char+0x14>)
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	1c51      	adds	r1, r2, #1
 80045de:	6059      	str	r1, [r3, #4]
 80045e0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80045e4:	4413      	add	r3, r2
 return c;
}
 80045e6:	7c58      	ldrb	r0, [r3, #17]
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	200002c8 	.word	0x200002c8

080045f0 <uart_rx_tx_irq>:





void uart_rx_tx_irq(void) {
 80045f0:	b410      	push	{r4}
 80045f2:	b083      	sub	sp, #12
unsigned int interrupt_identification;
unsigned int int_bit;
unsigned int i,j;
int k;
 j =0;
 if ( __HAL_USART_GET_FLAG(&UartHandle, USART_FLAG_RXNE) == TRUE){
 80045f4:	4b47      	ldr	r3, [pc, #284]	; (8004714 <uart_rx_tx_irq+0x124>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	69da      	ldr	r2, [r3, #28]
 80045fa:	f012 0f20 	tst.w	r2, #32
 80045fe:	d04a      	beq.n	8004696 <uart_rx_tx_irq+0xa6>
    cx = UartHandle.Instance->RDR;
 8004600:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	f88d 2007 	strb.w	r2, [sp, #7]
    j|=0x0001;
    __HAL_USART_CLEAR_FLAG(&UartHandle,USART_FLAG_RXNE); 
 8004608:	2220      	movs	r2, #32
 800460a:	621a      	str	r2, [r3, #32]
    switch (rbuf0.state) {
 800460c:	4a42      	ldr	r2, [pc, #264]	; (8004718 <uart_rx_tx_irq+0x128>)
 800460e:	7a12      	ldrb	r2, [r2, #8]
 8004610:	2a01      	cmp	r2, #1
 8004612:	d00f      	beq.n	8004634 <uart_rx_tx_irq+0x44>
 8004614:	b11a      	cbz	r2, 800461e <uart_rx_tx_irq+0x2e>
 8004616:	2a02      	cmp	r2, #2
 8004618:	d030      	beq.n	800467c <uart_rx_tx_irq+0x8c>
    j|=0x0001;
 800461a:	2201      	movs	r2, #1
 800461c:	e03c      	b.n	8004698 <uart_rx_tx_irq+0xa8>
          case 0: if (cx == ESC ) { rbuf0.state =1; }
 800461e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004622:	b2d2      	uxtb	r2, r2
 8004624:	2a41      	cmp	r2, #65	; 0x41
 8004626:	d001      	beq.n	800462c <uart_rx_tx_irq+0x3c>
    j|=0x0001;
 8004628:	2201      	movs	r2, #1
 800462a:	e035      	b.n	8004698 <uart_rx_tx_irq+0xa8>
          case 0: if (cx == ESC ) { rbuf0.state =1; }
 800462c:	2201      	movs	r2, #1
 800462e:	493a      	ldr	r1, [pc, #232]	; (8004718 <uart_rx_tx_irq+0x128>)
 8004630:	720a      	strb	r2, [r1, #8]
 8004632:	e031      	b.n	8004698 <uart_rx_tx_irq+0xa8>
          break;
          case 1: if ( cx == END) { 
 8004634:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004638:	b2d2      	uxtb	r2, r2
 800463a:	2a5a      	cmp	r2, #90	; 0x5a
 800463c:	d010      	beq.n	8004660 <uart_rx_tx_irq+0x70>
                      ser_in_flag0 ++; 
                      rbuf0.state =0;
                      }
                  else { if ( cx == ESC ) { rbuf0.state = 2; }
 800463e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	2a41      	cmp	r2, #65	; 0x41
 8004646:	d014      	beq.n	8004672 <uart_rx_tx_irq+0x82>
                        else {
                            rbuf0.buf [rbuf0.in & (RBUF_SIZE-1)] = cx;
 8004648:	4933      	ldr	r1, [pc, #204]	; (8004718 <uart_rx_tx_irq+0x128>)
 800464a:	680a      	ldr	r2, [r1, #0]
 800464c:	f3c2 0009 	ubfx	r0, r2, #0, #10
 8004650:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8004654:	4408      	add	r0, r1
 8004656:	7444      	strb	r4, [r0, #17]
                            rbuf0.in++;
 8004658:	3201      	adds	r2, #1
 800465a:	600a      	str	r2, [r1, #0]
    j|=0x0001;
 800465c:	2201      	movs	r2, #1
 800465e:	e01b      	b.n	8004698 <uart_rx_tx_irq+0xa8>
                      ser_in_flag0 ++; 
 8004660:	492e      	ldr	r1, [pc, #184]	; (800471c <uart_rx_tx_irq+0x12c>)
 8004662:	780a      	ldrb	r2, [r1, #0]
 8004664:	3201      	adds	r2, #1
 8004666:	700a      	strb	r2, [r1, #0]
                      rbuf0.state =0;
 8004668:	2100      	movs	r1, #0
 800466a:	4a2b      	ldr	r2, [pc, #172]	; (8004718 <uart_rx_tx_irq+0x128>)
 800466c:	7211      	strb	r1, [r2, #8]
    j|=0x0001;
 800466e:	2201      	movs	r2, #1
 8004670:	e012      	b.n	8004698 <uart_rx_tx_irq+0xa8>
                  else { if ( cx == ESC ) { rbuf0.state = 2; }
 8004672:	2102      	movs	r1, #2
 8004674:	4a28      	ldr	r2, [pc, #160]	; (8004718 <uart_rx_tx_irq+0x128>)
 8004676:	7211      	strb	r1, [r2, #8]
    j|=0x0001;
 8004678:	2201      	movs	r2, #1
 800467a:	e00d      	b.n	8004698 <uart_rx_tx_irq+0xa8>
                            }
                          
          break;            
          case 2:  rbuf0.buf [rbuf0.in & (RBUF_SIZE-1)] = cx;
 800467c:	4926      	ldr	r1, [pc, #152]	; (8004718 <uart_rx_tx_irq+0x128>)
 800467e:	680a      	ldr	r2, [r1, #0]
 8004680:	f3c2 0009 	ubfx	r0, r2, #0, #10
 8004684:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8004688:	4408      	add	r0, r1
 800468a:	7444      	strb	r4, [r0, #17]
                   rbuf0.in++;
 800468c:	3201      	adds	r2, #1
 800468e:	600a      	str	r2, [r1, #0]
                   rbuf0.state = 1;
 8004690:	2201      	movs	r2, #1
 8004692:	720a      	strb	r2, [r1, #8]
          break;
 8004694:	e000      	b.n	8004698 <uart_rx_tx_irq+0xa8>
 j =0;
 8004696:	2200      	movs	r2, #0
          }
      }
    }
  if ( __HAL_USART_GET_FLAG(&UartHandle,USART_FLAG_TC)== TRUE){   
 8004698:	69d9      	ldr	r1, [r3, #28]
 800469a:	f011 0f40 	tst.w	r1, #64	; 0x40
 800469e:	d017      	beq.n	80046d0 <uart_rx_tx_irq+0xe0>
      __HAL_USART_CLEAR_FLAG(&UartHandle,USART_FLAG_TC); 
 80046a0:	2140      	movs	r1, #64	; 0x40
 80046a2:	6219      	str	r1, [r3, #32]
      j|=0x0002;
 80046a4:	f042 0202 	orr.w	r2, r2, #2
      if (tbuf0.in != tbuf0.out)      {
 80046a8:	491d      	ldr	r1, [pc, #116]	; (8004720 <uart_rx_tx_irq+0x130>)
 80046aa:	6808      	ldr	r0, [r1, #0]
 80046ac:	6849      	ldr	r1, [r1, #4]
 80046ae:	4288      	cmp	r0, r1
 80046b0:	d024      	beq.n	80046fc <uart_rx_tx_irq+0x10c>
          
           cx = tbuf0.buf [tbuf0.out & (TBUF_SIZE-1)];
 80046b2:	f3c1 0008 	ubfx	r0, r1, #0, #9
 80046b6:	4c1a      	ldr	r4, [pc, #104]	; (8004720 <uart_rx_tx_irq+0x130>)
 80046b8:	4420      	add	r0, r4
 80046ba:	7c40      	ldrb	r0, [r0, #17]
 80046bc:	f88d 0007 	strb.w	r0, [sp, #7]
           UartHandle.Instance->TDR = cx;
 80046c0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80046c4:	8518      	strh	r0, [r3, #40]	; 0x28
           
           tbuf0.out++;
 80046c6:	3101      	adds	r1, #1
 80046c8:	6061      	str	r1, [r4, #4]
           tx_restart0 = 0;
 80046ca:	2100      	movs	r1, #0
 80046cc:	4b15      	ldr	r3, [pc, #84]	; (8004724 <uart_rx_tx_irq+0x134>)
 80046ce:	6019      	str	r1, [r3, #0]
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_RESET);
#endif

          }
  }
 if ( j ==0) {
 80046d0:	b982      	cbnz	r2, 80046f4 <uart_rx_tx_irq+0x104>
  k=0;
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_PEF);
 80046d2:	4b10      	ldr	r3, [pc, #64]	; (8004714 <uart_rx_tx_irq+0x124>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2201      	movs	r2, #1
 80046d8:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_FEF);
 80046da:	2202      	movs	r2, #2
 80046dc:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_NEF);
 80046de:	2204      	movs	r2, #4
 80046e0:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_OREF);
 80046e2:	2208      	movs	r2, #8
 80046e4:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_IDLEF);
 80046e6:	2210      	movs	r2, #16
 80046e8:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_TCF);
 80046ea:	2240      	movs	r2, #64	; 0x40
 80046ec:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_CTSF);
 80046ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046f2:	621a      	str	r2, [r3, #32]

 }

//  USART_ClearITPendingBits(USART2, 0x00121b5f);

}
 80046f4:	b003      	add	sp, #12
 80046f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046fa:	4770      	bx	lr
          tx_restart0 = 1;
 80046fc:	2001      	movs	r0, #1
 80046fe:	4909      	ldr	r1, [pc, #36]	; (8004724 <uart_rx_tx_irq+0x134>)
 8004700:	6008      	str	r0, [r1, #0]
          tbuf0.in = tbuf0.out =0;
 8004702:	4907      	ldr	r1, [pc, #28]	; (8004720 <uart_rx_tx_irq+0x130>)
 8004704:	2000      	movs	r0, #0
 8004706:	6048      	str	r0, [r1, #4]
 8004708:	6008      	str	r0, [r1, #0]
          __HAL_USART_DISABLE_IT(&UartHandle,USART_IT_TC);
 800470a:	6819      	ldr	r1, [r3, #0]
 800470c:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8004710:	6019      	str	r1, [r3, #0]
 8004712:	e7dd      	b.n	80046d0 <uart_rx_tx_irq+0xe0>
 8004714:	2000132c 	.word	0x2000132c
 8004718:	200002c8 	.word	0x200002c8
 800471c:	20000b1c 	.word	0x20000b1c
 8004720:	200006dc 	.word	0x200006dc
 8004724:	20000f68 	.word	0x20000f68

08004728 <EEP_CS>:
char eep_write_byte(char val) ;




void EEP_CS(int art){
 8004728:	b508      	push	{r3, lr}
  if ( art ==0) {   Spi1_Cs_LOW() ;   }
 800472a:	b138      	cbz	r0, 800473c <EEP_CS+0x14>
      
  else {            Spi1_Cs_HIGH();     }
 800472c:	2201      	movs	r2, #1
 800472e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004736:	f7fd ff12 	bl	800255e <HAL_GPIO_WritePin>
 800473a:	bd08      	pop	{r3, pc}
  if ( art ==0) {   Spi1_Cs_LOW() ;   }
 800473c:	2200      	movs	r2, #0
 800473e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004746:	f7fd ff0a 	bl	800255e <HAL_GPIO_WritePin>
 800474a:	bd08      	pop	{r3, pc}

0800474c <init_eep>:
}
void init_eep(void)
{
 800474c:	b508      	push	{r3, lr}
 char c;
 
 Spi1_Sclk_HIGH();  
 800474e:	2201      	movs	r2, #1
 8004750:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004754:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004758:	f7fd ff01 	bl	800255e <HAL_GPIO_WritePin>
 

 EEP_CS(1); 
 800475c:	2001      	movs	r0, #1
 800475e:	f7ff ffe3 	bl	8004728 <EEP_CS>
 8004762:	bd08      	pop	{r3, pc}

08004764 <eep_write_byte>:
    EEP_CS(1);	
 return c;
}

char eep_write_byte(char val)
{
 8004764:	b538      	push	{r3, r4, r5, lr}
 8004766:	4605      	mov	r5, r0
 char c;
   c =0; 
   EEP_CS(0);
 8004768:	2000      	movs	r0, #0
 800476a:	f7ff ffdd 	bl	8004728 <EEP_CS>
   if ( val & 0x80) { Spi1_Mosi_HIGH(); }
 800476e:	f015 0f80 	tst.w	r5, #128	; 0x80
 8004772:	f040 8111 	bne.w	8004998 <eep_write_byte+0x234>
   else             { Spi1_Mosi_LOW();  }
 8004776:	2200      	movs	r2, #0
 8004778:	f44f 7100 	mov.w	r1, #512	; 0x200
 800477c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004780:	f7fd feed 	bl	800255e <HAL_GPIO_WritePin>
   Spi1_Sclk_LOW();
 8004784:	2200      	movs	r2, #0
 8004786:	f44f 7180 	mov.w	r1, #256	; 0x100
 800478a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800478e:	f7fd fee6 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 8004792:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800479a:	f7fd fed9 	bl	8002550 <HAL_GPIO_ReadPin>
 800479e:	4604      	mov	r4, r0
   Spi1_Sclk_HIGH(); 
 80047a0:	2201      	movs	r2, #1
 80047a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047aa:	f7fd fed8 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x40) { Spi1_Mosi_HIGH(); }
 80047ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80047b2:	f000 80f9 	beq.w	80049a8 <eep_write_byte+0x244>
 80047b6:	2201      	movs	r2, #1
 80047b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047c0:	f7fd fecd 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 80047c4:	2200      	movs	r2, #0
 80047c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047ce:	f7fd fec6 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 80047d2:	0064      	lsls	r4, r4, #1
 80047d4:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 80047d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047de:	f7fd feb7 	bl	8002550 <HAL_GPIO_ReadPin>
 80047e2:	4304      	orrs	r4, r0
 80047e4:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 80047e6:	2201      	movs	r2, #1
 80047e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047f0:	f7fd feb5 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x20) { Spi1_Mosi_HIGH(); }
 80047f4:	f015 0f20 	tst.w	r5, #32
 80047f8:	f000 80de 	beq.w	80049b8 <eep_write_byte+0x254>
 80047fc:	2201      	movs	r2, #1
 80047fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004802:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004806:	f7fd feaa 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 800480a:	2200      	movs	r2, #0
 800480c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004810:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004814:	f7fd fea3 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 8004818:	0064      	lsls	r4, r4, #1
 800481a:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 800481c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004820:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004824:	f7fd fe94 	bl	8002550 <HAL_GPIO_ReadPin>
 8004828:	4304      	orrs	r4, r0
 800482a:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 800482c:	2201      	movs	r2, #1
 800482e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004832:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004836:	f7fd fe92 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x10) { Spi1_Mosi_HIGH(); }
 800483a:	f015 0f10 	tst.w	r5, #16
 800483e:	f000 80c3 	beq.w	80049c8 <eep_write_byte+0x264>
 8004842:	2201      	movs	r2, #1
 8004844:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004848:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800484c:	f7fd fe87 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 8004850:	2200      	movs	r2, #0
 8004852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800485a:	f7fd fe80 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 800485e:	0064      	lsls	r4, r4, #1
 8004860:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 8004862:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800486a:	f7fd fe71 	bl	8002550 <HAL_GPIO_ReadPin>
 800486e:	4304      	orrs	r4, r0
 8004870:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH();
 8004872:	2201      	movs	r2, #1
 8004874:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004878:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800487c:	f7fd fe6f 	bl	800255e <HAL_GPIO_WritePin>
    
   if ( val & 0x08) { Spi1_Mosi_HIGH(); }
 8004880:	f015 0f08 	tst.w	r5, #8
 8004884:	f000 80a8 	beq.w	80049d8 <eep_write_byte+0x274>
 8004888:	2201      	movs	r2, #1
 800488a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800488e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004892:	f7fd fe64 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 8004896:	2200      	movs	r2, #0
 8004898:	f44f 7180 	mov.w	r1, #256	; 0x100
 800489c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048a0:	f7fd fe5d 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 80048a4:	0064      	lsls	r4, r4, #1
 80048a6:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 80048a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80048ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048b0:	f7fd fe4e 	bl	8002550 <HAL_GPIO_ReadPin>
 80048b4:	4304      	orrs	r4, r0
 80048b6:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 80048b8:	2201      	movs	r2, #1
 80048ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048c2:	f7fd fe4c 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x04) { Spi1_Mosi_HIGH(); }
 80048c6:	f015 0f04 	tst.w	r5, #4
 80048ca:	f000 808d 	beq.w	80049e8 <eep_write_byte+0x284>
 80048ce:	2201      	movs	r2, #1
 80048d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80048d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048d8:	f7fd fe41 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 80048dc:	2200      	movs	r2, #0
 80048de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048e6:	f7fd fe3a 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 80048ea:	0064      	lsls	r4, r4, #1
 80048ec:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 80048ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80048f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048f6:	f7fd fe2b 	bl	8002550 <HAL_GPIO_ReadPin>
 80048fa:	4304      	orrs	r4, r0
 80048fc:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH();
 80048fe:	2201      	movs	r2, #1
 8004900:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004904:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004908:	f7fd fe29 	bl	800255e <HAL_GPIO_WritePin>
    
   if ( val & 0x02) { Spi1_Mosi_HIGH(); }
 800490c:	f015 0f02 	tst.w	r5, #2
 8004910:	d072      	beq.n	80049f8 <eep_write_byte+0x294>
 8004912:	2201      	movs	r2, #1
 8004914:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800491c:	f7fd fe1f 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 8004920:	2200      	movs	r2, #0
 8004922:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004926:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800492a:	f7fd fe18 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 800492e:	0064      	lsls	r4, r4, #1
 8004930:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 8004932:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004936:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800493a:	f7fd fe09 	bl	8002550 <HAL_GPIO_ReadPin>
 800493e:	4304      	orrs	r4, r0
 8004940:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 8004942:	2201      	movs	r2, #1
 8004944:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800494c:	f7fd fe07 	bl	800255e <HAL_GPIO_WritePin>
   
   if ( val & 0x01) { Spi1_Mosi_HIGH(); }
 8004950:	f015 0f01 	tst.w	r5, #1
 8004954:	d158      	bne.n	8004a08 <eep_write_byte+0x2a4>
   else             { Spi1_Mosi_LOW();  }
 8004956:	2200      	movs	r2, #0
 8004958:	f44f 7100 	mov.w	r1, #512	; 0x200
 800495c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004960:	f7fd fdfd 	bl	800255e <HAL_GPIO_WritePin>
   Spi1_Sclk_LOW();
 8004964:	2200      	movs	r2, #0
 8004966:	f44f 7180 	mov.w	r1, #256	; 0x100
 800496a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800496e:	f7fd fdf6 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 8004972:	0064      	lsls	r4, r4, #1
 8004974:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 8004976:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800497a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800497e:	f7fd fde7 	bl	8002550 <HAL_GPIO_ReadPin>
 8004982:	4304      	orrs	r4, r0
 8004984:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 8004986:	2201      	movs	r2, #1
 8004988:	f44f 7180 	mov.w	r1, #256	; 0x100
 800498c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004990:	f7fd fde5 	bl	800255e <HAL_GPIO_WritePin>


  //c = SPI2_Read( val);
 
 return c;
}	
 8004994:	4620      	mov	r0, r4
 8004996:	bd38      	pop	{r3, r4, r5, pc}
   if ( val & 0x80) { Spi1_Mosi_HIGH(); }
 8004998:	2201      	movs	r2, #1
 800499a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800499e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049a2:	f7fd fddc 	bl	800255e <HAL_GPIO_WritePin>
 80049a6:	e6ed      	b.n	8004784 <eep_write_byte+0x20>
   else             { Spi1_Mosi_LOW();  }
 80049a8:	2200      	movs	r2, #0
 80049aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049b2:	f7fd fdd4 	bl	800255e <HAL_GPIO_WritePin>
 80049b6:	e705      	b.n	80047c4 <eep_write_byte+0x60>
   else             { Spi1_Mosi_LOW();  }
 80049b8:	2200      	movs	r2, #0
 80049ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049c2:	f7fd fdcc 	bl	800255e <HAL_GPIO_WritePin>
 80049c6:	e720      	b.n	800480a <eep_write_byte+0xa6>
   else             { Spi1_Mosi_LOW();  }
 80049c8:	2200      	movs	r2, #0
 80049ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049d2:	f7fd fdc4 	bl	800255e <HAL_GPIO_WritePin>
 80049d6:	e73b      	b.n	8004850 <eep_write_byte+0xec>
   else             { Spi1_Mosi_LOW();  }
 80049d8:	2200      	movs	r2, #0
 80049da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049e2:	f7fd fdbc 	bl	800255e <HAL_GPIO_WritePin>
 80049e6:	e756      	b.n	8004896 <eep_write_byte+0x132>
   else             { Spi1_Mosi_LOW();  }
 80049e8:	2200      	movs	r2, #0
 80049ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049f2:	f7fd fdb4 	bl	800255e <HAL_GPIO_WritePin>
 80049f6:	e771      	b.n	80048dc <eep_write_byte+0x178>
   else             { Spi1_Mosi_LOW();  }
 80049f8:	2200      	movs	r2, #0
 80049fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a02:	f7fd fdac 	bl	800255e <HAL_GPIO_WritePin>
 8004a06:	e78b      	b.n	8004920 <eep_write_byte+0x1bc>
   if ( val & 0x01) { Spi1_Mosi_HIGH(); }
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a12:	f7fd fda4 	bl	800255e <HAL_GPIO_WritePin>
 8004a16:	e7a5      	b.n	8004964 <eep_write_byte+0x200>

08004a18 <eep_get_status>:
{
 8004a18:	b510      	push	{r4, lr}
    EEP_CS(0);
 8004a1a:	2000      	movs	r0, #0
 8004a1c:	f7ff fe84 	bl	8004728 <EEP_CS>
    c = eep_write_byte(eep_status_read);
 8004a20:	20d7      	movs	r0, #215	; 0xd7
 8004a22:	f7ff fe9f 	bl	8004764 <eep_write_byte>
    c = eep_write_byte(0xaa);	// dummy write  
 8004a26:	20aa      	movs	r0, #170	; 0xaa
 8004a28:	f7ff fe9c 	bl	8004764 <eep_write_byte>
 8004a2c:	4604      	mov	r4, r0
    EEP_CS(1);	
 8004a2e:	2001      	movs	r0, #1
 8004a30:	f7ff fe7a 	bl	8004728 <EEP_CS>
}
 8004a34:	4620      	mov	r0, r4
 8004a36:	bd10      	pop	{r4, pc}

08004a38 <eep_set_bef>:




void eep_set_bef(int anzahl,char * block)
{
 8004a38:	b570      	push	{r4, r5, r6, lr}
 8004a3a:	4605      	mov	r5, r0
 8004a3c:	460e      	mov	r6, r1
 int a;
 char d;
   EEP_CS( 0) ;  	// und bleibt es auch
 8004a3e:	2000      	movs	r0, #0
 8004a40:	f7ff fe72 	bl	8004728 <EEP_CS>
   a=0;
 8004a44:	2300      	movs	r3, #0
   while ( a < anzahl)
 8004a46:	e004      	b.n	8004a52 <eep_set_bef+0x1a>
      {    d =  eep_write_byte(block[a++]);      }  
 8004a48:	1c5c      	adds	r4, r3, #1
 8004a4a:	5cf0      	ldrb	r0, [r6, r3]
 8004a4c:	f7ff fe8a 	bl	8004764 <eep_write_byte>
 8004a50:	4623      	mov	r3, r4
   while ( a < anzahl)
 8004a52:	42ab      	cmp	r3, r5
 8004a54:	dbf8      	blt.n	8004a48 <eep_set_bef+0x10>
}	
 8004a56:	bd70      	pop	{r4, r5, r6, pc}

08004a58 <eep_get_val>:

void eep_get_val(int anzahl,char * block)
{
 8004a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5a:	4606      	mov	r6, r0
 8004a5c:	460f      	mov	r7, r1
 int a;
 EEP_CS(0) ;  	// und bleibt es auch
 8004a5e:	2000      	movs	r0, #0
 8004a60:	f7ff fe62 	bl	8004728 <EEP_CS>
 a=0;
 8004a64:	2400      	movs	r4, #0
 while ( a < anzahl)
 8004a66:	e005      	b.n	8004a74 <eep_get_val+0x1c>
   {     block[a++]= eep_write_byte(0);   }  
 8004a68:	1c65      	adds	r5, r4, #1
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	f7ff fe7a 	bl	8004764 <eep_write_byte>
 8004a70:	5538      	strb	r0, [r7, r4]
 8004a72:	462c      	mov	r4, r5
 while ( a < anzahl)
 8004a74:	42b4      	cmp	r4, r6
 8004a76:	dbf7      	blt.n	8004a68 <eep_get_val+0x10>

}	
 8004a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a7c <eep_get_block>:


void eep_get_block( int adr,char * block)
{
 8004a7c:	b538      	push	{r3, r4, r5, lr}
 8004a7e:	4604      	mov	r4, r0
 8004a80:	460d      	mov	r5, r1

int k,j;
char erg;	
  erg = eep_get_status( );
 8004a82:	f7ff ffc9 	bl	8004a18 <eep_get_status>
  while ( (erg & 0x80) ==0 )  {erg = eep_get_status( ); } 
 8004a86:	e001      	b.n	8004a8c <eep_get_block+0x10>
 8004a88:	f7ff ffc6 	bl	8004a18 <eep_get_status>
 8004a8c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004a90:	d0fa      	beq.n	8004a88 <eep_get_block+0xc>
  k = adr<<3;
 8004a92:	00e0      	lsls	r0, r4, #3
  j =0;
  adr_buffer[j++]=eep_main_page_read;
 8004a94:	490c      	ldr	r1, [pc, #48]	; (8004ac8 <eep_get_block+0x4c>)
 8004a96:	23d2      	movs	r3, #210	; 0xd2
 8004a98:	700b      	strb	r3, [r1, #0]
  adr_buffer[j++]= (char ) (k>>8);
 8004a9a:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8004a9e:	704b      	strb	r3, [r1, #1]
  adr_buffer[j++]= (char )  k;
 8004aa0:	7088      	strb	r0, [r1, #2]
  adr_buffer[j++]= 0x00;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	70cb      	strb	r3, [r1, #3]
  adr_buffer[j++]= 0x00;
 8004aa6:	710b      	strb	r3, [r1, #4]
  adr_buffer[j++]= 0x00;
 8004aa8:	714b      	strb	r3, [r1, #5]
  adr_buffer[j++]= 0x00; 
 8004aaa:	718b      	strb	r3, [r1, #6]
  adr_buffer[j++]= 0x00;   
 8004aac:	71cb      	strb	r3, [r1, #7]
  eep_set_bef(j,adr_buffer);
 8004aae:	2008      	movs	r0, #8
 8004ab0:	f7ff ffc2 	bl	8004a38 <eep_set_bef>

  eep_get_val(256, block);
 8004ab4:	4629      	mov	r1, r5
 8004ab6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004aba:	f7ff ffcd 	bl	8004a58 <eep_get_val>
  EEP_CS( 1);	
 8004abe:	2001      	movs	r0, #1
 8004ac0:	f7ff fe32 	bl	8004728 <EEP_CS>
 8004ac4:	bd38      	pop	{r3, r4, r5, pc}
 8004ac6:	bf00      	nop
 8004ac8:	20000af0 	.word	0x20000af0

08004acc <eep_set_block>:

}

void eep_set_block( int adr,char * block)
{ int k,j;
 8004acc:	b538      	push	{r3, r4, r5, lr}
 8004ace:	4604      	mov	r4, r0
 8004ad0:	460d      	mov	r5, r1
  char erg ;
  erg = eep_get_status( );
 8004ad2:	f7ff ffa1 	bl	8004a18 <eep_get_status>
  while ( (erg & 0x80) ==0 )  {erg = eep_get_status( ); }  
 8004ad6:	e001      	b.n	8004adc <eep_set_block+0x10>
 8004ad8:	f7ff ff9e 	bl	8004a18 <eep_get_status>
 8004adc:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004ae0:	d0fa      	beq.n	8004ad8 <eep_set_block+0xc>
  k = adr<<2;
  j =0;
  adr_buffer[j++]=eep_write_buffer1;
 8004ae2:	491b      	ldr	r1, [pc, #108]	; (8004b50 <eep_set_block+0x84>)
 8004ae4:	2384      	movs	r3, #132	; 0x84
 8004ae6:	700b      	strb	r3, [r1, #0]
  adr_buffer[j++]= 0;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	704b      	strb	r3, [r1, #1]
  adr_buffer[j++]= 0;
 8004aec:	708b      	strb	r3, [r1, #2]
  adr_buffer[j++]= 0;
 8004aee:	70cb      	strb	r3, [r1, #3]
  eep_set_bef(j,adr_buffer);
 8004af0:	2004      	movs	r0, #4
 8004af2:	f7ff ffa1 	bl	8004a38 <eep_set_bef>
 
  eep_set_bef(256,block);
 8004af6:	4629      	mov	r1, r5
 8004af8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004afc:	f7ff ff9c 	bl	8004a38 <eep_set_bef>
  EEP_CS(1);
 8004b00:	2001      	movs	r0, #1
 8004b02:	f7ff fe11 	bl	8004728 <EEP_CS>
  erg = eep_get_status( );
 8004b06:	f7ff ff87 	bl	8004a18 <eep_get_status>
  while ( (erg & 0x80) ==0 ) {erg = eep_get_status( ); } 
 8004b0a:	e001      	b.n	8004b10 <eep_set_block+0x44>
 8004b0c:	f7ff ff84 	bl	8004a18 <eep_get_status>
 8004b10:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b14:	d0fa      	beq.n	8004b0c <eep_set_block+0x40>
   k = adr <<3 ; 
 8004b16:	00e0      	lsls	r0, r4, #3
    
  j=0;
  adr_buffer[j++]= eep_prog_buffer1;    
 8004b18:	490d      	ldr	r1, [pc, #52]	; (8004b50 <eep_set_block+0x84>)
 8004b1a:	2383      	movs	r3, #131	; 0x83
 8004b1c:	700b      	strb	r3, [r1, #0]
  adr_buffer[j++]= (char ) (k>>8);
 8004b1e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8004b22:	704b      	strb	r3, [r1, #1]
  adr_buffer[j++]= (char ) k;
 8004b24:	7088      	strb	r0, [r1, #2]
  adr_buffer[j++]= 0;
 8004b26:	2300      	movs	r3, #0
 8004b28:	70cb      	strb	r3, [r1, #3]
  eep_set_bef(j,adr_buffer);  
 8004b2a:	2004      	movs	r0, #4
 8004b2c:	f7ff ff84 	bl	8004a38 <eep_set_bef>
  EEP_CS(1);
 8004b30:	2001      	movs	r0, #1
 8004b32:	f7ff fdf9 	bl	8004728 <EEP_CS>
  erg = eep_get_status( );
 8004b36:	f7ff ff6f 	bl	8004a18 <eep_get_status>
   while ( (erg & 0x80) ==0 ) {erg = eep_get_status( ); } 
 8004b3a:	e001      	b.n	8004b40 <eep_set_block+0x74>
 8004b3c:	f7ff ff6c 	bl	8004a18 <eep_get_status>
 8004b40:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b44:	d0fa      	beq.n	8004b3c <eep_set_block+0x70>
  EEP_CS(1);
 8004b46:	2001      	movs	r0, #1
 8004b48:	f7ff fdee 	bl	8004728 <EEP_CS>
 8004b4c:	bd38      	pop	{r3, r4, r5, pc}
 8004b4e:	bf00      	nop
 8004b50:	20000af0 	.word	0x20000af0

08004b54 <del_block>:
       del_block(j);
       j+=8;
   }     
return erg;
}
int del_block(int adress) {
 8004b54:	b510      	push	{r4, lr}
 8004b56:	4604      	mov	r4, r0
int erg =0; 
int k,j;

  k =0;
  erg = eep_get_status( );
 8004b58:	f7ff ff5e 	bl	8004a18 <eep_get_status>
  while  ( (erg & 0x80) ==0 )  {
 8004b5c:	e001      	b.n	8004b62 <del_block+0xe>
      erg =eep_get_status( ); 
 8004b5e:	f7ff ff5b 	bl	8004a18 <eep_get_status>
  while  ( (erg & 0x80) ==0 )  {
 8004b62:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b66:	d0fa      	beq.n	8004b5e <del_block+0xa>
      k++;
    
    }
      j =0; 
       k = adress<<1;
       k&= 0xfff8;
 8004b68:	f64f 70f8 	movw	r0, #65528	; 0xfff8
 8004b6c:	ea00 0044 	and.w	r0, r0, r4, lsl #1
       adr_buffer[j++] = eep_block_erase;
 8004b70:	490b      	ldr	r1, [pc, #44]	; (8004ba0 <del_block+0x4c>)
 8004b72:	2350      	movs	r3, #80	; 0x50
 8004b74:	700b      	strb	r3, [r1, #0]
       adr_buffer[j++]= (char ) (k>>8);
 8004b76:	0a03      	lsrs	r3, r0, #8
 8004b78:	704b      	strb	r3, [r1, #1]
       adr_buffer[j++]= (char ) k;
 8004b7a:	7088      	strb	r0, [r1, #2]
       adr_buffer[j++]= 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	70cb      	strb	r3, [r1, #3]
       eep_set_bef(j,adr_buffer);  
 8004b80:	2004      	movs	r0, #4
 8004b82:	f7ff ff59 	bl	8004a38 <eep_set_bef>
       EEP_CS(1);
 8004b86:	2001      	movs	r0, #1
 8004b88:	f7ff fdce 	bl	8004728 <EEP_CS>
       erg = eep_get_status( );
 8004b8c:	f7ff ff44 	bl	8004a18 <eep_get_status>
       k =0;
       while  ( (erg & 0x80) ==0 ){
 8004b90:	e001      	b.n	8004b96 <del_block+0x42>
      erg = eep_get_status( ); 
 8004b92:	f7ff ff41 	bl	8004a18 <eep_get_status>
       while  ( (erg & 0x80) ==0 ){
 8004b96:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b9a:	d0fa      	beq.n	8004b92 <del_block+0x3e>
      k++;
      }
 
 
return erg;
}
 8004b9c:	bd10      	pop	{r4, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20000af0 	.word	0x20000af0

08004ba4 <del_bereich>:
int del_bereich(int ab, int anzahl){
 8004ba4:	b570      	push	{r4, r5, r6, lr}
 8004ba6:	4605      	mov	r5, r0
 8004ba8:	460e      	mov	r6, r1
  for ( i= 0; i< anzahl; i++) {  
 8004baa:	2400      	movs	r4, #0
 8004bac:	e004      	b.n	8004bb8 <del_bereich+0x14>
       del_block(j);
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f7ff ffd0 	bl	8004b54 <del_block>
       j+=8;
 8004bb4:	3508      	adds	r5, #8
  for ( i= 0; i< anzahl; i++) {  
 8004bb6:	3401      	adds	r4, #1
 8004bb8:	42b4      	cmp	r4, r6
 8004bba:	dbf8      	blt.n	8004bae <del_bereich+0xa>
}
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	bd70      	pop	{r4, r5, r6, pc}

08004bc0 <store_struct>:
// Speichern eines ram Bereiches , egal wie gro dieser ist
// der speicherbereich mu aber vorher mit int del_bereich(int ab, int anzahl)
// gelscht werden
int store_struct(char * struktur, int adress, int len){
 8004bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bc4:	4682      	mov	sl, r0
 8004bc6:	460e      	mov	r6, r1
 8004bc8:	4690      	mov	r8, r2
 int erg =0;
 8004bca:	2400      	movs	r4, #0
 int i=0;
 int j=0;
 int k;
 int ad;
 ad = adress;
 while ( erg < len) {
 8004bcc:	e00e      	b.n	8004bec <store_struct+0x2c>
      k = len -erg;
      if (k  > 256)   { j = 256;}
      else            { j = len-erg;}
      memcpy(flash_buffer,(struktur+i),j);
 8004bce:	4f0e      	ldr	r7, [pc, #56]	; (8004c08 <store_struct+0x48>)
 8004bd0:	462a      	mov	r2, r5
 8004bd2:	eb0a 0104 	add.w	r1, sl, r4
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	f004 f9ba 	bl	8008f50 <memcpy>
      eep_set_block(adress++,flash_buffer);
 8004bdc:	f106 0901 	add.w	r9, r6, #1
 8004be0:	4639      	mov	r1, r7
 8004be2:	4630      	mov	r0, r6
 8004be4:	f7ff ff72 	bl	8004acc <eep_set_block>
      erg += j;
 8004be8:	442c      	add	r4, r5
      eep_set_block(adress++,flash_buffer);
 8004bea:	464e      	mov	r6, r9
 while ( erg < len) {
 8004bec:	4544      	cmp	r4, r8
 8004bee:	da07      	bge.n	8004c00 <store_struct+0x40>
      k = len -erg;
 8004bf0:	eba8 0504 	sub.w	r5, r8, r4
      if (k  > 256)   { j = 256;}
 8004bf4:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8004bf8:	dde9      	ble.n	8004bce <store_struct+0xe>
 8004bfa:	f44f 7580 	mov.w	r5, #256	; 0x100
 8004bfe:	e7e6      	b.n	8004bce <store_struct+0xe>
      i   += j; 
  }

 return erg;
}  
 8004c00:	4620      	mov	r0, r4
 8004c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c06:	bf00      	nop
 8004c08:	20000f78 	.word	0x20000f78

08004c0c <get_struct>:

int get_struct(char * struktur, int adresse, int len){
 8004c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c10:	4680      	mov	r8, r0
 8004c12:	4608      	mov	r0, r1
 8004c14:	4616      	mov	r6, r2
int erg =0;
 8004c16:	2400      	movs	r4, #0
int i=0;
int j=0;
int k=0;
   
 while ( erg < len) { 
 8004c18:	e007      	b.n	8004c2a <get_struct+0x1e>
     k = len-erg;   
      eep_get_block( adresse++,flash_buffer);
      if ( k > 256) { j= 256;}      
      else          { j = len-erg; }
      memcpy((struktur+erg),flash_buffer,j);
 8004c1a:	462a      	mov	r2, r5
 8004c1c:	490b      	ldr	r1, [pc, #44]	; (8004c4c <get_struct+0x40>)
 8004c1e:	eb08 0004 	add.w	r0, r8, r4
 8004c22:	f004 f995 	bl	8008f50 <memcpy>
      erg += j;
 8004c26:	442c      	add	r4, r5
      eep_get_block( adresse++,flash_buffer);
 8004c28:	4638      	mov	r0, r7
 while ( erg < len) { 
 8004c2a:	42b4      	cmp	r4, r6
 8004c2c:	da0a      	bge.n	8004c44 <get_struct+0x38>
     k = len-erg;   
 8004c2e:	1b35      	subs	r5, r6, r4
      eep_get_block( adresse++,flash_buffer);
 8004c30:	1c47      	adds	r7, r0, #1
 8004c32:	4906      	ldr	r1, [pc, #24]	; (8004c4c <get_struct+0x40>)
 8004c34:	f7ff ff22 	bl	8004a7c <eep_get_block>
      if ( k > 256) { j= 256;}      
 8004c38:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8004c3c:	dded      	ble.n	8004c1a <get_struct+0xe>
 8004c3e:	f44f 7580 	mov.w	r5, #256	; 0x100
 8004c42:	e7ea      	b.n	8004c1a <get_struct+0xe>
  }    

       
return erg;
}
 8004c44:	4620      	mov	r0, r4
 8004c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c4a:	bf00      	nop
 8004c4c:	20000f78 	.word	0x20000f78

08004c50 <get_eep_int16>:
  eep_get_val(32, block);
  EEP_CS( 1);	

}

int get_eep_int16(int block,int adr) { // rckgabewert int16  
 8004c50:	b538      	push	{r3, r4, r5, lr}
 8004c52:	460c      	mov	r4, r1
 int erg;
  eep_get_block( block,(char * )&flash_buffer[0]);
 8004c54:	4d04      	ldr	r5, [pc, #16]	; (8004c68 <get_eep_int16+0x18>)
 8004c56:	4629      	mov	r1, r5
 8004c58:	f7ff ff10 	bl	8004a7c <eep_get_block>
  erg = flash_buffer[adr];
 8004c5c:	5d28      	ldrb	r0, [r5, r4]
  erg <<=8;
  erg &= 0x0000ff00;
  erg |= (flash_buffer[adr+1] & 0x000000ff);
 8004c5e:	3401      	adds	r4, #1
 8004c60:	5d2b      	ldrb	r3, [r5, r4]
 return erg;
}
 8004c62:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8004c66:	bd38      	pop	{r3, r4, r5, pc}
 8004c68:	20000f78 	.word	0x20000f78

08004c6c <set_eep_int16>:

int set_eep_int16(int block,int adr,int val) {
 8004c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c6e:	4607      	mov	r7, r0
 8004c70:	460d      	mov	r5, r1
 8004c72:	4616      	mov	r6, r2
  eep_get_block( block,(char * )&flash_buffer[0]);
 8004c74:	4c06      	ldr	r4, [pc, #24]	; (8004c90 <set_eep_int16+0x24>)
 8004c76:	4621      	mov	r1, r4
 8004c78:	f7ff ff00 	bl	8004a7c <eep_get_block>
  flash_buffer[adr] = val >>8;
 8004c7c:	1233      	asrs	r3, r6, #8
 8004c7e:	5563      	strb	r3, [r4, r5]
  flash_buffer[adr+1] = val;
 8004c80:	3501      	adds	r5, #1
 8004c82:	5566      	strb	r6, [r4, r5]
  eep_set_block( block,(char *) &flash_buffer[0]);
 8004c84:	4621      	mov	r1, r4
 8004c86:	4638      	mov	r0, r7
 8004c88:	f7ff ff20 	bl	8004acc <eep_set_block>
return 1;
}
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c90:	20000f78 	.word	0x20000f78

08004c94 <find_offset>:
  eep_set_block( block,(char *) &flash_buffer[0]);
return 1;
}


int find_offset(void){
 8004c94:	b538      	push	{r3, r4, r5, lr}
int i=0;
int j=0;
int k=0;
int ende =0;
 8004c96:	2500      	movs	r5, #0
  i = _start_page;
 8004c98:	f44f 6480 	mov.w	r4, #1024	; 0x400
  while( ende ==0) {
 8004c9c:	e005      	b.n	8004caa <find_offset+0x16>
    if ( j != 0x0000ffff) {
        i++;
        if( i > _end_page) {ende =1; in_life_time_buffer=0; life_time_block = 1024; }
    }
    else {
      life_time_block=i;
 8004c9e:	4b0f      	ldr	r3, [pc, #60]	; (8004cdc <find_offset+0x48>)
 8004ca0:	601c      	str	r4, [r3, #0]
      in_life_time_buffer=0;
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	4b0e      	ldr	r3, [pc, #56]	; (8004ce0 <find_offset+0x4c>)
 8004ca6:	601a      	str	r2, [r3, #0]
      ende =1;
 8004ca8:	2501      	movs	r5, #1
  while( ende ==0) {
 8004caa:	b9a5      	cbnz	r5, 8004cd6 <find_offset+0x42>
    j = get_eep_int16(i,k);
 8004cac:	2100      	movs	r1, #0
 8004cae:	4620      	mov	r0, r4
 8004cb0:	f7ff ffce 	bl	8004c50 <get_eep_int16>
    if ( j != 0x0000ffff) {
 8004cb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004cb8:	4298      	cmp	r0, r3
 8004cba:	d0f0      	beq.n	8004c9e <find_offset+0xa>
        i++;
 8004cbc:	3401      	adds	r4, #1
        if( i > _end_page) {ende =1; in_life_time_buffer=0; life_time_block = 1024; }
 8004cbe:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
 8004cc2:	dbf2      	blt.n	8004caa <find_offset+0x16>
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	4b06      	ldr	r3, [pc, #24]	; (8004ce0 <find_offset+0x4c>)
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cce:	4b03      	ldr	r3, [pc, #12]	; (8004cdc <find_offset+0x48>)
 8004cd0:	601a      	str	r2, [r3, #0]
 8004cd2:	2501      	movs	r5, #1
 8004cd4:	e7e9      	b.n	8004caa <find_offset+0x16>
      }
    
  }

 return life_time_block;
}
 8004cd6:	4b01      	ldr	r3, [pc, #4]	; (8004cdc <find_offset+0x48>)
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	bd38      	pop	{r3, r4, r5, pc}
 8004cdc:	20000de4 	.word	0x20000de4
 8004ce0:	20000b10 	.word	0x20000b10

08004ce4 <store_offset>:

int store_offset(int val) {
 8004ce4:	b510      	push	{r4, lr}
 int i;
 i= in_anzeige_block;
 8004ce6:	4c06      	ldr	r4, [pc, #24]	; (8004d00 <store_offset+0x1c>)
 set_eep_int16(life_time_block,in_anzeige_block,val);
 8004ce8:	4602      	mov	r2, r0
 8004cea:	6821      	ldr	r1, [r4, #0]
 8004cec:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <store_offset+0x20>)
 8004cee:	6818      	ldr	r0, [r3, #0]
 8004cf0:	f7ff ffbc 	bl	8004c6c <set_eep_int16>
 in_anzeige_block++;
 8004cf4:	6823      	ldr	r3, [r4, #0]
 in_anzeige_block++;
 8004cf6:	3302      	adds	r3, #2
 in_anzeige_block &= 0x00ff;
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	6023      	str	r3, [r4, #0]
 
 
}
 8004cfc:	bd10      	pop	{r4, pc}
 8004cfe:	bf00      	nop
 8004d00:	20000df0 	.word	0x20000df0
 8004d04:	20000de4 	.word	0x20000de4

08004d08 <send_ACK>:
    reset_in_0_buff( ); 
    }
 
}

void send_ACK(char c, char art) {
 8004d08:	b500      	push	{lr}
 8004d0a:	b085      	sub	sp, #20
 char str[10];
  str[0]=ESC;
 8004d0c:	2341      	movs	r3, #65	; 0x41
 8004d0e:	f88d 3004 	strb.w	r3, [sp, #4]
  str[1]= c;
 8004d12:	f88d 0005 	strb.w	r0, [sp, #5]
  str[2]= ';';
 8004d16:	233b      	movs	r3, #59	; 0x3b
 8004d18:	f88d 3006 	strb.w	r3, [sp, #6]
  if ( art ==1) { str[3]= 'O'; str[4]= 'K';}
 8004d1c:	2901      	cmp	r1, #1
 8004d1e:	d014      	beq.n	8004d4a <send_ACK+0x42>
  else          { str[3]= 'K'; str[4]= 'O';}
 8004d20:	234b      	movs	r3, #75	; 0x4b
 8004d22:	f88d 3007 	strb.w	r3, [sp, #7]
 8004d26:	234f      	movs	r3, #79	; 0x4f
 8004d28:	f88d 3008 	strb.w	r3, [sp, #8]
  str[5]=';';
 8004d2c:	233b      	movs	r3, #59	; 0x3b
 8004d2e:	f88d 3009 	strb.w	r3, [sp, #9]
  str[6]= END;
 8004d32:	235a      	movs	r3, #90	; 0x5a
 8004d34:	f88d 300a 	strb.w	r3, [sp, #10]
  str[7]=0;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	f88d 300b 	strb.w	r3, [sp, #11]
  print_f_lf0(str);
 8004d3e:	a801      	add	r0, sp, #4
 8004d40:	f7ff fc16 	bl	8004570 <print_f_lf0>
}
 8004d44:	b005      	add	sp, #20
 8004d46:	f85d fb04 	ldr.w	pc, [sp], #4
  if ( art ==1) { str[3]= 'O'; str[4]= 'K';}
 8004d4a:	234f      	movs	r3, #79	; 0x4f
 8004d4c:	f88d 3007 	strb.w	r3, [sp, #7]
 8004d50:	234b      	movs	r3, #75	; 0x4b
 8004d52:	f88d 3008 	strb.w	r3, [sp, #8]
 8004d56:	e7e9      	b.n	8004d2c <send_ACK+0x24>

08004d58 <get_ser_int>:
int get_ser_int( char * buff, int* adress) {
 8004d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d5a:	b08b      	sub	sp, #44	; 0x2c
  int ende;
  int i;
  int j;
  ende =0;
  k =0;
  j =0;
 8004d5c:	2500      	movs	r5, #0
  ende =0;
 8004d5e:	462f      	mov	r7, r5
  k =0;
 8004d60:	462e      	mov	r6, r5
  while(ende ==0) {
 8004d62:	e002      	b.n	8004d6a <get_ser_int+0x12>
      if (( c > 0x2f ) && ( c < 0x3a)) {
         str[k++] = c;
         j++;
       
       }
      if ( c == ';' ) { ende =1; j++; }
 8004d64:	2a3b      	cmp	r2, #59	; 0x3b
 8004d66:	d00f      	beq.n	8004d88 <get_ser_int+0x30>
 8004d68:	4620      	mov	r0, r4
  while(ende ==0) {
 8004d6a:	b987      	cbnz	r7, 8004d8e <get_ser_int+0x36>
      c = *buff++;
 8004d6c:	1c44      	adds	r4, r0, #1
 8004d6e:	7802      	ldrb	r2, [r0, #0]
      if (( c > 0x2f ) && ( c < 0x3a)) {
 8004d70:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b09      	cmp	r3, #9
 8004d78:	d8f4      	bhi.n	8004d64 <get_ser_int+0xc>
         str[k++] = c;
 8004d7a:	ab0a      	add	r3, sp, #40	; 0x28
 8004d7c:	4433      	add	r3, r6
 8004d7e:	f803 2c28 	strb.w	r2, [r3, #-40]
         j++;
 8004d82:	3501      	adds	r5, #1
         str[k++] = c;
 8004d84:	3601      	adds	r6, #1
 8004d86:	e7ed      	b.n	8004d64 <get_ser_int+0xc>
      if ( c == ';' ) { ende =1; j++; }
 8004d88:	3501      	adds	r5, #1
 8004d8a:	2701      	movs	r7, #1
 8004d8c:	e7ec      	b.n	8004d68 <get_ser_int+0x10>

   }
   ( * adress ) = j;
 8004d8e:	600d      	str	r5, [r1, #0]
  str[k] =0;
 8004d90:	ab0a      	add	r3, sp, #40	; 0x28
 8004d92:	441e      	add	r6, r3
 8004d94:	2300      	movs	r3, #0
 8004d96:	f806 3c28 	strb.w	r3, [r6, #-40]
  i = atoi(str);
 8004d9a:	4668      	mov	r0, sp
 8004d9c:	f004 f88f 	bl	8008ebe <atoi>
 return i;
}
 8004da0:	b00b      	add	sp, #44	; 0x2c
 8004da2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004da4 <get_ser_float>:
float get_ser_float( char * buff, int * adress) {
 8004da4:	b570      	push	{r4, r5, r6, lr}
 8004da6:	b08a      	sub	sp, #40	; 0x28
  char c;
  int ende ;
  float f;
  int k,i;
  ende =0;
  k =0;
 8004da8:	2200      	movs	r2, #0
  ende =0;
 8004daa:	4615      	mov	r5, r2
  while ( ende ==0) {
 8004dac:	e006      	b.n	8004dbc <get_ser_float+0x18>
          c = * buff++;
          if (( c > 0x2f ) && ( c < 0x3a)) {
             str[k++] = c;
             
            }
          if ( c == '.' ) { str[k++] = '.';  }
 8004dae:	2b2e      	cmp	r3, #46	; 0x2e
 8004db0:	d012      	beq.n	8004dd8 <get_ser_float+0x34>
          if ( c == ',' ) { str[k++] = '.';  }
 8004db2:	2b2c      	cmp	r3, #44	; 0x2c
 8004db4:	d017      	beq.n	8004de6 <get_ser_float+0x42>
          if ( c == ';' ) { ende =1; k++; }
 8004db6:	2b3b      	cmp	r3, #59	; 0x3b
 8004db8:	d01c      	beq.n	8004df4 <get_ser_float+0x50>
 8004dba:	4620      	mov	r0, r4
  while ( ende ==0) {
 8004dbc:	b9ed      	cbnz	r5, 8004dfa <get_ser_float+0x56>
          c = * buff++;
 8004dbe:	1c44      	adds	r4, r0, #1
 8004dc0:	7803      	ldrb	r3, [r0, #0]
          if (( c > 0x2f ) && ( c < 0x3a)) {
 8004dc2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8004dc6:	b2c0      	uxtb	r0, r0
 8004dc8:	2809      	cmp	r0, #9
 8004dca:	d8f0      	bhi.n	8004dae <get_ser_float+0xa>
             str[k++] = c;
 8004dcc:	a80a      	add	r0, sp, #40	; 0x28
 8004dce:	4410      	add	r0, r2
 8004dd0:	f800 3c28 	strb.w	r3, [r0, #-40]
 8004dd4:	3201      	adds	r2, #1
 8004dd6:	e7ea      	b.n	8004dae <get_ser_float+0xa>
          if ( c == '.' ) { str[k++] = '.';  }
 8004dd8:	a80a      	add	r0, sp, #40	; 0x28
 8004dda:	4410      	add	r0, r2
 8004ddc:	262e      	movs	r6, #46	; 0x2e
 8004dde:	f800 6c28 	strb.w	r6, [r0, #-40]
 8004de2:	3201      	adds	r2, #1
 8004de4:	e7e5      	b.n	8004db2 <get_ser_float+0xe>
          if ( c == ',' ) { str[k++] = '.';  }
 8004de6:	a80a      	add	r0, sp, #40	; 0x28
 8004de8:	4410      	add	r0, r2
 8004dea:	262e      	movs	r6, #46	; 0x2e
 8004dec:	f800 6c28 	strb.w	r6, [r0, #-40]
 8004df0:	3201      	adds	r2, #1
 8004df2:	e7e0      	b.n	8004db6 <get_ser_float+0x12>
          if ( c == ';' ) { ende =1; k++; }
 8004df4:	3201      	adds	r2, #1
 8004df6:	2501      	movs	r5, #1
 8004df8:	e7df      	b.n	8004dba <get_ser_float+0x16>
              
      }
  ( * adress ) = k;
 8004dfa:	600a      	str	r2, [r1, #0]
 
  str[k] =0;
 8004dfc:	2000      	movs	r0, #0
 8004dfe:	ab0a      	add	r3, sp, #40	; 0x28
 8004e00:	4413      	add	r3, r2
 8004e02:	f803 0c28 	strb.w	r0, [r3, #-40]
  c=0;
  for ( i =0; i<k; i++) {
 8004e06:	4603      	mov	r3, r0
 8004e08:	e000      	b.n	8004e0c <get_ser_float+0x68>
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	dd07      	ble.n	8004e20 <get_ser_float+0x7c>
      if( str[i] == '.' ) { c=1; }
 8004e10:	a90a      	add	r1, sp, #40	; 0x28
 8004e12:	4419      	add	r1, r3
 8004e14:	f811 1c28 	ldrb.w	r1, [r1, #-40]
 8004e18:	292e      	cmp	r1, #46	; 0x2e
 8004e1a:	d1f6      	bne.n	8004e0a <get_ser_float+0x66>
 8004e1c:	2001      	movs	r0, #1
 8004e1e:	e7f4      	b.n	8004e0a <get_ser_float+0x66>
   }
   if( c ==0) { 
 8004e20:	b980      	cbnz	r0, 8004e44 <get_ser_float+0xa0>
     str[k++] = '.';
 8004e22:	1c51      	adds	r1, r2, #1
 8004e24:	ab0a      	add	r3, sp, #40	; 0x28
 8004e26:	4413      	add	r3, r2
 8004e28:	202e      	movs	r0, #46	; 0x2e
 8004e2a:	f803 0c28 	strb.w	r0, [r3, #-40]
     str[k++] = '0';
 8004e2e:	1c93      	adds	r3, r2, #2
 8004e30:	aa0a      	add	r2, sp, #40	; 0x28
 8004e32:	440a      	add	r2, r1
 8004e34:	2130      	movs	r1, #48	; 0x30
 8004e36:	f802 1c28 	strb.w	r1, [r2, #-40]
     str[k] =0;
 8004e3a:	aa0a      	add	r2, sp, #40	; 0x28
 8004e3c:	4413      	add	r3, r2
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f803 2c28 	strb.w	r2, [r3, #-40]
   }
      f = atof(str); 
 8004e44:	4668      	mov	r0, sp
 8004e46:	f004 f837 	bl	8008eb8 <atof>
 8004e4a:	ec51 0b10 	vmov	r0, r1, d0
 8004e4e:	f7fb fed7 	bl	8000c00 <__aeabi_d2f>
 
  return f;
}
 8004e52:	ee00 0a10 	vmov	s0, r0
 8004e56:	b00a      	add	sp, #40	; 0x28
 8004e58:	bd70      	pop	{r4, r5, r6, pc}
	...

08004e5c <send_int_val>:


void  send_int_val(char befehl,int val){
 8004e5c:	b530      	push	{r4, r5, lr}
 8004e5e:	b08b      	sub	sp, #44	; 0x2c
 8004e60:	4604      	mov	r4, r0
char str[20];
char str1[20];
unsigned int val1;
  val1 = val;
  //val &= 0x0000ffff;
  sprintf(str1,"%d",val);
 8004e62:	460a      	mov	r2, r1
 8004e64:	4910      	ldr	r1, [pc, #64]	; (8004ea8 <send_int_val+0x4c>)
 8004e66:	4668      	mov	r0, sp
 8004e68:	f004 fd66 	bl	8009938 <siprintf>
  str[0]= ESC;
 8004e6c:	2341      	movs	r3, #65	; 0x41
 8004e6e:	f88d 3014 	strb.w	r3, [sp, #20]
  str[1] = befehl;
 8004e72:	f88d 4015 	strb.w	r4, [sp, #21]
  str[2]=';';
 8004e76:	233b      	movs	r3, #59	; 0x3b
 8004e78:	f88d 3016 	strb.w	r3, [sp, #22]
  str[3] = 0;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	f88d 3017 	strb.w	r3, [sp, #23]
  strcat(str,str1);
 8004e82:	ac05      	add	r4, sp, #20
 8004e84:	4669      	mov	r1, sp
 8004e86:	4620      	mov	r0, r4
 8004e88:	f004 fd7a 	bl	8009980 <strcat>
  strcat(str,";Z");
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	f7fb f9a9 	bl	80001e4 <strlen>
 8004e92:	1822      	adds	r2, r4, r0
 8004e94:	4b05      	ldr	r3, [pc, #20]	; (8004eac <send_int_val+0x50>)
 8004e96:	8819      	ldrh	r1, [r3, #0]
 8004e98:	789b      	ldrb	r3, [r3, #2]
 8004e9a:	5221      	strh	r1, [r4, r0]
 8004e9c:	7093      	strb	r3, [r2, #2]
  print_f_lf0(str);
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	f7ff fb66 	bl	8004570 <print_f_lf0>
 
}
 8004ea4:	b00b      	add	sp, #44	; 0x2c
 8004ea6:	bd30      	pop	{r4, r5, pc}
 8004ea8:	0800d24c 	.word	0x0800d24c
 8004eac:	0800d250 	.word	0x0800d250

08004eb0 <send_float_val>:



void send_float_val(char befehl, float val) {
 8004eb0:	b530      	push	{r4, r5, lr}
 8004eb2:	b08b      	sub	sp, #44	; 0x2c
 8004eb4:	4604      	mov	r4, r0
char str[20];
char str1[20];
  sprintf(str1,"%04.1f",val);
 8004eb6:	ee10 0a10 	vmov	r0, s0
 8004eba:	f7fb fb55 	bl	8000568 <__aeabi_f2d>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4911      	ldr	r1, [pc, #68]	; (8004f08 <send_float_val+0x58>)
 8004ec4:	4668      	mov	r0, sp
 8004ec6:	f004 fd37 	bl	8009938 <siprintf>
  str[0]= ESC;
 8004eca:	2341      	movs	r3, #65	; 0x41
 8004ecc:	f88d 3014 	strb.w	r3, [sp, #20]
  str[1] = befehl;
 8004ed0:	f88d 4015 	strb.w	r4, [sp, #21]
  str[2] = ';';
 8004ed4:	233b      	movs	r3, #59	; 0x3b
 8004ed6:	f88d 3016 	strb.w	r3, [sp, #22]
  str[3] = 0;
 8004eda:	2300      	movs	r3, #0
 8004edc:	f88d 3017 	strb.w	r3, [sp, #23]
  strcat(str,str1);
 8004ee0:	ac05      	add	r4, sp, #20
 8004ee2:	4669      	mov	r1, sp
 8004ee4:	4620      	mov	r0, r4
 8004ee6:	f004 fd4b 	bl	8009980 <strcat>
  strcat(str,";Z");
 8004eea:	4620      	mov	r0, r4
 8004eec:	f7fb f97a 	bl	80001e4 <strlen>
 8004ef0:	1822      	adds	r2, r4, r0
 8004ef2:	4b06      	ldr	r3, [pc, #24]	; (8004f0c <send_float_val+0x5c>)
 8004ef4:	8819      	ldrh	r1, [r3, #0]
 8004ef6:	789b      	ldrb	r3, [r3, #2]
 8004ef8:	5221      	strh	r1, [r4, r0]
 8004efa:	7093      	strb	r3, [r2, #2]
  print_f_lf0(str); 
 8004efc:	4620      	mov	r0, r4
 8004efe:	f7ff fb37 	bl	8004570 <print_f_lf0>
  
}
 8004f02:	b00b      	add	sp, #44	; 0x2c
 8004f04:	bd30      	pop	{r4, r5, pc}
 8004f06:	bf00      	nop
 8004f08:	0800d244 	.word	0x0800d244
 8004f0c:	0800d250 	.word	0x0800d250

08004f10 <befehl>:
  if (ser_in_flag0 !=0 ) {
 8004f10:	4bb4      	ldr	r3, [pc, #720]	; (80051e4 <befehl+0x2d4>)
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	b903      	cbnz	r3, 8004f18 <befehl+0x8>
 8004f16:	4770      	bx	lr
void befehl(void) {
 8004f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f1c:	ed2d 8b02 	vpush	{d8}
 8004f20:	b08e      	sub	sp, #56	; 0x38
      ser_in_flag0 --;
 8004f22:	3b01      	subs	r3, #1
 8004f24:	4aaf      	ldr	r2, [pc, #700]	; (80051e4 <befehl+0x2d4>)
 8004f26:	7013      	strb	r3, [r2, #0]
      b = get_char();
 8004f28:	f7ff fb56 	bl	80045d8 <get_char>
 8004f2c:	4604      	mov	r4, r0
     printf("Befehl= %c  \n",b);
 8004f2e:	4601      	mov	r1, r0
 8004f30:	48ad      	ldr	r0, [pc, #692]	; (80051e8 <befehl+0x2d8>)
 8004f32:	f004 fc85 	bl	8009840 <iprintf>
      switch (b) {
 8004f36:	f1a4 0342 	sub.w	r3, r4, #66	; 0x42
 8004f3a:	2b38      	cmp	r3, #56	; 0x38
 8004f3c:	f201 83c9 	bhi.w	80066d2 <befehl+0x17c2>
 8004f40:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004f44:	0b700b17 	.word	0x0b700b17
 8004f48:	08d00866 	.word	0x08d00866
 8004f4c:	00a30087 	.word	0x00a30087
 8004f50:	00fb00d3 	.word	0x00fb00d3
 8004f54:	00950bc7 	.word	0x00950bc7
 8004f58:	076a0bc7 	.word	0x076a0bc7
 8004f5c:	0bc70bc7 	.word	0x0bc70bc7
 8004f60:	0bc70a7d 	.word	0x0bc70a7d
 8004f64:	05ae0bc7 	.word	0x05ae0bc7
 8004f68:	0bc70bc7 	.word	0x0bc70bc7
 8004f6c:	0bc70bc7 	.word	0x0bc70bc7
 8004f70:	0bc70bc7 	.word	0x0bc70bc7
 8004f74:	0bc70bc7 	.word	0x0bc70bc7
 8004f78:	0bc70bc7 	.word	0x0bc70bc7
 8004f7c:	0bc70bc7 	.word	0x0bc70bc7
 8004f80:	07440bc7 	.word	0x07440bc7
 8004f84:	05f204d6 	.word	0x05f204d6
 8004f88:	067803e5 	.word	0x067803e5
 8004f8c:	093706e5 	.word	0x093706e5
 8004f90:	01db0192 	.word	0x01db0192
 8004f94:	0a08099e 	.word	0x0a08099e
 8004f98:	07be0039 	.word	0x07be0039
 8004f9c:	0802008e 	.word	0x0802008e
 8004fa0:	0bc70369 	.word	0x0bc70369
 8004fa4:	05700462 	.word	0x05700462
 8004fa8:	0bc7083c 	.word	0x0bc7083c
 8004fac:	0339035b 	.word	0x0339035b
 8004fb0:	0224034a 	.word	0x0224034a
 8004fb4:	036e      	.short	0x036e
                  i = get_in_buff_len();
 8004fb6:	f7ff fb07 	bl	80045c8 <get_in_buff_len>
 8004fba:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8004fbc:	2400      	movs	r4, #0
 8004fbe:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<255)) {str[k++] = get_char();i--; }
 8004fc0:	e008      	b.n	8004fd4 <befehl+0xc4>
 8004fc2:	1c66      	adds	r6, r4, #1
 8004fc4:	f7ff fb08 	bl	80045d8 <get_char>
 8004fc8:	ab0e      	add	r3, sp, #56	; 0x38
 8004fca:	441c      	add	r4, r3
 8004fcc:	f804 0c28 	strb.w	r0, [r4, #-40]
 8004fd0:	3d01      	subs	r5, #1
 8004fd2:	4634      	mov	r4, r6
 8004fd4:	2d00      	cmp	r5, #0
 8004fd6:	dd01      	ble.n	8004fdc <befehl+0xcc>
 8004fd8:	2cfe      	cmp	r4, #254	; 0xfe
 8004fda:	ddf2      	ble.n	8004fc2 <befehl+0xb2>
                  str[k++] = ';';
 8004fdc:	1c63      	adds	r3, r4, #1
 8004fde:	aa0e      	add	r2, sp, #56	; 0x38
 8004fe0:	4414      	add	r4, r2
 8004fe2:	223b      	movs	r2, #59	; 0x3b
 8004fe4:	f804 2c28 	strb.w	r2, [r4, #-40]
                  str[k] =0;
 8004fe8:	aa0e      	add	r2, sp, #56	; 0x38
 8004fea:	4413      	add	r3, r2
 8004fec:	2200      	movs	r2, #0
 8004fee:	f803 2c28 	strb.w	r2, [r3, #-40]
                  c = str[i++];
 8004ff2:	f89d 2010 	ldrb.w	r2, [sp, #16]
                  if (( c > 0x2f) && ( c < 0x39)) {
 8004ff6:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d823      	bhi.n	8005048 <befehl+0x138>
                      c = str[i++];
 8005000:	f89d 3011 	ldrb.w	r3, [sp, #17]
                      if ( c == ';') {
 8005004:	2b3b      	cmp	r3, #59	; 0x3b
 8005006:	d004      	beq.n	8005012 <befehl+0x102>
                       else {send_ACK(max_druck_eingabe, 0); }
 8005008:	2100      	movs	r1, #0
 800500a:	206c      	movs	r0, #108	; 0x6c
 800500c:	f7ff fe7c 	bl	8004d08 <send_ACK>
 8005010:	e026      	b.n	8005060 <befehl+0x150>
                          if( e == '1' ) {
 8005012:	2a31      	cmp	r2, #49	; 0x31
 8005014:	d006      	beq.n	8005024 <befehl+0x114>
                              send_float_val(max_druck_eingabe,rampe1.maximal_druck);
 8005016:	4b75      	ldr	r3, [pc, #468]	; (80051ec <befehl+0x2dc>)
 8005018:	ed93 0aad 	vldr	s0, [r3, #692]	; 0x2b4
 800501c:	206c      	movs	r0, #108	; 0x6c
 800501e:	f7ff ff47 	bl	8004eb0 <send_float_val>
 8005022:	e01d      	b.n	8005060 <befehl+0x150>
                              f = get_ser_float(&str[i],&l);
 8005024:	a903      	add	r1, sp, #12
 8005026:	f10d 0012 	add.w	r0, sp, #18
 800502a:	f7ff febb 	bl	8004da4 <get_ser_float>
                              rampe1.maximal_druck= f;
 800502e:	486f      	ldr	r0, [pc, #444]	; (80051ec <befehl+0x2dc>)
 8005030:	ed80 0aad 	vstr	s0, [r0, #692]	; 0x2b4
                              store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005034:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005038:	2108      	movs	r1, #8
 800503a:	f7ff fdc1 	bl	8004bc0 <store_struct>
                              send_ACK(max_druck_eingabe, 1);
 800503e:	2101      	movs	r1, #1
 8005040:	206c      	movs	r0, #108	; 0x6c
 8005042:	f7ff fe61 	bl	8004d08 <send_ACK>
 8005046:	e00b      	b.n	8005060 <befehl+0x150>
                    else {  send_ACK(max_druck_eingabe, 0); }
 8005048:	2100      	movs	r1, #0
 800504a:	206c      	movs	r0, #108	; 0x6c
 800504c:	f7ff fe5c 	bl	8004d08 <send_ACK>
 8005050:	e006      	b.n	8005060 <befehl+0x150>
                    i= find_offset();
 8005052:	f7ff fe1f 	bl	8004c94 <find_offset>
                     send_int_val(get_block_zahl,i);
 8005056:	f5a0 6180 	sub.w	r1, r0, #1024	; 0x400
 800505a:	2046      	movs	r0, #70	; 0x46
 800505c:	f7ff fefe 	bl	8004e5c <send_int_val>
    reset_in_0_buff( ); 
 8005060:	f7ff fa3c 	bl	80044dc <reset_in_0_buff>
}
 8005064:	b00e      	add	sp, #56	; 0x38
 8005066:	ecbd 8b02 	vpop	{d8}
 800506a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                    anzeige_send_int((int)600.0);
 800506e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8005072:	f7fe ffab 	bl	8003fcc <anzeige_send_int>
                    del_bereich(1024,1024);
 8005076:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800507a:	4608      	mov	r0, r1
 800507c:	f7ff fd92 	bl	8004ba4 <del_bereich>
                    anzeige_send_int((int)600.0);
 8005080:	f44f 7016 	mov.w	r0, #600	; 0x258
 8005084:	f7fe ffa2 	bl	8003fcc <anzeige_send_int>
              break;
 8005088:	e7ea      	b.n	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 800508a:	f7ff fa9d 	bl	80045c8 <get_in_buff_len>
 800508e:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8005090:	2400      	movs	r4, #0
 8005092:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<255)) {str[k++] = get_char();i--; }
 8005094:	e008      	b.n	80050a8 <befehl+0x198>
 8005096:	1c66      	adds	r6, r4, #1
 8005098:	f7ff fa9e 	bl	80045d8 <get_char>
 800509c:	ab0e      	add	r3, sp, #56	; 0x38
 800509e:	441c      	add	r4, r3
 80050a0:	f804 0c28 	strb.w	r0, [r4, #-40]
 80050a4:	3d01      	subs	r5, #1
 80050a6:	4634      	mov	r4, r6
 80050a8:	2d00      	cmp	r5, #0
 80050aa:	dd01      	ble.n	80050b0 <befehl+0x1a0>
 80050ac:	2cfe      	cmp	r4, #254	; 0xfe
 80050ae:	ddf2      	ble.n	8005096 <befehl+0x186>
                  c = str[i++];
 80050b0:	f89d 3010 	ldrb.w	r3, [sp, #16]
                  if ( c == ';') {
 80050b4:	2b3b      	cmp	r3, #59	; 0x3b
 80050b6:	d004      	beq.n	80050c2 <befehl+0x1b2>
                  else {  send_ACK(set_block, 0);
 80050b8:	2100      	movs	r1, #0
 80050ba:	2047      	movs	r0, #71	; 0x47
 80050bc:	f7ff fe24 	bl	8004d08 <send_ACK>
 80050c0:	e7ce      	b.n	8005060 <befehl+0x150>
                    i = get_ser_int(&str[j],&l);
 80050c2:	a903      	add	r1, sp, #12
 80050c4:	f10d 0011 	add.w	r0, sp, #17
 80050c8:	f7ff fe46 	bl	8004d58 <get_ser_int>
                    i += 1024;
 80050cc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
                    life_time_block=i;
 80050d0:	4b47      	ldr	r3, [pc, #284]	; (80051f0 <befehl+0x2e0>)
 80050d2:	6018      	str	r0, [r3, #0]
                    in_life_time_buffer=0;
 80050d4:	2200      	movs	r2, #0
 80050d6:	4b47      	ldr	r3, [pc, #284]	; (80051f4 <befehl+0x2e4>)
 80050d8:	601a      	str	r2, [r3, #0]
                    eep_get_block( i,life_time_buffer);
 80050da:	4947      	ldr	r1, [pc, #284]	; (80051f8 <befehl+0x2e8>)
 80050dc:	f7ff fcce 	bl	8004a7c <eep_get_block>
                    send_ACK(set_block, 1);
 80050e0:	2101      	movs	r1, #1
 80050e2:	2047      	movs	r0, #71	; 0x47
 80050e4:	f7ff fe10 	bl	8004d08 <send_ACK>
 80050e8:	e7ba      	b.n	8005060 <befehl+0x150>
                    strcpy(dummy,"AH;");
 80050ea:	4b44      	ldr	r3, [pc, #272]	; (80051fc <befehl+0x2ec>)
 80050ec:	4a44      	ldr	r2, [pc, #272]	; (8005200 <befehl+0x2f0>)
 80050ee:	6810      	ldr	r0, [r2, #0]
 80050f0:	6018      	str	r0, [r3, #0]
                    print_f0(dummy); 
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7ff fa16 	bl	8004524 <print_f0>
                    j =0;
 80050f8:	2400      	movs	r4, #0
                    i =0; 
 80050fa:	4625      	mov	r5, r4
                    while( i ==0) {
 80050fc:	e000      	b.n	8005100 <befehl+0x1f0>
                      else {i=1;
 80050fe:	2501      	movs	r5, #1
                    while( i ==0) {
 8005100:	b9a5      	cbnz	r5, 800512c <befehl+0x21c>
                      l  = life_time_buffer[j++];    l<<=8;
 8005102:	1c62      	adds	r2, r4, #1
 8005104:	493c      	ldr	r1, [pc, #240]	; (80051f8 <befehl+0x2e8>)
 8005106:	5d08      	ldrb	r0, [r1, r4]
                      l |= life_time_buffer[j++];
 8005108:	5c8b      	ldrb	r3, [r1, r2]
 800510a:	3402      	adds	r4, #2
 800510c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005110:	9303      	str	r3, [sp, #12]
                      if ( l != 0x0000ffff) {
 8005112:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005116:	4293      	cmp	r3, r2
 8005118:	d0f1      	beq.n	80050fe <befehl+0x1ee>
                        sprintf(dummy,"%d;");
 800511a:	4e38      	ldr	r6, [pc, #224]	; (80051fc <befehl+0x2ec>)
 800511c:	4939      	ldr	r1, [pc, #228]	; (8005204 <befehl+0x2f4>)
 800511e:	4630      	mov	r0, r6
 8005120:	f004 fc0a 	bl	8009938 <siprintf>
                        print_f0(dummy); 
 8005124:	4630      	mov	r0, r6
 8005126:	f7ff f9fd 	bl	8004524 <print_f0>
 800512a:	e7e9      	b.n	8005100 <befehl+0x1f0>
                   strcpy(dummy,"Z");
 800512c:	4833      	ldr	r0, [pc, #204]	; (80051fc <befehl+0x2ec>)
 800512e:	4b36      	ldr	r3, [pc, #216]	; (8005208 <befehl+0x2f8>)
 8005130:	881b      	ldrh	r3, [r3, #0]
 8005132:	8003      	strh	r3, [r0, #0]
                   print_f_lf0(dummy); 
 8005134:	f7ff fa1c 	bl	8004570 <print_f_lf0>
              break;
 8005138:	e792      	b.n	8005060 <befehl+0x150>
                 if (password==1 ) {
 800513a:	4b34      	ldr	r3, [pc, #208]	; (800520c <befehl+0x2fc>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d004      	beq.n	800514c <befehl+0x23c>
             else{  send_ACK(set_max_fuell, 0);  }
 8005142:	2100      	movs	r1, #0
 8005144:	2049      	movs	r0, #73	; 0x49
 8005146:	f7ff fddf 	bl	8004d08 <send_ACK>
 800514a:	e789      	b.n	8005060 <befehl+0x150>
                   i = get_in_buff_len();
 800514c:	f7ff fa3c 	bl	80045c8 <get_in_buff_len>
 8005150:	4605      	mov	r5, r0
                   k =0; j =0; l =0;
 8005152:	2400      	movs	r4, #0
 8005154:	9403      	str	r4, [sp, #12]
                   while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005156:	e008      	b.n	800516a <befehl+0x25a>
 8005158:	1c66      	adds	r6, r4, #1
 800515a:	f7ff fa3d 	bl	80045d8 <get_char>
 800515e:	ab0e      	add	r3, sp, #56	; 0x38
 8005160:	441c      	add	r4, r3
 8005162:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005166:	3d01      	subs	r5, #1
 8005168:	4634      	mov	r4, r6
 800516a:	2d00      	cmp	r5, #0
 800516c:	dd01      	ble.n	8005172 <befehl+0x262>
 800516e:	2c27      	cmp	r4, #39	; 0x27
 8005170:	ddf2      	ble.n	8005158 <befehl+0x248>
                   str[k] = ';';
 8005172:	ab0e      	add	r3, sp, #56	; 0x38
 8005174:	441c      	add	r4, r3
 8005176:	233b      	movs	r3, #59	; 0x3b
 8005178:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 800517c:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x2f) && ( c < 0x39)) {
 8005180:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b08      	cmp	r3, #8
 8005188:	d869      	bhi.n	800525e <befehl+0x34e>
                       c = str[j++];
 800518a:	f89d 3011 	ldrb.w	r3, [sp, #17]
                        if( c == ';') {
 800518e:	2b3b      	cmp	r3, #59	; 0x3b
 8005190:	d160      	bne.n	8005254 <befehl+0x344>
                          if( e =='1') {
 8005192:	2a31      	cmp	r2, #49	; 0x31
 8005194:	d042      	beq.n	800521c <befehl+0x30c>
                          strcpy(dummy,"AH;");
 8005196:	4c19      	ldr	r4, [pc, #100]	; (80051fc <befehl+0x2ec>)
 8005198:	4b19      	ldr	r3, [pc, #100]	; (8005200 <befehl+0x2f0>)
 800519a:	6818      	ldr	r0, [r3, #0]
 800519c:	6020      	str	r0, [r4, #0]
                          sprintf(dummy2,"%04.1f;",rampe1.max_fuell_st);
 800519e:	4e13      	ldr	r6, [pc, #76]	; (80051ec <befehl+0x2dc>)
 80051a0:	f8d6 02ac 	ldr.w	r0, [r6, #684]	; 0x2ac
 80051a4:	f7fb f9e0 	bl	8000568 <__aeabi_f2d>
 80051a8:	4d19      	ldr	r5, [pc, #100]	; (8005210 <befehl+0x300>)
 80051aa:	4602      	mov	r2, r0
 80051ac:	460b      	mov	r3, r1
 80051ae:	4919      	ldr	r1, [pc, #100]	; (8005214 <befehl+0x304>)
 80051b0:	4628      	mov	r0, r5
 80051b2:	f004 fbc1 	bl	8009938 <siprintf>
                          strcat(dummy,dummy2);
 80051b6:	4629      	mov	r1, r5
 80051b8:	4620      	mov	r0, r4
 80051ba:	f004 fbe1 	bl	8009980 <strcat>
                          sprintf(dummy2,"%04.1f;Z",rampe1.min_fuell_st);
 80051be:	f8d6 02b0 	ldr.w	r0, [r6, #688]	; 0x2b0
 80051c2:	f7fb f9d1 	bl	8000568 <__aeabi_f2d>
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	4913      	ldr	r1, [pc, #76]	; (8005218 <befehl+0x308>)
 80051cc:	4628      	mov	r0, r5
 80051ce:	f004 fbb3 	bl	8009938 <siprintf>
                          strcat(dummy,dummy2);
 80051d2:	4629      	mov	r1, r5
 80051d4:	4620      	mov	r0, r4
 80051d6:	f004 fbd3 	bl	8009980 <strcat>
                          print_f_lf0(dummy); 
 80051da:	4620      	mov	r0, r4
 80051dc:	f7ff f9c8 	bl	8004570 <print_f_lf0>
 80051e0:	e73e      	b.n	8005060 <befehl+0x150>
 80051e2:	bf00      	nop
 80051e4:	20000b1c 	.word	0x20000b1c
 80051e8:	0800d15c 	.word	0x0800d15c
 80051ec:	20000b2c 	.word	0x20000b2c
 80051f0:	20000de4 	.word	0x20000de4
 80051f4:	20000b10 	.word	0x20000b10
 80051f8:	20000df4 	.word	0x20000df4
 80051fc:	200010ec 	.word	0x200010ec
 8005200:	0800d16c 	.word	0x0800d16c
 8005204:	0800d170 	.word	0x0800d170
 8005208:	0800d174 	.word	0x0800d174
 800520c:	20000000 	.word	0x20000000
 8005210:	2000107c 	.word	0x2000107c
 8005214:	0800d178 	.word	0x0800d178
 8005218:	0800d180 	.word	0x0800d180
                            f = get_ser_float(&str[j],&l);
 800521c:	a903      	add	r1, sp, #12
 800521e:	f10d 0012 	add.w	r0, sp, #18
 8005222:	f7ff fdbf 	bl	8004da4 <get_ser_float>
                            rampe1.max_fuell_st= f;
 8005226:	4cc9      	ldr	r4, [pc, #804]	; (800554c <befehl+0x63c>)
 8005228:	ed84 0aab 	vstr	s0, [r4, #684]	; 0x2ac
                            j =l+j;
 800522c:	9b03      	ldr	r3, [sp, #12]
 800522e:	3302      	adds	r3, #2
                            f = get_ser_float(&str[j],&l);
 8005230:	a903      	add	r1, sp, #12
 8005232:	aa04      	add	r2, sp, #16
 8005234:	18d0      	adds	r0, r2, r3
 8005236:	f7ff fdb5 	bl	8004da4 <get_ser_float>
                            rampe1.min_fuell_st= f;
 800523a:	ed84 0aac 	vstr	s0, [r4, #688]	; 0x2b0
                            store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800523e:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005242:	2108      	movs	r1, #8
 8005244:	4620      	mov	r0, r4
 8005246:	f7ff fcbb 	bl	8004bc0 <store_struct>
                            send_ACK(set_max_fuell, 1); 
 800524a:	2101      	movs	r1, #1
 800524c:	2049      	movs	r0, #73	; 0x49
 800524e:	f7ff fd5b 	bl	8004d08 <send_ACK>
 8005252:	e705      	b.n	8005060 <befehl+0x150>
                  else { send_ACK(set_max_fuell, 0); }
 8005254:	2100      	movs	r1, #0
 8005256:	2049      	movs	r0, #73	; 0x49
 8005258:	f7ff fd56 	bl	8004d08 <send_ACK>
 800525c:	e700      	b.n	8005060 <befehl+0x150>
             else {  send_ACK(set_max_fuell, 0);  }
 800525e:	2100      	movs	r1, #0
 8005260:	2049      	movs	r0, #73	; 0x49
 8005262:	f7ff fd51 	bl	8004d08 <send_ACK>
 8005266:	e6fb      	b.n	8005060 <befehl+0x150>
              i = get_in_buff_len();
 8005268:	f7ff f9ae 	bl	80045c8 <get_in_buff_len>
 800526c:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 800526e:	2400      	movs	r4, #0
 8005270:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005272:	e008      	b.n	8005286 <befehl+0x376>
 8005274:	1c66      	adds	r6, r4, #1
 8005276:	f7ff f9af 	bl	80045d8 <get_char>
 800527a:	ab0e      	add	r3, sp, #56	; 0x38
 800527c:	441c      	add	r4, r3
 800527e:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005282:	3d01      	subs	r5, #1
 8005284:	4634      	mov	r4, r6
 8005286:	2d00      	cmp	r5, #0
 8005288:	dd01      	ble.n	800528e <befehl+0x37e>
 800528a:	2c27      	cmp	r4, #39	; 0x27
 800528c:	ddf2      	ble.n	8005274 <befehl+0x364>
              str[k]= ';' ;
 800528e:	ab0e      	add	r3, sp, #56	; 0x38
 8005290:	441c      	add	r4, r3
 8005292:	233b      	movs	r3, #59	; 0x3b
 8005294:	f804 3c28 	strb.w	r3, [r4, #-40]
              c = str[j++];
 8005298:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800529c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b08      	cmp	r3, #8
 80052a4:	d824      	bhi.n	80052f0 <befehl+0x3e0>
                  c = str[j++];
 80052a6:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 80052aa:	2b3b      	cmp	r3, #59	; 0x3b
 80052ac:	d004      	beq.n	80052b8 <befehl+0x3a8>
                  else {  send_ACK(set_start_strom, 0); }
 80052ae:	2100      	movs	r1, #0
 80052b0:	2068      	movs	r0, #104	; 0x68
 80052b2:	f7ff fd29 	bl	8004d08 <send_ACK>
 80052b6:	e6d3      	b.n	8005060 <befehl+0x150>
                     if( e =='1') {
 80052b8:	2a31      	cmp	r2, #49	; 0x31
 80052ba:	d006      	beq.n	80052ca <befehl+0x3ba>
                     else {send_int_val(set_start_strom, rampe1.startstrom);}
 80052bc:	4ba3      	ldr	r3, [pc, #652]	; (800554c <befehl+0x63c>)
 80052be:	f8d3 12a8 	ldr.w	r1, [r3, #680]	; 0x2a8
 80052c2:	2068      	movs	r0, #104	; 0x68
 80052c4:	f7ff fdca 	bl	8004e5c <send_int_val>
 80052c8:	e6ca      	b.n	8005060 <befehl+0x150>
                        rampe1.startstrom = get_ser_int(&str[j],&l);
 80052ca:	a903      	add	r1, sp, #12
 80052cc:	f10d 0012 	add.w	r0, sp, #18
 80052d0:	f7ff fd42 	bl	8004d58 <get_ser_int>
 80052d4:	4b9d      	ldr	r3, [pc, #628]	; (800554c <befehl+0x63c>)
 80052d6:	f8c3 02a8 	str.w	r0, [r3, #680]	; 0x2a8
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80052da:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80052de:	2108      	movs	r1, #8
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7ff fc6d 	bl	8004bc0 <store_struct>
                        send_ACK(set_start_strom, 1); 
 80052e6:	2101      	movs	r1, #1
 80052e8:	2068      	movs	r0, #104	; 0x68
 80052ea:	f7ff fd0d 	bl	8004d08 <send_ACK>
 80052ee:	e6b7      	b.n	8005060 <befehl+0x150>
            else {  send_ACK(set_start_strom, 0); }
 80052f0:	2100      	movs	r1, #0
 80052f2:	2068      	movs	r0, #104	; 0x68
 80052f4:	f7ff fd08 	bl	8004d08 <send_ACK>
 80052f8:	e6b2      	b.n	8005060 <befehl+0x150>
              i = get_in_buff_len();
 80052fa:	f7ff f965 	bl	80045c8 <get_in_buff_len>
 80052fe:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 8005300:	2400      	movs	r4, #0
 8005302:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005304:	e008      	b.n	8005318 <befehl+0x408>
 8005306:	1c66      	adds	r6, r4, #1
 8005308:	f7ff f966 	bl	80045d8 <get_char>
 800530c:	ab0e      	add	r3, sp, #56	; 0x38
 800530e:	441c      	add	r4, r3
 8005310:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005314:	3d01      	subs	r5, #1
 8005316:	4634      	mov	r4, r6
 8005318:	2d00      	cmp	r5, #0
 800531a:	dd01      	ble.n	8005320 <befehl+0x410>
 800531c:	2c27      	cmp	r4, #39	; 0x27
 800531e:	ddf2      	ble.n	8005306 <befehl+0x3f6>
              str[k]= ';' ;
 8005320:	ab0e      	add	r3, sp, #56	; 0x38
 8005322:	441c      	add	r4, r3
 8005324:	233b      	movs	r3, #59	; 0x3b
 8005326:	f804 3c28 	strb.w	r3, [r4, #-40]
              c = str[j++];
 800532a:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800532e:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b08      	cmp	r3, #8
 8005336:	d824      	bhi.n	8005382 <befehl+0x472>
                  c = str[j++];
 8005338:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 800533c:	2b3b      	cmp	r3, #59	; 0x3b
 800533e:	d004      	beq.n	800534a <befehl+0x43a>
                   else {  send_ACK(set_rampe_offset, 0); }
 8005340:	2100      	movs	r1, #0
 8005342:	2069      	movs	r0, #105	; 0x69
 8005344:	f7ff fce0 	bl	8004d08 <send_ACK>
 8005348:	e68a      	b.n	8005060 <befehl+0x150>
                     if( e =='1') {
 800534a:	2a31      	cmp	r2, #49	; 0x31
 800534c:	d006      	beq.n	800535c <befehl+0x44c>
                      else {send_int_val(set_rampe_offset, rampe1.offset_step);}
 800534e:	4b7f      	ldr	r3, [pc, #508]	; (800554c <befehl+0x63c>)
 8005350:	f8d3 12a4 	ldr.w	r1, [r3, #676]	; 0x2a4
 8005354:	2069      	movs	r0, #105	; 0x69
 8005356:	f7ff fd81 	bl	8004e5c <send_int_val>
 800535a:	e681      	b.n	8005060 <befehl+0x150>
                       rampe1.offset_step = get_ser_int(&str[j],&l);
 800535c:	a903      	add	r1, sp, #12
 800535e:	f10d 0012 	add.w	r0, sp, #18
 8005362:	f7ff fcf9 	bl	8004d58 <get_ser_int>
 8005366:	4b79      	ldr	r3, [pc, #484]	; (800554c <befehl+0x63c>)
 8005368:	f8c3 02a4 	str.w	r0, [r3, #676]	; 0x2a4
                       store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800536c:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005370:	2108      	movs	r1, #8
 8005372:	4618      	mov	r0, r3
 8005374:	f7ff fc24 	bl	8004bc0 <store_struct>
                       send_ACK(set_rampe_offset, 1); 
 8005378:	2101      	movs	r1, #1
 800537a:	2069      	movs	r0, #105	; 0x69
 800537c:	f7ff fcc4 	bl	8004d08 <send_ACK>
 8005380:	e66e      	b.n	8005060 <befehl+0x150>
              else {  send_ACK(set_rampe_offset, 0); }
 8005382:	2100      	movs	r1, #0
 8005384:	2069      	movs	r0, #105	; 0x69
 8005386:	f7ff fcbf 	bl	8004d08 <send_ACK>
 800538a:	e669      	b.n	8005060 <befehl+0x150>
              i = get_in_buff_len();
 800538c:	f7ff f91c 	bl	80045c8 <get_in_buff_len>
 8005390:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 8005392:	2400      	movs	r4, #0
 8005394:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<255)) {dummy[k++] = get_char();i--; }
 8005396:	e006      	b.n	80053a6 <befehl+0x496>
 8005398:	1c66      	adds	r6, r4, #1
 800539a:	f7ff f91d 	bl	80045d8 <get_char>
 800539e:	4b6c      	ldr	r3, [pc, #432]	; (8005550 <befehl+0x640>)
 80053a0:	5518      	strb	r0, [r3, r4]
 80053a2:	3d01      	subs	r5, #1
 80053a4:	4634      	mov	r4, r6
 80053a6:	2d00      	cmp	r5, #0
 80053a8:	dd01      	ble.n	80053ae <befehl+0x49e>
 80053aa:	2cfe      	cmp	r4, #254	; 0xfe
 80053ac:	ddf4      	ble.n	8005398 <befehl+0x488>
              c = dummy[i++];
 80053ae:	4b68      	ldr	r3, [pc, #416]	; (8005550 <befehl+0x640>)
 80053b0:	781a      	ldrb	r2, [r3, #0]
              if (( c > 0x2f) && ( c < 0x39)) {
 80053b2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b08      	cmp	r3, #8
 80053ba:	f63f ae51 	bhi.w	8005060 <befehl+0x150>
                 if ( c == '1') {
 80053be:	2a31      	cmp	r2, #49	; 0x31
 80053c0:	d069      	beq.n	8005496 <befehl+0x586>
              else {  strcpy(dummy,"A Netzwerk = ;");
 80053c2:	4c63      	ldr	r4, [pc, #396]	; (8005550 <befehl+0x640>)
 80053c4:	4b63      	ldr	r3, [pc, #396]	; (8005554 <befehl+0x644>)
 80053c6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80053c8:	6020      	str	r0, [r4, #0]
 80053ca:	6061      	str	r1, [r4, #4]
 80053cc:	60a2      	str	r2, [r4, #8]
 80053ce:	881a      	ldrh	r2, [r3, #0]
 80053d0:	789b      	ldrb	r3, [r3, #2]
 80053d2:	81a2      	strh	r2, [r4, #12]
 80053d4:	73a3      	strb	r3, [r4, #14]
                      strcpy(dummy,rampe1.ssid);  strcat(dummy,";");
 80053d6:	4d60      	ldr	r5, [pc, #384]	; (8005558 <befehl+0x648>)
 80053d8:	4629      	mov	r1, r5
 80053da:	4620      	mov	r0, r4
 80053dc:	f004 fadf 	bl	800999e <strcpy>
 80053e0:	4620      	mov	r0, r4
 80053e2:	f7fa feff 	bl	80001e4 <strlen>
 80053e6:	4b5d      	ldr	r3, [pc, #372]	; (800555c <befehl+0x64c>)
 80053e8:	881e      	ldrh	r6, [r3, #0]
 80053ea:	5226      	strh	r6, [r4, r0]
                      strcat(dummy,rampe1.pass);  strcat(dummy,";");
 80053ec:	f105 0128 	add.w	r1, r5, #40	; 0x28
 80053f0:	4620      	mov	r0, r4
 80053f2:	f004 fac5 	bl	8009980 <strcat>
 80053f6:	4620      	mov	r0, r4
 80053f8:	f7fa fef4 	bl	80001e4 <strlen>
 80053fc:	5226      	strh	r6, [r4, r0]
                      itoa(rampe1.ip_adress[0],str,10);
 80053fe:	220a      	movs	r2, #10
 8005400:	a904      	add	r1, sp, #16
 8005402:	f895 0050 	ldrb.w	r0, [r5, #80]	; 0x50
 8005406:	f003 fda1 	bl	8008f4c <itoa>
                      strcat(dummy,str);  strcat(dummy,".");
 800540a:	a904      	add	r1, sp, #16
 800540c:	4620      	mov	r0, r4
 800540e:	f004 fab7 	bl	8009980 <strcat>
 8005412:	4620      	mov	r0, r4
 8005414:	f7fa fee6 	bl	80001e4 <strlen>
 8005418:	4b51      	ldr	r3, [pc, #324]	; (8005560 <befehl+0x650>)
 800541a:	881f      	ldrh	r7, [r3, #0]
 800541c:	5227      	strh	r7, [r4, r0]
                      itoa(rampe1.ip_adress[1],str,10);
 800541e:	220a      	movs	r2, #10
 8005420:	a904      	add	r1, sp, #16
 8005422:	f895 0051 	ldrb.w	r0, [r5, #81]	; 0x51
 8005426:	f003 fd91 	bl	8008f4c <itoa>
                      strcat(dummy,str);  strcat(dummy,".");
 800542a:	a904      	add	r1, sp, #16
 800542c:	4620      	mov	r0, r4
 800542e:	f004 faa7 	bl	8009980 <strcat>
 8005432:	4620      	mov	r0, r4
 8005434:	f7fa fed6 	bl	80001e4 <strlen>
 8005438:	5227      	strh	r7, [r4, r0]
                      itoa(rampe1.ip_adress[2],str,10);
 800543a:	220a      	movs	r2, #10
 800543c:	a904      	add	r1, sp, #16
 800543e:	f895 0052 	ldrb.w	r0, [r5, #82]	; 0x52
 8005442:	f003 fd83 	bl	8008f4c <itoa>
                      strcat(dummy,str);  strcat(dummy,".");
 8005446:	a904      	add	r1, sp, #16
 8005448:	4620      	mov	r0, r4
 800544a:	f004 fa99 	bl	8009980 <strcat>
 800544e:	4620      	mov	r0, r4
 8005450:	f7fa fec8 	bl	80001e4 <strlen>
 8005454:	5227      	strh	r7, [r4, r0]
                      itoa(rampe1.ip_adress[3],str,10);
 8005456:	220a      	movs	r2, #10
 8005458:	a904      	add	r1, sp, #16
 800545a:	f895 0053 	ldrb.w	r0, [r5, #83]	; 0x53
 800545e:	f003 fd75 	bl	8008f4c <itoa>
                      strcat(dummy,str);  strcat(dummy,";");
 8005462:	a904      	add	r1, sp, #16
 8005464:	4620      	mov	r0, r4
 8005466:	f004 fa8b 	bl	8009980 <strcat>
 800546a:	4620      	mov	r0, r4
 800546c:	f7fa feba 	bl	80001e4 <strlen>
 8005470:	5226      	strh	r6, [r4, r0]
                      strcat(dummy,rampe1.kennung); 
 8005472:	f105 0154 	add.w	r1, r5, #84	; 0x54
 8005476:	4620      	mov	r0, r4
 8005478:	f004 fa82 	bl	8009980 <strcat>
                      strcat(dummy,";Z"); 
 800547c:	4620      	mov	r0, r4
 800547e:	f7fa feb1 	bl	80001e4 <strlen>
 8005482:	1902      	adds	r2, r0, r4
 8005484:	4b37      	ldr	r3, [pc, #220]	; (8005564 <befehl+0x654>)
 8005486:	8819      	ldrh	r1, [r3, #0]
 8005488:	789b      	ldrb	r3, [r3, #2]
 800548a:	5301      	strh	r1, [r0, r4]
 800548c:	7093      	strb	r3, [r2, #2]
                      print_f_lf0(dummy); 
 800548e:	4620      	mov	r0, r4
 8005490:	f7ff f86e 	bl	8004570 <print_f_lf0>
 8005494:	e5e4      	b.n	8005060 <befehl+0x150>
                    c = dummy[i++];
 8005496:	4b2e      	ldr	r3, [pc, #184]	; (8005550 <befehl+0x640>)
 8005498:	785b      	ldrb	r3, [r3, #1]
                    if( c == ';') {
 800549a:	2b3b      	cmp	r3, #59	; 0x3b
 800549c:	f040 8086 	bne.w	80055ac <befehl+0x69c>
                        c = dummy[i++];
 80054a0:	4b2b      	ldr	r3, [pc, #172]	; (8005550 <befehl+0x640>)
 80054a2:	789a      	ldrb	r2, [r3, #2]
              i =0;k=0;
 80054a4:	2300      	movs	r3, #0
                        c = dummy[i++];
 80054a6:	2603      	movs	r6, #3
                        while( c != ';') {    str[k++]= c;    c = dummy[i++]; }
 80054a8:	e007      	b.n	80054ba <befehl+0x5aa>
 80054aa:	a90e      	add	r1, sp, #56	; 0x38
 80054ac:	4419      	add	r1, r3
 80054ae:	f801 2c28 	strb.w	r2, [r1, #-40]
 80054b2:	4a27      	ldr	r2, [pc, #156]	; (8005550 <befehl+0x640>)
 80054b4:	5d92      	ldrb	r2, [r2, r6]
 80054b6:	3301      	adds	r3, #1
 80054b8:	3601      	adds	r6, #1
 80054ba:	2a3b      	cmp	r2, #59	; 0x3b
 80054bc:	d1f5      	bne.n	80054aa <befehl+0x59a>
                        str[k] =0;
 80054be:	aa0e      	add	r2, sp, #56	; 0x38
 80054c0:	4413      	add	r3, r2
 80054c2:	2500      	movs	r5, #0
 80054c4:	f803 5c28 	strb.w	r5, [r3, #-40]
                        strcpy(rampe1.ssid,dummy);
 80054c8:	4f21      	ldr	r7, [pc, #132]	; (8005550 <befehl+0x640>)
 80054ca:	4639      	mov	r1, r7
 80054cc:	4822      	ldr	r0, [pc, #136]	; (8005558 <befehl+0x648>)
 80054ce:	f004 fa66 	bl	800999e <strcpy>
                        c = dummy[i++];
 80054d2:	1c74      	adds	r4, r6, #1
 80054d4:	5dba      	ldrb	r2, [r7, r6]
                        k =0;
 80054d6:	462b      	mov	r3, r5
                        while( c != ';')    {str[k++]= c;    c = dummy[i++];    }
 80054d8:	e007      	b.n	80054ea <befehl+0x5da>
 80054da:	a90e      	add	r1, sp, #56	; 0x38
 80054dc:	4419      	add	r1, r3
 80054de:	f801 2c28 	strb.w	r2, [r1, #-40]
 80054e2:	4a1b      	ldr	r2, [pc, #108]	; (8005550 <befehl+0x640>)
 80054e4:	5d12      	ldrb	r2, [r2, r4]
 80054e6:	3301      	adds	r3, #1
 80054e8:	3401      	adds	r4, #1
 80054ea:	2a3b      	cmp	r2, #59	; 0x3b
 80054ec:	d1f5      	bne.n	80054da <befehl+0x5ca>
                        str[k] =0;
 80054ee:	aa0e      	add	r2, sp, #56	; 0x38
 80054f0:	4413      	add	r3, r2
 80054f2:	2500      	movs	r5, #0
 80054f4:	f803 5c28 	strb.w	r5, [r3, #-40]
                        strcpy(rampe1.pass,dummy);k =0;
 80054f8:	4e15      	ldr	r6, [pc, #84]	; (8005550 <befehl+0x640>)
 80054fa:	4f1b      	ldr	r7, [pc, #108]	; (8005568 <befehl+0x658>)
 80054fc:	4631      	mov	r1, r6
 80054fe:	4638      	mov	r0, r7
 8005500:	f004 fa4d 	bl	800999e <strcpy>
                        rampe1.ip_adress[0] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 8005504:	a903      	add	r1, sp, #12
 8005506:	1930      	adds	r0, r6, r4
 8005508:	f7ff fc26 	bl	8004d58 <get_ser_int>
 800550c:	f887 0028 	strb.w	r0, [r7, #40]	; 0x28
 8005510:	9b03      	ldr	r3, [sp, #12]
 8005512:	441c      	add	r4, r3
                        rampe1.ip_adress[1] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 8005514:	a903      	add	r1, sp, #12
 8005516:	1930      	adds	r0, r6, r4
 8005518:	f7ff fc1e 	bl	8004d58 <get_ser_int>
 800551c:	f887 0029 	strb.w	r0, [r7, #41]	; 0x29
 8005520:	9b03      	ldr	r3, [sp, #12]
 8005522:	441c      	add	r4, r3
                        rampe1.ip_adress[2] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 8005524:	a903      	add	r1, sp, #12
 8005526:	1930      	adds	r0, r6, r4
 8005528:	f7ff fc16 	bl	8004d58 <get_ser_int>
 800552c:	f887 002a 	strb.w	r0, [r7, #42]	; 0x2a
 8005530:	9b03      	ldr	r3, [sp, #12]
 8005532:	441c      	add	r4, r3
                        rampe1.ip_adress[3] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 8005534:	a903      	add	r1, sp, #12
 8005536:	1930      	adds	r0, r6, r4
 8005538:	f7ff fc0e 	bl	8004d58 <get_ser_int>
 800553c:	f887 002b 	strb.w	r0, [r7, #43]	; 0x2b
 8005540:	9b03      	ldr	r3, [sp, #12]
 8005542:	441c      	add	r4, r3
                        c = dummy[i++];
 8005544:	1c61      	adds	r1, r4, #1
 8005546:	5d32      	ldrb	r2, [r6, r4]
                        strcpy(rampe1.pass,dummy);k =0;
 8005548:	462b      	mov	r3, r5
                        while( c != ';') {    str[k++]= c;    c = dummy[i++];   }
 800554a:	e017      	b.n	800557c <befehl+0x66c>
 800554c:	20000b2c 	.word	0x20000b2c
 8005550:	200010ec 	.word	0x200010ec
 8005554:	0800d18c 	.word	0x0800d18c
 8005558:	20000d6c 	.word	0x20000d6c
 800555c:	0800d1e0 	.word	0x0800d1e0
 8005560:	0800d19c 	.word	0x0800d19c
 8005564:	0800d250 	.word	0x0800d250
 8005568:	20000d94 	.word	0x20000d94
 800556c:	a80e      	add	r0, sp, #56	; 0x38
 800556e:	4418      	add	r0, r3
 8005570:	f800 2c28 	strb.w	r2, [r0, #-40]
 8005574:	4ac9      	ldr	r2, [pc, #804]	; (800589c <befehl+0x98c>)
 8005576:	5c52      	ldrb	r2, [r2, r1]
 8005578:	3301      	adds	r3, #1
 800557a:	3101      	adds	r1, #1
 800557c:	2a3b      	cmp	r2, #59	; 0x3b
 800557e:	d1f5      	bne.n	800556c <befehl+0x65c>
                        str[k] =0;
 8005580:	aa0e      	add	r2, sp, #56	; 0x38
 8005582:	4413      	add	r3, r2
 8005584:	2200      	movs	r2, #0
 8005586:	f803 2c28 	strb.w	r2, [r3, #-40]
                        strcpy(rampe1.kennung,str);
 800558a:	4cc5      	ldr	r4, [pc, #788]	; (80058a0 <befehl+0x990>)
 800558c:	a904      	add	r1, sp, #16
 800558e:	4620      	mov	r0, r4
 8005590:	f004 fa05 	bl	800999e <strcpy>
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005594:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005598:	2108      	movs	r1, #8
 800559a:	f5a4 7025 	sub.w	r0, r4, #660	; 0x294
 800559e:	f7ff fb0f 	bl	8004bc0 <store_struct>
                        send_ACK(set_netzwerk, 1); 
 80055a2:	2101      	movs	r1, #1
 80055a4:	2079      	movs	r0, #121	; 0x79
 80055a6:	f7ff fbaf 	bl	8004d08 <send_ACK>
 80055aa:	e559      	b.n	8005060 <befehl+0x150>
                  else { send_ACK(set_netzwerk, 0); }
 80055ac:	2100      	movs	r1, #0
 80055ae:	2079      	movs	r0, #121	; 0x79
 80055b0:	f7ff fbaa 	bl	8004d08 <send_ACK>
 80055b4:	e554      	b.n	8005060 <befehl+0x150>
                f = get_oel_stand();
 80055b6:	f001 fad1 	bl	8006b5c <get_oel_stand>
               rampe1.fuell_min= adc_oel;
 80055ba:	48ba      	ldr	r0, [pc, #744]	; (80058a4 <befehl+0x994>)
 80055bc:	4bba      	ldr	r3, [pc, #744]	; (80058a8 <befehl+0x998>)
 80055be:	881b      	ldrh	r3, [r3, #0]
 80055c0:	f8a0 3234 	strh.w	r3, [r0, #564]	; 0x234
               store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80055c4:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80055c8:	2108      	movs	r1, #8
 80055ca:	f7ff faf9 	bl	8004bc0 <store_struct>
               send_ACK(set_fuell_min, 1);
 80055ce:	2101      	movs	r1, #1
 80055d0:	2077      	movs	r0, #119	; 0x77
 80055d2:	f7ff fb99 	bl	8004d08 <send_ACK>
          break;
 80055d6:	e543      	b.n	8005060 <befehl+0x150>
                f = get_oel_stand();
 80055d8:	f001 fac0 	bl	8006b5c <get_oel_stand>
                rampe1.fuell_max = adc_oel;
 80055dc:	48b1      	ldr	r0, [pc, #708]	; (80058a4 <befehl+0x994>)
 80055de:	4bb2      	ldr	r3, [pc, #712]	; (80058a8 <befehl+0x998>)
 80055e0:	881b      	ldrh	r3, [r3, #0]
 80055e2:	f8a0 3236 	strh.w	r3, [r0, #566]	; 0x236
                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80055e6:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80055ea:	2108      	movs	r1, #8
 80055ec:	f7ff fae8 	bl	8004bc0 <store_struct>
                send_ACK(set_fuell_max, 1);
 80055f0:	2101      	movs	r1, #1
 80055f2:	2078      	movs	r0, #120	; 0x78
 80055f4:	f7ff fb88 	bl	8004d08 <send_ACK>
          break;
 80055f8:	e532      	b.n	8005060 <befehl+0x150>
             i= set_motor_entlage_rechts();
 80055fa:	f002 feb5 	bl	8008368 <set_motor_entlage_rechts>
             if( i ==1 ) { send_ACK(set_entlage1, 1);}
 80055fe:	2801      	cmp	r0, #1
 8005600:	d004      	beq.n	800560c <befehl+0x6fc>
             else { send_ACK(set_entlage1, 0);}
 8005602:	2100      	movs	r1, #0
 8005604:	2076      	movs	r0, #118	; 0x76
 8005606:	f7ff fb7f 	bl	8004d08 <send_ACK>
 800560a:	e529      	b.n	8005060 <befehl+0x150>
             if( i ==1 ) { send_ACK(set_entlage1, 1);}
 800560c:	2101      	movs	r1, #1
 800560e:	2076      	movs	r0, #118	; 0x76
 8005610:	f7ff fb7a 	bl	8004d08 <send_ACK>
 8005614:	e524      	b.n	8005060 <befehl+0x150>
              send_ACK(ping, 1);
 8005616:	2101      	movs	r1, #1
 8005618:	2070      	movs	r0, #112	; 0x70
 800561a:	f7ff fb75 	bl	8004d08 <send_ACK>
          break;
 800561e:	e51f      	b.n	8005060 <befehl+0x150>
              i = get_in_buff_len();
 8005620:	f7fe ffd2 	bl	80045c8 <get_in_buff_len>
 8005624:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 8005626:	2400      	movs	r4, #0
 8005628:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800562a:	e008      	b.n	800563e <befehl+0x72e>
 800562c:	1c66      	adds	r6, r4, #1
 800562e:	f7fe ffd3 	bl	80045d8 <get_char>
 8005632:	ab0e      	add	r3, sp, #56	; 0x38
 8005634:	441c      	add	r4, r3
 8005636:	f804 0c28 	strb.w	r0, [r4, #-40]
 800563a:	3d01      	subs	r5, #1
 800563c:	4634      	mov	r4, r6
 800563e:	2d00      	cmp	r5, #0
 8005640:	dd01      	ble.n	8005646 <befehl+0x736>
 8005642:	2c27      	cmp	r4, #39	; 0x27
 8005644:	ddf2      	ble.n	800562c <befehl+0x71c>
              str[k++]= ';' ;
 8005646:	1c63      	adds	r3, r4, #1
 8005648:	aa0e      	add	r2, sp, #56	; 0x38
 800564a:	4414      	add	r4, r2
 800564c:	223b      	movs	r2, #59	; 0x3b
 800564e:	f804 2c28 	strb.w	r2, [r4, #-40]
              str[k]=0;
 8005652:	aa0e      	add	r2, sp, #56	; 0x38
 8005654:	4413      	add	r3, r2
 8005656:	2200      	movs	r2, #0
 8005658:	f803 2c28 	strb.w	r2, [r3, #-40]
              c = str[j++];
 800565c:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 8005660:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b08      	cmp	r3, #8
 8005668:	d84c      	bhi.n	8005704 <befehl+0x7f4>
                  c = str[j++];
 800566a:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 800566e:	2b3b      	cmp	r3, #59	; 0x3b
 8005670:	d004      	beq.n	800567c <befehl+0x76c>
                  else {  send_ACK(set_zeit, 0); }
 8005672:	2100      	movs	r1, #0
 8005674:	207a      	movs	r0, #122	; 0x7a
 8005676:	f7ff fb47 	bl	8004d08 <send_ACK>
 800567a:	e4f1      	b.n	8005060 <befehl+0x150>
                      c = str[j++];
 800567c:	f89d 3012 	ldrb.w	r3, [sp, #18]
                      if (( c > 0x30) && ( c < 0x39)) {
 8005680:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005684:	b2c9      	uxtb	r1, r1
 8005686:	2907      	cmp	r1, #7
 8005688:	d837      	bhi.n	80056fa <befehl+0x7ea>
                          c &= 0x0f;  d =c;
 800568a:	f003 040f 	and.w	r4, r3, #15
                          c = str[j++];
 800568e:	f89d 3013 	ldrb.w	r3, [sp, #19]
                          if( c == ';') {
 8005692:	2b3b      	cmp	r3, #59	; 0x3b
 8005694:	d004      	beq.n	80056a0 <befehl+0x790>
                          else {send_ACK(set_zeit, 0);}
 8005696:	2100      	movs	r1, #0
 8005698:	207a      	movs	r0, #122	; 0x7a
 800569a:	f7ff fb35 	bl	8004d08 <send_ACK>
 800569e:	e4df      	b.n	8005060 <befehl+0x150>
                              if( e == '1'){
 80056a0:	2a31      	cmp	r2, #49	; 0x31
 80056a2:	d00e      	beq.n	80056c2 <befehl+0x7b2>
                           else { send_int_val(set_zeit,rampe1.geschwind[d-1]); }
 80056a4:	f104 0315 	add.w	r3, r4, #21
 80056a8:	4a7e      	ldr	r2, [pc, #504]	; (80058a4 <befehl+0x994>)
 80056aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80056ae:	edd3 7a00 	vldr	s15, [r3]
 80056b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80056b6:	ee17 1a90 	vmov	r1, s15
 80056ba:	207a      	movs	r0, #122	; 0x7a
 80056bc:	f7ff fbce 	bl	8004e5c <send_int_val>
 80056c0:	e4ce      	b.n	8005060 <befehl+0x150>
                              i = get_ser_int(&str[j],&l);
 80056c2:	a903      	add	r1, sp, #12
 80056c4:	a805      	add	r0, sp, #20
 80056c6:	f7ff fb47 	bl	8004d58 <get_ser_int>
                              rampe1.geschwind[d-1]= i;
 80056ca:	4d76      	ldr	r5, [pc, #472]	; (80058a4 <befehl+0x994>)
 80056cc:	f104 0315 	add.w	r3, r4, #21
 80056d0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80056d4:	ee07 0a90 	vmov	s15, r0
 80056d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056dc:	edc3 7a00 	vstr	s15, [r3]
                              store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80056e0:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80056e4:	2108      	movs	r1, #8
 80056e6:	4628      	mov	r0, r5
 80056e8:	f7ff fa6a 	bl	8004bc0 <store_struct>
                              setup_m_gesch(); 
 80056ec:	f001 fb94 	bl	8006e18 <setup_m_gesch>
                              send_ACK(set_zeit, 1); 
 80056f0:	2101      	movs	r1, #1
 80056f2:	207a      	movs	r0, #122	; 0x7a
 80056f4:	f7ff fb08 	bl	8004d08 <send_ACK>
 80056f8:	e4b2      	b.n	8005060 <befehl+0x150>
                      else {  send_ACK(set_zeit, 0); }
 80056fa:	2100      	movs	r1, #0
 80056fc:	207a      	movs	r0, #122	; 0x7a
 80056fe:	f7ff fb03 	bl	8004d08 <send_ACK>
 8005702:	e4ad      	b.n	8005060 <befehl+0x150>
              else {  send_ACK(set_zeit, 0); }
 8005704:	2100      	movs	r1, #0
 8005706:	207a      	movs	r0, #122	; 0x7a
 8005708:	f7ff fafe 	bl	8004d08 <send_ACK>
 800570c:	e4a8      	b.n	8005060 <befehl+0x150>
              i = get_in_buff_len();
 800570e:	f7fe ff5b 	bl	80045c8 <get_in_buff_len>
 8005712:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 8005714:	2400      	movs	r4, #0
 8005716:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005718:	e008      	b.n	800572c <befehl+0x81c>
 800571a:	1c66      	adds	r6, r4, #1
 800571c:	f7fe ff5c 	bl	80045d8 <get_char>
 8005720:	ab0e      	add	r3, sp, #56	; 0x38
 8005722:	441c      	add	r4, r3
 8005724:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005728:	3d01      	subs	r5, #1
 800572a:	4634      	mov	r4, r6
 800572c:	2d00      	cmp	r5, #0
 800572e:	dd01      	ble.n	8005734 <befehl+0x824>
 8005730:	2c27      	cmp	r4, #39	; 0x27
 8005732:	ddf2      	ble.n	800571a <befehl+0x80a>
              str[k++]= ';' ;
 8005734:	1c63      	adds	r3, r4, #1
 8005736:	aa0e      	add	r2, sp, #56	; 0x38
 8005738:	4414      	add	r4, r2
 800573a:	223b      	movs	r2, #59	; 0x3b
 800573c:	f804 2c28 	strb.w	r2, [r4, #-40]
              str[k]=0;
 8005740:	aa0e      	add	r2, sp, #56	; 0x38
 8005742:	4413      	add	r3, r2
 8005744:	2200      	movs	r2, #0
 8005746:	f803 2c28 	strb.w	r2, [r3, #-40]
              c = str[j++];
 800574a:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800574e:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b08      	cmp	r3, #8
 8005756:	d852      	bhi.n	80057fe <befehl+0x8ee>
                  c = str[j++];
 8005758:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 800575c:	2b3b      	cmp	r3, #59	; 0x3b
 800575e:	d004      	beq.n	800576a <befehl+0x85a>
                  else {  send_ACK(set_end_druck, 0); }
 8005760:	2100      	movs	r1, #0
 8005762:	2064      	movs	r0, #100	; 0x64
 8005764:	f7ff fad0 	bl	8004d08 <send_ACK>
 8005768:	e47a      	b.n	8005060 <befehl+0x150>
                      c = str[j++];
 800576a:	f89d 1012 	ldrb.w	r1, [sp, #18]
                      if (( c > 0x30) && ( c < 0x39)) {
 800576e:	f1a1 0331 	sub.w	r3, r1, #49	; 0x31
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b07      	cmp	r3, #7
 8005776:	d83d      	bhi.n	80057f4 <befehl+0x8e4>
                          c &= 0x0f;
 8005778:	f001 040f 	and.w	r4, r1, #15
                          if ( e == '1') {
 800577c:	2a31      	cmp	r2, #49	; 0x31
 800577e:	d00a      	beq.n	8005796 <befehl+0x886>
                          else {send_float_val(set_end_druck,rampe1.end_druck_rauf[d-1]); }
 8005780:	f104 030b 	add.w	r3, r4, #11
 8005784:	4a47      	ldr	r2, [pc, #284]	; (80058a4 <befehl+0x994>)
 8005786:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800578a:	ed93 0a01 	vldr	s0, [r3, #4]
 800578e:	2064      	movs	r0, #100	; 0x64
 8005790:	f7ff fb8e 	bl	8004eb0 <send_float_val>
 8005794:	e464      	b.n	8005060 <befehl+0x150>
                              c = str[j++];
 8005796:	f89d 3013 	ldrb.w	r3, [sp, #19]
                              if( c == ';') {
 800579a:	2b3b      	cmp	r3, #59	; 0x3b
 800579c:	d004      	beq.n	80057a8 <befehl+0x898>
                              else {  send_ACK(set_end_druck, 0); }
 800579e:	2100      	movs	r1, #0
 80057a0:	2064      	movs	r0, #100	; 0x64
 80057a2:	f7ff fab1 	bl	8004d08 <send_ACK>
 80057a6:	e45b      	b.n	8005060 <befehl+0x150>
                                  f = get_ser_float(&str[j],&l); 
 80057a8:	a903      	add	r1, sp, #12
 80057aa:	a805      	add	r0, sp, #20
 80057ac:	f7ff fafa 	bl	8004da4 <get_ser_float>
                                  rampe1.end_druck_rauf[d-1]= f;
 80057b0:	f104 020b 	add.w	r2, r4, #11
 80057b4:	4b3b      	ldr	r3, [pc, #236]	; (80058a4 <befehl+0x994>)
 80057b6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80057ba:	ed83 0a01 	vstr	s0, [r3, #4]
                                  if ( d ==1) { rampe1.start_druck_rauf[0]=0;}
 80057be:	2c01      	cmp	r4, #1
 80057c0:	d014      	beq.n	80057ec <befehl+0x8dc>
                                  if ( d < 9) { rampe1.start_druck_rauf[d]=f;}
 80057c2:	2c08      	cmp	r4, #8
 80057c4:	d805      	bhi.n	80057d2 <befehl+0x8c2>
 80057c6:	1d21      	adds	r1, r4, #4
 80057c8:	4b36      	ldr	r3, [pc, #216]	; (80058a4 <befehl+0x994>)
 80057ca:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80057ce:	ed83 0a00 	vstr	s0, [r3]
                                  store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80057d2:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80057d6:	2108      	movs	r1, #8
 80057d8:	4832      	ldr	r0, [pc, #200]	; (80058a4 <befehl+0x994>)
 80057da:	f7ff f9f1 	bl	8004bc0 <store_struct>
                                  setup_m_gesch(); 
 80057de:	f001 fb1b 	bl	8006e18 <setup_m_gesch>
                                  send_ACK(set_end_druck, 1);  
 80057e2:	2101      	movs	r1, #1
 80057e4:	2064      	movs	r0, #100	; 0x64
 80057e6:	f7ff fa8f 	bl	8004d08 <send_ACK>
 80057ea:	e439      	b.n	8005060 <befehl+0x150>
                                  if ( d ==1) { rampe1.start_druck_rauf[0]=0;}
 80057ec:	2200      	movs	r2, #0
 80057ee:	4b2d      	ldr	r3, [pc, #180]	; (80058a4 <befehl+0x994>)
 80057f0:	611a      	str	r2, [r3, #16]
 80057f2:	e7e6      	b.n	80057c2 <befehl+0x8b2>
                      else {  send_ACK(set_end_druck, 0); }
 80057f4:	2100      	movs	r1, #0
 80057f6:	2064      	movs	r0, #100	; 0x64
 80057f8:	f7ff fa86 	bl	8004d08 <send_ACK>
 80057fc:	e430      	b.n	8005060 <befehl+0x150>
              else {  send_ACK(set_end_druck, 0); }
 80057fe:	2100      	movs	r1, #0
 8005800:	2064      	movs	r0, #100	; 0x64
 8005802:	f7ff fa81 	bl	8004d08 <send_ACK>
 8005806:	e42b      	b.n	8005060 <befehl+0x150>
              i = get_in_buff_len();
 8005808:	f7fe fede 	bl	80045c8 <get_in_buff_len>
 800580c:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 800580e:	2400      	movs	r4, #0
 8005810:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005812:	e008      	b.n	8005826 <befehl+0x916>
 8005814:	1c66      	adds	r6, r4, #1
 8005816:	f7fe fedf 	bl	80045d8 <get_char>
 800581a:	ab0e      	add	r3, sp, #56	; 0x38
 800581c:	441c      	add	r4, r3
 800581e:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005822:	3d01      	subs	r5, #1
 8005824:	4634      	mov	r4, r6
 8005826:	2d00      	cmp	r5, #0
 8005828:	dd01      	ble.n	800582e <befehl+0x91e>
 800582a:	2c27      	cmp	r4, #39	; 0x27
 800582c:	ddf2      	ble.n	8005814 <befehl+0x904>
              str[k]= ';' ;
 800582e:	ab0e      	add	r3, sp, #56	; 0x38
 8005830:	441c      	add	r4, r3
 8005832:	233b      	movs	r3, #59	; 0x3b
 8005834:	f804 3c28 	strb.w	r3, [r4, #-40]
              c = str[j++];
 8005838:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800583c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b08      	cmp	r3, #8
 8005844:	d84e      	bhi.n	80058e4 <befehl+0x9d4>
                  c = str[j++];
 8005846:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 800584a:	2b3b      	cmp	r3, #59	; 0x3b
 800584c:	d004      	beq.n	8005858 <befehl+0x948>
                      else {  send_ACK(set_rueck_geschw, 0); }
 800584e:	2100      	movs	r1, #0
 8005850:	2072      	movs	r0, #114	; 0x72
 8005852:	f7ff fa59 	bl	8004d08 <send_ACK>
 8005856:	e403      	b.n	8005060 <befehl+0x150>
                      c = str[j++];
 8005858:	f89d 3012 	ldrb.w	r3, [sp, #18]
                      if (( c > 0x30) && ( c < 0x39)) {
 800585c:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005860:	b2c9      	uxtb	r1, r1
 8005862:	2907      	cmp	r1, #7
 8005864:	d838      	bhi.n	80058d8 <befehl+0x9c8>
                          c &= 0x0f;
 8005866:	f003 040f 	and.w	r4, r3, #15
                          if( e =='1') {
 800586a:	2a31      	cmp	r2, #49	; 0x31
 800586c:	d00b      	beq.n	8005886 <befehl+0x976>
                        else {send_float_val(set_rueck_geschw, rampe1.geschwindr[d-1]);}
 800586e:	f104 0379 	add.w	r3, r4, #121	; 0x79
 8005872:	4a0c      	ldr	r2, [pc, #48]	; (80058a4 <befehl+0x994>)
 8005874:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005878:	ed93 0a00 	vldr	s0, [r3]
 800587c:	2072      	movs	r0, #114	; 0x72
 800587e:	f7ff fb17 	bl	8004eb0 <send_float_val>
 8005882:	f7ff bbed 	b.w	8005060 <befehl+0x150>
                              c = str[j++];
 8005886:	f89d 3013 	ldrb.w	r3, [sp, #19]
                              if( c == ';') {
 800588a:	2b3b      	cmp	r3, #59	; 0x3b
 800588c:	d00e      	beq.n	80058ac <befehl+0x99c>
                              else {  send_ACK(set_rueck_geschw, 0); }
 800588e:	2100      	movs	r1, #0
 8005890:	2072      	movs	r0, #114	; 0x72
 8005892:	f7ff fa39 	bl	8004d08 <send_ACK>
 8005896:	f7ff bbe3 	b.w	8005060 <befehl+0x150>
 800589a:	bf00      	nop
 800589c:	200010ec 	.word	0x200010ec
 80058a0:	20000dc0 	.word	0x20000dc0
 80058a4:	20000b2c 	.word	0x20000b2c
 80058a8:	20000f1c 	.word	0x20000f1c
                                  f = get_ser_float(&str[j],&l);
 80058ac:	a903      	add	r1, sp, #12
 80058ae:	a805      	add	r0, sp, #20
 80058b0:	f7ff fa78 	bl	8004da4 <get_ser_float>
                                  rampe1.geschwindr[d-1]= f;
 80058b4:	48ce      	ldr	r0, [pc, #824]	; (8005bf0 <befehl+0xce0>)
 80058b6:	f104 0379 	add.w	r3, r4, #121	; 0x79
 80058ba:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80058be:	ed83 0a00 	vstr	s0, [r3]
                                  store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80058c2:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80058c6:	2108      	movs	r1, #8
 80058c8:	f7ff f97a 	bl	8004bc0 <store_struct>
                                  send_ACK(set_rueck_geschw, 1); 
 80058cc:	2101      	movs	r1, #1
 80058ce:	2072      	movs	r0, #114	; 0x72
 80058d0:	f7ff fa1a 	bl	8004d08 <send_ACK>
 80058d4:	f7ff bbc4 	b.w	8005060 <befehl+0x150>
                          else {  send_ACK(set_rueck_geschw, 0); }
 80058d8:	2100      	movs	r1, #0
 80058da:	2072      	movs	r0, #114	; 0x72
 80058dc:	f7ff fa14 	bl	8004d08 <send_ACK>
 80058e0:	f7ff bbbe 	b.w	8005060 <befehl+0x150>
                  else {  send_ACK(set_rueck_geschw, 0); }
 80058e4:	2100      	movs	r1, #0
 80058e6:	2072      	movs	r0, #114	; 0x72
 80058e8:	f7ff fa0e 	bl	8004d08 <send_ACK>
 80058ec:	f7ff bbb8 	b.w	8005060 <befehl+0x150>
               if (password==1 ) {
 80058f0:	4bc0      	ldr	r3, [pc, #768]	; (8005bf4 <befehl+0xce4>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d005      	beq.n	8005904 <befehl+0x9f4>
             else{  send_ACK(set_max_step, 0);  }
 80058f8:	2100      	movs	r1, #0
 80058fa:	2062      	movs	r0, #98	; 0x62
 80058fc:	f7ff fa04 	bl	8004d08 <send_ACK>
 8005900:	f7ff bbae 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 8005904:	f7fe fe60 	bl	80045c8 <get_in_buff_len>
 8005908:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 800590a:	2400      	movs	r4, #0
 800590c:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800590e:	e008      	b.n	8005922 <befehl+0xa12>
 8005910:	1c66      	adds	r6, r4, #1
 8005912:	f7fe fe61 	bl	80045d8 <get_char>
 8005916:	ab0e      	add	r3, sp, #56	; 0x38
 8005918:	441c      	add	r4, r3
 800591a:	f804 0c28 	strb.w	r0, [r4, #-40]
 800591e:	3d01      	subs	r5, #1
 8005920:	4634      	mov	r4, r6
 8005922:	2d00      	cmp	r5, #0
 8005924:	dd01      	ble.n	800592a <befehl+0xa1a>
 8005926:	2c27      	cmp	r4, #39	; 0x27
 8005928:	ddf2      	ble.n	8005910 <befehl+0xa00>
                  str[k] = ';';
 800592a:	ab0e      	add	r3, sp, #56	; 0x38
 800592c:	441c      	add	r4, r3
 800592e:	233b      	movs	r3, #59	; 0x3b
 8005930:	f804 3c28 	strb.w	r3, [r4, #-40]
                  c = str[j++];
 8005934:	f89d 2010 	ldrb.w	r2, [sp, #16]
                  if (( c > 0x2f) && ( c < 0x39)) {
 8005938:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b08      	cmp	r3, #8
 8005940:	d86a      	bhi.n	8005a18 <befehl+0xb08>
                      c = str[j++];
 8005942:	f89d 3011 	ldrb.w	r3, [sp, #17]
                        if( c == ';') {
 8005946:	2b3b      	cmp	r3, #59	; 0x3b
 8005948:	d160      	bne.n	8005a0c <befehl+0xafc>
                          if( e =='1') {
 800594a:	2a31      	cmp	r2, #49	; 0x31
 800594c:	d041      	beq.n	80059d2 <befehl+0xac2>
                          strcpy(dummy,"Ab;");
 800594e:	4caa      	ldr	r4, [pc, #680]	; (8005bf8 <befehl+0xce8>)
 8005950:	4baa      	ldr	r3, [pc, #680]	; (8005bfc <befehl+0xcec>)
 8005952:	6818      	ldr	r0, [r3, #0]
 8005954:	6020      	str	r0, [r4, #0]
                          i = rampe1.max_steps;
 8005956:	f8df 8298 	ldr.w	r8, [pc, #664]	; 8005bf0 <befehl+0xce0>
                          sprintf(dummy2,"%d",i);
 800595a:	4fa9      	ldr	r7, [pc, #676]	; (8005c00 <befehl+0xcf0>)
 800595c:	4da9      	ldr	r5, [pc, #676]	; (8005c04 <befehl+0xcf4>)
 800595e:	f8d8 21e4 	ldr.w	r2, [r8, #484]	; 0x1e4
 8005962:	4639      	mov	r1, r7
 8005964:	4628      	mov	r0, r5
 8005966:	f003 ffe7 	bl	8009938 <siprintf>
                          strcat(dummy,dummy2);
 800596a:	4629      	mov	r1, r5
 800596c:	4620      	mov	r0, r4
 800596e:	f004 f807 	bl	8009980 <strcat>
                          strcat(dummy,";");
 8005972:	4620      	mov	r0, r4
 8005974:	f7fa fc36 	bl	80001e4 <strlen>
 8005978:	4ba3      	ldr	r3, [pc, #652]	; (8005c08 <befehl+0xcf8>)
 800597a:	881e      	ldrh	r6, [r3, #0]
 800597c:	5226      	strh	r6, [r4, r0]
                          sprintf(dummy2,"%d",i);
 800597e:	f8d8 22a4 	ldr.w	r2, [r8, #676]	; 0x2a4
 8005982:	4639      	mov	r1, r7
 8005984:	4628      	mov	r0, r5
 8005986:	f003 ffd7 	bl	8009938 <siprintf>
                          strcat(dummy,dummy2);
 800598a:	4629      	mov	r1, r5
 800598c:	4620      	mov	r0, r4
 800598e:	f003 fff7 	bl	8009980 <strcat>
                          strcat(dummy,";");
 8005992:	4620      	mov	r0, r4
 8005994:	f7fa fc26 	bl	80001e4 <strlen>
 8005998:	5226      	strh	r6, [r4, r0]
                          sprintf(dummy2,"%04.1f",max_druck);
 800599a:	4b9c      	ldr	r3, [pc, #624]	; (8005c0c <befehl+0xcfc>)
 800599c:	6818      	ldr	r0, [r3, #0]
 800599e:	f7fa fde3 	bl	8000568 <__aeabi_f2d>
 80059a2:	4602      	mov	r2, r0
 80059a4:	460b      	mov	r3, r1
 80059a6:	499a      	ldr	r1, [pc, #616]	; (8005c10 <befehl+0xd00>)
 80059a8:	4628      	mov	r0, r5
 80059aa:	f003 ffc5 	bl	8009938 <siprintf>
                          strcat(dummy,dummy2);
 80059ae:	4629      	mov	r1, r5
 80059b0:	4620      	mov	r0, r4
 80059b2:	f003 ffe5 	bl	8009980 <strcat>
                          strcat(dummy,";Z");
 80059b6:	4620      	mov	r0, r4
 80059b8:	f7fa fc14 	bl	80001e4 <strlen>
 80059bc:	1902      	adds	r2, r0, r4
 80059be:	4b95      	ldr	r3, [pc, #596]	; (8005c14 <befehl+0xd04>)
 80059c0:	8819      	ldrh	r1, [r3, #0]
 80059c2:	789b      	ldrb	r3, [r3, #2]
 80059c4:	5301      	strh	r1, [r0, r4]
 80059c6:	7093      	strb	r3, [r2, #2]
                          print_f_lf0(dummy); 
 80059c8:	4620      	mov	r0, r4
 80059ca:	f7fe fdd1 	bl	8004570 <print_f_lf0>
 80059ce:	f7ff bb47 	b.w	8005060 <befehl+0x150>
                            i = get_ser_int(&str[j],&l);
 80059d2:	a903      	add	r1, sp, #12
 80059d4:	f10d 0012 	add.w	r0, sp, #18
 80059d8:	f7ff f9be 	bl	8004d58 <get_ser_int>
                            rampe1.max_steps= i;
 80059dc:	4c84      	ldr	r4, [pc, #528]	; (8005bf0 <befehl+0xce0>)
 80059de:	f8c4 01e4 	str.w	r0, [r4, #484]	; 0x1e4
                            j =l+j;
 80059e2:	9b03      	ldr	r3, [sp, #12]
 80059e4:	3302      	adds	r3, #2
                            i = get_ser_int(&str[j],&l);
 80059e6:	a903      	add	r1, sp, #12
 80059e8:	aa04      	add	r2, sp, #16
 80059ea:	18d0      	adds	r0, r2, r3
 80059ec:	f7ff f9b4 	bl	8004d58 <get_ser_int>
                            rampe1.offset_step= i;
 80059f0:	f8c4 02a4 	str.w	r0, [r4, #676]	; 0x2a4
                            store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80059f4:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80059f8:	2108      	movs	r1, #8
 80059fa:	4620      	mov	r0, r4
 80059fc:	f7ff f8e0 	bl	8004bc0 <store_struct>
                            send_ACK(set_max_step, 1); 
 8005a00:	2101      	movs	r1, #1
 8005a02:	2062      	movs	r0, #98	; 0x62
 8005a04:	f7ff f980 	bl	8004d08 <send_ACK>
 8005a08:	f7ff bb2a 	b.w	8005060 <befehl+0x150>
                  else { send_ACK(set_max_step, 0); }
 8005a0c:	2100      	movs	r1, #0
 8005a0e:	2062      	movs	r0, #98	; 0x62
 8005a10:	f7ff f97a 	bl	8004d08 <send_ACK>
 8005a14:	f7ff bb24 	b.w	8005060 <befehl+0x150>
             else {  send_ACK(set_max_step, 0);  }
 8005a18:	2100      	movs	r1, #0
 8005a1a:	2062      	movs	r0, #98	; 0x62
 8005a1c:	f7ff f974 	bl	8004d08 <send_ACK>
 8005a20:	f7ff bb1e 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 8005a24:	f7fe fdd0 	bl	80045c8 <get_in_buff_len>
 8005a28:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8005a2a:	2400      	movs	r4, #0
 8005a2c:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005a2e:	e008      	b.n	8005a42 <befehl+0xb32>
 8005a30:	1c66      	adds	r6, r4, #1
 8005a32:	f7fe fdd1 	bl	80045d8 <get_char>
 8005a36:	ab0e      	add	r3, sp, #56	; 0x38
 8005a38:	441c      	add	r4, r3
 8005a3a:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005a3e:	3d01      	subs	r5, #1
 8005a40:	4634      	mov	r4, r6
 8005a42:	2d00      	cmp	r5, #0
 8005a44:	dd01      	ble.n	8005a4a <befehl+0xb3a>
 8005a46:	2c27      	cmp	r4, #39	; 0x27
 8005a48:	ddf2      	ble.n	8005a30 <befehl+0xb20>
                  str[k] = ';';
 8005a4a:	ab0e      	add	r3, sp, #56	; 0x38
 8005a4c:	441c      	add	r4, r3
 8005a4e:	233b      	movs	r3, #59	; 0x3b
 8005a50:	f804 3c28 	strb.w	r3, [r4, #-40]
                  c = str[j++];
 8005a54:	f89d 3010 	ldrb.w	r3, [sp, #16]
                  if( c == ';') {
 8005a58:	2b3b      	cmp	r3, #59	; 0x3b
 8005a5a:	d012      	beq.n	8005a82 <befehl+0xb72>
                  else {send_ACK( start, 0); }
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	2073      	movs	r0, #115	; 0x73
 8005a60:	f7ff f952 	bl	8004d08 <send_ACK>
              if (( main_state == 30) || (main_state ==40)) {   
 8005a64:	4b6c      	ldr	r3, [pc, #432]	; (8005c18 <befehl+0xd08>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b1e      	cmp	r3, #30
 8005a6a:	d002      	beq.n	8005a72 <befehl+0xb62>
 8005a6c:	2b28      	cmp	r3, #40	; 0x28
 8005a6e:	f47f aaf7 	bne.w	8005060 <befehl+0x150>
                  main_state = 0;
 8005a72:	2200      	movs	r2, #0
 8005a74:	4b68      	ldr	r3, [pc, #416]	; (8005c18 <befehl+0xd08>)
 8005a76:	601a      	str	r2, [r3, #0]
                  tasten_ende =1;
 8005a78:	2201      	movs	r2, #1
 8005a7a:	4b68      	ldr	r3, [pc, #416]	; (8005c1c <befehl+0xd0c>)
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	f7ff baef 	b.w	8005060 <befehl+0x150>
                    rs232_druck = get_ser_float(&str[j],&l);
 8005a82:	a903      	add	r1, sp, #12
 8005a84:	f10d 0011 	add.w	r0, sp, #17
 8005a88:	f7ff f98c 	bl	8004da4 <get_ser_float>
 8005a8c:	4b64      	ldr	r3, [pc, #400]	; (8005c20 <befehl+0xd10>)
 8005a8e:	ed83 0a00 	vstr	s0, [r3]
                     send_ACK(start, 1); 
 8005a92:	2101      	movs	r1, #1
 8005a94:	2073      	movs	r0, #115	; 0x73
 8005a96:	f7ff f937 	bl	8004d08 <send_ACK>
                     i= find_offset();
 8005a9a:	f7ff f8fb 	bl	8004c94 <find_offset>
 8005a9e:	e7e1      	b.n	8005a64 <befehl+0xb54>
                    if (( main_state== 8)||(main_state ==0) || (main_state==1)) {
 8005aa0:	4b5d      	ldr	r3, [pc, #372]	; (8005c18 <befehl+0xd08>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2b08      	cmp	r3, #8
 8005aa6:	d002      	beq.n	8005aae <befehl+0xb9e>
 8005aa8:	b10b      	cbz	r3, 8005aae <befehl+0xb9e>
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d12a      	bne.n	8005b04 <befehl+0xbf4>
                        l = sdo_reseive(1,0x6040,0); 
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f246 0140 	movw	r1, #24640	; 0x6040
 8005ab4:	2001      	movs	r0, #1
 8005ab6:	f7fe fb27 	bl	8004108 <sdo_reseive>
 8005aba:	9003      	str	r0, [sp, #12]
                        wait_ms(2);
 8005abc:	2002      	movs	r0, #2
 8005abe:	f001 fa59 	bl	8006f74 <wait_ms>
                        l |=0x0100;
 8005ac2:	9b03      	ldr	r3, [sp, #12]
 8005ac4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac8:	9303      	str	r3, [sp, #12]
                        i= sdo_send (1,0x6040, 0,l,2); 
 8005aca:	2402      	movs	r4, #2
 8005acc:	9400      	str	r4, [sp, #0]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f246 0140 	movw	r1, #24640	; 0x6040
 8005ad4:	2001      	movs	r0, #1
 8005ad6:	f7fe fb9f 	bl	8004218 <sdo_send>
                        wait_ms(2);
 8005ada:	4620      	mov	r0, r4
 8005adc:	f001 fa4a 	bl	8006f74 <wait_ms>
                        l = sdo_reseive(1,0x6040,0); 
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f246 0140 	movw	r1, #24640	; 0x6040
 8005ae6:	2001      	movs	r0, #1
 8005ae8:	f7fe fb0e 	bl	8004108 <sdo_reseive>
 8005aec:	9003      	str	r0, [sp, #12]
                        wait_ms(2);
 8005aee:	4620      	mov	r0, r4
 8005af0:	f001 fa40 	bl	8006f74 <wait_ms>
                        set_motor_power_off();
 8005af4:	f002 faf0 	bl	80080d8 <set_motor_power_off>
                        main_error =6;
 8005af8:	2206      	movs	r2, #6
 8005afa:	4b4a      	ldr	r3, [pc, #296]	; (8005c24 <befehl+0xd14>)
 8005afc:	601a      	str	r2, [r3, #0]
                        main_state = 20;
 8005afe:	2214      	movs	r2, #20
 8005b00:	4b45      	ldr	r3, [pc, #276]	; (8005c18 <befehl+0xd08>)
 8005b02:	601a      	str	r2, [r3, #0]
                    if (( main_state== 9)||(main_state ==10)) {
 8005b04:	4b44      	ldr	r3, [pc, #272]	; (8005c18 <befehl+0xd08>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3b09      	subs	r3, #9
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d905      	bls.n	8005b1a <befehl+0xc0a>
              send_ACK(stop, 1);
 8005b0e:	2101      	movs	r1, #1
 8005b10:	2053      	movs	r0, #83	; 0x53
 8005b12:	f7ff f8f9 	bl	8004d08 <send_ACK>
          break;
 8005b16:	f7ff baa3 	b.w	8005060 <befehl+0x150>
                        main_error = 6;
 8005b1a:	2206      	movs	r2, #6
 8005b1c:	4b41      	ldr	r3, [pc, #260]	; (8005c24 <befehl+0xd14>)
 8005b1e:	601a      	str	r2, [r3, #0]
                        main_state = 21;
 8005b20:	2215      	movs	r2, #21
 8005b22:	4b3d      	ldr	r3, [pc, #244]	; (8005c18 <befehl+0xd08>)
 8005b24:	601a      	str	r2, [r3, #0]
 8005b26:	e7f2      	b.n	8005b0e <befehl+0xbfe>
              if (password==1 ) {
 8005b28:	4b32      	ldr	r3, [pc, #200]	; (8005bf4 <befehl+0xce4>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d005      	beq.n	8005b3c <befehl+0xc2c>
           else { send_ACK(set_beschl_rauf, 0); }
 8005b30:	2100      	movs	r1, #0
 8005b32:	2063      	movs	r0, #99	; 0x63
 8005b34:	f7ff f8e8 	bl	8004d08 <send_ACK>
 8005b38:	f7ff ba92 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 8005b3c:	f7fe fd44 	bl	80045c8 <get_in_buff_len>
 8005b40:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8005b42:	2400      	movs	r4, #0
 8005b44:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005b46:	e008      	b.n	8005b5a <befehl+0xc4a>
 8005b48:	1c66      	adds	r6, r4, #1
 8005b4a:	f7fe fd45 	bl	80045d8 <get_char>
 8005b4e:	ab0e      	add	r3, sp, #56	; 0x38
 8005b50:	441c      	add	r4, r3
 8005b52:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005b56:	3d01      	subs	r5, #1
 8005b58:	4634      	mov	r4, r6
 8005b5a:	2d00      	cmp	r5, #0
 8005b5c:	dd01      	ble.n	8005b62 <befehl+0xc52>
 8005b5e:	2c27      	cmp	r4, #39	; 0x27
 8005b60:	ddf2      	ble.n	8005b48 <befehl+0xc38>
                  str[k] = ';';
 8005b62:	ab0e      	add	r3, sp, #56	; 0x38
 8005b64:	441c      	add	r4, r3
 8005b66:	233b      	movs	r3, #59	; 0x3b
 8005b68:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 8005b6c:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x2f) && ( c < 0x39)) {
 8005b70:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d856      	bhi.n	8005c28 <befehl+0xd18>
                          c = str[j++];
 8005b7a:	f89d 3011 	ldrb.w	r3, [sp, #17]
                          if ( c == ';') {
 8005b7e:	2b3b      	cmp	r3, #59	; 0x3b
 8005b80:	d130      	bne.n	8005be4 <befehl+0xcd4>
                              c = str[j++];
 8005b82:	f89d 4012 	ldrb.w	r4, [sp, #18]
                              if (( c > 0x30) && ( c < 0x39)) {
 8005b86:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b07      	cmp	r3, #7
 8005b8e:	d823      	bhi.n	8005bd8 <befehl+0xcc8>
                                d = c & 0x0f;
 8005b90:	f004 040f 	and.w	r4, r4, #15
                                if ( e=='1') {
 8005b94:	2a31      	cmp	r2, #49	; 0x31
 8005b96:	d009      	beq.n	8005bac <befehl+0xc9c>
                              else { send_int_val(set_beschl_rauf,rampe1.rampe_start[d-1]);   }
 8005b98:	3441      	adds	r4, #65	; 0x41
 8005b9a:	4b15      	ldr	r3, [pc, #84]	; (8005bf0 <befehl+0xce0>)
 8005b9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005ba0:	6861      	ldr	r1, [r4, #4]
 8005ba2:	2063      	movs	r0, #99	; 0x63
 8005ba4:	f7ff f95a 	bl	8004e5c <send_int_val>
 8005ba8:	f7ff ba5a 	b.w	8005060 <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8005bac:	a903      	add	r1, sp, #12
 8005bae:	a805      	add	r0, sp, #20
 8005bb0:	f7ff f8d2 	bl	8004d58 <get_ser_int>
                                rampe1.rampe_start[d-1]= i;
 8005bb4:	4d0e      	ldr	r5, [pc, #56]	; (8005bf0 <befehl+0xce0>)
 8005bb6:	f104 0341 	add.w	r3, r4, #65	; 0x41
 8005bba:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005bbe:	6058      	str	r0, [r3, #4]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005bc0:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005bc4:	2108      	movs	r1, #8
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	f7fe fffa 	bl	8004bc0 <store_struct>
                                send_ACK(set_beschl_rauf, 1);
 8005bcc:	2101      	movs	r1, #1
 8005bce:	2063      	movs	r0, #99	; 0x63
 8005bd0:	f7ff f89a 	bl	8004d08 <send_ACK>
 8005bd4:	f7ff ba44 	b.w	8005060 <befehl+0x150>
                           else {send_ACK(set_beschl_rauf, 0); }
 8005bd8:	2100      	movs	r1, #0
 8005bda:	2063      	movs	r0, #99	; 0x63
 8005bdc:	f7ff f894 	bl	8004d08 <send_ACK>
 8005be0:	f7ff ba3e 	b.w	8005060 <befehl+0x150>
                     else { send_ACK(set_beschl_rauf, 0); }
 8005be4:	2100      	movs	r1, #0
 8005be6:	2063      	movs	r0, #99	; 0x63
 8005be8:	f7ff f88e 	bl	8004d08 <send_ACK>
 8005bec:	f7ff ba38 	b.w	8005060 <befehl+0x150>
 8005bf0:	20000b2c 	.word	0x20000b2c
 8005bf4:	20000000 	.word	0x20000000
 8005bf8:	200010ec 	.word	0x200010ec
 8005bfc:	0800d1a0 	.word	0x0800d1a0
 8005c00:	0800d24c 	.word	0x0800d24c
 8005c04:	2000107c 	.word	0x2000107c
 8005c08:	0800d1e0 	.word	0x0800d1e0
 8005c0c:	20001430 	.word	0x20001430
 8005c10:	0800d244 	.word	0x0800d244
 8005c14:	0800d250 	.word	0x0800d250
 8005c18:	20000200 	.word	0x20000200
 8005c1c:	20000f18 	.word	0x20000f18
 8005c20:	200011f0 	.word	0x200011f0
 8005c24:	20000248 	.word	0x20000248
               else { send_ACK(set_beschl_rauf, 1); }
 8005c28:	2101      	movs	r1, #1
 8005c2a:	2063      	movs	r0, #99	; 0x63
 8005c2c:	f7ff f86c 	bl	8004d08 <send_ACK>
 8005c30:	f7ff ba16 	b.w	8005060 <befehl+0x150>
              if (password==1 ) {
 8005c34:	4bd1      	ldr	r3, [pc, #836]	; (8005f7c <befehl+0x106c>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d005      	beq.n	8005c48 <befehl+0xd38>
           else { send_ACK(set_beschl_runter, 0); }
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	2065      	movs	r0, #101	; 0x65
 8005c40:	f7ff f862 	bl	8004d08 <send_ACK>
 8005c44:	f7ff ba0c 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 8005c48:	f7fe fcbe 	bl	80045c8 <get_in_buff_len>
 8005c4c:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8005c4e:	2400      	movs	r4, #0
 8005c50:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005c52:	e008      	b.n	8005c66 <befehl+0xd56>
 8005c54:	1c66      	adds	r6, r4, #1
 8005c56:	f7fe fcbf 	bl	80045d8 <get_char>
 8005c5a:	ab0e      	add	r3, sp, #56	; 0x38
 8005c5c:	441c      	add	r4, r3
 8005c5e:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005c62:	3d01      	subs	r5, #1
 8005c64:	4634      	mov	r4, r6
 8005c66:	2d00      	cmp	r5, #0
 8005c68:	dd01      	ble.n	8005c6e <befehl+0xd5e>
 8005c6a:	2c27      	cmp	r4, #39	; 0x27
 8005c6c:	ddf2      	ble.n	8005c54 <befehl+0xd44>
                  str[k++] = ';';
 8005c6e:	1c63      	adds	r3, r4, #1
 8005c70:	aa0e      	add	r2, sp, #56	; 0x38
 8005c72:	4414      	add	r4, r2
 8005c74:	223b      	movs	r2, #59	; 0x3b
 8005c76:	f804 2c28 	strb.w	r2, [r4, #-40]
                  str[k]=0;
 8005c7a:	aa0e      	add	r2, sp, #56	; 0x38
 8005c7c:	4413      	add	r3, r2
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f803 2c28 	strb.w	r2, [r3, #-40]
                   c = str[j++];
 8005c84:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x30) && ( c < 0x39)) {
 8005c88:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b07      	cmp	r3, #7
 8005c90:	d837      	bhi.n	8005d02 <befehl+0xdf2>
                      c = str[j++];
 8005c92:	f89d 3011 	ldrb.w	r3, [sp, #17]
                      if ( c == ';') {
 8005c96:	2b3b      	cmp	r3, #59	; 0x3b
 8005c98:	d12d      	bne.n	8005cf6 <befehl+0xde6>
                        c = str[j++];
 8005c9a:	f89d 3012 	ldrb.w	r3, [sp, #18]
                        if (( c > 0x30) && ( c < 0x39)) {
 8005c9e:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005ca2:	b2c9      	uxtb	r1, r1
 8005ca4:	2907      	cmp	r1, #7
 8005ca6:	d81e      	bhi.n	8005ce6 <befehl+0xdd6>
                          d = c & 0x0f;
 8005ca8:	f003 040f 	and.w	r4, r3, #15
                          if ( e == '1'){
 8005cac:	2a31      	cmp	r2, #49	; 0x31
 8005cae:	d005      	beq.n	8005cbc <befehl+0xdac>
                              else {  send_ACK(set_beschl_runter, 0); }
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	2065      	movs	r0, #101	; 0x65
 8005cb4:	f7ff f828 	bl	8004d08 <send_ACK>
 8005cb8:	f7ff b9d2 	b.w	8005060 <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8005cbc:	a903      	add	r1, sp, #12
 8005cbe:	a805      	add	r0, sp, #20
 8005cc0:	f7ff f84a 	bl	8004d58 <get_ser_int>
                                rampe1.rampe_stop[d-1]= i;
 8005cc4:	4dae      	ldr	r5, [pc, #696]	; (8005f80 <befehl+0x1070>)
 8005cc6:	f104 034b 	add.w	r3, r4, #75	; 0x4b
 8005cca:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005cce:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005cd2:	2108      	movs	r1, #8
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	f7fe ff73 	bl	8004bc0 <store_struct>
                                send_ACK(set_beschl_runter, 1);
 8005cda:	2101      	movs	r1, #1
 8005cdc:	2065      	movs	r0, #101	; 0x65
 8005cde:	f7ff f813 	bl	8004d08 <send_ACK>
 8005ce2:	f7ff b9bd 	b.w	8005060 <befehl+0x150>
                           else {send_int_val(set_beschl_runter,rampe1.rampe_stop[d-1]); }
 8005ce6:	4ba6      	ldr	r3, [pc, #664]	; (8005f80 <befehl+0x1070>)
 8005ce8:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
 8005cec:	2065      	movs	r0, #101	; 0x65
 8005cee:	f7ff f8b5 	bl	8004e5c <send_int_val>
 8005cf2:	f7ff b9b5 	b.w	8005060 <befehl+0x150>
                     else {send_ACK(set_beschl_runter, 0); }
 8005cf6:	2100      	movs	r1, #0
 8005cf8:	2065      	movs	r0, #101	; 0x65
 8005cfa:	f7ff f805 	bl	8004d08 <send_ACK>
 8005cfe:	f7ff b9af 	b.w	8005060 <befehl+0x150>
               else { send_ACK(set_beschl_runter, 0); }
 8005d02:	2100      	movs	r1, #0
 8005d04:	2065      	movs	r0, #101	; 0x65
 8005d06:	f7fe ffff 	bl	8004d08 <send_ACK>
 8005d0a:	f7ff b9a9 	b.w	8005060 <befehl+0x150>
                    strcpy(dummy,"Alaufzeitwerte= ;");
 8005d0e:	4c9d      	ldr	r4, [pc, #628]	; (8005f84 <befehl+0x1074>)
 8005d10:	4d9d      	ldr	r5, [pc, #628]	; (8005f88 <befehl+0x1078>)
 8005d12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d14:	6020      	str	r0, [r4, #0]
 8005d16:	6061      	str	r1, [r4, #4]
 8005d18:	60a2      	str	r2, [r4, #8]
 8005d1a:	60e3      	str	r3, [r4, #12]
 8005d1c:	882b      	ldrh	r3, [r5, #0]
 8005d1e:	8223      	strh	r3, [r4, #16]
                    sprintf(dummy2,"%04.1f;",ist_druck);
 8005d20:	4b9a      	ldr	r3, [pc, #616]	; (8005f8c <befehl+0x107c>)
 8005d22:	6818      	ldr	r0, [r3, #0]
 8005d24:	f7fa fc20 	bl	8000568 <__aeabi_f2d>
 8005d28:	4e99      	ldr	r6, [pc, #612]	; (8005f90 <befehl+0x1080>)
 8005d2a:	4d9a      	ldr	r5, [pc, #616]	; (8005f94 <befehl+0x1084>)
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	460b      	mov	r3, r1
 8005d30:	4631      	mov	r1, r6
 8005d32:	4628      	mov	r0, r5
 8005d34:	f003 fe00 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 8005d38:	4629      	mov	r1, r5
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	f003 fe20 	bl	8009980 <strcat>
                    sprintf(dummy2,"%04.1f;",max_druck);
 8005d40:	4b95      	ldr	r3, [pc, #596]	; (8005f98 <befehl+0x1088>)
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	f7fa fc10 	bl	8000568 <__aeabi_f2d>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4631      	mov	r1, r6
 8005d4e:	4628      	mov	r0, r5
 8005d50:	f003 fdf2 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 8005d54:	4629      	mov	r1, r5
 8005d56:	4620      	mov	r0, r4
 8005d58:	f003 fe12 	bl	8009980 <strcat>
                    sprintf(dummy2,"%02d;",main_state);
 8005d5c:	4b8f      	ldr	r3, [pc, #572]	; (8005f9c <befehl+0x108c>)
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	498f      	ldr	r1, [pc, #572]	; (8005fa0 <befehl+0x1090>)
 8005d62:	4628      	mov	r0, r5
 8005d64:	f003 fde8 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 8005d68:	4629      	mov	r1, r5
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	f003 fe08 	bl	8009980 <strcat>
                    sprintf(dummy2,"%04.1f;",oel_stand);
 8005d70:	4b8c      	ldr	r3, [pc, #560]	; (8005fa4 <befehl+0x1094>)
 8005d72:	6818      	ldr	r0, [r3, #0]
 8005d74:	f7fa fbf8 	bl	8000568 <__aeabi_f2d>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	4628      	mov	r0, r5
 8005d80:	f003 fdda 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 8005d84:	4629      	mov	r1, r5
 8005d86:	4620      	mov	r0, r4
 8005d88:	f003 fdfa 	bl	8009980 <strcat>
                    sprintf(dummy2,"%d;",soll_zeit);
 8005d8c:	4e86      	ldr	r6, [pc, #536]	; (8005fa8 <befehl+0x1098>)
 8005d8e:	4b87      	ldr	r3, [pc, #540]	; (8005fac <befehl+0x109c>)
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	4631      	mov	r1, r6
 8005d94:	4628      	mov	r0, r5
 8005d96:	f003 fdcf 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 8005d9a:	4629      	mov	r1, r5
 8005d9c:	4620      	mov	r0, r4
 8005d9e:	f003 fdef 	bl	8009980 <strcat>
                    sprintf(dummy2,"%d;",motor_timer);
 8005da2:	4b83      	ldr	r3, [pc, #524]	; (8005fb0 <befehl+0x10a0>)
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	4631      	mov	r1, r6
 8005da8:	4628      	mov	r0, r5
 8005daa:	f003 fdc5 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 8005dae:	4629      	mov	r1, r5
 8005db0:	4620      	mov	r0, r4
 8005db2:	f003 fde5 	bl	8009980 <strcat>
                    strcat(dummy,"Z");
 8005db6:	4620      	mov	r0, r4
 8005db8:	f7fa fa14 	bl	80001e4 <strlen>
 8005dbc:	4b7d      	ldr	r3, [pc, #500]	; (8005fb4 <befehl+0x10a4>)
 8005dbe:	881b      	ldrh	r3, [r3, #0]
 8005dc0:	5223      	strh	r3, [r4, r0]
                    print_f_lf0(dummy); 
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	f7fe fbd4 	bl	8004570 <print_f_lf0>
          break;
 8005dc8:	f7ff b94a 	b.w	8005060 <befehl+0x150>
              i = get_in_buff_len();
 8005dcc:	f7fe fbfc 	bl	80045c8 <get_in_buff_len>
 8005dd0:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 8005dd2:	2400      	movs	r4, #0
 8005dd4:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005dd6:	e008      	b.n	8005dea <befehl+0xeda>
 8005dd8:	1c66      	adds	r6, r4, #1
 8005dda:	f7fe fbfd 	bl	80045d8 <get_char>
 8005dde:	ab0e      	add	r3, sp, #56	; 0x38
 8005de0:	441c      	add	r4, r3
 8005de2:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005de6:	3d01      	subs	r5, #1
 8005de8:	4634      	mov	r4, r6
 8005dea:	2d00      	cmp	r5, #0
 8005dec:	dd01      	ble.n	8005df2 <befehl+0xee2>
 8005dee:	2c27      	cmp	r4, #39	; 0x27
 8005df0:	ddf2      	ble.n	8005dd8 <befehl+0xec8>
              str[k] =0;
 8005df2:	ab0e      	add	r3, sp, #56	; 0x38
 8005df4:	441c      	add	r4, r3
 8005df6:	2300      	movs	r3, #0
 8005df8:	f804 3c28 	strb.w	r3, [r4, #-40]
              i = strcmp(rampe1.pass_word, str);
 8005dfc:	a904      	add	r1, sp, #16
 8005dfe:	486e      	ldr	r0, [pc, #440]	; (8005fb8 <befehl+0x10a8>)
 8005e00:	f7fa f9e6 	bl	80001d0 <strcmp>
              if ( i==0 ){ password = 1 ;}
 8005e04:	b910      	cbnz	r0, 8005e0c <befehl+0xefc>
 8005e06:	2201      	movs	r2, #1
 8005e08:	4b5c      	ldr	r3, [pc, #368]	; (8005f7c <befehl+0x106c>)
 8005e0a:	601a      	str	r2, [r3, #0]
              send_ACK(passwort, 1);
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	2061      	movs	r0, #97	; 0x61
 8005e10:	f7fe ff7a 	bl	8004d08 <send_ACK>
          break;
 8005e14:	f7ff b924 	b.w	8005060 <befehl+0x150>
               if (password==1 ) {
 8005e18:	4b58      	ldr	r3, [pc, #352]	; (8005f7c <befehl+0x106c>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d005      	beq.n	8005e2c <befehl+0xf1c>
              else { send_ACK(set_max_druck_geber, 1); }
 8005e20:	2101      	movs	r1, #1
 8005e22:	204d      	movs	r0, #77	; 0x4d
 8005e24:	f7fe ff70 	bl	8004d08 <send_ACK>
 8005e28:	f7ff b91a 	b.w	8005060 <befehl+0x150>
                 i = get_in_buff_len();
 8005e2c:	f7fe fbcc 	bl	80045c8 <get_in_buff_len>
 8005e30:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 8005e32:	2400      	movs	r4, #0
 8005e34:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005e36:	e008      	b.n	8005e4a <befehl+0xf3a>
 8005e38:	1c66      	adds	r6, r4, #1
 8005e3a:	f7fe fbcd 	bl	80045d8 <get_char>
 8005e3e:	ab0e      	add	r3, sp, #56	; 0x38
 8005e40:	441c      	add	r4, r3
 8005e42:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005e46:	3d01      	subs	r5, #1
 8005e48:	4634      	mov	r4, r6
 8005e4a:	2d00      	cmp	r5, #0
 8005e4c:	dd01      	ble.n	8005e52 <befehl+0xf42>
 8005e4e:	2c27      	cmp	r4, #39	; 0x27
 8005e50:	ddf2      	ble.n	8005e38 <befehl+0xf28>
                  str[k++]= ';';
 8005e52:	1c63      	adds	r3, r4, #1
 8005e54:	aa0e      	add	r2, sp, #56	; 0x38
 8005e56:	4414      	add	r4, r2
 8005e58:	223b      	movs	r2, #59	; 0x3b
 8005e5a:	f804 2c28 	strb.w	r2, [r4, #-40]
                  str[k] =0;
 8005e5e:	aa0e      	add	r2, sp, #56	; 0x38
 8005e60:	4413      	add	r3, r2
 8005e62:	2200      	movs	r2, #0
 8005e64:	f803 2c28 	strb.w	r2, [r3, #-40]
                   f = get_ser_float(&str[j],&l);
 8005e68:	a903      	add	r1, sp, #12
 8005e6a:	f10d 0012 	add.w	r0, sp, #18
 8005e6e:	f7fe ff99 	bl	8004da4 <get_ser_float>
 8005e72:	eeb0 8a40 	vmov.f32	s16, s0
                   rampe1.max_druck_sensor= f;
 8005e76:	4c42      	ldr	r4, [pc, #264]	; (8005f80 <befehl+0x1070>)
 8005e78:	ed84 0a89 	vstr	s0, [r4, #548]	; 0x224
                   f1 =  get_adc_val();
 8005e7c:	f7fe f80c 	bl	8003e98 <get_adc_val>
                   f2 = rampe1.offset_sensor;
 8005e80:	edd4 7a88 	vldr	s15, [r4, #544]	; 0x220
                   f2 = f1 -f2;
 8005e84:	ee70 7a67 	vsub.f32	s15, s0, s15
                   rampe1.m= f/f2;
 8005e88:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8005e8c:	ed84 7a8b 	vstr	s14, [r4, #556]	; 0x22c
                   rampe1.b = f-(rampe1.m*f1);
 8005e90:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005e94:	ee38 8a40 	vsub.f32	s16, s16, s0
 8005e98:	ed84 8a8c 	vstr	s16, [r4, #560]	; 0x230
                   store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005e9c:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005ea0:	2108      	movs	r1, #8
 8005ea2:	4620      	mov	r0, r4
 8005ea4:	f7fe fe8c 	bl	8004bc0 <store_struct>
                  store_struct((char *) &rampe1, 8, sizeof(rampe1)); 
 8005ea8:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005eac:	2108      	movs	r1, #8
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f7fe fe86 	bl	8004bc0 <store_struct>
                   send_ACK(set_max_druck_geber, 1);
 8005eb4:	2101      	movs	r1, #1
 8005eb6:	204d      	movs	r0, #77	; 0x4d
 8005eb8:	f7fe ff26 	bl	8004d08 <send_ACK>
 8005ebc:	f7ff b8d0 	b.w	8005060 <befehl+0x150>
               if (password==1 ) {
 8005ec0:	4b2e      	ldr	r3, [pc, #184]	; (8005f7c <befehl+0x106c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d005      	beq.n	8005ed4 <befehl+0xfc4>
              else { send_ACK(set_beschl_rauf, 1); }
 8005ec8:	2101      	movs	r1, #1
 8005eca:	2063      	movs	r0, #99	; 0x63
 8005ecc:	f7fe ff1c 	bl	8004d08 <send_ACK>
 8005ed0:	f7ff b8c6 	b.w	8005060 <befehl+0x150>
                 i = get_in_buff_len();
 8005ed4:	f7fe fb78 	bl	80045c8 <get_in_buff_len>
 8005ed8:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 8005eda:	2400      	movs	r4, #0
 8005edc:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005ede:	e008      	b.n	8005ef2 <befehl+0xfe2>
 8005ee0:	1c66      	adds	r6, r4, #1
 8005ee2:	f7fe fb79 	bl	80045d8 <get_char>
 8005ee6:	ab0e      	add	r3, sp, #56	; 0x38
 8005ee8:	441c      	add	r4, r3
 8005eea:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005eee:	3d01      	subs	r5, #1
 8005ef0:	4634      	mov	r4, r6
 8005ef2:	2d00      	cmp	r5, #0
 8005ef4:	dd01      	ble.n	8005efa <befehl+0xfea>
 8005ef6:	2c27      	cmp	r4, #39	; 0x27
 8005ef8:	ddf2      	ble.n	8005ee0 <befehl+0xfd0>
                  str[k++]= ';';
 8005efa:	1c63      	adds	r3, r4, #1
 8005efc:	aa0e      	add	r2, sp, #56	; 0x38
 8005efe:	4414      	add	r4, r2
 8005f00:	223b      	movs	r2, #59	; 0x3b
 8005f02:	f804 2c28 	strb.w	r2, [r4, #-40]
                  str[k] =0;
 8005f06:	aa0e      	add	r2, sp, #56	; 0x38
 8005f08:	4413      	add	r3, r2
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f803 2c28 	strb.w	r2, [r3, #-40]
                   f = get_ser_float(&str[j],&l);
 8005f10:	a903      	add	r1, sp, #12
 8005f12:	a804      	add	r0, sp, #16
 8005f14:	f7fe ff46 	bl	8004da4 <get_ser_float>
                   rampe1.m= f/f1;
 8005f18:	eeb1 7a02 	vmov.f32	s14, #18	; 0x40900000  4.5
 8005f1c:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8005f20:	4817      	ldr	r0, [pc, #92]	; (8005f80 <befehl+0x1070>)
 8005f22:	edc0 7a8b 	vstr	s15, [r0, #556]	; 0x22c
                   rampe1.b = f-(rampe1.m*f1);
 8005f26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f2a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005f2e:	ed80 0a8c 	vstr	s0, [r0, #560]	; 0x230
                   store_struct((char *) &rampe1, 8, sizeof(rampe1)); 
 8005f32:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005f36:	2108      	movs	r1, #8
 8005f38:	f7fe fe42 	bl	8004bc0 <store_struct>
                  send_ACK(set_max_druck, 1);
 8005f3c:	2101      	movs	r1, #1
 8005f3e:	206d      	movs	r0, #109	; 0x6d
 8005f40:	f7fe fee2 	bl	8004d08 <send_ACK>
 8005f44:	f7ff b88c 	b.w	8005060 <befehl+0x150>
               if (password==1 ) {
 8005f48:	4b0c      	ldr	r3, [pc, #48]	; (8005f7c <befehl+0x106c>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d005      	beq.n	8005f5c <befehl+0x104c>
              else { send_ACK(set_offset, 1); }
 8005f50:	2101      	movs	r1, #1
 8005f52:	206f      	movs	r0, #111	; 0x6f
 8005f54:	f7fe fed8 	bl	8004d08 <send_ACK>
 8005f58:	f7ff b882 	b.w	8005060 <befehl+0x150>
                   f = get_adc_val();
 8005f5c:	f7fd ff9c 	bl	8003e98 <get_adc_val>
                   rampe1.offset_sensor=f;
 8005f60:	4807      	ldr	r0, [pc, #28]	; (8005f80 <befehl+0x1070>)
 8005f62:	ed80 0a88 	vstr	s0, [r0, #544]	; 0x220
                   store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005f66:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8005f6a:	2108      	movs	r1, #8
 8005f6c:	f7fe fe28 	bl	8004bc0 <store_struct>
                  send_ACK(set_offset, 1);
 8005f70:	2101      	movs	r1, #1
 8005f72:	206f      	movs	r0, #111	; 0x6f
 8005f74:	f7fe fec8 	bl	8004d08 <send_ACK>
 8005f78:	f7ff b872 	b.w	8005060 <befehl+0x150>
 8005f7c:	20000000 	.word	0x20000000
 8005f80:	20000b2c 	.word	0x20000b2c
 8005f84:	200010ec 	.word	0x200010ec
 8005f88:	0800d1a4 	.word	0x0800d1a4
 8005f8c:	20000dec 	.word	0x20000dec
 8005f90:	0800d178 	.word	0x0800d178
 8005f94:	2000107c 	.word	0x2000107c
 8005f98:	20001430 	.word	0x20001430
 8005f9c:	20000200 	.word	0x20000200
 8005fa0:	0800d1b8 	.word	0x0800d1b8
 8005fa4:	200013b4 	.word	0x200013b4
 8005fa8:	0800d170 	.word	0x0800d170
 8005fac:	20001258 	.word	0x20001258
 8005fb0:	200012d0 	.word	0x200012d0
 8005fb4:	0800d174 	.word	0x0800d174
 8005fb8:	20000d38 	.word	0x20000d38
                f = get_adc_val();
 8005fbc:	f7fd ff6c 	bl	8003e98 <get_adc_val>
                i = get_in_buff_len();
 8005fc0:	f7fe fb02 	bl	80045c8 <get_in_buff_len>
 8005fc4:	4605      	mov	r5, r0
                k =0; j =0; l =0;
 8005fc6:	2400      	movs	r4, #0
 8005fc8:	9403      	str	r4, [sp, #12]
                while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005fca:	e008      	b.n	8005fde <befehl+0x10ce>
 8005fcc:	1c66      	adds	r6, r4, #1
 8005fce:	f7fe fb03 	bl	80045d8 <get_char>
 8005fd2:	ab0e      	add	r3, sp, #56	; 0x38
 8005fd4:	441c      	add	r4, r3
 8005fd6:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005fda:	3d01      	subs	r5, #1
 8005fdc:	4634      	mov	r4, r6
 8005fde:	2d00      	cmp	r5, #0
 8005fe0:	dd01      	ble.n	8005fe6 <befehl+0x10d6>
 8005fe2:	2c27      	cmp	r4, #39	; 0x27
 8005fe4:	ddf2      	ble.n	8005fcc <befehl+0x10bc>
                str[k] = ';';
 8005fe6:	ab0e      	add	r3, sp, #56	; 0x38
 8005fe8:	441c      	add	r4, r3
 8005fea:	233b      	movs	r3, #59	; 0x3b
 8005fec:	f804 3c28 	strb.w	r3, [r4, #-40]
                if ( str[k++] == '1'){
 8005ff0:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8005ff4:	2b31      	cmp	r3, #49	; 0x31
 8005ff6:	f47f a833 	bne.w	8005060 <befehl+0x150>
                    if ( str[k++] == ';') {
 8005ffa:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8005ffe:	2b3b      	cmp	r3, #59	; 0x3b
 8006000:	f43f a82e 	beq.w	8005060 <befehl+0x150>
                     else { send_ACK(set_steigung, 0); }
 8006004:	2100      	movs	r1, #0
 8006006:	2074      	movs	r0, #116	; 0x74
 8006008:	f7fe fe7e 	bl	8004d08 <send_ACK>
 800600c:	f7ff b828 	b.w	8005060 <befehl+0x150>
               if (password==1 ) {
 8006010:	4bd3      	ldr	r3, [pc, #844]	; (8006360 <befehl+0x1450>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d005      	beq.n	8006024 <befehl+0x1114>
           else { send_ACK(set_beschl_rauf_r, 0); }
 8006018:	2100      	movs	r1, #0
 800601a:	2044      	movs	r0, #68	; 0x44
 800601c:	f7fe fe74 	bl	8004d08 <send_ACK>
 8006020:	f7ff b81e 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 8006024:	f7fe fad0 	bl	80045c8 <get_in_buff_len>
 8006028:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 800602a:	2400      	movs	r4, #0
 800602c:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800602e:	e008      	b.n	8006042 <befehl+0x1132>
 8006030:	1c66      	adds	r6, r4, #1
 8006032:	f7fe fad1 	bl	80045d8 <get_char>
 8006036:	ab0e      	add	r3, sp, #56	; 0x38
 8006038:	441c      	add	r4, r3
 800603a:	f804 0c28 	strb.w	r0, [r4, #-40]
 800603e:	3d01      	subs	r5, #1
 8006040:	4634      	mov	r4, r6
 8006042:	2d00      	cmp	r5, #0
 8006044:	dd01      	ble.n	800604a <befehl+0x113a>
 8006046:	2c27      	cmp	r4, #39	; 0x27
 8006048:	ddf2      	ble.n	8006030 <befehl+0x1120>
                  str[k] = ';';
 800604a:	ab0e      	add	r3, sp, #56	; 0x38
 800604c:	441c      	add	r4, r3
 800604e:	233b      	movs	r3, #59	; 0x3b
 8006050:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 8006054:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x30) && ( c < 0x39)) {
 8006058:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b07      	cmp	r3, #7
 8006060:	d83a      	bhi.n	80060d8 <befehl+0x11c8>
                      c = str[j++];
 8006062:	f89d 3011 	ldrb.w	r3, [sp, #17]
                      if ( c == ';') {
 8006066:	2b3b      	cmp	r3, #59	; 0x3b
 8006068:	d130      	bne.n	80060cc <befehl+0x11bc>
                        c = str[j++];
 800606a:	f89d 4012 	ldrb.w	r4, [sp, #18]
                        if (( c > 0x30) && ( c < 0x39)) {
 800606e:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b07      	cmp	r3, #7
 8006076:	d823      	bhi.n	80060c0 <befehl+0x11b0>
                          d = c & 0x0f;
 8006078:	f004 040f 	and.w	r4, r4, #15
                          if ( e =='1') {
 800607c:	2a31      	cmp	r2, #49	; 0x31
 800607e:	d009      	beq.n	8006094 <befehl+0x1184>
                              else {send_int_val(set_beschl_rauf_r,rampe1.rampe_start_r[d-1]);  }
 8006080:	3453      	adds	r4, #83	; 0x53
 8006082:	4bb8      	ldr	r3, [pc, #736]	; (8006364 <befehl+0x1454>)
 8006084:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006088:	6861      	ldr	r1, [r4, #4]
 800608a:	2044      	movs	r0, #68	; 0x44
 800608c:	f7fe fee6 	bl	8004e5c <send_int_val>
 8006090:	f7fe bfe6 	b.w	8005060 <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8006094:	a903      	add	r1, sp, #12
 8006096:	a805      	add	r0, sp, #20
 8006098:	f7fe fe5e 	bl	8004d58 <get_ser_int>
                                rampe1.rampe_start_r[d-1]= i;
 800609c:	4db1      	ldr	r5, [pc, #708]	; (8006364 <befehl+0x1454>)
 800609e:	f104 0353 	add.w	r3, r4, #83	; 0x53
 80060a2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80060a6:	6058      	str	r0, [r3, #4]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80060a8:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80060ac:	2108      	movs	r1, #8
 80060ae:	4628      	mov	r0, r5
 80060b0:	f7fe fd86 	bl	8004bc0 <store_struct>
                                send_ACK(set_beschl_rauf_r, 1);
 80060b4:	2101      	movs	r1, #1
 80060b6:	2044      	movs	r0, #68	; 0x44
 80060b8:	f7fe fe26 	bl	8004d08 <send_ACK>
 80060bc:	f7fe bfd0 	b.w	8005060 <befehl+0x150>
                           else {send_ACK(set_beschl_rauf_r, 0); }
 80060c0:	2100      	movs	r1, #0
 80060c2:	2044      	movs	r0, #68	; 0x44
 80060c4:	f7fe fe20 	bl	8004d08 <send_ACK>
 80060c8:	f7fe bfca 	b.w	8005060 <befehl+0x150>
                     else { send_ACK(set_beschl_rauf_r, 0); }
 80060cc:	2100      	movs	r1, #0
 80060ce:	2044      	movs	r0, #68	; 0x44
 80060d0:	f7fe fe1a 	bl	8004d08 <send_ACK>
 80060d4:	f7fe bfc4 	b.w	8005060 <befehl+0x150>
               else { send_ACK(set_beschl_rauf_r, 0); }
 80060d8:	2100      	movs	r1, #0
 80060da:	2044      	movs	r0, #68	; 0x44
 80060dc:	f7fe fe14 	bl	8004d08 <send_ACK>
 80060e0:	f7fe bfbe 	b.w	8005060 <befehl+0x150>
               if (password==1 ) {
 80060e4:	4b9e      	ldr	r3, [pc, #632]	; (8006360 <befehl+0x1450>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d005      	beq.n	80060f8 <befehl+0x11e8>
           else { send_ACK(set_beschl_runter_r, 0); }
 80060ec:	2100      	movs	r1, #0
 80060ee:	2045      	movs	r0, #69	; 0x45
 80060f0:	f7fe fe0a 	bl	8004d08 <send_ACK>
 80060f4:	f7fe bfb4 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 80060f8:	f7fe fa66 	bl	80045c8 <get_in_buff_len>
 80060fc:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 80060fe:	2400      	movs	r4, #0
 8006100:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006102:	e008      	b.n	8006116 <befehl+0x1206>
 8006104:	1c66      	adds	r6, r4, #1
 8006106:	f7fe fa67 	bl	80045d8 <get_char>
 800610a:	ab0e      	add	r3, sp, #56	; 0x38
 800610c:	441c      	add	r4, r3
 800610e:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006112:	3d01      	subs	r5, #1
 8006114:	4634      	mov	r4, r6
 8006116:	2d00      	cmp	r5, #0
 8006118:	dd01      	ble.n	800611e <befehl+0x120e>
 800611a:	2c27      	cmp	r4, #39	; 0x27
 800611c:	ddf2      	ble.n	8006104 <befehl+0x11f4>
                  str[k] = ';';
 800611e:	ab0e      	add	r3, sp, #56	; 0x38
 8006120:	441c      	add	r4, r3
 8006122:	233b      	movs	r3, #59	; 0x3b
 8006124:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 8006128:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x30) && ( c < 0x39)) {
 800612c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b07      	cmp	r3, #7
 8006134:	d837      	bhi.n	80061a6 <befehl+0x1296>
                     c = str[j++];
 8006136:	f89d 3011 	ldrb.w	r3, [sp, #17]
                     if ( c == ';') {
 800613a:	2b3b      	cmp	r3, #59	; 0x3b
 800613c:	d12d      	bne.n	800619a <befehl+0x128a>
                       c = str[j++];
 800613e:	f89d 4012 	ldrb.w	r4, [sp, #18]
                       if (( c > 0x30) && ( c < 0x39)) {
 8006142:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b07      	cmp	r3, #7
 800614a:	d820      	bhi.n	800618e <befehl+0x127e>
                         d = c & 0x0f;
 800614c:	f004 040f 	and.w	r4, r4, #15
                         if( e == '1') {
 8006150:	2a31      	cmp	r2, #49	; 0x31
 8006152:	d008      	beq.n	8006166 <befehl+0x1256>
                              else {send_int_val(set_beschl_runter_r,rampe1.rampe_stop_r[d-1]); }
 8006154:	345d      	adds	r4, #93	; 0x5d
 8006156:	4b83      	ldr	r3, [pc, #524]	; (8006364 <befehl+0x1454>)
 8006158:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800615c:	2045      	movs	r0, #69	; 0x45
 800615e:	f7fe fe7d 	bl	8004e5c <send_int_val>
 8006162:	f7fe bf7d 	b.w	8005060 <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8006166:	a903      	add	r1, sp, #12
 8006168:	a805      	add	r0, sp, #20
 800616a:	f7fe fdf5 	bl	8004d58 <get_ser_int>
                                rampe1.rampe_stop_r[d-1]= i;
 800616e:	4b7d      	ldr	r3, [pc, #500]	; (8006364 <befehl+0x1454>)
 8006170:	345d      	adds	r4, #93	; 0x5d
 8006172:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006176:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800617a:	2108      	movs	r1, #8
 800617c:	4618      	mov	r0, r3
 800617e:	f7fe fd1f 	bl	8004bc0 <store_struct>
                                send_ACK(set_beschl_runter_r, 1);
 8006182:	2101      	movs	r1, #1
 8006184:	2045      	movs	r0, #69	; 0x45
 8006186:	f7fe fdbf 	bl	8004d08 <send_ACK>
 800618a:	f7fe bf69 	b.w	8005060 <befehl+0x150>
                           else {send_ACK(set_beschl_runter_r, 0); }
 800618e:	2100      	movs	r1, #0
 8006190:	2045      	movs	r0, #69	; 0x45
 8006192:	f7fe fdb9 	bl	8004d08 <send_ACK>
 8006196:	f7fe bf63 	b.w	8005060 <befehl+0x150>
                     else {send_ACK(set_beschl_runter_r, 0);   }
 800619a:	2100      	movs	r1, #0
 800619c:	2045      	movs	r0, #69	; 0x45
 800619e:	f7fe fdb3 	bl	8004d08 <send_ACK>
 80061a2:	f7fe bf5d 	b.w	8005060 <befehl+0x150>
               else { send_ACK(set_beschl_runter_r, 1); }
 80061a6:	2101      	movs	r1, #1
 80061a8:	2045      	movs	r0, #69	; 0x45
 80061aa:	f7fe fdad 	bl	8004d08 <send_ACK>
 80061ae:	f7fe bf57 	b.w	8005060 <befehl+0x150>
                if (password==1 ) {
 80061b2:	4b6b      	ldr	r3, [pc, #428]	; (8006360 <befehl+0x1450>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d005      	beq.n	80061c6 <befehl+0x12b6>
           else { send_ACK(set_strom, 0); }
 80061ba:	2100      	movs	r1, #0
 80061bc:	2067      	movs	r0, #103	; 0x67
 80061be:	f7fe fda3 	bl	8004d08 <send_ACK>
 80061c2:	f7fe bf4d 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 80061c6:	f7fe f9ff 	bl	80045c8 <get_in_buff_len>
 80061ca:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 80061cc:	2400      	movs	r4, #0
 80061ce:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 80061d0:	e008      	b.n	80061e4 <befehl+0x12d4>
 80061d2:	1c66      	adds	r6, r4, #1
 80061d4:	f7fe fa00 	bl	80045d8 <get_char>
 80061d8:	ab0e      	add	r3, sp, #56	; 0x38
 80061da:	441c      	add	r4, r3
 80061dc:	f804 0c28 	strb.w	r0, [r4, #-40]
 80061e0:	3d01      	subs	r5, #1
 80061e2:	4634      	mov	r4, r6
 80061e4:	2d00      	cmp	r5, #0
 80061e6:	dd01      	ble.n	80061ec <befehl+0x12dc>
 80061e8:	2c27      	cmp	r4, #39	; 0x27
 80061ea:	ddf2      	ble.n	80061d2 <befehl+0x12c2>
                  str[k] = ';';
 80061ec:	ab0e      	add	r3, sp, #56	; 0x38
 80061ee:	441c      	add	r4, r3
 80061f0:	233b      	movs	r3, #59	; 0x3b
 80061f2:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 80061f6:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x2f) && ( c < 0x39)) {
 80061fa:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b08      	cmp	r3, #8
 8006202:	d837      	bhi.n	8006274 <befehl+0x1364>
                      c = str[j++];
 8006204:	f89d 3011 	ldrb.w	r3, [sp, #17]
                      if ( c == ';') {
 8006208:	2b3b      	cmp	r3, #59	; 0x3b
 800620a:	d12d      	bne.n	8006268 <befehl+0x1358>
                         c = str[j++];
 800620c:	f89d 4012 	ldrb.w	r4, [sp, #18]
                         if (( c > 0x30) && ( c < 0x39)) {
 8006210:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b07      	cmp	r3, #7
 8006218:	d820      	bhi.n	800625c <befehl+0x134c>
                           d = c & 0x0f;
 800621a:	f004 040f 	and.w	r4, r4, #15
                           if ( e =='1' ) {
 800621e:	2a31      	cmp	r2, #49	; 0x31
 8006220:	d008      	beq.n	8006234 <befehl+0x1324>
                              else { send_int_val(set_strom,rampe1.strom[d-1]); }
 8006222:	3427      	adds	r4, #39	; 0x27
 8006224:	4b4f      	ldr	r3, [pc, #316]	; (8006364 <befehl+0x1454>)
 8006226:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800622a:	2067      	movs	r0, #103	; 0x67
 800622c:	f7fe fe16 	bl	8004e5c <send_int_val>
 8006230:	f7fe bf16 	b.w	8005060 <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8006234:	a903      	add	r1, sp, #12
 8006236:	a805      	add	r0, sp, #20
 8006238:	f7fe fd8e 	bl	8004d58 <get_ser_int>
                                rampe1.strom[d-1]= i;
 800623c:	4b49      	ldr	r3, [pc, #292]	; (8006364 <befehl+0x1454>)
 800623e:	3427      	adds	r4, #39	; 0x27
 8006240:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006244:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8006248:	2108      	movs	r1, #8
 800624a:	4618      	mov	r0, r3
 800624c:	f7fe fcb8 	bl	8004bc0 <store_struct>
                                send_ACK(set_strom, 1);
 8006250:	2101      	movs	r1, #1
 8006252:	2067      	movs	r0, #103	; 0x67
 8006254:	f7fe fd58 	bl	8004d08 <send_ACK>
 8006258:	f7fe bf02 	b.w	8005060 <befehl+0x150>
                           else {send_ACK(set_strom, 0); }
 800625c:	2100      	movs	r1, #0
 800625e:	2067      	movs	r0, #103	; 0x67
 8006260:	f7fe fd52 	bl	8004d08 <send_ACK>
 8006264:	f7fe befc 	b.w	8005060 <befehl+0x150>
                     else {  send_ACK(set_strom, 1);  }
 8006268:	2101      	movs	r1, #1
 800626a:	2067      	movs	r0, #103	; 0x67
 800626c:	f7fe fd4c 	bl	8004d08 <send_ACK>
 8006270:	f7fe bef6 	b.w	8005060 <befehl+0x150>
               else { send_ACK(set_strom, 1); }
 8006274:	2101      	movs	r1, #1
 8006276:	2067      	movs	r0, #103	; 0x67
 8006278:	f7fe fd46 	bl	8004d08 <send_ACK>
 800627c:	f7fe bef0 	b.w	8005060 <befehl+0x150>
                if (password==1 ) {
 8006280:	4b37      	ldr	r3, [pc, #220]	; (8006360 <befehl+0x1450>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2b01      	cmp	r3, #1
 8006286:	d005      	beq.n	8006294 <befehl+0x1384>
           else { send_ACK(set_strom_r, 0); }
 8006288:	2100      	movs	r1, #0
 800628a:	206a      	movs	r0, #106	; 0x6a
 800628c:	f7fe fd3c 	bl	8004d08 <send_ACK>
 8006290:	f7fe bee6 	b.w	8005060 <befehl+0x150>
                  i = get_in_buff_len();
 8006294:	f7fe f998 	bl	80045c8 <get_in_buff_len>
 8006298:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 800629a:	2400      	movs	r4, #0
 800629c:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800629e:	e008      	b.n	80062b2 <befehl+0x13a2>
 80062a0:	1c66      	adds	r6, r4, #1
 80062a2:	f7fe f999 	bl	80045d8 <get_char>
 80062a6:	ab0e      	add	r3, sp, #56	; 0x38
 80062a8:	441c      	add	r4, r3
 80062aa:	f804 0c28 	strb.w	r0, [r4, #-40]
 80062ae:	3d01      	subs	r5, #1
 80062b0:	4634      	mov	r4, r6
 80062b2:	2d00      	cmp	r5, #0
 80062b4:	dd01      	ble.n	80062ba <befehl+0x13aa>
 80062b6:	2c27      	cmp	r4, #39	; 0x27
 80062b8:	ddf2      	ble.n	80062a0 <befehl+0x1390>
                  str[k] = ';';
 80062ba:	ab0e      	add	r3, sp, #56	; 0x38
 80062bc:	441c      	add	r4, r3
 80062be:	233b      	movs	r3, #59	; 0x3b
 80062c0:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 80062c4:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x2f) && ( c < 0x39)) {
 80062c8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b08      	cmp	r3, #8
 80062d0:	d83a      	bhi.n	8006348 <befehl+0x1438>
                        c = str[j++];
 80062d2:	f89d 3011 	ldrb.w	r3, [sp, #17]
                          if ( c == ';') {
 80062d6:	2b3b      	cmp	r3, #59	; 0x3b
 80062d8:	d130      	bne.n	800633c <befehl+0x142c>
                              c = str[j++];
 80062da:	f89d 4012 	ldrb.w	r4, [sp, #18]
                              if (( c > 0x30) && ( c < 0x39)) {
 80062de:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b07      	cmp	r3, #7
 80062e6:	d823      	bhi.n	8006330 <befehl+0x1420>
                                d = c & 0x0f;
 80062e8:	f004 040f 	and.w	r4, r4, #15
                                if ( e=='1') {
 80062ec:	2a31      	cmp	r2, #49	; 0x31
 80062ee:	d009      	beq.n	8006304 <befehl+0x13f4>
                              else {send_int_val(set_strom,rampe1.strom_r[d-1]);  }
 80062f0:	342f      	adds	r4, #47	; 0x2f
 80062f2:	4b1c      	ldr	r3, [pc, #112]	; (8006364 <befehl+0x1454>)
 80062f4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80062f8:	6861      	ldr	r1, [r4, #4]
 80062fa:	2067      	movs	r0, #103	; 0x67
 80062fc:	f7fe fdae 	bl	8004e5c <send_int_val>
 8006300:	f7fe beae 	b.w	8005060 <befehl+0x150>
                                  i = get_ser_int(&str[j],&l);
 8006304:	a903      	add	r1, sp, #12
 8006306:	a805      	add	r0, sp, #20
 8006308:	f7fe fd26 	bl	8004d58 <get_ser_int>
                                  rampe1.strom_r[d-1]= i;
 800630c:	4d15      	ldr	r5, [pc, #84]	; (8006364 <befehl+0x1454>)
 800630e:	f104 032f 	add.w	r3, r4, #47	; 0x2f
 8006312:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006316:	6058      	str	r0, [r3, #4]
                                  store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006318:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800631c:	2108      	movs	r1, #8
 800631e:	4628      	mov	r0, r5
 8006320:	f7fe fc4e 	bl	8004bc0 <store_struct>
                                  send_ACK(set_strom_r, 1);
 8006324:	2101      	movs	r1, #1
 8006326:	206a      	movs	r0, #106	; 0x6a
 8006328:	f7fe fcee 	bl	8004d08 <send_ACK>
 800632c:	f7fe be98 	b.w	8005060 <befehl+0x150>
                           else {send_ACK(set_strom_r, 0); }
 8006330:	2100      	movs	r1, #0
 8006332:	206a      	movs	r0, #106	; 0x6a
 8006334:	f7fe fce8 	bl	8004d08 <send_ACK>
 8006338:	f7fe be92 	b.w	8005060 <befehl+0x150>
                     else { send_ACK(set_strom_r, 0); }
 800633c:	2100      	movs	r1, #0
 800633e:	206a      	movs	r0, #106	; 0x6a
 8006340:	f7fe fce2 	bl	8004d08 <send_ACK>
 8006344:	f7fe be8c 	b.w	8005060 <befehl+0x150>
               else { send_ACK(set_strom_r, 1); }
 8006348:	2101      	movs	r1, #1
 800634a:	206a      	movs	r0, #106	; 0x6a
 800634c:	f7fe fcdc 	bl	8004d08 <send_ACK>
 8006350:	f7fe be86 	b.w	8005060 <befehl+0x150>
              i = get_in_buff_len();
 8006354:	f7fe f938 	bl	80045c8 <get_in_buff_len>
 8006358:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 800635a:	2400      	movs	r4, #0
 800635c:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800635e:	e00c      	b.n	800637a <befehl+0x146a>
 8006360:	20000000 	.word	0x20000000
 8006364:	20000b2c 	.word	0x20000b2c
 8006368:	1c66      	adds	r6, r4, #1
 800636a:	f7fe f935 	bl	80045d8 <get_char>
 800636e:	ab0e      	add	r3, sp, #56	; 0x38
 8006370:	441c      	add	r4, r3
 8006372:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006376:	3d01      	subs	r5, #1
 8006378:	4634      	mov	r4, r6
 800637a:	2d00      	cmp	r5, #0
 800637c:	dd01      	ble.n	8006382 <befehl+0x1472>
 800637e:	2c27      	cmp	r4, #39	; 0x27
 8006380:	ddf2      	ble.n	8006368 <befehl+0x1458>
              str[k++]= ';' ;
 8006382:	1c63      	adds	r3, r4, #1
 8006384:	aa0e      	add	r2, sp, #56	; 0x38
 8006386:	4414      	add	r4, r2
 8006388:	223b      	movs	r2, #59	; 0x3b
 800638a:	f804 2c28 	strb.w	r2, [r4, #-40]
              str[k]=0;
 800638e:	aa0e      	add	r2, sp, #56	; 0x38
 8006390:	4413      	add	r3, r2
 8006392:	2200      	movs	r2, #0
 8006394:	f803 2c28 	strb.w	r2, [r3, #-40]
              c = str[j++];
 8006398:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800639c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b08      	cmp	r3, #8
 80063a4:	d845      	bhi.n	8006432 <befehl+0x1522>
                  c = str[j++];
 80063a6:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 80063aa:	2b3b      	cmp	r3, #59	; 0x3b
 80063ac:	d005      	beq.n	80063ba <befehl+0x14aa>
                  else {  send_ACK(set_delay, 0); }
 80063ae:	2100      	movs	r1, #0
 80063b0:	206b      	movs	r0, #107	; 0x6b
 80063b2:	f7fe fca9 	bl	8004d08 <send_ACK>
 80063b6:	f7fe be53 	b.w	8005060 <befehl+0x150>
                      c = str[j++];
 80063ba:	f89d 3012 	ldrb.w	r3, [sp, #18]
                      if (( c > 0x30) && ( c < 0x39)) {
 80063be:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80063c2:	b2c9      	uxtb	r1, r1
 80063c4:	2907      	cmp	r1, #7
 80063c6:	d82e      	bhi.n	8006426 <befehl+0x1516>
                          c &= 0x0f;
 80063c8:	f003 040f 	and.w	r4, r3, #15
                          if ( e == '1') {
 80063cc:	2a31      	cmp	r2, #49	; 0x31
 80063ce:	d009      	beq.n	80063e4 <befehl+0x14d4>
                          else {send_int_val(set_delay,rampe1.delay[d-1]); }
 80063d0:	f104 0339 	add.w	r3, r4, #57	; 0x39
 80063d4:	4ac2      	ldr	r2, [pc, #776]	; (80066e0 <befehl+0x17d0>)
 80063d6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80063da:	206b      	movs	r0, #107	; 0x6b
 80063dc:	f7fe fd3e 	bl	8004e5c <send_int_val>
 80063e0:	f7fe be3e 	b.w	8005060 <befehl+0x150>
                              c = str[j++];
 80063e4:	f89d 3013 	ldrb.w	r3, [sp, #19]
                              if( c == ';') {
 80063e8:	2b3b      	cmp	r3, #59	; 0x3b
 80063ea:	d005      	beq.n	80063f8 <befehl+0x14e8>
                              else {  send_ACK(set_delay, 0); }
 80063ec:	2100      	movs	r1, #0
 80063ee:	206b      	movs	r0, #107	; 0x6b
 80063f0:	f7fe fc8a 	bl	8004d08 <send_ACK>
 80063f4:	f7fe be34 	b.w	8005060 <befehl+0x150>
                                  i = get_ser_int(&str[j],&l); 
 80063f8:	a903      	add	r1, sp, #12
 80063fa:	a805      	add	r0, sp, #20
 80063fc:	f7fe fcac 	bl	8004d58 <get_ser_int>
                                  rampe1.delay[d-1]= i;
 8006400:	4db7      	ldr	r5, [pc, #732]	; (80066e0 <befehl+0x17d0>)
 8006402:	f104 0339 	add.w	r3, r4, #57	; 0x39
 8006406:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
                                  store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800640a:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800640e:	2108      	movs	r1, #8
 8006410:	4628      	mov	r0, r5
 8006412:	f7fe fbd5 	bl	8004bc0 <store_struct>
                                  setup_m_gesch(); 
 8006416:	f000 fcff 	bl	8006e18 <setup_m_gesch>
                                  send_ACK(set_delay, 1);  
 800641a:	2101      	movs	r1, #1
 800641c:	206b      	movs	r0, #107	; 0x6b
 800641e:	f7fe fc73 	bl	8004d08 <send_ACK>
 8006422:	f7fe be1d 	b.w	8005060 <befehl+0x150>
                      else {  send_ACK(set_delay, 0); }
 8006426:	2100      	movs	r1, #0
 8006428:	206b      	movs	r0, #107	; 0x6b
 800642a:	f7fe fc6d 	bl	8004d08 <send_ACK>
 800642e:	f7fe be17 	b.w	8005060 <befehl+0x150>
              else {  send_ACK(set_delay, 0); }
 8006432:	2100      	movs	r1, #0
 8006434:	206b      	movs	r0, #107	; 0x6b
 8006436:	f7fe fc67 	bl	8004d08 <send_ACK>
 800643a:	f7fe be11 	b.w	8005060 <befehl+0x150>
                i = get_in_buff_len();
 800643e:	f7fe f8c3 	bl	80045c8 <get_in_buff_len>
                c = get_char(); // Rampe Nr.
 8006442:	f7fe f8c9 	bl	80045d8 <get_char>
                if (( c > 0x30) && ( c < 0x39)) {
 8006446:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b07      	cmp	r3, #7
 800644e:	f200 808a 	bhi.w	8006566 <befehl+0x1656>
                    c &= 0x0f;
 8006452:	f000 050f 	and.w	r5, r0, #15
                    strcpy(dummy,"A Startdruck = ;");
 8006456:	4ca3      	ldr	r4, [pc, #652]	; (80066e4 <befehl+0x17d4>)
 8006458:	4ea3      	ldr	r6, [pc, #652]	; (80066e8 <befehl+0x17d8>)
 800645a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800645c:	6020      	str	r0, [r4, #0]
 800645e:	6061      	str	r1, [r4, #4]
 8006460:	60a2      	str	r2, [r4, #8]
 8006462:	60e3      	str	r3, [r4, #12]
 8006464:	7833      	ldrb	r3, [r6, #0]
 8006466:	7423      	strb	r3, [r4, #16]
                    f = rampe1.start_druck_rauf[c-1];
 8006468:	4f9d      	ldr	r7, [pc, #628]	; (80066e0 <befehl+0x17d0>)
 800646a:	1ceb      	adds	r3, r5, #3
 800646c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
                    printf("%04.1f",f);
 8006470:	6818      	ldr	r0, [r3, #0]
 8006472:	f7fa f879 	bl	8000568 <__aeabi_f2d>
 8006476:	4680      	mov	r8, r0
 8006478:	4689      	mov	r9, r1
 800647a:	f8df a29c 	ldr.w	sl, [pc, #668]	; 8006718 <befehl+0x1808>
 800647e:	4602      	mov	r2, r0
 8006480:	460b      	mov	r3, r1
 8006482:	4650      	mov	r0, sl
 8006484:	f003 f9dc 	bl	8009840 <iprintf>
                    sprintf(dummy2,"%04.1f",f);
 8006488:	4e98      	ldr	r6, [pc, #608]	; (80066ec <befehl+0x17dc>)
 800648a:	4642      	mov	r2, r8
 800648c:	464b      	mov	r3, r9
 800648e:	4651      	mov	r1, sl
 8006490:	4630      	mov	r0, r6
 8006492:	f003 fa51 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 8006496:	4631      	mov	r1, r6
 8006498:	4620      	mov	r0, r4
 800649a:	f003 fa71 	bl	8009980 <strcat>
                    strcat(dummy,";");
 800649e:	4620      	mov	r0, r4
 80064a0:	f7f9 fea0 	bl	80001e4 <strlen>
 80064a4:	4b92      	ldr	r3, [pc, #584]	; (80066f0 <befehl+0x17e0>)
 80064a6:	f8b3 8000 	ldrh.w	r8, [r3]
 80064aa:	f824 8000 	strh.w	r8, [r4, r0]
                    strcat(dummy," Enddruck = ;");
 80064ae:	4620      	mov	r0, r4
 80064b0:	f7f9 fe98 	bl	80001e4 <strlen>
 80064b4:	4684      	mov	ip, r0
 80064b6:	eb00 0e04 	add.w	lr, r0, r4
 80064ba:	4b8e      	ldr	r3, [pc, #568]	; (80066f4 <befehl+0x17e4>)
 80064bc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80064be:	f84c 0004 	str.w	r0, [ip, r4]
 80064c2:	f8ce 1004 	str.w	r1, [lr, #4]
 80064c6:	f8ce 2008 	str.w	r2, [lr, #8]
 80064ca:	881b      	ldrh	r3, [r3, #0]
 80064cc:	f8ae 300c 	strh.w	r3, [lr, #12]
                    f = rampe1.end_druck_rauf[c-1];
 80064d0:	f105 030b 	add.w	r3, r5, #11
 80064d4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
                    sprintf(dummy2,"%04.1f",f);
 80064d8:	6858      	ldr	r0, [r3, #4]
 80064da:	f7fa f845 	bl	8000568 <__aeabi_f2d>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	4651      	mov	r1, sl
 80064e4:	4630      	mov	r0, r6
 80064e6:	f003 fa27 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 80064ea:	4631      	mov	r1, r6
 80064ec:	4620      	mov	r0, r4
 80064ee:	f003 fa47 	bl	8009980 <strcat>
                    strcat(dummy,";");
 80064f2:	4620      	mov	r0, r4
 80064f4:	f7f9 fe76 	bl	80001e4 <strlen>
 80064f8:	f824 8000 	strh.w	r8, [r4, r0]
                    strcat(dummy," geschwind = ;");
 80064fc:	4620      	mov	r0, r4
 80064fe:	f7f9 fe71 	bl	80001e4 <strlen>
 8006502:	4684      	mov	ip, r0
 8006504:	eb00 0e04 	add.w	lr, r0, r4
 8006508:	4b7b      	ldr	r3, [pc, #492]	; (80066f8 <befehl+0x17e8>)
 800650a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800650c:	f84c 0004 	str.w	r0, [ip, r4]
 8006510:	f8ce 1004 	str.w	r1, [lr, #4]
 8006514:	f8ce 2008 	str.w	r2, [lr, #8]
 8006518:	881a      	ldrh	r2, [r3, #0]
 800651a:	789b      	ldrb	r3, [r3, #2]
 800651c:	f8ae 200c 	strh.w	r2, [lr, #12]
 8006520:	f88e 300e 	strb.w	r3, [lr, #14]
                    i = rampe1.geschwind[c-1];
 8006524:	3515      	adds	r5, #21
 8006526:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800652a:	edd7 7a00 	vldr	s15, [r7]
                    sprintf(dummy2,"%d",i);
 800652e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006532:	ee17 2a90 	vmov	r2, s15
 8006536:	4971      	ldr	r1, [pc, #452]	; (80066fc <befehl+0x17ec>)
 8006538:	4630      	mov	r0, r6
 800653a:	f003 f9fd 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 800653e:	4631      	mov	r1, r6
 8006540:	4620      	mov	r0, r4
 8006542:	f003 fa1d 	bl	8009980 <strcat>
                    strcat(dummy,";");
 8006546:	4620      	mov	r0, r4
 8006548:	f7f9 fe4c 	bl	80001e4 <strlen>
 800654c:	f824 8000 	strh.w	r8, [r4, r0]
                    strcat(dummy,"Z");
 8006550:	4620      	mov	r0, r4
 8006552:	f7f9 fe47 	bl	80001e4 <strlen>
 8006556:	4b6a      	ldr	r3, [pc, #424]	; (8006700 <befehl+0x17f0>)
 8006558:	881b      	ldrh	r3, [r3, #0]
 800655a:	5223      	strh	r3, [r4, r0]
                    print_f_lf0(dummy); 
 800655c:	4620      	mov	r0, r4
 800655e:	f7fe f807 	bl	8004570 <print_f_lf0>
 8006562:	f7fe bd7d 	b.w	8005060 <befehl+0x150>
                else {send_ACK(print_druck, 0); }  
 8006566:	2100      	movs	r1, #0
 8006568:	2050      	movs	r0, #80	; 0x50
 800656a:	f7fe fbcd 	bl	8004d08 <send_ACK>
 800656e:	f7fe bd77 	b.w	8005060 <befehl+0x150>
                i = get_in_buff_len();
 8006572:	f7fe f829 	bl	80045c8 <get_in_buff_len>
                c = get_char();
 8006576:	f7fe f82f 	bl	80045d8 <get_char>
                if (( c > 0x30) && ( c < 0x39)) {
 800657a:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
 800657e:	b2db      	uxtb	r3, r3
 8006580:	2b07      	cmp	r3, #7
 8006582:	d849      	bhi.n	8006618 <befehl+0x1708>
                    c &= 0x0f;
 8006584:	f000 070f 	and.w	r7, r0, #15
                    strcpy(dummy,"Startrampe = ;");
 8006588:	4c56      	ldr	r4, [pc, #344]	; (80066e4 <befehl+0x17d4>)
 800658a:	4b5e      	ldr	r3, [pc, #376]	; (8006704 <befehl+0x17f4>)
 800658c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800658e:	6020      	str	r0, [r4, #0]
 8006590:	6061      	str	r1, [r4, #4]
 8006592:	60a2      	str	r2, [r4, #8]
 8006594:	881a      	ldrh	r2, [r3, #0]
 8006596:	789b      	ldrb	r3, [r3, #2]
 8006598:	81a2      	strh	r2, [r4, #12]
 800659a:	73a3      	strb	r3, [r4, #14]
                    i = rampe1.rampe_start[c-1];
 800659c:	f8df 9140 	ldr.w	r9, [pc, #320]	; 80066e0 <befehl+0x17d0>
 80065a0:	f107 0341 	add.w	r3, r7, #65	; 0x41
 80065a4:	eb09 0383 	add.w	r3, r9, r3, lsl #2
                    sprintf(dummy2,"%d",i);
 80065a8:	f8df 8150 	ldr.w	r8, [pc, #336]	; 80066fc <befehl+0x17ec>
 80065ac:	4d4f      	ldr	r5, [pc, #316]	; (80066ec <befehl+0x17dc>)
 80065ae:	685a      	ldr	r2, [r3, #4]
 80065b0:	4641      	mov	r1, r8
 80065b2:	4628      	mov	r0, r5
 80065b4:	f003 f9c0 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 80065b8:	4629      	mov	r1, r5
 80065ba:	4620      	mov	r0, r4
 80065bc:	f003 f9e0 	bl	8009980 <strcat>
                    strcat(dummy,";Stoprampe = ;");
 80065c0:	4620      	mov	r0, r4
 80065c2:	f7f9 fe0f 	bl	80001e4 <strlen>
 80065c6:	4686      	mov	lr, r0
 80065c8:	1906      	adds	r6, r0, r4
 80065ca:	4b4f      	ldr	r3, [pc, #316]	; (8006708 <befehl+0x17f8>)
 80065cc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80065ce:	f84e 0004 	str.w	r0, [lr, r4]
 80065d2:	6071      	str	r1, [r6, #4]
 80065d4:	60b2      	str	r2, [r6, #8]
 80065d6:	881a      	ldrh	r2, [r3, #0]
 80065d8:	789b      	ldrb	r3, [r3, #2]
 80065da:	81b2      	strh	r2, [r6, #12]
 80065dc:	73b3      	strb	r3, [r6, #14]
                    i = rampe1.rampe_stop[c-1];
 80065de:	f107 034b 	add.w	r3, r7, #75	; 0x4b
                    sprintf(dummy2,"%d",i);
 80065e2:	f859 2023 	ldr.w	r2, [r9, r3, lsl #2]
 80065e6:	4641      	mov	r1, r8
 80065e8:	4628      	mov	r0, r5
 80065ea:	f003 f9a5 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 80065ee:	4629      	mov	r1, r5
 80065f0:	4620      	mov	r0, r4
 80065f2:	f003 f9c5 	bl	8009980 <strcat>
                    strcat(dummy,";");
 80065f6:	4620      	mov	r0, r4
 80065f8:	f7f9 fdf4 	bl	80001e4 <strlen>
 80065fc:	4b3c      	ldr	r3, [pc, #240]	; (80066f0 <befehl+0x17e0>)
 80065fe:	881b      	ldrh	r3, [r3, #0]
 8006600:	5223      	strh	r3, [r4, r0]
                    strcat(dummy,"Z");
 8006602:	4620      	mov	r0, r4
 8006604:	f7f9 fdee 	bl	80001e4 <strlen>
 8006608:	4b3d      	ldr	r3, [pc, #244]	; (8006700 <befehl+0x17f0>)
 800660a:	881b      	ldrh	r3, [r3, #0]
 800660c:	5223      	strh	r3, [r4, r0]
                    print_f_lf0(dummy);
 800660e:	4620      	mov	r0, r4
 8006610:	f7fd ffae 	bl	8004570 <print_f_lf0>
 8006614:	f7fe bd24 	b.w	8005060 <befehl+0x150>
              else{send_ACK(print_rampe_vor, 0);}
 8006618:	2100      	movs	r1, #0
 800661a:	2042      	movs	r0, #66	; 0x42
 800661c:	f7fe fb74 	bl	8004d08 <send_ACK>
 8006620:	f7fe bd1e 	b.w	8005060 <befehl+0x150>
                i = get_in_buff_len();
 8006624:	f7fd ffd0 	bl	80045c8 <get_in_buff_len>
                c = get_char();
 8006628:	f7fd ffd6 	bl	80045d8 <get_char>
                if (( c > 0x30) && ( c < 0x39)) {
 800662c:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b07      	cmp	r3, #7
 8006634:	d847      	bhi.n	80066c6 <befehl+0x17b6>
                    c &= 0x0f;
 8006636:	f000 070f 	and.w	r7, r0, #15
                    strcpy(dummy,"Startrampe Ruecklauf= ;");
 800663a:	4c2a      	ldr	r4, [pc, #168]	; (80066e4 <befehl+0x17d4>)
 800663c:	4d33      	ldr	r5, [pc, #204]	; (800670c <befehl+0x17fc>)
 800663e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006640:	6020      	str	r0, [r4, #0]
 8006642:	6061      	str	r1, [r4, #4]
 8006644:	60a2      	str	r2, [r4, #8]
 8006646:	60e3      	str	r3, [r4, #12]
 8006648:	cd03      	ldmia	r5!, {r0, r1}
 800664a:	6120      	str	r0, [r4, #16]
 800664c:	6161      	str	r1, [r4, #20]
                    i = rampe1.rampe_start_r[c-1];
 800664e:	f8df a090 	ldr.w	sl, [pc, #144]	; 80066e0 <befehl+0x17d0>
 8006652:	f107 0353 	add.w	r3, r7, #83	; 0x53
 8006656:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
                    sprintf(dummy2,"%d",i);
 800665a:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 80066fc <befehl+0x17ec>
 800665e:	f8df 808c 	ldr.w	r8, [pc, #140]	; 80066ec <befehl+0x17dc>
 8006662:	685a      	ldr	r2, [r3, #4]
 8006664:	4649      	mov	r1, r9
 8006666:	4640      	mov	r0, r8
 8006668:	f003 f966 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 800666c:	4641      	mov	r1, r8
 800666e:	4620      	mov	r0, r4
 8006670:	f003 f986 	bl	8009980 <strcat>
                    strcat(dummy,";Stoprampe Ruecklauf= ;");
 8006674:	4620      	mov	r0, r4
 8006676:	f7f9 fdb5 	bl	80001e4 <strlen>
 800667a:	4686      	mov	lr, r0
 800667c:	1906      	adds	r6, r0, r4
 800667e:	4d24      	ldr	r5, [pc, #144]	; (8006710 <befehl+0x1800>)
 8006680:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006682:	f84e 0004 	str.w	r0, [lr, r4]
 8006686:	6071      	str	r1, [r6, #4]
 8006688:	60b2      	str	r2, [r6, #8]
 800668a:	60f3      	str	r3, [r6, #12]
 800668c:	cd03      	ldmia	r5!, {r0, r1}
 800668e:	6130      	str	r0, [r6, #16]
 8006690:	6171      	str	r1, [r6, #20]
                    i = rampe1.rampe_stop_r[c-1];
 8006692:	f107 035d 	add.w	r3, r7, #93	; 0x5d
                    sprintf(dummy2,"%d",i);
 8006696:	f85a 2023 	ldr.w	r2, [sl, r3, lsl #2]
 800669a:	4649      	mov	r1, r9
 800669c:	4640      	mov	r0, r8
 800669e:	f003 f94b 	bl	8009938 <siprintf>
                    strcat(dummy,dummy2);
 80066a2:	4641      	mov	r1, r8
 80066a4:	4620      	mov	r0, r4
 80066a6:	f003 f96b 	bl	8009980 <strcat>
                    strcat(dummy,";Z");
 80066aa:	4620      	mov	r0, r4
 80066ac:	f7f9 fd9a 	bl	80001e4 <strlen>
 80066b0:	1902      	adds	r2, r0, r4
 80066b2:	4b18      	ldr	r3, [pc, #96]	; (8006714 <befehl+0x1804>)
 80066b4:	8819      	ldrh	r1, [r3, #0]
 80066b6:	789b      	ldrb	r3, [r3, #2]
 80066b8:	5301      	strh	r1, [r0, r4]
 80066ba:	7093      	strb	r3, [r2, #2]
                    print_f_lf0(dummy); 
 80066bc:	4620      	mov	r0, r4
 80066be:	f7fd ff57 	bl	8004570 <print_f_lf0>
 80066c2:	f7fe bccd 	b.w	8005060 <befehl+0x150>
              else{send_ACK(print_rampe_zurueck, 0);}
 80066c6:	2100      	movs	r1, #0
 80066c8:	2043      	movs	r0, #67	; 0x43
 80066ca:	f7fe fb1d 	bl	8004d08 <send_ACK>
 80066ce:	f7fe bcc7 	b.w	8005060 <befehl+0x150>
                send_ACK(b,0);
 80066d2:	2100      	movs	r1, #0
 80066d4:	4620      	mov	r0, r4
 80066d6:	f7fe fb17 	bl	8004d08 <send_ACK>
          break;
 80066da:	f7fe bcc1 	b.w	8005060 <befehl+0x150>
 80066de:	bf00      	nop
 80066e0:	20000b2c 	.word	0x20000b2c
 80066e4:	200010ec 	.word	0x200010ec
 80066e8:	0800d1c0 	.word	0x0800d1c0
 80066ec:	2000107c 	.word	0x2000107c
 80066f0:	0800d1e0 	.word	0x0800d1e0
 80066f4:	0800d1d4 	.word	0x0800d1d4
 80066f8:	0800d1e4 	.word	0x0800d1e4
 80066fc:	0800d24c 	.word	0x0800d24c
 8006700:	0800d174 	.word	0x0800d174
 8006704:	0800d1f4 	.word	0x0800d1f4
 8006708:	0800d204 	.word	0x0800d204
 800670c:	0800d214 	.word	0x0800d214
 8006710:	0800d22c 	.word	0x0800d22c
 8006714:	0800d250 	.word	0x0800d250
 8006718:	0800d244 	.word	0x0800d244

0800671c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 800671c:	b508      	push	{r3, lr}
//#ifdef debug_print
printf(" Error");
 800671e:	4802      	ldr	r0, [pc, #8]	; (8006728 <Error_Handler+0xc>)
 8006720:	f003 f88e 	bl	8009840 <iprintf>
 8006724:	e7fe      	b.n	8006724 <Error_Handler+0x8>
 8006726:	bf00      	nop
 8006728:	0800d2a4 	.word	0x0800d2a4

0800672c <SystemClock_Config>:
{
 800672c:	b500      	push	{lr}
 800672e:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006730:	2301      	movs	r3, #1
 8006732:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006734:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006738:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800673a:	2200      	movs	r2, #0
 800673c:	9203      	str	r2, [sp, #12]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800673e:	2202      	movs	r2, #2
 8006740:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006742:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006744:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006748:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 800674a:	a801      	add	r0, sp, #4
 800674c:	f7fc f90c 	bl	8002968 <HAL_RCC_OscConfig>
 8006750:	b980      	cbnz	r0, 8006774 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8006752:	230f      	movs	r3, #15
 8006754:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006756:	2102      	movs	r1, #2
 8006758:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800675a:	2300      	movs	r3, #0
 800675c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800675e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006762:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006764:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 8006766:	a80b      	add	r0, sp, #44	; 0x2c
 8006768:	f7fc fd26 	bl	80031b8 <HAL_RCC_ClockConfig>
 800676c:	b920      	cbnz	r0, 8006778 <SystemClock_Config+0x4c>
}
 800676e:	b011      	add	sp, #68	; 0x44
 8006770:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006774:	f7ff ffd2 	bl	800671c <Error_Handler>
    Error_Handler();
 8006778:	f7ff ffd0 	bl	800671c <Error_Handler>

0800677c <uart_init>:
    /* Reception Error */
   // Error_Handler();
  }
}

 void uart_init(void) {
 800677c:	b510      	push	{r4, lr}
  UartHandle.Instance        = USARTx;
 800677e:	4c0c      	ldr	r4, [pc, #48]	; (80067b0 <uart_init+0x34>)
 8006780:	4b0c      	ldr	r3, [pc, #48]	; (80067b4 <uart_init+0x38>)
 8006782:	6023      	str	r3, [r4, #0]
  HAL_UART_DeInit(&UartHandle); 
 8006784:	4620      	mov	r0, r4
 8006786:	f7fd f8ce 	bl	8003926 <HAL_UART_DeInit>
 
  UartHandle.Init.BaudRate   = 115200;
 800678a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800678e:	6063      	str	r3, [r4, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8006790:	2300      	movs	r3, #0
 8006792:	60a3      	str	r3, [r4, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8006794:	60e3      	str	r3, [r4, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8006796:	6123      	str	r3, [r4, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8006798:	61a3      	str	r3, [r4, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800679a:	220c      	movs	r2, #12
 800679c:	6162      	str	r2, [r4, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800679e:	6263      	str	r3, [r4, #36]	; 0x24
//  HAL_UART_MspInit(&UartHandle);
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 80067a0:	4620      	mov	r0, r4
 80067a2:	f7fd fae8 	bl	8003d76 <HAL_UART_Init>
 80067a6:	b900      	cbnz	r0, 80067aa <uart_init+0x2e>
 80067a8:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
 80067aa:	f7ff ffb7 	bl	800671c <Error_Handler>
 80067ae:	bf00      	nop
 80067b0:	2000132c 	.word	0x2000132c
 80067b4:	40004400 	.word	0x40004400

080067b8 <CAN_Config>:
{
 80067b8:	b500      	push	{lr}
 80067ba:	b08b      	sub	sp, #44	; 0x2c
  CanHandle.Instance = CANx;
 80067bc:	482c      	ldr	r0, [pc, #176]	; (8006870 <CAN_Config+0xb8>)
 80067be:	4b2d      	ldr	r3, [pc, #180]	; (8006874 <CAN_Config+0xbc>)
 80067c0:	6003      	str	r3, [r0, #0]
  CanHandle.pTxMsg = &TxMessage;
 80067c2:	4b2d      	ldr	r3, [pc, #180]	; (8006878 <CAN_Config+0xc0>)
 80067c4:	6303      	str	r3, [r0, #48]	; 0x30
  CanHandle.pRxMsg = &RxMessage;
 80067c6:	4b2d      	ldr	r3, [pc, #180]	; (800687c <CAN_Config+0xc4>)
 80067c8:	6343      	str	r3, [r0, #52]	; 0x34
  CanHandle.Init.TTCM = DISABLE;
 80067ca:	2300      	movs	r3, #0
 80067cc:	6183      	str	r3, [r0, #24]
  CanHandle.Init.ABOM = DISABLE;
 80067ce:	61c3      	str	r3, [r0, #28]
  CanHandle.Init.AWUM = DISABLE;
 80067d0:	6203      	str	r3, [r0, #32]
  CanHandle.Init.NART = DISABLE;
 80067d2:	6243      	str	r3, [r0, #36]	; 0x24
  CanHandle.Init.RFLM = DISABLE;
 80067d4:	6283      	str	r3, [r0, #40]	; 0x28
  CanHandle.Init.TXFP = DISABLE;
 80067d6:	62c3      	str	r3, [r0, #44]	; 0x2c
  CanHandle.Init.Mode = CAN_MODE_NORMAL;
 80067d8:	6083      	str	r3, [r0, #8]
  CanHandle.Init.SJW = CAN_SJW_1TQ;
 80067da:	60c3      	str	r3, [r0, #12]
  CanHandle.Init.BS1 = CAN_BS1_4TQ;
 80067dc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80067e0:	6103      	str	r3, [r0, #16]
  CanHandle.Init.BS2 = CAN_BS2_4TQ;
 80067e2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 80067e6:	6143      	str	r3, [r0, #20]
  CanHandle.Init.Prescaler = 4;
 80067e8:	2304      	movs	r3, #4
 80067ea:	6043      	str	r3, [r0, #4]
  i = HAL_CAN_Init(&CanHandle);
 80067ec:	f7fa fda1 	bl	8001332 <HAL_CAN_Init>
  if (i != HAL_OK)
 80067f0:	2800      	cmp	r0, #0
 80067f2:	d131      	bne.n	8006858 <CAN_Config+0xa0>
  printf("kein init error\n");
 80067f4:	4822      	ldr	r0, [pc, #136]	; (8006880 <CAN_Config+0xc8>)
 80067f6:	f003 f897 	bl	8009928 <puts>
  sFilterConfig.FilterNumber = 0;
 80067fa:	2300      	movs	r3, #0
 80067fc:	9305      	str	r3, [sp, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80067fe:	9306      	str	r3, [sp, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8006800:	2201      	movs	r2, #1
 8006802:	9207      	str	r2, [sp, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8006804:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8006806:	9301      	str	r3, [sp, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8006808:	9302      	str	r3, [sp, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800680a:	9303      	str	r3, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = 0;
 800680c:	9304      	str	r3, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 800680e:	9208      	str	r2, [sp, #32]
  sFilterConfig.BankNumber = 14;
 8006810:	230e      	movs	r3, #14
 8006812:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig) != HAL_OK)
 8006814:	4669      	mov	r1, sp
 8006816:	4816      	ldr	r0, [pc, #88]	; (8006870 <CAN_Config+0xb8>)
 8006818:	f7fa fd0a 	bl	8001230 <HAL_CAN_ConfigFilter>
 800681c:	bb10      	cbnz	r0, 8006864 <CAN_Config+0xac>
  printf("KEIN init filter error\n");
 800681e:	4819      	ldr	r0, [pc, #100]	; (8006884 <CAN_Config+0xcc>)
 8006820:	f003 f882 	bl	8009928 <puts>
  CanHandle.pTxMsg->StdId = 0x321;
 8006824:	4b12      	ldr	r3, [pc, #72]	; (8006870 <CAN_Config+0xb8>)
 8006826:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006828:	f240 3121 	movw	r1, #801	; 0x321
 800682c:	6011      	str	r1, [r2, #0]
  CanHandle.pTxMsg->ExtId = 0x01;
 800682e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006830:	2101      	movs	r1, #1
 8006832:	6051      	str	r1, [r2, #4]
  CanHandle.pTxMsg->RTR = CAN_RTR_DATA;
 8006834:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006836:	2200      	movs	r2, #0
 8006838:	60ca      	str	r2, [r1, #12]
  CanHandle.pTxMsg->IDE = CAN_ID_STD;
 800683a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800683c:	608a      	str	r2, [r1, #8]
  CanHandle.pTxMsg->DLC = 2;
 800683e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006840:	2102      	movs	r1, #2
 8006842:	6119      	str	r1, [r3, #16]
  HAL_NVIC_SetPriority((IRQn_Type)(CAN_RX0_IRQn), 0x0F, 0);
 8006844:	210f      	movs	r1, #15
 8006846:	2014      	movs	r0, #20
 8006848:	f7fb f90e 	bl	8001a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 800684c:	2014      	movs	r0, #20
 800684e:	f7fb f93d 	bl	8001acc <HAL_NVIC_EnableIRQ>
}
 8006852:	b00b      	add	sp, #44	; 0x2c
 8006854:	f85d fb04 	ldr.w	pc, [sp], #4
 8006858:	4601      	mov	r1, r0
  printf("init can error %d \n", i);
 800685a:	480b      	ldr	r0, [pc, #44]	; (8006888 <CAN_Config+0xd0>)
 800685c:	f002 fff0 	bl	8009840 <iprintf>
    Error_Handler();
 8006860:	f7ff ff5c 	bl	800671c <Error_Handler>
  printf("init filter error\n");
 8006864:	4809      	ldr	r0, [pc, #36]	; (800688c <CAN_Config+0xd4>)
 8006866:	f003 f85f 	bl	8009928 <puts>
    Error_Handler();
 800686a:	f7ff ff57 	bl	800671c <Error_Handler>
 800686e:	bf00      	nop
 8006870:	200012e4 	.word	0x200012e4
 8006874:	40006400 	.word	0x40006400
 8006878:	20000228 	.word	0x20000228
 800687c:	20000204 	.word	0x20000204
 8006880:	0800d268 	.word	0x0800d268
 8006884:	0800d28c 	.word	0x0800d28c
 8006888:	0800d254 	.word	0x0800d254
 800688c:	0800d278 	.word	0x0800d278

08006890 <get_timer_val>:
int get_timer_val(int art){
 8006890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006894:	ed2d 8b02 	vpush	{d8}
 8006898:	b085      	sub	sp, #20
 i = rampe1.array_nr;
 800689a:	4ba9      	ldr	r3, [pc, #676]	; (8006b40 <get_timer_val+0x2b0>)
 800689c:	685d      	ldr	r5, [r3, #4]
 if( art ==0) {
 800689e:	2800      	cmp	r0, #0
 80068a0:	f000 80a6 	beq.w	80069f0 <get_timer_val+0x160>
     a = rampe1.rampe_start_r[i];
 80068a4:	4ca6      	ldr	r4, [pc, #664]	; (8006b40 <get_timer_val+0x2b0>)
 80068a6:	f105 0354 	add.w	r3, r5, #84	; 0x54
 80068aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80068ae:	6858      	ldr	r0, [r3, #4]
 80068b0:	f7f9 fe48 	bl	8000544 <__aeabi_i2d>
    a /= 60.0;
 80068b4:	2200      	movs	r2, #0
 80068b6:	4ba3      	ldr	r3, [pc, #652]	; (8006b44 <get_timer_val+0x2b4>)
 80068b8:	f7f9 ffd4 	bl	8000864 <__aeabi_ddiv>
 80068bc:	4680      	mov	r8, r0
 80068be:	4689      	mov	r9, r1
    v= rampe1.geschwindr[i];
 80068c0:	f105 037a 	add.w	r3, r5, #122	; 0x7a
 80068c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80068c8:	6818      	ldr	r0, [r3, #0]
 80068ca:	f7f9 fe4d 	bl	8000568 <__aeabi_f2d>
    v /= 60.0;
 80068ce:	2200      	movs	r2, #0
 80068d0:	4b9c      	ldr	r3, [pc, #624]	; (8006b44 <get_timer_val+0x2b4>)
 80068d2:	f7f9 ffc7 	bl	8000864 <__aeabi_ddiv>
 80068d6:	4682      	mov	sl, r0
 80068d8:	468b      	mov	fp, r1
    t= v/a;
 80068da:	4642      	mov	r2, r8
 80068dc:	464b      	mov	r3, r9
 80068de:	f7f9 ffc1 	bl	8000864 <__aeabi_ddiv>
 80068e2:	4606      	mov	r6, r0
 80068e4:	460f      	mov	r7, r1
    s1= a/2;
 80068e6:	2200      	movs	r2, #0
 80068e8:	4b97      	ldr	r3, [pc, #604]	; (8006b48 <get_timer_val+0x2b8>)
 80068ea:	4640      	mov	r0, r8
 80068ec:	4649      	mov	r1, r9
 80068ee:	f7f9 fe8f 	bl	8000610 <__aeabi_dmul>
    s1 *= t;
 80068f2:	4602      	mov	r2, r0
 80068f4:	460b      	mov	r3, r1
 80068f6:	4630      	mov	r0, r6
 80068f8:	4639      	mov	r1, r7
 80068fa:	f7f9 fe89 	bl	8000610 <__aeabi_dmul>
    s1 *= t;  // s = a/2 * t+t
 80068fe:	4602      	mov	r2, r0
 8006900:	460b      	mov	r3, r1
 8006902:	4630      	mov	r0, r6
 8006904:	4639      	mov	r1, r7
 8006906:	f7f9 fe83 	bl	8000610 <__aeabi_dmul>
 800690a:	e9cd 0102 	strd	r0, r1, [sp, #8]
    a = rampe1.rampe_stop_r[i];
 800690e:	355e      	adds	r5, #94	; 0x5e
 8006910:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006914:	f7f9 fe16 	bl	8000544 <__aeabi_i2d>
    a /= 60.0 ;
 8006918:	2200      	movs	r2, #0
 800691a:	4b8a      	ldr	r3, [pc, #552]	; (8006b44 <get_timer_val+0x2b4>)
 800691c:	f7f9 ffa2 	bl	8000864 <__aeabi_ddiv>
 8006920:	4680      	mov	r8, r0
 8006922:	4689      	mov	r9, r1
    t2 = v/a;
 8006924:	4602      	mov	r2, r0
 8006926:	460b      	mov	r3, r1
 8006928:	e9cd ab00 	strd	sl, fp, [sp]
 800692c:	4650      	mov	r0, sl
 800692e:	4659      	mov	r1, fp
 8006930:	f7f9 ff98 	bl	8000864 <__aeabi_ddiv>
 8006934:	4682      	mov	sl, r0
 8006936:	468b      	mov	fp, r1
    s2 = a/2;
 8006938:	2200      	movs	r2, #0
 800693a:	4b83      	ldr	r3, [pc, #524]	; (8006b48 <get_timer_val+0x2b8>)
 800693c:	4640      	mov	r0, r8
 800693e:	4649      	mov	r1, r9
 8006940:	f7f9 fe66 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006944:	4602      	mov	r2, r0
 8006946:	460b      	mov	r3, r1
 8006948:	4650      	mov	r0, sl
 800694a:	4659      	mov	r1, fp
 800694c:	f7f9 fe60 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006950:	4602      	mov	r2, r0
 8006952:	460b      	mov	r3, r1
 8006954:	4650      	mov	r0, sl
 8006956:	4659      	mov	r1, fp
 8006958:	f7f9 fe5a 	bl	8000610 <__aeabi_dmul>
    sg = s1 + s2;
 800695c:	4602      	mov	r2, r0
 800695e:	460b      	mov	r3, r1
 8006960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006964:	f7f9 fca2 	bl	80002ac <__adddf3>
    sg *= 2000;// Steps / umdr
 8006968:	2200      	movs	r2, #0
 800696a:	4b78      	ldr	r3, [pc, #480]	; (8006b4c <get_timer_val+0x2bc>)
 800696c:	f7f9 fe50 	bl	8000610 <__aeabi_dmul>
 8006970:	4680      	mov	r8, r0
 8006972:	4689      	mov	r9, r1
    tg = t+t2;
 8006974:	4652      	mov	r2, sl
 8006976:	465b      	mov	r3, fp
 8006978:	4630      	mov	r0, r6
 800697a:	4639      	mov	r1, r7
 800697c:	f7f9 fc96 	bl	80002ac <__adddf3>
 8006980:	4606      	mov	r6, r0
 8006982:	460f      	mov	r7, r1
    j =  my_position+rampe1.max_steps-sg; // noch zu fahrende steps
 8006984:	f8d4 01e4 	ldr.w	r0, [r4, #484]	; 0x1e4
 8006988:	4b71      	ldr	r3, [pc, #452]	; (8006b50 <get_timer_val+0x2c0>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4418      	add	r0, r3
 800698e:	f7f9 fdd9 	bl	8000544 <__aeabi_i2d>
 8006992:	4642      	mov	r2, r8
 8006994:	464b      	mov	r3, r9
 8006996:	f7f9 fc87 	bl	80002a8 <__aeabi_dsub>
 800699a:	f7fa f8e9 	bl	8000b70 <__aeabi_d2iz>
 800699e:	ee08 0a10 	vmov	s16, r0
    v *=2000; // steps / sec
 80069a2:	2200      	movs	r2, #0
 80069a4:	4b69      	ldr	r3, [pc, #420]	; (8006b4c <get_timer_val+0x2bc>)
 80069a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069aa:	f7f9 fe31 	bl	8000610 <__aeabi_dmul>
 80069ae:	4604      	mov	r4, r0
 80069b0:	460d      	mov	r5, r1
    t3 = (float) j / v; // Zeit in sec
 80069b2:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 80069b6:	ee17 0a90 	vmov	r0, s15
 80069ba:	f7f9 fdd5 	bl	8000568 <__aeabi_f2d>
 80069be:	4622      	mov	r2, r4
 80069c0:	462b      	mov	r3, r5
 80069c2:	f7f9 ff4f 	bl	8000864 <__aeabi_ddiv>
    tg += t3;
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	4630      	mov	r0, r6
 80069cc:	4639      	mov	r1, r7
 80069ce:	f7f9 fc6d 	bl	80002ac <__adddf3>
    tg *= 100; // in timer_tics
 80069d2:	2200      	movs	r2, #0
 80069d4:	4b5f      	ldr	r3, [pc, #380]	; (8006b54 <get_timer_val+0x2c4>)
 80069d6:	f7f9 fe1b 	bl	8000610 <__aeabi_dmul>
    erg = (int) tg;
 80069da:	f7fa f8c9 	bl	8000b70 <__aeabi_d2iz>
 motor_timer =0;
 80069de:	2200      	movs	r2, #0
 80069e0:	4b5d      	ldr	r3, [pc, #372]	; (8006b58 <get_timer_val+0x2c8>)
 80069e2:	601a      	str	r2, [r3, #0]
 }
 80069e4:	301e      	adds	r0, #30
 80069e6:	b005      	add	sp, #20
 80069e8:	ecbd 8b02 	vpop	{d8}
 80069ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a = rampe1.rampe_start[i];
 80069f0:	461c      	mov	r4, r3
 80069f2:	f105 0342 	add.w	r3, r5, #66	; 0x42
 80069f6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069fa:	6858      	ldr	r0, [r3, #4]
 80069fc:	f7f9 fda2 	bl	8000544 <__aeabi_i2d>
    a /= 60.0;
 8006a00:	2200      	movs	r2, #0
 8006a02:	4b50      	ldr	r3, [pc, #320]	; (8006b44 <get_timer_val+0x2b4>)
 8006a04:	f7f9 ff2e 	bl	8000864 <__aeabi_ddiv>
 8006a08:	4680      	mov	r8, r0
 8006a0a:	4689      	mov	r9, r1
    v= rampe1.geschwind[i];
 8006a0c:	f105 0316 	add.w	r3, r5, #22
 8006a10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a14:	6818      	ldr	r0, [r3, #0]
 8006a16:	f7f9 fda7 	bl	8000568 <__aeabi_f2d>
    v /= 60.0;
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	4b49      	ldr	r3, [pc, #292]	; (8006b44 <get_timer_val+0x2b4>)
 8006a1e:	f7f9 ff21 	bl	8000864 <__aeabi_ddiv>
 8006a22:	4682      	mov	sl, r0
 8006a24:	468b      	mov	fp, r1
    t= v/a;
 8006a26:	4642      	mov	r2, r8
 8006a28:	464b      	mov	r3, r9
 8006a2a:	f7f9 ff1b 	bl	8000864 <__aeabi_ddiv>
 8006a2e:	4606      	mov	r6, r0
 8006a30:	460f      	mov	r7, r1
    s1= a/2;
 8006a32:	2200      	movs	r2, #0
 8006a34:	4b44      	ldr	r3, [pc, #272]	; (8006b48 <get_timer_val+0x2b8>)
 8006a36:	4640      	mov	r0, r8
 8006a38:	4649      	mov	r1, r9
 8006a3a:	f7f9 fde9 	bl	8000610 <__aeabi_dmul>
    s1 *= t;
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4630      	mov	r0, r6
 8006a44:	4639      	mov	r1, r7
 8006a46:	f7f9 fde3 	bl	8000610 <__aeabi_dmul>
    s1 *= t;  // s = a/2 * t+t
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	4630      	mov	r0, r6
 8006a50:	4639      	mov	r1, r7
 8006a52:	f7f9 fddd 	bl	8000610 <__aeabi_dmul>
 8006a56:	e9cd 0102 	strd	r0, r1, [sp, #8]
    a = rampe1.rampe_stop[i];
 8006a5a:	354c      	adds	r5, #76	; 0x4c
 8006a5c:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006a60:	f7f9 fd70 	bl	8000544 <__aeabi_i2d>
    a/= 60.0;
 8006a64:	2200      	movs	r2, #0
 8006a66:	4b37      	ldr	r3, [pc, #220]	; (8006b44 <get_timer_val+0x2b4>)
 8006a68:	f7f9 fefc 	bl	8000864 <__aeabi_ddiv>
 8006a6c:	4680      	mov	r8, r0
 8006a6e:	4689      	mov	r9, r1
    t2 = v/a;
 8006a70:	4602      	mov	r2, r0
 8006a72:	460b      	mov	r3, r1
 8006a74:	e9cd ab00 	strd	sl, fp, [sp]
 8006a78:	4650      	mov	r0, sl
 8006a7a:	4659      	mov	r1, fp
 8006a7c:	f7f9 fef2 	bl	8000864 <__aeabi_ddiv>
 8006a80:	4682      	mov	sl, r0
 8006a82:	468b      	mov	fp, r1
    s2 = a/2;
 8006a84:	2200      	movs	r2, #0
 8006a86:	4b30      	ldr	r3, [pc, #192]	; (8006b48 <get_timer_val+0x2b8>)
 8006a88:	4640      	mov	r0, r8
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	f7f9 fdc0 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006a90:	4602      	mov	r2, r0
 8006a92:	460b      	mov	r3, r1
 8006a94:	4650      	mov	r0, sl
 8006a96:	4659      	mov	r1, fp
 8006a98:	f7f9 fdba 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	4650      	mov	r0, sl
 8006aa2:	4659      	mov	r1, fp
 8006aa4:	f7f9 fdb4 	bl	8000610 <__aeabi_dmul>
    sg = s1 + s2;
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	460b      	mov	r3, r1
 8006aac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ab0:	f7f9 fbfc 	bl	80002ac <__adddf3>
    sg *= 2000;// Steps / umdr
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	4b25      	ldr	r3, [pc, #148]	; (8006b4c <get_timer_val+0x2bc>)
 8006ab8:	f7f9 fdaa 	bl	8000610 <__aeabi_dmul>
 8006abc:	4680      	mov	r8, r0
 8006abe:	4689      	mov	r9, r1
    tg = t+t2;
 8006ac0:	4652      	mov	r2, sl
 8006ac2:	465b      	mov	r3, fp
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	4639      	mov	r1, r7
 8006ac8:	f7f9 fbf0 	bl	80002ac <__adddf3>
 8006acc:	4606      	mov	r6, r0
 8006ace:	460f      	mov	r7, r1
    j =  rampe1.max_steps-sg-rampe1.offset_step; // noch zu fahrende steps
 8006ad0:	f8d4 01e4 	ldr.w	r0, [r4, #484]	; 0x1e4
 8006ad4:	f7f9 fd36 	bl	8000544 <__aeabi_i2d>
 8006ad8:	4642      	mov	r2, r8
 8006ada:	464b      	mov	r3, r9
 8006adc:	f7f9 fbe4 	bl	80002a8 <__aeabi_dsub>
 8006ae0:	4680      	mov	r8, r0
 8006ae2:	4689      	mov	r9, r1
 8006ae4:	f8d4 02a4 	ldr.w	r0, [r4, #676]	; 0x2a4
 8006ae8:	f7f9 fd2c 	bl	8000544 <__aeabi_i2d>
 8006aec:	4602      	mov	r2, r0
 8006aee:	460b      	mov	r3, r1
 8006af0:	4640      	mov	r0, r8
 8006af2:	4649      	mov	r1, r9
 8006af4:	f7f9 fbd8 	bl	80002a8 <__aeabi_dsub>
 8006af8:	f7fa f83a 	bl	8000b70 <__aeabi_d2iz>
 8006afc:	ee08 0a10 	vmov	s16, r0
    v *=2000; // steps / sec
 8006b00:	2200      	movs	r2, #0
 8006b02:	4b12      	ldr	r3, [pc, #72]	; (8006b4c <get_timer_val+0x2bc>)
 8006b04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b08:	f7f9 fd82 	bl	8000610 <__aeabi_dmul>
 8006b0c:	4604      	mov	r4, r0
 8006b0e:	460d      	mov	r5, r1
    t3 = (float) j / v; // Zeit in sec
 8006b10:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 8006b14:	ee17 0a90 	vmov	r0, s15
 8006b18:	f7f9 fd26 	bl	8000568 <__aeabi_f2d>
 8006b1c:	4622      	mov	r2, r4
 8006b1e:	462b      	mov	r3, r5
 8006b20:	f7f9 fea0 	bl	8000864 <__aeabi_ddiv>
    tg += t3;
 8006b24:	4602      	mov	r2, r0
 8006b26:	460b      	mov	r3, r1
 8006b28:	4630      	mov	r0, r6
 8006b2a:	4639      	mov	r1, r7
 8006b2c:	f7f9 fbbe 	bl	80002ac <__adddf3>
    tg *= 100; // in timer_tics
 8006b30:	2200      	movs	r2, #0
 8006b32:	4b08      	ldr	r3, [pc, #32]	; (8006b54 <get_timer_val+0x2c4>)
 8006b34:	f7f9 fd6c 	bl	8000610 <__aeabi_dmul>
    erg = (int)tg;
 8006b38:	f7fa f81a 	bl	8000b70 <__aeabi_d2iz>
 8006b3c:	e74f      	b.n	80069de <get_timer_val+0x14e>
 8006b3e:	bf00      	nop
 8006b40:	20000b2c 	.word	0x20000b2c
 8006b44:	404e0000 	.word	0x404e0000
 8006b48:	3fe00000 	.word	0x3fe00000
 8006b4c:	409f4000 	.word	0x409f4000
 8006b50:	20001078 	.word	0x20001078
 8006b54:	40590000 	.word	0x40590000
 8006b58:	200012d0 	.word	0x200012d0

08006b5c <get_oel_stand>:
float get_oel_stand(void) {
 8006b5c:	b500      	push	{lr}
 8006b5e:	b083      	sub	sp, #12
 __IO uint16_t uhADCxConvertedValue = 0;
 8006b60:	2300      	movs	r3, #0
 8006b62:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (HAL_ADC_Start(&AdcHandle) != HAL_OK)
 8006b66:	4823      	ldr	r0, [pc, #140]	; (8006bf4 <get_oel_stand+0x98>)
 8006b68:	f7fa f9be 	bl	8000ee8 <HAL_ADC_Start>
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d139      	bne.n	8006be4 <get_oel_stand+0x88>
  if (HAL_ADC_PollForConversion(&AdcHandle, 10) != HAL_OK)
 8006b70:	210a      	movs	r1, #10
 8006b72:	4820      	ldr	r0, [pc, #128]	; (8006bf4 <get_oel_stand+0x98>)
 8006b74:	f7fa f9fe 	bl	8000f74 <HAL_ADC_PollForConversion>
 8006b78:	bbb0      	cbnz	r0, 8006be8 <get_oel_stand+0x8c>
    uhADCxConvertedValue = HAL_ADC_GetValue(&AdcHandle);
 8006b7a:	481e      	ldr	r0, [pc, #120]	; (8006bf4 <get_oel_stand+0x98>)
 8006b7c:	f7fa fac4 	bl	8001108 <HAL_ADC_GetValue>
 8006b80:	b280      	uxth	r0, r0
 8006b82:	f8ad 0006 	strh.w	r0, [sp, #6]
  adc_oel=uhADCxConvertedValue;
 8006b86:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8006b8a:	b21b      	sxth	r3, r3
 8006b8c:	4a1a      	ldr	r2, [pc, #104]	; (8006bf8 <get_oel_stand+0x9c>)
 8006b8e:	8013      	strh	r3, [r2, #0]
  f = (float ) adc_oel;
 8006b90:	ee07 3a90 	vmov	s15, r3
 8006b94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  f -= (float) rampe1.fuell_min;
 8006b98:	4b18      	ldr	r3, [pc, #96]	; (8006bfc <get_oel_stand+0xa0>)
 8006b9a:	f9b3 2234 	ldrsh.w	r2, [r3, #564]	; 0x234
 8006b9e:	ee07 2a10 	vmov	s14, r2
 8006ba2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8006ba6:	ee77 7ae6 	vsub.f32	s15, s15, s13
  f1 = (float )rampe1.fuell_max -(float) rampe1.fuell_min;
 8006baa:	f9b3 3236 	ldrsh.w	r3, [r3, #566]	; 0x236
 8006bae:	ee07 3a10 	vmov	s14, r3
 8006bb2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006bb6:	ee37 7a66 	vsub.f32	s14, s14, s13
  f = f/f1;
 8006bba:	ee87 0a87 	vdiv.f32	s0, s15, s14
  f *= 100.0;
 8006bbe:	eddf 7a10 	vldr	s15, [pc, #64]	; 8006c00 <get_oel_stand+0xa4>
 8006bc2:	ee20 0a27 	vmul.f32	s0, s0, s15
  if ( f >100.0) { f = 100.0;}
 8006bc6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8006bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bce:	dd01      	ble.n	8006bd4 <get_oel_stand+0x78>
 8006bd0:	eeb0 0a67 	vmov.f32	s0, s15
  if ( f< 0.0) { f = 0.0;}
 8006bd4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bdc:	d406      	bmi.n	8006bec <get_oel_stand+0x90>
 }
 8006bde:	b003      	add	sp, #12
 8006be0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006be4:	f7ff fd9a 	bl	800671c <Error_Handler>
    Error_Handler();
 8006be8:	f7ff fd98 	bl	800671c <Error_Handler>
  if ( f< 0.0) { f = 0.0;}
 8006bec:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8006c04 <get_oel_stand+0xa8>
 return f;
 8006bf0:	e7f5      	b.n	8006bde <get_oel_stand+0x82>
 8006bf2:	bf00      	nop
 8006bf4:	200014a8 	.word	0x200014a8
 8006bf8:	20000f1c 	.word	0x20000f1c
 8006bfc:	20000b2c 	.word	0x20000b2c
 8006c00:	42c80000 	.word	0x42c80000
 8006c04:	00000000 	.word	0x00000000

08006c08 <init_adc>:
void init_adc(void) {
 8006c08:	b500      	push	{lr}
 8006c0a:	b085      	sub	sp, #20
__HAL_RCC_ADC1_CONFIG(RCC_ADC1PCLK2_DIV6);
 8006c0c:	4a14      	ldr	r2, [pc, #80]	; (8006c60 <init_adc+0x58>)
 8006c0e:	6853      	ldr	r3, [r2, #4]
 8006c10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006c14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c18:	6053      	str	r3, [r2, #4]
  AdcHandle.Instance          = ADCx;
 8006c1a:	4812      	ldr	r0, [pc, #72]	; (8006c64 <init_adc+0x5c>)
 8006c1c:	4b12      	ldr	r3, [pc, #72]	; (8006c68 <init_adc+0x60>)
 8006c1e:	6003      	str	r3, [r0, #0]
  AdcHandle.Init.ScanConvMode          = DISABLE;
 8006c20:	2300      	movs	r3, #0
 8006c22:	6083      	str	r3, [r0, #8]
  AdcHandle.Init.ContinuousConvMode    = DISABLE;
 8006c24:	60c3      	str	r3, [r0, #12]
  AdcHandle.Init.DiscontinuousConvMode = DISABLE;
 8006c26:	6143      	str	r3, [r0, #20]
  AdcHandle.Init.NbrOfDiscConversion   = 0;
 8006c28:	6183      	str	r3, [r0, #24]
  AdcHandle.Init.ExternalTrigConv      = ADC_SOFTWARE_START;
 8006c2a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8006c2e:	61c2      	str	r2, [r0, #28]
  AdcHandle.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 8006c30:	6043      	str	r3, [r0, #4]
  AdcHandle.Init.NbrOfConversion       = 1;
 8006c32:	2301      	movs	r3, #1
 8006c34:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&AdcHandle) != HAL_OK)
 8006c36:	f7fa f8cf 	bl	8000dd8 <HAL_ADC_Init>
 8006c3a:	b960      	cbnz	r0, 8006c56 <init_adc+0x4e>
  sConfig.Channel      = ADCx_CHANNEL;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	9301      	str	r3, [sp, #4]
  sConfig.Rank         = 1;
 8006c40:	2301      	movs	r3, #1
 8006c42:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8006c44:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&AdcHandle, &sConfig) != HAL_OK)
 8006c46:	a901      	add	r1, sp, #4
 8006c48:	4806      	ldr	r0, [pc, #24]	; (8006c64 <init_adc+0x5c>)
 8006c4a:	f7fa fa61 	bl	8001110 <HAL_ADC_ConfigChannel>
 8006c4e:	b920      	cbnz	r0, 8006c5a <init_adc+0x52>
}
 8006c50:	b005      	add	sp, #20
 8006c52:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006c56:	f7ff fd61 	bl	800671c <Error_Handler>
    Error_Handler();
 8006c5a:	f7ff fd5f 	bl	800671c <Error_Handler>
 8006c5e:	bf00      	nop
 8006c60:	40021000 	.word	0x40021000
 8006c64:	200014a8 	.word	0x200014a8
 8006c68:	40012400 	.word	0x40012400

08006c6c <set_up_motor_rampe>:
  rampe1.delta_druck[array_nr]=rampe1.end_druck_rauf[array_nr] - rampe1.start_druck_rauf[array_nr] ;
 8006c6c:	4b09      	ldr	r3, [pc, #36]	; (8006c94 <set_up_motor_rampe+0x28>)
 8006c6e:	f100 020c 	add.w	r2, r0, #12
 8006c72:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8006c76:	edd2 7a01 	vldr	s15, [r2, #4]
 8006c7a:	1d02      	adds	r2, r0, #4
 8006c7c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8006c80:	ed92 7a00 	vldr	s14, [r2]
 8006c84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c88:	301e      	adds	r0, #30
 8006c8a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8006c8e:	edc3 7a01 	vstr	s15, [r3, #4]
 8006c92:	4770      	bx	lr
 8006c94:	20000b2c 	.word	0x20000b2c

08006c98 <init_motor2>:
void init_motor2(void){
 8006c98:	b510      	push	{r4, lr}
  rampe1.array_nr =0;
 8006c9a:	4a52      	ldr	r2, [pc, #328]	; (8006de4 <init_motor2+0x14c>)
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	6053      	str	r3, [r2, #4]
  rampe1.max_array =0; 
 8006ca0:	6093      	str	r3, [r2, #8]
  rampe1.richtung =1;
 8006ca2:	2101      	movs	r1, #1
 8006ca4:	60d1      	str	r1, [r2, #12]
  for ( i=0; i<8; i++) {  
 8006ca6:	e038      	b.n	8006d1a <init_motor2+0x82>
      rampe1.end_druck_rauf[i] =0;   
 8006ca8:	4a4e      	ldr	r2, [pc, #312]	; (8006de4 <init_motor2+0x14c>)
 8006caa:	f103 010c 	add.w	r1, r3, #12
 8006cae:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8006cb2:	2000      	movs	r0, #0
 8006cb4:	6048      	str	r0, [r1, #4]
      rampe1.delay[i] =0;
 8006cb6:	f103 013a 	add.w	r1, r3, #58	; 0x3a
 8006cba:	2400      	movs	r4, #0
 8006cbc:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
      rampe1.geschwind[i]=0;
 8006cc0:	f103 0116 	add.w	r1, r3, #22
 8006cc4:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8006cc8:	6008      	str	r0, [r1, #0]
      rampe1.delta_druck[i]=0;
 8006cca:	f103 011e 	add.w	r1, r3, #30
 8006cce:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8006cd2:	6048      	str	r0, [r1, #4]
      rampe1.rampe_stop[i]=400;
 8006cd4:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8006cd8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006cdc:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
      rampe1.rampe_stop_r[i]=400;
 8006ce0:	f103 015e 	add.w	r1, r3, #94	; 0x5e
 8006ce4:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
      rampe1.rampe_start[i]=250;
 8006ce8:	f103 0142 	add.w	r1, r3, #66	; 0x42
 8006cec:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8006cf0:	24fa      	movs	r4, #250	; 0xfa
 8006cf2:	604c      	str	r4, [r1, #4]
      rampe1.rampe_start_r[i]=400;
 8006cf4:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8006cf8:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8006cfc:	6048      	str	r0, [r1, #4]
      rampe1.strom[i] =  1000;
 8006cfe:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8006d02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006d06:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
      rampe1.strom_r[i] =  2500;
 8006d0a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006d0e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006d12:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8006d16:	6051      	str	r1, [r2, #4]
  for ( i=0; i<8; i++) {  
 8006d18:	3301      	adds	r3, #1
 8006d1a:	2b07      	cmp	r3, #7
 8006d1c:	ddc4      	ble.n	8006ca8 <init_motor2+0x10>
  rampe1.geschwind[0]= 125;
 8006d1e:	4b31      	ldr	r3, [pc, #196]	; (8006de4 <init_motor2+0x14c>)
 8006d20:	4a31      	ldr	r2, [pc, #196]	; (8006de8 <init_motor2+0x150>)
 8006d22:	659a      	str	r2, [r3, #88]	; 0x58
  rampe1.start_druck_rauf[0]=0;
 8006d24:	2200      	movs	r2, #0
 8006d26:	611a      	str	r2, [r3, #16]
  rampe1.end_druck_rauf[0]    =100; // Druck in MPa
 8006d28:	4a30      	ldr	r2, [pc, #192]	; (8006dec <init_motor2+0x154>)
 8006d2a:	635a      	str	r2, [r3, #52]	; 0x34
  rampe1.delay[0] =3000;
 8006d2c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8006d30:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
  rampe1.geschwindr[0]=800.0;// min ^-1 
 8006d34:	492e      	ldr	r1, [pc, #184]	; (8006df0 <init_motor2+0x158>)
 8006d36:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
  rampe1.geschwind[1]= 97;
 8006d3a:	492e      	ldr	r1, [pc, #184]	; (8006df4 <init_motor2+0x15c>)
 8006d3c:	65d9      	str	r1, [r3, #92]	; 0x5c
  rampe1.start_druck_rauf[1]= 100;
 8006d3e:	615a      	str	r2, [r3, #20]
  rampe1.end_druck_rauf[1]    =180; // Druck in MPa
 8006d40:	4a2d      	ldr	r2, [pc, #180]	; (8006df8 <init_motor2+0x160>)
 8006d42:	639a      	str	r2, [r3, #56]	; 0x38
  rampe1.delay[1] =4000;
 8006d44:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8006d48:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
  rampe1.geschwindr[1]=750.0;// min^-1 
 8006d4c:	492b      	ldr	r1, [pc, #172]	; (8006dfc <init_motor2+0x164>)
 8006d4e:	f8c3 11ec 	str.w	r1, [r3, #492]	; 0x1ec
  rampe1.geschwind[2]= 83;
 8006d52:	492b      	ldr	r1, [pc, #172]	; (8006e00 <init_motor2+0x168>)
 8006d54:	6619      	str	r1, [r3, #96]	; 0x60
  rampe1.start_druck_rauf[2]= 180;
 8006d56:	619a      	str	r2, [r3, #24]
  rampe1.end_druck_rauf[2]    =250; // Druck in MPa
 8006d58:	4a2a      	ldr	r2, [pc, #168]	; (8006e04 <init_motor2+0x16c>)
 8006d5a:	63da      	str	r2, [r3, #60]	; 0x3c
  rampe1.delay[2] =5000;
 8006d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d60:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  rampe1.geschwindr[2]=700;// min^-1 
 8006d64:	4a28      	ldr	r2, [pc, #160]	; (8006e08 <init_motor2+0x170>)
 8006d66:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
  rampe1.max_steps= 2000*58; // 2000 steps pro Umdrehung 60 Umdehungen pro Hub
 8006d6a:	4a28      	ldr	r2, [pc, #160]	; (8006e0c <init_motor2+0x174>)
 8006d6c:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
  j=0;
 8006d70:	2000      	movs	r0, #0
  for( i=0; i<8; i++)  {   if(rampe1.geschwind[i] > 0) { j++; } } 
 8006d72:	4603      	mov	r3, r0
 8006d74:	e000      	b.n	8006d78 <init_motor2+0xe0>
 8006d76:	3301      	adds	r3, #1
 8006d78:	2b07      	cmp	r3, #7
 8006d7a:	dc0d      	bgt.n	8006d98 <init_motor2+0x100>
 8006d7c:	f103 0216 	add.w	r2, r3, #22
 8006d80:	4918      	ldr	r1, [pc, #96]	; (8006de4 <init_motor2+0x14c>)
 8006d82:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006d86:	edd2 7a00 	vldr	s15, [r2]
 8006d8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d92:	ddf0      	ble.n	8006d76 <init_motor2+0xde>
 8006d94:	3001      	adds	r0, #1
 8006d96:	e7ee      	b.n	8006d76 <init_motor2+0xde>
  rampe1.max_array =j-1;
 8006d98:	3801      	subs	r0, #1
 8006d9a:	4b12      	ldr	r3, [pc, #72]	; (8006de4 <init_motor2+0x14c>)
 8006d9c:	6098      	str	r0, [r3, #8]
  for (i=0; i<= rampe1.max_array; i++) {
 8006d9e:	2400      	movs	r4, #0
 8006da0:	e003      	b.n	8006daa <init_motor2+0x112>
     set_up_motor_rampe(i); 
 8006da2:	4620      	mov	r0, r4
 8006da4:	f7ff ff62 	bl	8006c6c <set_up_motor_rampe>
  for (i=0; i<= rampe1.max_array; i++) {
 8006da8:	3401      	adds	r4, #1
 8006daa:	4b0e      	ldr	r3, [pc, #56]	; (8006de4 <init_motor2+0x14c>)
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	429c      	cmp	r4, r3
 8006db0:	ddf7      	ble.n	8006da2 <init_motor2+0x10a>
  rampe1.array_nr =0;
 8006db2:	4b0c      	ldr	r3, [pc, #48]	; (8006de4 <init_motor2+0x14c>)
 8006db4:	2200      	movs	r2, #0
 8006db6:	605a      	str	r2, [r3, #4]
  strcpy(rampe1.pass,"Wurz12");
 8006db8:	4a15      	ldr	r2, [pc, #84]	; (8006e10 <init_motor2+0x178>)
 8006dba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006dbe:	f8c3 0268 	str.w	r0, [r3, #616]	; 0x268
 8006dc2:	f8a3 126c 	strh.w	r1, [r3, #620]	; 0x26c
 8006dc6:	0c09      	lsrs	r1, r1, #16
 8006dc8:	f883 126e 	strb.w	r1, [r3, #622]	; 0x26e
  akt_geschw = rampe1.geschwind[i];
 8006dcc:	3416      	adds	r4, #22
 8006dce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006dd2:	edd4 7a00 	vldr	s15, [r4]
 8006dd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006dda:	4b0e      	ldr	r3, [pc, #56]	; (8006e14 <init_motor2+0x17c>)
 8006ddc:	edc3 7a00 	vstr	s15, [r3]
 8006de0:	bd10      	pop	{r4, pc}
 8006de2:	bf00      	nop
 8006de4:	20000b2c 	.word	0x20000b2c
 8006de8:	42fa0000 	.word	0x42fa0000
 8006dec:	42c80000 	.word	0x42c80000
 8006df0:	44480000 	.word	0x44480000
 8006df4:	42c20000 	.word	0x42c20000
 8006df8:	43340000 	.word	0x43340000
 8006dfc:	443b8000 	.word	0x443b8000
 8006e00:	42a60000 	.word	0x42a60000
 8006e04:	437a0000 	.word	0x437a0000
 8006e08:	442f0000 	.word	0x442f0000
 8006e0c:	0001c520 	.word	0x0001c520
 8006e10:	0800d2d0 	.word	0x0800d2d0
 8006e14:	2000120c 	.word	0x2000120c

08006e18 <setup_m_gesch>:
void setup_m_gesch(void) {
 8006e18:	b510      	push	{r4, lr}
  rampe1.array_nr =0;
 8006e1a:	4a18      	ldr	r2, [pc, #96]	; (8006e7c <setup_m_gesch+0x64>)
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	6053      	str	r3, [r2, #4]
  rampe1.richtung =1;
 8006e20:	2101      	movs	r1, #1
 8006e22:	60d1      	str	r1, [r2, #12]
 j=0;
 8006e24:	4618      	mov	r0, r3
  for( i=0; i<8; i++)  {   if(rampe1.geschwind[i] > 0) { j++; } } 
 8006e26:	e000      	b.n	8006e2a <setup_m_gesch+0x12>
 8006e28:	3301      	adds	r3, #1
 8006e2a:	2b07      	cmp	r3, #7
 8006e2c:	dc0d      	bgt.n	8006e4a <setup_m_gesch+0x32>
 8006e2e:	f103 0216 	add.w	r2, r3, #22
 8006e32:	4912      	ldr	r1, [pc, #72]	; (8006e7c <setup_m_gesch+0x64>)
 8006e34:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006e38:	edd2 7a00 	vldr	s15, [r2]
 8006e3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e44:	ddf0      	ble.n	8006e28 <setup_m_gesch+0x10>
 8006e46:	3001      	adds	r0, #1
 8006e48:	e7ee      	b.n	8006e28 <setup_m_gesch+0x10>
  rampe1.max_array =j-1;
 8006e4a:	3801      	subs	r0, #1
 8006e4c:	4b0b      	ldr	r3, [pc, #44]	; (8006e7c <setup_m_gesch+0x64>)
 8006e4e:	6098      	str	r0, [r3, #8]
  for (i=0; i<= rampe1.max_array; i++) {
 8006e50:	2400      	movs	r4, #0
 8006e52:	e003      	b.n	8006e5c <setup_m_gesch+0x44>
     set_up_motor_rampe(i); 
 8006e54:	4620      	mov	r0, r4
 8006e56:	f7ff ff09 	bl	8006c6c <set_up_motor_rampe>
  for (i=0; i<= rampe1.max_array; i++) {
 8006e5a:	3401      	adds	r4, #1
 8006e5c:	4b07      	ldr	r3, [pc, #28]	; (8006e7c <setup_m_gesch+0x64>)
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	429c      	cmp	r4, r3
 8006e62:	ddf7      	ble.n	8006e54 <setup_m_gesch+0x3c>
  rampe1.array_nr =0;
 8006e64:	4b05      	ldr	r3, [pc, #20]	; (8006e7c <setup_m_gesch+0x64>)
 8006e66:	2200      	movs	r2, #0
 8006e68:	605a      	str	r2, [r3, #4]
  akt_geschw =rampe1.geschwind[0];
 8006e6a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8006e6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e72:	4b03      	ldr	r3, [pc, #12]	; (8006e80 <setup_m_gesch+0x68>)
 8006e74:	edc3 7a00 	vstr	s15, [r3]
 8006e78:	bd10      	pop	{r4, pc}
 8006e7a:	bf00      	nop
 8006e7c:	20000b2c 	.word	0x20000b2c
 8006e80:	2000120c 	.word	0x2000120c

08006e84 <get_taste>:
void get_taste(void) {
 8006e84:	b508      	push	{r3, lr}
 j = HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8);// & bit8;
 8006e86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e8a:	4819      	ldr	r0, [pc, #100]	; (8006ef0 <get_taste+0x6c>)
 8006e8c:	f7fb fb60 	bl	8002550 <HAL_GPIO_ReadPin>
 if ( j ==0) { tasten |= taste_enter ; }
 8006e90:	b9d8      	cbnz	r0, 8006eca <get_taste+0x46>
 8006e92:	4a18      	ldr	r2, [pc, #96]	; (8006ef4 <get_taste+0x70>)
 8006e94:	6813      	ldr	r3, [r2, #0]
 8006e96:	f043 0304 	orr.w	r3, r3, #4
 8006e9a:	6013      	str	r3, [r2, #0]
 j = HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_9);// & bit9;
 8006e9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ea0:	4813      	ldr	r0, [pc, #76]	; (8006ef0 <get_taste+0x6c>)
 8006ea2:	f7fb fb55 	bl	8002550 <HAL_GPIO_ReadPin>
 if ( j ==0) { tasten |= taste_runter ; }
 8006ea6:	b9b0      	cbnz	r0, 8006ed6 <get_taste+0x52>
 8006ea8:	4a12      	ldr	r2, [pc, #72]	; (8006ef4 <get_taste+0x70>)
 8006eaa:	6813      	ldr	r3, [r2, #0]
 8006eac:	f043 0302 	orr.w	r3, r3, #2
 8006eb0:	6013      	str	r3, [r2, #0]
 j = HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4); // & bit4;
 8006eb2:	2110      	movs	r1, #16
 8006eb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006eb8:	f7fb fb4a 	bl	8002550 <HAL_GPIO_ReadPin>
 if ( j ==0) { tasten |= taste_rauf ; }
 8006ebc:	b188      	cbz	r0, 8006ee2 <get_taste+0x5e>
 else        { tasten &= ~taste_rauf;} 
 8006ebe:	4a0d      	ldr	r2, [pc, #52]	; (8006ef4 <get_taste+0x70>)
 8006ec0:	6813      	ldr	r3, [r2, #0]
 8006ec2:	f023 0301 	bic.w	r3, r3, #1
 8006ec6:	6013      	str	r3, [r2, #0]
 8006ec8:	bd08      	pop	{r3, pc}
 else        { tasten &= ~taste_enter;}
 8006eca:	4a0a      	ldr	r2, [pc, #40]	; (8006ef4 <get_taste+0x70>)
 8006ecc:	6813      	ldr	r3, [r2, #0]
 8006ece:	f023 0304 	bic.w	r3, r3, #4
 8006ed2:	6013      	str	r3, [r2, #0]
 8006ed4:	e7e2      	b.n	8006e9c <get_taste+0x18>
 else        { tasten &= ~taste_runter;} 
 8006ed6:	4a07      	ldr	r2, [pc, #28]	; (8006ef4 <get_taste+0x70>)
 8006ed8:	6813      	ldr	r3, [r2, #0]
 8006eda:	f023 0302 	bic.w	r3, r3, #2
 8006ede:	6013      	str	r3, [r2, #0]
 8006ee0:	e7e7      	b.n	8006eb2 <get_taste+0x2e>
 if ( j ==0) { tasten |= taste_rauf ; }
 8006ee2:	4a04      	ldr	r2, [pc, #16]	; (8006ef4 <get_taste+0x70>)
 8006ee4:	6813      	ldr	r3, [r2, #0]
 8006ee6:	f043 0301 	orr.w	r3, r3, #1
 8006eea:	6013      	str	r3, [r2, #0]
 8006eec:	bd08      	pop	{r3, pc}
 8006eee:	bf00      	nop
 8006ef0:	48001000 	.word	0x48001000
 8006ef4:	200014e8 	.word	0x200014e8

08006ef8 <timer3_int>:
void timer3_int(void) {
 8006ef8:	b508      	push	{r3, lr}
 blink_timer++;
 8006efa:	4a17      	ldr	r2, [pc, #92]	; (8006f58 <timer3_int+0x60>)
 8006efc:	6813      	ldr	r3, [r2, #0]
 8006efe:	3301      	adds	r3, #1
 8006f00:	6013      	str	r3, [r2, #0]
 motor_timer++;
 8006f02:	4a16      	ldr	r2, [pc, #88]	; (8006f5c <timer3_int+0x64>)
 8006f04:	6813      	ldr	r3, [r2, #0]
 8006f06:	3301      	adds	r3, #1
 8006f08:	6013      	str	r3, [r2, #0]
 adc_timer++;
 8006f0a:	4a15      	ldr	r2, [pc, #84]	; (8006f60 <timer3_int+0x68>)
 8006f0c:	6813      	ldr	r3, [r2, #0]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	6013      	str	r3, [r2, #0]
 get_taste();
 8006f12:	f7ff ffb7 	bl	8006e84 <get_taste>
  if ( can_time_out_freigabe ==1 ) {
 8006f16:	4b13      	ldr	r3, [pc, #76]	; (8006f64 <timer3_int+0x6c>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d00a      	beq.n	8006f34 <timer3_int+0x3c>
  else {can_time_out =0;
 8006f1e:	2200      	movs	r2, #0
 8006f20:	4b11      	ldr	r3, [pc, #68]	; (8006f68 <timer3_int+0x70>)
 8006f22:	601a      	str	r2, [r3, #0]
  if (  rs_232_time_out_freigabe ==1) {
 8006f24:	4b11      	ldr	r3, [pc, #68]	; (8006f6c <timer3_int+0x74>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d008      	beq.n	8006f3e <timer3_int+0x46>
   else {rs_232_time_out =0;
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	4b10      	ldr	r3, [pc, #64]	; (8006f70 <timer3_int+0x78>)
 8006f30:	601a      	str	r2, [r3, #0]
 8006f32:	bd08      	pop	{r3, pc}
      can_time_out++;
 8006f34:	4a0c      	ldr	r2, [pc, #48]	; (8006f68 <timer3_int+0x70>)
 8006f36:	6813      	ldr	r3, [r2, #0]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	6013      	str	r3, [r2, #0]
 8006f3c:	e7f2      	b.n	8006f24 <timer3_int+0x2c>
      rs_232_time_out ++;
 8006f3e:	4a0c      	ldr	r2, [pc, #48]	; (8006f70 <timer3_int+0x78>)
 8006f40:	6813      	ldr	r3, [r2, #0]
 8006f42:	3301      	adds	r3, #1
 8006f44:	6013      	str	r3, [r2, #0]
      if ( rs_232_time_out > 500 ) {
 8006f46:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006f4a:	ddf2      	ble.n	8006f32 <timer3_int+0x3a>
            rs_232_time_out_freigabe =0;
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	4b07      	ldr	r3, [pc, #28]	; (8006f6c <timer3_int+0x74>)
 8006f50:	601a      	str	r2, [r3, #0]
            reset_in_0_buff();
 8006f52:	f7fd fac3 	bl	80044dc <reset_in_0_buff>
 8006f56:	bd08      	pop	{r3, pc}
 8006f58:	20000f74 	.word	0x20000f74
 8006f5c:	200012d0 	.word	0x200012d0
 8006f60:	20001204 	.word	0x20001204
 8006f64:	20000b24 	.word	0x20000b24
 8006f68:	200011f4 	.word	0x200011f4
 8006f6c:	20000f10 	.word	0x20000f10
 8006f70:	20000b18 	.word	0x20000b18

08006f74 <wait_ms>:
void wait_ms(int msec) {
 8006f74:	b510      	push	{r4, lr}
 8006f76:	4604      	mov	r4, r0
  timer3 =0;
 8006f78:	2200      	movs	r2, #0
 8006f7a:	4b07      	ldr	r3, [pc, #28]	; (8006f98 <wait_ms+0x24>)
 8006f7c:	601a      	str	r2, [r3, #0]
  while(timer3 < msec) {
 8006f7e:	4b06      	ldr	r3, [pc, #24]	; (8006f98 <wait_ms+0x24>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	42a3      	cmp	r3, r4
 8006f84:	da06      	bge.n	8006f94 <wait_ms+0x20>
       if ( ser_in_flag0 >0) {   befehl();     }
 8006f86:	4b05      	ldr	r3, [pc, #20]	; (8006f9c <wait_ms+0x28>)
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d0f7      	beq.n	8006f7e <wait_ms+0xa>
 8006f8e:	f7fd ffbf 	bl	8004f10 <befehl>
 8006f92:	e7f4      	b.n	8006f7e <wait_ms+0xa>
 }
 8006f94:	bd10      	pop	{r4, pc}
 8006f96:	bf00      	nop
 8006f98:	20001200 	.word	0x20001200
 8006f9c:	20000b1c 	.word	0x20000b1c

08006fa0 <get_float>:
{
 8006fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fa2:	4615      	mov	r5, r2
 blink_timer =0;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	4a5f      	ldr	r2, [pc, #380]	; (8007124 <get_float+0x184>)
 8006fa8:	6013      	str	r3, [r2, #0]
 adc_timer=0;
 8006faa:	4a5f      	ldr	r2, [pc, #380]	; (8007128 <get_float+0x188>)
 8006fac:	6013      	str	r3, [r2, #0]
 wartezeit = 50;
 8006fae:	2632      	movs	r6, #50	; 0x32
 while( tasten_ende ==0) {
 8006fb0:	e065      	b.n	800707e <get_float+0xde>
    if ( ser_in_flag0 >0) {  befehl(); }
 8006fb2:	f7fd ffad 	bl	8004f10 <befehl>
 8006fb6:	e06a      	b.n	800708e <get_float+0xee>
                if ( tasten ==0) {wartezeit = 40; 
 8006fb8:	4b5c      	ldr	r3, [pc, #368]	; (800712c <get_float+0x18c>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	b94b      	cbnz	r3, 8006fd2 <get_float+0x32>
                    if( blink_timer > 500) { anzeige_state =0; }
 8006fbe:	4a59      	ldr	r2, [pc, #356]	; (8007124 <get_float+0x184>)
 8006fc0:	6812      	ldr	r2, [r2, #0]
 8006fc2:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8006fc6:	dd2f      	ble.n	8007028 <get_float+0x88>
 8006fc8:	2100      	movs	r1, #0
 8006fca:	4a59      	ldr	r2, [pc, #356]	; (8007130 <get_float+0x190>)
 8006fcc:	6011      	str	r1, [r2, #0]
                if ( tasten ==0) {wartezeit = 40; 
 8006fce:	2628      	movs	r6, #40	; 0x28
 8006fd0:	e002      	b.n	8006fd8 <get_float+0x38>
                else { blink_timer =0; }
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	4a53      	ldr	r2, [pc, #332]	; (8007124 <get_float+0x184>)
 8006fd6:	6011      	str	r1, [r2, #0]
                if ( tasten ==taste_enter) { tasten_ende =1; }
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	d027      	beq.n	800702c <get_float+0x8c>
                if ( tasten == taste_rauf ) { // +
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d029      	beq.n	8007034 <get_float+0x94>
                if ( tasten == taste_runter) { // 
 8006fe0:	4b52      	ldr	r3, [pc, #328]	; (800712c <get_float+0x18c>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d14a      	bne.n	800707e <get_float+0xde>
                    if ( wert > rampe1.maximal_druck) { wert =  rampe1.maximal_druck -1;}
 8006fe8:	ee07 5a90 	vmov	s15, r5
 8006fec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ff0:	4b50      	ldr	r3, [pc, #320]	; (8007134 <get_float+0x194>)
 8006ff2:	ed93 7aad 	vldr	s14, [r3, #692]	; 0x2b4
 8006ff6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ffe:	dd07      	ble.n	8007010 <get_float+0x70>
 8007000:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007004:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007008:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800700c:	ee17 5a90 	vmov	r5, s15
                if ( wert < 0 ) { wert = 0 ;}
 8007010:	3d01      	subs	r5, #1
 8007012:	d42a      	bmi.n	800706a <get_float+0xca>
                      anzeige_send_int(wert);
 8007014:	4628      	mov	r0, r5
 8007016:	f7fc ffd9 	bl	8003fcc <anzeige_send_int>
                      wait_ms(wartezeit);
 800701a:	4630      	mov	r0, r6
 800701c:	f7ff ffaa 	bl	8006f74 <wait_ms>
                      if(wartezeit > 5) { wartezeit -=2; }       
 8007020:	2e05      	cmp	r6, #5
 8007022:	dd2c      	ble.n	800707e <get_float+0xde>
 8007024:	3e02      	subs	r6, #2
 8007026:	e02a      	b.n	800707e <get_float+0xde>
                if ( tasten ==0) {wartezeit = 40; 
 8007028:	2628      	movs	r6, #40	; 0x28
 800702a:	e7d5      	b.n	8006fd8 <get_float+0x38>
                if ( tasten ==taste_enter) { tasten_ende =1; }
 800702c:	2101      	movs	r1, #1
 800702e:	4a42      	ldr	r2, [pc, #264]	; (8007138 <get_float+0x198>)
 8007030:	6011      	str	r1, [r2, #0]
 8007032:	e7d3      	b.n	8006fdc <get_float+0x3c>
                    wert ++;
 8007034:	3501      	adds	r5, #1
                    if ( wert > rampe1.maximal_druck ) { wert = rampe1.maximal_druck  ;}
 8007036:	ee07 5a90 	vmov	s15, r5
 800703a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800703e:	4b3d      	ldr	r3, [pc, #244]	; (8007134 <get_float+0x194>)
 8007040:	edd3 7aad 	vldr	s15, [r3, #692]	; 0x2b4
 8007044:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800704c:	dd03      	ble.n	8007056 <get_float+0xb6>
 800704e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007052:	ee17 5a90 	vmov	r5, s15
                        anzeige_send_int(wert);
 8007056:	4628      	mov	r0, r5
 8007058:	f7fc ffb8 	bl	8003fcc <anzeige_send_int>
                        wait_ms(wartezeit);
 800705c:	4630      	mov	r0, r6
 800705e:	f7ff ff89 	bl	8006f74 <wait_ms>
                        if(wartezeit > 5) { wartezeit -=2; }       
 8007062:	2e05      	cmp	r6, #5
 8007064:	ddbc      	ble.n	8006fe0 <get_float+0x40>
 8007066:	3e02      	subs	r6, #2
 8007068:	e7ba      	b.n	8006fe0 <get_float+0x40>
                if ( wert < 0 ) { wert = 0 ;}
 800706a:	4625      	mov	r5, r4
 800706c:	e7d2      	b.n	8007014 <get_float+0x74>
       case 0:set_blink();
 800706e:	f7fd f80b 	bl	8004088 <set_blink>
              anzeige_state =2;
 8007072:	2202      	movs	r2, #2
 8007074:	4b2e      	ldr	r3, [pc, #184]	; (8007130 <get_float+0x190>)
 8007076:	601a      	str	r2, [r3, #0]
             adc_timer =0;
 8007078:	2200      	movs	r2, #0
 800707a:	4b2b      	ldr	r3, [pc, #172]	; (8007128 <get_float+0x188>)
 800707c:	601a      	str	r2, [r3, #0]
 while( tasten_ende ==0) {
 800707e:	4b2e      	ldr	r3, [pc, #184]	; (8007138 <get_float+0x198>)
 8007080:	681c      	ldr	r4, [r3, #0]
 8007082:	2c00      	cmp	r4, #0
 8007084:	d144      	bne.n	8007110 <get_float+0x170>
    if ( ser_in_flag0 >0) {  befehl(); }
 8007086:	4b2d      	ldr	r3, [pc, #180]	; (800713c <get_float+0x19c>)
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d191      	bne.n	8006fb2 <get_float+0x12>
    switch (anzeige_state) {
 800708e:	4b28      	ldr	r3, [pc, #160]	; (8007130 <get_float+0x190>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2b01      	cmp	r3, #1
 8007094:	d090      	beq.n	8006fb8 <get_float+0x18>
 8007096:	2b02      	cmp	r3, #2
 8007098:	d002      	beq.n	80070a0 <get_float+0x100>
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1ef      	bne.n	800707e <get_float+0xde>
 800709e:	e7e6      	b.n	800706e <get_float+0xce>
             if ( adc_timer >25 ) { 
 80070a0:	4b21      	ldr	r3, [pc, #132]	; (8007128 <get_float+0x188>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b19      	cmp	r3, #25
 80070a6:	dc10      	bgt.n	80070ca <get_float+0x12a>
             if( tasten != 0 ) {
 80070a8:	4b20      	ldr	r3, [pc, #128]	; (800712c <get_float+0x18c>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0e6      	beq.n	800707e <get_float+0xde>
                anzeige_state=1;
 80070b0:	4c1f      	ldr	r4, [pc, #124]	; (8007130 <get_float+0x190>)
 80070b2:	2701      	movs	r7, #1
 80070b4:	6027      	str	r7, [r4, #0]
                reset_blink();
 80070b6:	f7fc fffb 	bl	80040b0 <reset_blink>
                anzeige_send_int(wert);
 80070ba:	4628      	mov	r0, r5
 80070bc:	f7fc ff86 	bl	8003fcc <anzeige_send_int>
                blink_timer=0;
 80070c0:	2200      	movs	r2, #0
 80070c2:	4b18      	ldr	r3, [pc, #96]	; (8007124 <get_float+0x184>)
 80070c4:	601a      	str	r2, [r3, #0]
                anzeige_state =1;
 80070c6:	6027      	str	r7, [r4, #0]
 80070c8:	e7d9      	b.n	800707e <get_float+0xde>
                ist_druck =get_adc_val();
 80070ca:	f7fc fee5 	bl	8003e98 <get_adc_val>
                ist_druck *=  rampe1.m;
 80070ce:	4b19      	ldr	r3, [pc, #100]	; (8007134 <get_float+0x194>)
 80070d0:	edd3 7a8b 	vldr	s15, [r3, #556]	; 0x22c
 80070d4:	ee20 0a27 	vmul.f32	s0, s0, s15
                ist_druck +=  rampe1.b;
 80070d8:	edd3 7a8c 	vldr	s15, [r3, #560]	; 0x230
 80070dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80070e0:	4b17      	ldr	r3, [pc, #92]	; (8007140 <get_float+0x1a0>)
 80070e2:	ed83 0a00 	vstr	s0, [r3]
                if( ist_druck <0) { ist_druck =0;}
 80070e6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80070ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ee:	d40c      	bmi.n	800710a <get_float+0x16a>
                anzeige_send_int(ist_druck);
 80070f0:	4b13      	ldr	r3, [pc, #76]	; (8007140 <get_float+0x1a0>)
 80070f2:	edd3 7a00 	vldr	s15, [r3]
 80070f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070fa:	ee17 0a90 	vmov	r0, s15
 80070fe:	f7fc ff65 	bl	8003fcc <anzeige_send_int>
                adc_timer=0;
 8007102:	2200      	movs	r2, #0
 8007104:	4b08      	ldr	r3, [pc, #32]	; (8007128 <get_float+0x188>)
 8007106:	601a      	str	r2, [r3, #0]
 8007108:	e7ce      	b.n	80070a8 <get_float+0x108>
                if( ist_druck <0) { ist_druck =0;}
 800710a:	2200      	movs	r2, #0
 800710c:	601a      	str	r2, [r3, #0]
 800710e:	e7ef      	b.n	80070f0 <get_float+0x150>
 tasten_ende=0;
 8007110:	2200      	movs	r2, #0
 8007112:	601a      	str	r2, [r3, #0]
 reset_blink();
 8007114:	f7fc ffcc 	bl	80040b0 <reset_blink>
  }
 8007118:	ee07 5a90 	vmov	s15, r5
 800711c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8007120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007122:	bf00      	nop
 8007124:	20000f74 	.word	0x20000f74
 8007128:	20001204 	.word	0x20001204
 800712c:	200014e8 	.word	0x200014e8
 8007130:	200001fc 	.word	0x200001fc
 8007134:	20000b2c 	.word	0x20000b2c
 8007138:	20000f18 	.word	0x20000f18
 800713c:	20000b1c 	.word	0x20000b1c
 8007140:	20000dec 	.word	0x20000dec

08007144 <set_timer3>:
void set_timer3(void) {
 8007144:	b510      	push	{r4, lr}
 8007146:	b082      	sub	sp, #8
  uwPrescalerValue = (uint32_t) (SystemCoreClock / 10000) - 1;
 8007148:	4b1b      	ldr	r3, [pc, #108]	; (80071b8 <set_timer3+0x74>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a1b      	ldr	r2, [pc, #108]	; (80071bc <set_timer3+0x78>)
 800714e:	fba2 2303 	umull	r2, r3, r2, r3
 8007152:	0b5b      	lsrs	r3, r3, #13
 8007154:	3b01      	subs	r3, #1
 8007156:	4a1a      	ldr	r2, [pc, #104]	; (80071c0 <set_timer3+0x7c>)
 8007158:	6013      	str	r3, [r2, #0]
  TimHandle.Instance = TIMx;
 800715a:	4c1a      	ldr	r4, [pc, #104]	; (80071c4 <set_timer3+0x80>)
 800715c:	481a      	ldr	r0, [pc, #104]	; (80071c8 <set_timer3+0x84>)
 800715e:	6020      	str	r0, [r4, #0]
  TimHandle.Init.Period = 100 - 1;
 8007160:	2263      	movs	r2, #99	; 0x63
 8007162:	60e2      	str	r2, [r4, #12]
  TimHandle.Init.Prescaler = uwPrescalerValue;
 8007164:	6063      	str	r3, [r4, #4]
  TimHandle.Init.ClockDivision = 0;
 8007166:	2300      	movs	r3, #0
 8007168:	6123      	str	r3, [r4, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800716a:	60a3      	str	r3, [r4, #8]
   __HAL_RCC_TIM3_CLK_ENABLE();
 800716c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007170:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8007174:	69da      	ldr	r2, [r3, #28]
 8007176:	f042 0202 	orr.w	r2, r2, #2
 800717a:	61da      	str	r2, [r3, #28]
 800717c:	69db      	ldr	r3, [r3, #28]
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	9301      	str	r3, [sp, #4]
 8007184:	9b01      	ldr	r3, [sp, #4]
  TIM_Base_SetConfig(TimHandle.Instance, &TimHandle.Init); 
 8007186:	1d21      	adds	r1, r4, #4
 8007188:	f7fc fb52 	bl	8003830 <TIM_Base_SetConfig>
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 800718c:	4620      	mov	r0, r4
 800718e:	f7fc fbaf 	bl	80038f0 <HAL_TIM_Base_Init>
 8007192:	b968      	cbnz	r0, 80071b0 <set_timer3+0x6c>
  HAL_NVIC_SetPriority(TIMx_IRQn, 4, 0);
 8007194:	2200      	movs	r2, #0
 8007196:	2104      	movs	r1, #4
 8007198:	201d      	movs	r0, #29
 800719a:	f7fa fc65 	bl	8001a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 800719e:	201d      	movs	r0, #29
 80071a0:	f7fa fc94 	bl	8001acc <HAL_NVIC_EnableIRQ>
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 80071a4:	4807      	ldr	r0, [pc, #28]	; (80071c4 <set_timer3+0x80>)
 80071a6:	f7fc fa75 	bl	8003694 <HAL_TIM_Base_Start_IT>
 80071aa:	b918      	cbnz	r0, 80071b4 <set_timer3+0x70>
}
 80071ac:	b002      	add	sp, #8
 80071ae:	bd10      	pop	{r4, pc}
    Error_Handler();
 80071b0:	f7ff fab4 	bl	800671c <Error_Handler>
    Error_Handler();
 80071b4:	f7ff fab2 	bl	800671c <Error_Handler>
 80071b8:	20000008 	.word	0x20000008
 80071bc:	d1b71759 	.word	0xd1b71759
 80071c0:	2000024c 	.word	0x2000024c
 80071c4:	200014f8 	.word	0x200014f8
 80071c8:	40000400 	.word	0x40000400
 80071cc:	00000000 	.word	0x00000000

080071d0 <main_init>:
void main_init(void) {
 80071d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 uart_init();
 80071d2:	f7ff fad3 	bl	800677c <uart_init>
 uart2Init();
 80071d6:	f7fd f961 	bl	800449c <uart2Init>
 spi_pin_init();
 80071da:	f001 fc57 	bl	8008a8c <spi_pin_init>
init_eep();
 80071de:	f7fd fab5 	bl	800474c <init_eep>
  CAN_Config();
 80071e2:	f7ff fae9 	bl	80067b8 <CAN_Config>
  printf("CAN Config ok\n");
 80071e6:	4870      	ldr	r0, [pc, #448]	; (80073a8 <main_init+0x1d8>)
 80071e8:	f002 fb9e 	bl	8009928 <puts>
  can_rx_first =0;
 80071ec:	2100      	movs	r1, #0
 80071ee:	4b6f      	ldr	r3, [pc, #444]	; (80073ac <main_init+0x1dc>)
 80071f0:	6019      	str	r1, [r3, #0]
  if (HAL_CAN_Receive_IT(&CanHandle, CAN_FIFO0) != HAL_OK)
 80071f2:	486f      	ldr	r0, [pc, #444]	; (80073b0 <main_init+0x1e0>)
 80071f4:	f7fa fa38 	bl	8001668 <HAL_CAN_Receive_IT>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	f040 8086 	bne.w	800730a <main_init+0x13a>
  I2C1_Init();
 80071fe:	f001 fc23 	bl	8008a48 <I2C1_Init>
  anzeige_init();
 8007202:	f7fc fe8b 	bl	8003f1c <anzeige_init>
  anzeige_send_int(0);
 8007206:	2000      	movs	r0, #0
 8007208:	f7fc fee0 	bl	8003fcc <anzeige_send_int>
  set_timer3();
 800720c:	f7ff ff9a 	bl	8007144 <set_timer3>
  can_status=0;
 8007210:	2200      	movs	r2, #0
 8007212:	4b68      	ldr	r3, [pc, #416]	; (80073b4 <main_init+0x1e4>)
 8007214:	601a      	str	r2, [r3, #0]
  init_eep();
 8007216:	f7fd fa99 	bl	800474c <init_eep>
  get_struct((char *)&rampe1, 8, sizeof(rampe1) );
 800721a:	4c67      	ldr	r4, [pc, #412]	; (80073b8 <main_init+0x1e8>)
 800721c:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8007220:	2108      	movs	r1, #8
 8007222:	4620      	mov	r0, r4
 8007224:	f7fd fcf2 	bl	8004c0c <get_struct>
  if ( rampe1.version == 0xffffffff){
 8007228:	6823      	ldr	r3, [r4, #0]
 800722a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722e:	d071      	beq.n	8007314 <main_init+0x144>
  if( rampe1.version != '9') {
 8007230:	4b61      	ldr	r3, [pc, #388]	; (80073b8 <main_init+0x1e8>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2b39      	cmp	r3, #57	; 0x39
 8007236:	f000 80a2 	beq.w	800737e <main_init+0x1ae>
      init_motor2();
 800723a:	f7ff fd2d 	bl	8006c98 <init_motor2>
      rampe1.version = '9';
 800723e:	4c5e      	ldr	r4, [pc, #376]	; (80073b8 <main_init+0x1e8>)
 8007240:	2339      	movs	r3, #57	; 0x39
 8007242:	6023      	str	r3, [r4, #0]
      strcpy(rampe1.ssid,"Hermes");
 8007244:	4b5d      	ldr	r3, [pc, #372]	; (80073bc <main_init+0x1ec>)
 8007246:	e893 0003 	ldmia.w	r3, {r0, r1}
 800724a:	f8c4 0240 	str.w	r0, [r4, #576]	; 0x240
 800724e:	f8a4 1244 	strh.w	r1, [r4, #580]	; 0x244
 8007252:	0c09      	lsrs	r1, r1, #16
 8007254:	f884 1246 	strb.w	r1, [r4, #582]	; 0x246
      strcpy(rampe1.pass,"?Gulpl@Hermes17a");
 8007258:	f504 751a 	add.w	r5, r4, #616	; 0x268
 800725c:	4e58      	ldr	r6, [pc, #352]	; (80073c0 <main_init+0x1f0>)
 800725e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007260:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007262:	6833      	ldr	r3, [r6, #0]
 8007264:	702b      	strb	r3, [r5, #0]
      rampe1.ip_adress[0]= 192;
 8007266:	23c0      	movs	r3, #192	; 0xc0
 8007268:	f884 3290 	strb.w	r3, [r4, #656]	; 0x290
      rampe1.ip_adress[1]= 168;
 800726c:	23a8      	movs	r3, #168	; 0xa8
 800726e:	f884 3291 	strb.w	r3, [r4, #657]	; 0x291
      rampe1.ip_adress[2]= 178;
 8007272:	23b2      	movs	r3, #178	; 0xb2
 8007274:	f884 3292 	strb.w	r3, [r4, #658]	; 0x292
      rampe1.ip_adress[3]= 100;
 8007278:	2364      	movs	r3, #100	; 0x64
 800727a:	f884 3293 	strb.w	r3, [r4, #659]	; 0x293
      strcpy(rampe1.kennung,"anfang");
 800727e:	4b51      	ldr	r3, [pc, #324]	; (80073c4 <main_init+0x1f4>)
 8007280:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007284:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
 8007288:	f8a4 1298 	strh.w	r1, [r4, #664]	; 0x298
 800728c:	0c09      	lsrs	r1, r1, #16
 800728e:	f884 129a 	strb.w	r1, [r4, #666]	; 0x29a
      rampe1.fuell_min= 25;
 8007292:	2319      	movs	r3, #25
 8007294:	f8a4 3234 	strh.w	r3, [r4, #564]	; 0x234
      rampe1.fuell_max= 75;
 8007298:	234b      	movs	r3, #75	; 0x4b
 800729a:	f8a4 3236 	strh.w	r3, [r4, #566]	; 0x236
      rampe1.max_steps=136000;
 800729e:	4b4a      	ldr	r3, [pc, #296]	; (80073c8 <main_init+0x1f8>)
 80072a0:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
      rampe1.offset_step = 1500;
 80072a4:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80072a8:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4
      rampe1.startstrom=800; 
 80072ac:	f44f 7348 	mov.w	r3, #800	; 0x320
 80072b0:	f8c4 32a8 	str.w	r3, [r4, #680]	; 0x2a8
      rampe1.b = -4.82523;
 80072b4:	4b45      	ldr	r3, [pc, #276]	; (80073cc <main_init+0x1fc>)
 80072b6:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
      rampe1.m = 68.985;
 80072ba:	4b45      	ldr	r3, [pc, #276]	; (80073d0 <main_init+0x200>)
 80072bc:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
      rampe1.max_fuell_st= 90.0;
 80072c0:	4b44      	ldr	r3, [pc, #272]	; (80073d4 <main_init+0x204>)
 80072c2:	f8c4 32ac 	str.w	r3, [r4, #684]	; 0x2ac
      rampe1.min_fuell_st=10.0;
 80072c6:	4b44      	ldr	r3, [pc, #272]	; (80073d8 <main_init+0x208>)
 80072c8:	f8c4 32b0 	str.w	r3, [r4, #688]	; 0x2b0
      rampe1.maximal_druck= 250.0;
 80072cc:	4b43      	ldr	r3, [pc, #268]	; (80073dc <main_init+0x20c>)
 80072ce:	f8c4 32b4 	str.w	r3, [r4, #692]	; 0x2b4
      store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80072d2:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80072d6:	2108      	movs	r1, #8
 80072d8:	4620      	mov	r0, r4
 80072da:	f7fd fc71 	bl	8004bc0 <store_struct>
init_adc();
 80072de:	f7ff fc93 	bl	8006c08 <init_adc>
 AdcInit();
 80072e2:	f7fc fd7c 	bl	8003dde <AdcInit>
    f = get_adc_val(); 
 80072e6:	f7fc fdd7 	bl	8003e98 <get_adc_val>
    f = get_adc_val(); 
 80072ea:	f7fc fdd5 	bl	8003e98 <get_adc_val>
    ee_status = rampe1.end_druck_rauf[rampe1.max_array];
 80072ee:	4b32      	ldr	r3, [pc, #200]	; (80073b8 <main_init+0x1e8>)
 80072f0:	689a      	ldr	r2, [r3, #8]
 80072f2:	320c      	adds	r2, #12
 80072f4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80072f8:	edd3 7a01 	vldr	s15, [r3, #4]
    anzeige_send_int((int)ee_status);
 80072fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007300:	ee17 0a90 	vmov	r0, s15
 8007304:	f7fc fe62 	bl	8003fcc <anzeige_send_int>
 8007308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  printf("Can receive error\n");
 800730a:	4835      	ldr	r0, [pc, #212]	; (80073e0 <main_init+0x210>)
 800730c:	f002 fb0c 	bl	8009928 <puts>
    Error_Handler();
 8007310:	f7ff fa04 	bl	800671c <Error_Handler>
    y1 = get_adc_val();
 8007314:	f7fc fdc0 	bl	8003e98 <get_adc_val>
 y1 =0.158;
 8007318:	a11b      	add	r1, pc, #108	; (adr r1, 8007388 <main_init+0x1b8>)
 800731a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800731e:	4b31      	ldr	r3, [pc, #196]	; (80073e4 <main_init+0x214>)
 8007320:	e9c3 0100 	strd	r0, r1, [r3]
  y2 = 4.5;
 8007324:	2000      	movs	r0, #0
 8007326:	4930      	ldr	r1, [pc, #192]	; (80073e8 <main_init+0x218>)
 8007328:	4b30      	ldr	r3, [pc, #192]	; (80073ec <main_init+0x21c>)
 800732a:	e9c3 0100 	strd	r0, r1, [r3]
  x2 = 300;
 800732e:	a318      	add	r3, pc, #96	; (adr r3, 8007390 <main_init+0x1c0>)
 8007330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007334:	4c2e      	ldr	r4, [pc, #184]	; (80073f0 <main_init+0x220>)
 8007336:	e9c4 2300 	strd	r2, r3, [r4]
  m = x2 /(y2-y1);
 800733a:	a717      	add	r7, pc, #92	; (adr r7, 8007398 <main_init+0x1c8>)
 800733c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007340:	4c2c      	ldr	r4, [pc, #176]	; (80073f4 <main_init+0x224>)
 8007342:	e9c4 6700 	strd	r6, r7, [r4]
  b= 300 -(m *4.5) ;
 8007346:	a716      	add	r7, pc, #88	; (adr r7, 80073a0 <main_init+0x1d0>)
 8007348:	e9d7 6700 	ldrd	r6, r7, [r7]
 800734c:	4c2a      	ldr	r4, [pc, #168]	; (80073f8 <main_init+0x228>)
 800734e:	e9c4 6700 	strd	r6, r7, [r4]
  x1 = 4.5;
 8007352:	4c2a      	ldr	r4, [pc, #168]	; (80073fc <main_init+0x22c>)
 8007354:	e9c4 0100 	strd	r0, r1, [r4]
  dd+=b;
 8007358:	4929      	ldr	r1, [pc, #164]	; (8007400 <main_init+0x230>)
 800735a:	e9c1 2300 	strd	r2, r3, [r1]
rampe1.b = -4.82523;
 800735e:	4816      	ldr	r0, [pc, #88]	; (80073b8 <main_init+0x1e8>)
 8007360:	4b1a      	ldr	r3, [pc, #104]	; (80073cc <main_init+0x1fc>)
 8007362:	f8c0 3230 	str.w	r3, [r0, #560]	; 0x230
rampe1.m = 68.985;
 8007366:	4b1a      	ldr	r3, [pc, #104]	; (80073d0 <main_init+0x200>)
 8007368:	f8c0 322c 	str.w	r3, [r0, #556]	; 0x22c
rampe1.maximal_druck= 250.0;
 800736c:	4b1b      	ldr	r3, [pc, #108]	; (80073dc <main_init+0x20c>)
 800736e:	f8c0 32b4 	str.w	r3, [r0, #692]	; 0x2b4
store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8007372:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8007376:	2108      	movs	r1, #8
 8007378:	f7fd fc22 	bl	8004bc0 <store_struct>
 800737c:	e758      	b.n	8007230 <main_init+0x60>
      setup_m_gesch(); 
 800737e:	f7ff fd4b 	bl	8006e18 <setup_m_gesch>
 8007382:	e7ac      	b.n	80072de <main_init+0x10e>
 8007384:	f3af 8000 	nop.w
 8007388:	10624dd3 	.word	0x10624dd3
 800738c:	3fc43958 	.word	0x3fc43958
 8007390:	00000000 	.word	0x00000000
 8007394:	4072c000 	.word	0x4072c000
 8007398:	e5b44bf1 	.word	0xe5b44bf1
 800739c:	405145ec 	.word	0x405145ec
 80073a0:	4d5aade0 	.word	0x4d5aade0
 80073a4:	c025d550 	.word	0xc025d550
 80073a8:	0800d3b8 	.word	0x0800d3b8
 80073ac:	200013b0 	.word	0x200013b0
 80073b0:	200012e4 	.word	0x200012e4
 80073b4:	200014d8 	.word	0x200014d8
 80073b8:	20000b2c 	.word	0x20000b2c
 80073bc:	0800d3dc 	.word	0x0800d3dc
 80073c0:	0800d3e4 	.word	0x0800d3e4
 80073c4:	0800d3f8 	.word	0x0800d3f8
 80073c8:	00021340 	.word	0x00021340
 80073cc:	c09a6849 	.word	0xc09a6849
 80073d0:	4289f852 	.word	0x4289f852
 80073d4:	42b40000 	.word	0x42b40000
 80073d8:	41200000 	.word	0x41200000
 80073dc:	437a0000 	.word	0x437a0000
 80073e0:	0800d3c8 	.word	0x0800d3c8
 80073e4:	20001538 	.word	0x20001538
 80073e8:	40120000 	.word	0x40120000
 80073ec:	200013a0 	.word	0x200013a0
 80073f0:	200013a8 	.word	0x200013a8
 80073f4:	200014f0 	.word	0x200014f0
 80073f8:	20001260 	.word	0x20001260
 80073fc:	200014e0 	.word	0x200014e0
 8007400:	200013c0 	.word	0x200013c0

08007404 <main>:
{
 8007404:	b570      	push	{r4, r5, r6, lr}
 8007406:	ed2d 8b02 	vpush	{d8}
 800740a:	b084      	sub	sp, #16
  HAL_Init();
 800740c:	f7f9 fc5e 	bl	8000ccc <HAL_Init>
  SystemClock_Config();
 8007410:	f7ff f98c 	bl	800672c <SystemClock_Config>
  connect=0;
 8007414:	2500      	movs	r5, #0
 8007416:	4b31      	ldr	r3, [pc, #196]	; (80074dc <main+0xd8>)
 8007418:	601d      	str	r5, [r3, #0]
  main_init();
 800741a:	f7ff fed9 	bl	80071d0 <main_init>
    printf("HALinit\n");
 800741e:	4830      	ldr	r0, [pc, #192]	; (80074e0 <main+0xdc>)
 8007420:	f002 fa82 	bl	8009928 <puts>
    printf("DrUck %04.1f",f);
 8007424:	4b2f      	ldr	r3, [pc, #188]	; (80074e4 <main+0xe0>)
 8007426:	6818      	ldr	r0, [r3, #0]
 8007428:	f7f9 f89e 	bl	8000568 <__aeabi_f2d>
 800742c:	4602      	mov	r2, r0
 800742e:	460b      	mov	r3, r1
 8007430:	482d      	ldr	r0, [pc, #180]	; (80074e8 <main+0xe4>)
 8007432:	f002 fa05 	bl	8009840 <iprintf>
  main_state =t_warte_rauf_runter2;
 8007436:	221e      	movs	r2, #30
 8007438:	4b2c      	ldr	r3, [pc, #176]	; (80074ec <main+0xe8>)
 800743a:	601a      	str	r2, [r3, #0]
  tasten_ende =0;
 800743c:	4b2c      	ldr	r3, [pc, #176]	; (80074f0 <main+0xec>)
 800743e:	601d      	str	r5, [r3, #0]
  taste=0;
 8007440:	4b2c      	ldr	r3, [pc, #176]	; (80074f4 <main+0xf0>)
 8007442:	601d      	str	r5, [r3, #0]
  tasten =0;
 8007444:	4b2c      	ldr	r3, [pc, #176]	; (80074f8 <main+0xf4>)
 8007446:	601d      	str	r5, [r3, #0]
  taste_alt =0;
 8007448:	4b2c      	ldr	r3, [pc, #176]	; (80074fc <main+0xf8>)
 800744a:	601d      	str	r5, [r3, #0]
  pid_freigabe=0;
 800744c:	4b2c      	ldr	r3, [pc, #176]	; (8007500 <main+0xfc>)
 800744e:	601d      	str	r5, [r3, #0]
  motor_zeit=0;
 8007450:	4b2c      	ldr	r3, [pc, #176]	; (8007504 <main+0x100>)
 8007452:	601d      	str	r5, [r3, #0]
  pid_Init( 0.0,0.0 , 0.0,100.0);
 8007454:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 8007508 <main+0x104>
 8007458:	eddf 1a2c 	vldr	s3, [pc, #176]	; 800750c <main+0x108>
 800745c:	eeb0 1a48 	vmov.f32	s2, s16
 8007460:	eef0 0a48 	vmov.f32	s1, s16
 8007464:	eeb0 0a48 	vmov.f32	s0, s16
 8007468:	f7fc ff9c 	bl	80043a4 <pid_Init>
  set_pid_start();
 800746c:	f7fc ff64 	bl	8004338 <set_pid_start>
  i= find_offset();
 8007470:	f7fd fc10 	bl	8004c94 <find_offset>
 8007474:	4601      	mov	r1, r0
 8007476:	4b26      	ldr	r3, [pc, #152]	; (8007510 <main+0x10c>)
 8007478:	6018      	str	r0, [r3, #0]
  printf("eep-offset254 %d \n",i);
 800747a:	4826      	ldr	r0, [pc, #152]	; (8007514 <main+0x110>)
 800747c:	f002 f9e0 	bl	8009840 <iprintf>
  AdcInit();
 8007480:	f7fc fcad 	bl	8003dde <AdcInit>
  y1 = get_adc_val();
 8007484:	f7fc fd08 	bl	8003e98 <get_adc_val>
 8007488:	ee10 0a10 	vmov	r0, s0
 800748c:	f7f9 f86c 	bl	8000568 <__aeabi_f2d>
 8007490:	4b21      	ldr	r3, [pc, #132]	; (8007518 <main+0x114>)
 8007492:	e9c3 0100 	strd	r0, r1, [r3]
  printf(" Druck %d \n",(int)y1);
 8007496:	f7f9 fb6b 	bl	8000b70 <__aeabi_d2iz>
 800749a:	4601      	mov	r1, r0
 800749c:	481f      	ldr	r0, [pc, #124]	; (800751c <main+0x118>)
 800749e:	f002 f9cf 	bl	8009840 <iprintf>
 get_oel_stand();
 80074a2:	f7ff fb5b 	bl	8006b5c <get_oel_stand>
 oel_stand=get_oel_stand();
 80074a6:	f7ff fb59 	bl	8006b5c <get_oel_stand>
 80074aa:	4d1d      	ldr	r5, [pc, #116]	; (8007520 <main+0x11c>)
 80074ac:	ed85 0a00 	vstr	s0, [r5]
  max_ad_val =0.0;
 80074b0:	4b1c      	ldr	r3, [pc, #112]	; (8007524 <main+0x120>)
 80074b2:	ed83 8a00 	vstr	s16, [r3]
  min_ad_val = 10.0; 
 80074b6:	4a1c      	ldr	r2, [pc, #112]	; (8007528 <main+0x124>)
 80074b8:	4b1c      	ldr	r3, [pc, #112]	; (800752c <main+0x128>)
 80074ba:	601a      	str	r2, [r3, #0]
 anzeige_send_int((int)oel_stand);
 80074bc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80074c0:	ee17 0a90 	vmov	r0, s15
 80074c4:	f7fc fd82 	bl	8003fcc <anzeige_send_int>
 printf("Oil level %d \n",(int)oel_stand);
 80074c8:	edd5 7a00 	vldr	s15, [r5]
 80074cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074d0:	ee17 1a90 	vmov	r1, s15
 80074d4:	4816      	ldr	r0, [pc, #88]	; (8007530 <main+0x12c>)
 80074d6:	f002 f9b3 	bl	8009840 <iprintf>
  while( (can_rx_first!=2) && (timer3 < 450)) {
 80074da:	e030      	b.n	800753e <main+0x13a>
 80074dc:	20000b0c 	.word	0x20000b0c
 80074e0:	0800d2d8 	.word	0x0800d2d8
 80074e4:	200012d4 	.word	0x200012d4
 80074e8:	0800d2e0 	.word	0x0800d2e0
 80074ec:	20000200 	.word	0x20000200
 80074f0:	20000f18 	.word	0x20000f18
 80074f4:	200012e0 	.word	0x200012e0
 80074f8:	200014e8 	.word	0x200014e8
 80074fc:	200013bc 	.word	0x200013bc
 8007500:	200010e0 	.word	0x200010e0
 8007504:	20000b14 	.word	0x20000b14
 8007508:	00000000 	.word	0x00000000
 800750c:	42c80000 	.word	0x42c80000
 8007510:	200013b8 	.word	0x200013b8
 8007514:	0800d2f0 	.word	0x0800d2f0
 8007518:	20001538 	.word	0x20001538
 800751c:	0800d304 	.word	0x0800d304
 8007520:	200013b4 	.word	0x200013b4
 8007524:	20001208 	.word	0x20001208
 8007528:	41200000 	.word	0x41200000
 800752c:	20000f00 	.word	0x20000f00
 8007530:	0800d310 	.word	0x0800d310
      if ( ser_in_flag0 >0) {  befehl(); }
 8007534:	4bc7      	ldr	r3, [pc, #796]	; (8007854 <main+0x450>)
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	f040 813d 	bne.w	80077b8 <main+0x3b4>
  while( (can_rx_first!=2) && (timer3 < 450)) {
 800753e:	4bc6      	ldr	r3, [pc, #792]	; (8007858 <main+0x454>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	2b02      	cmp	r3, #2
 8007544:	d004      	beq.n	8007550 <main+0x14c>
 8007546:	4bc5      	ldr	r3, [pc, #788]	; (800785c <main+0x458>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800754e:	dbf1      	blt.n	8007534 <main+0x130>
      HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_SET);
 8007550:	2201      	movs	r2, #1
 8007552:	2180      	movs	r1, #128	; 0x80
 8007554:	48c2      	ldr	r0, [pc, #776]	; (8007860 <main+0x45c>)
 8007556:	f7fb f802 	bl	800255e <HAL_GPIO_WritePin>
  wait_ms(50);
 800755a:	2032      	movs	r0, #50	; 0x32
 800755c:	f7ff fd0a 	bl	8006f74 <wait_ms>
 if( oel_stand < rampe1.min_fuell_st) {
 8007560:	4bc0      	ldr	r3, [pc, #768]	; (8007864 <main+0x460>)
 8007562:	ed93 7aac 	vldr	s14, [r3, #688]	; 0x2b0
 8007566:	4bc0      	ldr	r3, [pc, #768]	; (8007868 <main+0x464>)
 8007568:	edd3 7a00 	vldr	s15, [r3]
 800756c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007574:	dd02      	ble.n	800757c <main+0x178>
      main_error = e_fuellstand_k; 
 8007576:	2208      	movs	r2, #8
 8007578:	4bbc      	ldr	r3, [pc, #752]	; (800786c <main+0x468>)
 800757a:	601a      	str	r2, [r3, #0]
 if( oel_stand > rampe1.max_fuell_st ) {
 800757c:	4bb9      	ldr	r3, [pc, #740]	; (8007864 <main+0x460>)
 800757e:	ed93 7aab 	vldr	s14, [r3, #684]	; 0x2ac
 8007582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800758a:	dd02      	ble.n	8007592 <main+0x18e>
      main_error = e_fuellstand_g; 
 800758c:	2209      	movs	r2, #9
 800758e:	4bb7      	ldr	r3, [pc, #732]	; (800786c <main+0x468>)
 8007590:	601a      	str	r2, [r3, #0]
  main_state =t_warte_rauf_runter2;
 8007592:	221e      	movs	r2, #30
 8007594:	4bb6      	ldr	r3, [pc, #728]	; (8007870 <main+0x46c>)
 8007596:	601a      	str	r2, [r3, #0]
   i= set_motor_entlage_rechts();
 8007598:	f000 fee6 	bl	8008368 <set_motor_entlage_rechts>
 800759c:	4bb5      	ldr	r3, [pc, #724]	; (8007874 <main+0x470>)
 800759e:	6018      	str	r0, [r3, #0]
    if( i == -1 ) {
 80075a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80075a4:	d105      	bne.n	80075b2 <main+0x1ae>
     main_error = e_motor_power_faild;
 80075a6:	2201      	movs	r2, #1
 80075a8:	4bb0      	ldr	r3, [pc, #704]	; (800786c <main+0x468>)
 80075aa:	601a      	str	r2, [r3, #0]
     main_state = m_error;
 80075ac:	2264      	movs	r2, #100	; 0x64
 80075ae:	4bb0      	ldr	r3, [pc, #704]	; (8007870 <main+0x46c>)
 80075b0:	601a      	str	r2, [r3, #0]
  rampe1.entlagen_rechts=entlage_rechts;
 80075b2:	4bb1      	ldr	r3, [pc, #708]	; (8007878 <main+0x474>)
 80075b4:	681a      	ldr	r2, [r3, #0]
 80075b6:	4bab      	ldr	r3, [pc, #684]	; (8007864 <main+0x460>)
 80075b8:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
   printf(" anschlag bei %d\n",my_position);
 80075bc:	4daf      	ldr	r5, [pc, #700]	; (800787c <main+0x478>)
 80075be:	6829      	ldr	r1, [r5, #0]
 80075c0:	48af      	ldr	r0, [pc, #700]	; (8007880 <main+0x47c>)
 80075c2:	f002 f93d 	bl	8009840 <iprintf>
   if( my_position >0 ) { my_position -= rampe1.offset_step; }
 80075c6:	682b      	ldr	r3, [r5, #0]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f340 80f8 	ble.w	80077be <main+0x3ba>
 80075ce:	4aa5      	ldr	r2, [pc, #660]	; (8007864 <main+0x460>)
 80075d0:	f8d2 22a4 	ldr.w	r2, [r2, #676]	; 0x2a4
 80075d4:	1a9b      	subs	r3, r3, r2
 80075d6:	602b      	str	r3, [r5, #0]
  printf(" anschlag neu bei %d\n",my_position);
 80075d8:	4da8      	ldr	r5, [pc, #672]	; (800787c <main+0x478>)
 80075da:	6829      	ldr	r1, [r5, #0]
 80075dc:	48a9      	ldr	r0, [pc, #676]	; (8007884 <main+0x480>)
 80075de:	f002 f92f 	bl	8009840 <iprintf>
  position_alt = my_position;
 80075e2:	682a      	ldr	r2, [r5, #0]
 80075e4:	4ba8      	ldr	r3, [pc, #672]	; (8007888 <main+0x484>)
 80075e6:	601a      	str	r2, [r3, #0]
  anzeige_send_int((int)max_druck);
 80075e8:	4da8      	ldr	r5, [pc, #672]	; (800788c <main+0x488>)
 80075ea:	edd5 7a00 	vldr	s15, [r5]
 80075ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80075f2:	ee17 0a90 	vmov	r0, s15
 80075f6:	f7fc fce9 	bl	8003fcc <anzeige_send_int>
  printf(" 388maxdruck %d\n",(int)max_druck);
 80075fa:	edd5 7a00 	vldr	s15, [r5]
 80075fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007602:	ee17 1a90 	vmov	r1, s15
 8007606:	48a2      	ldr	r0, [pc, #648]	; (8007890 <main+0x48c>)
 8007608:	f002 f91a 	bl	8009840 <iprintf>
    if ( ser_in_flag0 >0) {   befehl();     }
 800760c:	4b91      	ldr	r3, [pc, #580]	; (8007854 <main+0x450>)
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	b10b      	cbz	r3, 8007616 <main+0x212>
 8007612:	f7fd fc7d 	bl	8004f10 <befehl>
    switch (main_state) {
 8007616:	4b96      	ldr	r3, [pc, #600]	; (8007870 <main+0x46c>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2b64      	cmp	r3, #100	; 0x64
 800761c:	d8f6      	bhi.n	800760c <main+0x208>
 800761e:	a201      	add	r2, pc, #4	; (adr r2, 8007624 <main+0x220>)
 8007620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007624:	08007923 	.word	0x08007923
 8007628:	08007967 	.word	0x08007967
 800762c:	08007d3f 	.word	0x08007d3f
 8007630:	0800760d 	.word	0x0800760d
 8007634:	08007d5d 	.word	0x08007d5d
 8007638:	08007d7b 	.word	0x08007d7b
 800763c:	0800760d 	.word	0x0800760d
 8007640:	0800760d 	.word	0x0800760d
 8007644:	080079a1 	.word	0x080079a1
 8007648:	08007bcb 	.word	0x08007bcb
 800764c:	08007b55 	.word	0x08007b55
 8007650:	08007d99 	.word	0x08007d99
 8007654:	08007ce5 	.word	0x08007ce5
 8007658:	0800760d 	.word	0x0800760d
 800765c:	0800760d 	.word	0x0800760d
 8007660:	0800760d 	.word	0x0800760d
 8007664:	0800760d 	.word	0x0800760d
 8007668:	0800760d 	.word	0x0800760d
 800766c:	0800760d 	.word	0x0800760d
 8007670:	0800760d 	.word	0x0800760d
 8007674:	08007dc7 	.word	0x08007dc7
 8007678:	08007df7 	.word	0x08007df7
 800767c:	0800760d 	.word	0x0800760d
 8007680:	08007df9 	.word	0x08007df9
 8007684:	08007e09 	.word	0x08007e09
 8007688:	0800760d 	.word	0x0800760d
 800768c:	0800760d 	.word	0x0800760d
 8007690:	0800760d 	.word	0x0800760d
 8007694:	0800760d 	.word	0x0800760d
 8007698:	0800760d 	.word	0x0800760d
 800769c:	080077cd 	.word	0x080077cd
 80076a0:	0800760d 	.word	0x0800760d
 80076a4:	0800760d 	.word	0x0800760d
 80076a8:	0800760d 	.word	0x0800760d
 80076ac:	0800760d 	.word	0x0800760d
 80076b0:	0800760d 	.word	0x0800760d
 80076b4:	0800760d 	.word	0x0800760d
 80076b8:	0800760d 	.word	0x0800760d
 80076bc:	0800760d 	.word	0x0800760d
 80076c0:	0800760d 	.word	0x0800760d
 80076c4:	080078db 	.word	0x080078db
 80076c8:	0800760d 	.word	0x0800760d
 80076cc:	0800760d 	.word	0x0800760d
 80076d0:	0800760d 	.word	0x0800760d
 80076d4:	0800760d 	.word	0x0800760d
 80076d8:	0800760d 	.word	0x0800760d
 80076dc:	0800760d 	.word	0x0800760d
 80076e0:	0800760d 	.word	0x0800760d
 80076e4:	0800760d 	.word	0x0800760d
 80076e8:	0800760d 	.word	0x0800760d
 80076ec:	0800760d 	.word	0x0800760d
 80076f0:	0800760d 	.word	0x0800760d
 80076f4:	0800760d 	.word	0x0800760d
 80076f8:	0800760d 	.word	0x0800760d
 80076fc:	0800760d 	.word	0x0800760d
 8007700:	0800760d 	.word	0x0800760d
 8007704:	0800760d 	.word	0x0800760d
 8007708:	0800760d 	.word	0x0800760d
 800770c:	0800760d 	.word	0x0800760d
 8007710:	0800760d 	.word	0x0800760d
 8007714:	0800760d 	.word	0x0800760d
 8007718:	0800760d 	.word	0x0800760d
 800771c:	0800760d 	.word	0x0800760d
 8007720:	0800760d 	.word	0x0800760d
 8007724:	0800760d 	.word	0x0800760d
 8007728:	0800760d 	.word	0x0800760d
 800772c:	0800760d 	.word	0x0800760d
 8007730:	0800760d 	.word	0x0800760d
 8007734:	0800760d 	.word	0x0800760d
 8007738:	0800760d 	.word	0x0800760d
 800773c:	0800760d 	.word	0x0800760d
 8007740:	0800760d 	.word	0x0800760d
 8007744:	0800760d 	.word	0x0800760d
 8007748:	0800760d 	.word	0x0800760d
 800774c:	0800760d 	.word	0x0800760d
 8007750:	0800760d 	.word	0x0800760d
 8007754:	0800760d 	.word	0x0800760d
 8007758:	0800760d 	.word	0x0800760d
 800775c:	0800760d 	.word	0x0800760d
 8007760:	0800760d 	.word	0x0800760d
 8007764:	0800760d 	.word	0x0800760d
 8007768:	0800760d 	.word	0x0800760d
 800776c:	0800760d 	.word	0x0800760d
 8007770:	0800760d 	.word	0x0800760d
 8007774:	0800760d 	.word	0x0800760d
 8007778:	0800760d 	.word	0x0800760d
 800777c:	0800760d 	.word	0x0800760d
 8007780:	0800760d 	.word	0x0800760d
 8007784:	0800760d 	.word	0x0800760d
 8007788:	0800760d 	.word	0x0800760d
 800778c:	0800760d 	.word	0x0800760d
 8007790:	0800760d 	.word	0x0800760d
 8007794:	0800760d 	.word	0x0800760d
 8007798:	0800760d 	.word	0x0800760d
 800779c:	0800760d 	.word	0x0800760d
 80077a0:	0800760d 	.word	0x0800760d
 80077a4:	0800760d 	.word	0x0800760d
 80077a8:	0800760d 	.word	0x0800760d
 80077ac:	0800760d 	.word	0x0800760d
 80077b0:	0800760d 	.word	0x0800760d
 80077b4:	08007e51 	.word	0x08007e51
      if ( ser_in_flag0 >0) {  befehl(); }
 80077b8:	f7fd fbaa 	bl	8004f10 <befehl>
 80077bc:	e6bf      	b.n	800753e <main+0x13a>
   else {my_position += rampe1.offset_step; }
 80077be:	4a29      	ldr	r2, [pc, #164]	; (8007864 <main+0x460>)
 80077c0:	f8d2 22a4 	ldr.w	r2, [r2, #676]	; 0x2a4
 80077c4:	4413      	add	r3, r2
 80077c6:	4a2d      	ldr	r2, [pc, #180]	; (800787c <main+0x478>)
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	e705      	b.n	80075d8 <main+0x1d4>
           rs232_druck = 0.0;
 80077cc:	4c31      	ldr	r4, [pc, #196]	; (8007894 <main+0x490>)
 80077ce:	2300      	movs	r3, #0
 80077d0:	6023      	str	r3, [r4, #0]
           max_druck= get_float(1,"Max Druck = ",(int)rampe1.maximal_druck, rampe1.maximal_druck); 
 80077d2:	4b24      	ldr	r3, [pc, #144]	; (8007864 <main+0x460>)
 80077d4:	edd3 7aad 	vldr	s15, [r3, #692]	; 0x2b4
 80077d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80077dc:	edcd 7a03 	vstr	s15, [sp, #12]
 80077e0:	ee17 3a90 	vmov	r3, s15
 80077e4:	ee17 2a90 	vmov	r2, s15
 80077e8:	492b      	ldr	r1, [pc, #172]	; (8007898 <main+0x494>)
 80077ea:	2001      	movs	r0, #1
 80077ec:	f7ff fbd8 	bl	8006fa0 <get_float>
 80077f0:	4b26      	ldr	r3, [pc, #152]	; (800788c <main+0x488>)
 80077f2:	ed83 0a00 	vstr	s0, [r3]
           if ( rs232_druck > 0.0) {  max_druck= rs232_druck; }
 80077f6:	edd4 7a00 	vldr	s15, [r4]
 80077fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80077fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007802:	dd01      	ble.n	8007808 <main+0x404>
 8007804:	edc3 7a00 	vstr	s15, [r3]
           if ( rs232_druck > rampe1.maximal_druck) { max_druck = rampe1.maximal_druck;} 
 8007808:	4b16      	ldr	r3, [pc, #88]	; (8007864 <main+0x460>)
 800780a:	ed93 7aad 	vldr	s14, [r3, #692]	; 0x2b4
 800780e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007816:	dd02      	ble.n	800781e <main+0x41a>
 8007818:	4b1c      	ldr	r3, [pc, #112]	; (800788c <main+0x488>)
 800781a:	ed83 7a00 	vstr	s14, [r3]
                    l = rampe1.max_array;
 800781e:	2400      	movs	r4, #0
 8007820:	e000      	b.n	8007824 <main+0x420>
                  l ++;
 8007822:	3401      	adds	r4, #1
            while( l < rampe1.max_array){
 8007824:	4b0f      	ldr	r3, [pc, #60]	; (8007864 <main+0x460>)
 8007826:	6899      	ldr	r1, [r3, #8]
 8007828:	428c      	cmp	r4, r1
 800782a:	da39      	bge.n	80078a0 <main+0x49c>
                 if ( ist_druck <  rampe1.end_druck_rauf[l]) {
 800782c:	f104 020c 	add.w	r2, r4, #12
 8007830:	4b0c      	ldr	r3, [pc, #48]	; (8007864 <main+0x460>)
 8007832:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007836:	ed93 7a01 	vldr	s14, [r3, #4]
 800783a:	4b18      	ldr	r3, [pc, #96]	; (800789c <main+0x498>)
 800783c:	edd3 7a00 	vldr	s15, [r3]
 8007840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007848:	ddeb      	ble.n	8007822 <main+0x41e>
                    rampe1.array_nr =l;
 800784a:	4b06      	ldr	r3, [pc, #24]	; (8007864 <main+0x460>)
 800784c:	605c      	str	r4, [r3, #4]
                    l = rampe1.max_array;
 800784e:	460c      	mov	r4, r1
 8007850:	e7e7      	b.n	8007822 <main+0x41e>
 8007852:	bf00      	nop
 8007854:	20000b1c 	.word	0x20000b1c
 8007858:	200013b0 	.word	0x200013b0
 800785c:	20001200 	.word	0x20001200
 8007860:	48001400 	.word	0x48001400
 8007864:	20000b2c 	.word	0x20000b2c
 8007868:	200013b4 	.word	0x200013b4
 800786c:	20000248 	.word	0x20000248
 8007870:	20000200 	.word	0x20000200
 8007874:	200013b8 	.word	0x200013b8
 8007878:	20000ef4 	.word	0x20000ef4
 800787c:	20001078 	.word	0x20001078
 8007880:	0800d320 	.word	0x0800d320
 8007884:	0800d334 	.word	0x0800d334
 8007888:	20001324 	.word	0x20001324
 800788c:	20001430 	.word	0x20001430
 8007890:	0800d34c 	.word	0x0800d34c
 8007894:	200011f0 	.word	0x200011f0
 8007898:	0800d360 	.word	0x0800d360
 800789c:	20000dec 	.word	0x20000dec
           main_state = m_start; 
 80078a0:	2500      	movs	r5, #0
 80078a2:	4b9b      	ldr	r3, [pc, #620]	; (8007b10 <main+0x70c>)
 80078a4:	601d      	str	r5, [r3, #0]
           printf("m_start \n");
 80078a6:	489b      	ldr	r0, [pc, #620]	; (8007b14 <main+0x710>)
 80078a8:	f002 f83e 	bl	8009928 <puts>
           i= find_offset();
 80078ac:	f7fd f9f2 	bl	8004c94 <find_offset>
 80078b0:	4601      	mov	r1, r0
 80078b2:	4b99      	ldr	r3, [pc, #612]	; (8007b18 <main+0x714>)
 80078b4:	6018      	str	r0, [r3, #0]
           printf("eep-offset414 %d \n",i);
 80078b6:	4899      	ldr	r0, [pc, #612]	; (8007b1c <main+0x718>)
 80078b8:	f001 ffc2 	bl	8009840 <iprintf>
          timer3 =0;
 80078bc:	4b98      	ldr	r3, [pc, #608]	; (8007b20 <main+0x71c>)
 80078be:	601d      	str	r5, [r3, #0]
          printf("timer3 %d \n",timer3);
 80078c0:	4629      	mov	r1, r5
 80078c2:	4898      	ldr	r0, [pc, #608]	; (8007b24 <main+0x720>)
 80078c4:	f001 ffbc 	bl	8009840 <iprintf>
          while(timer3 < 50) {
 80078c8:	e002      	b.n	80078d0 <main+0x4cc>
        printf("timer3 %d \n",timer3);
 80078ca:	4896      	ldr	r0, [pc, #600]	; (8007b24 <main+0x720>)
 80078cc:	f001 ffb8 	bl	8009840 <iprintf>
          while(timer3 < 50) {
 80078d0:	4b93      	ldr	r3, [pc, #588]	; (8007b20 <main+0x71c>)
 80078d2:	6819      	ldr	r1, [r3, #0]
 80078d4:	2931      	cmp	r1, #49	; 0x31
 80078d6:	ddf8      	ble.n	80078ca <main+0x4c6>
 80078d8:	e698      	b.n	800760c <main+0x208>
                  ist_druck =get_adc_val();
 80078da:	f7fc fadd 	bl	8003e98 <get_adc_val>
                  ist_druck *=  rampe1.m;
 80078de:	4b92      	ldr	r3, [pc, #584]	; (8007b28 <main+0x724>)
 80078e0:	edd3 7a8b 	vldr	s15, [r3, #556]	; 0x22c
 80078e4:	ee60 7a27 	vmul.f32	s15, s0, s15
                  ist_druck +=  rampe1.b;
 80078e8:	ed93 7a8c 	vldr	s14, [r3, #560]	; 0x230
 80078ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078f0:	4b8e      	ldr	r3, [pc, #568]	; (8007b2c <main+0x728>)
 80078f2:	edc3 7a00 	vstr	s15, [r3]
                  if( ist_druck <0) { ist_druck =0;}
 80078f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80078fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078fe:	d501      	bpl.n	8007904 <main+0x500>
 8007900:	2200      	movs	r2, #0
 8007902:	601a      	str	r2, [r3, #0]
                   anzeige_send_int((int)ist_druck );
 8007904:	4b89      	ldr	r3, [pc, #548]	; (8007b2c <main+0x728>)
 8007906:	edd3 7a00 	vldr	s15, [r3]
 800790a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800790e:	ee17 0a90 	vmov	r0, s15
 8007912:	f7fc fb5b 	bl	8003fcc <anzeige_send_int>
                if ( tasten == taste_enter) {
 8007916:	4b86      	ldr	r3, [pc, #536]	; (8007b30 <main+0x72c>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2b04      	cmp	r3, #4
 800791c:	f47f ae76 	bne.w	800760c <main+0x208>
 8007920:	e7fe      	b.n	8007920 <main+0x51c>
                main_error=0;
 8007922:	2600      	movs	r6, #0
 8007924:	4b83      	ldr	r3, [pc, #524]	; (8007b34 <main+0x730>)
 8007926:	601e      	str	r6, [r3, #0]
                i = setup_motorhinfahrt();
 8007928:	f000 ff74 	bl	8008814 <setup_motorhinfahrt>
 800792c:	4d7a      	ldr	r5, [pc, #488]	; (8007b18 <main+0x714>)
 800792e:	6028      	str	r0, [r5, #0]
                soll_zeit = get_timer_val(0);
 8007930:	4630      	mov	r0, r6
 8007932:	f7fe ffad 	bl	8006890 <get_timer_val>
 8007936:	4b80      	ldr	r3, [pc, #512]	; (8007b38 <main+0x734>)
 8007938:	6018      	str	r0, [r3, #0]
                if( i !=1) {
 800793a:	682b      	ldr	r3, [r5, #0]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d006      	beq.n	800794e <main+0x54a>
                    main_error = e_motor_power_faild;
 8007940:	2201      	movs	r2, #1
 8007942:	4b7c      	ldr	r3, [pc, #496]	; (8007b34 <main+0x730>)
 8007944:	601a      	str	r2, [r3, #0]
                    main_state = m_error;
 8007946:	2264      	movs	r2, #100	; 0x64
 8007948:	4b71      	ldr	r3, [pc, #452]	; (8007b10 <main+0x70c>)
 800794a:	601a      	str	r2, [r3, #0]
 800794c:	e65e      	b.n	800760c <main+0x208>
                      set_pid_start();
 800794e:	f7fc fcf3 	bl	8004338 <set_pid_start>
                      pid_freigabe=1;
 8007952:	2201      	movs	r2, #1
 8007954:	4b79      	ldr	r3, [pc, #484]	; (8007b3c <main+0x738>)
 8007956:	601a      	str	r2, [r3, #0]
                      main_state = m_links_lauf;
 8007958:	2208      	movs	r2, #8
 800795a:	4b6d      	ldr	r3, [pc, #436]	; (8007b10 <main+0x70c>)
 800795c:	601a      	str	r2, [r3, #0]
                      anzeige_timer=0;
 800795e:	2200      	movs	r2, #0
 8007960:	4b77      	ldr	r3, [pc, #476]	; (8007b40 <main+0x73c>)
 8007962:	601a      	str	r2, [r3, #0]
 8007964:	e652      	b.n	800760c <main+0x208>
              i = setup_motorhinfahrt();
 8007966:	f000 ff55 	bl	8008814 <setup_motorhinfahrt>
 800796a:	4d6b      	ldr	r5, [pc, #428]	; (8007b18 <main+0x714>)
 800796c:	6028      	str	r0, [r5, #0]
              soll_zeit = get_timer_val(0);
 800796e:	2000      	movs	r0, #0
 8007970:	f7fe ff8e 	bl	8006890 <get_timer_val>
 8007974:	4b70      	ldr	r3, [pc, #448]	; (8007b38 <main+0x734>)
 8007976:	6018      	str	r0, [r3, #0]
              if( i ==1){
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d109      	bne.n	8007992 <main+0x58e>
                 main_state = m_links_lauf;
 800797e:	2208      	movs	r2, #8
 8007980:	4b63      	ldr	r3, [pc, #396]	; (8007b10 <main+0x70c>)
 8007982:	601a      	str	r2, [r3, #0]
                 pid_freigabe=1;
 8007984:	2201      	movs	r2, #1
 8007986:	4b6d      	ldr	r3, [pc, #436]	; (8007b3c <main+0x738>)
 8007988:	601a      	str	r2, [r3, #0]
                 anzeige_timer=0;
 800798a:	2200      	movs	r2, #0
 800798c:	4b6c      	ldr	r3, [pc, #432]	; (8007b40 <main+0x73c>)
 800798e:	601a      	str	r2, [r3, #0]
 8007990:	e63c      	b.n	800760c <main+0x208>
                  main_error = e_motor_power_faild;
 8007992:	2201      	movs	r2, #1
 8007994:	4b67      	ldr	r3, [pc, #412]	; (8007b34 <main+0x730>)
 8007996:	601a      	str	r2, [r3, #0]
                  main_state = m_error;
 8007998:	2264      	movs	r2, #100	; 0x64
 800799a:	4b5d      	ldr	r3, [pc, #372]	; (8007b10 <main+0x70c>)
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	e635      	b.n	800760c <main+0x208>
              timer3 =0;
 80079a0:	2200      	movs	r2, #0
 80079a2:	4b5f      	ldr	r3, [pc, #380]	; (8007b20 <main+0x71c>)
 80079a4:	601a      	str	r2, [r3, #0]
             ist_druck =get_adc_val();
 80079a6:	f7fc fa77 	bl	8003e98 <get_adc_val>
             ist_druck *=  rampe1.m;
 80079aa:	4b5f      	ldr	r3, [pc, #380]	; (8007b28 <main+0x724>)
 80079ac:	edd3 7a8b 	vldr	s15, [r3, #556]	; 0x22c
 80079b0:	ee60 7a27 	vmul.f32	s15, s0, s15
             ist_druck +=  rampe1.b;
 80079b4:	ed93 7a8c 	vldr	s14, [r3, #560]	; 0x230
 80079b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80079bc:	4b5b      	ldr	r3, [pc, #364]	; (8007b2c <main+0x728>)
 80079be:	edc3 7a00 	vstr	s15, [r3]
             if( ist_druck <0) { ist_druck =0;}
 80079c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80079c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ca:	d501      	bpl.n	80079d0 <main+0x5cc>
 80079cc:	2200      	movs	r2, #0
 80079ce:	601a      	str	r2, [r3, #0]
             oel_stand=get_oel_stand();
 80079d0:	f7ff f8c4 	bl	8006b5c <get_oel_stand>
 80079d4:	4b5b      	ldr	r3, [pc, #364]	; (8007b44 <main+0x740>)
 80079d6:	ed83 0a00 	vstr	s0, [r3]
             if( oel_stand < rampe1.min_fuell_st ) {
 80079da:	4b53      	ldr	r3, [pc, #332]	; (8007b28 <main+0x724>)
 80079dc:	edd3 7aac 	vldr	s15, [r3, #688]	; 0x2b0
 80079e0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80079e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079e8:	d507      	bpl.n	80079fa <main+0x5f6>
                  set_motor_power_off();
 80079ea:	f000 fb75 	bl	80080d8 <set_motor_power_off>
                  main_error = e_fuellstand_k; 
 80079ee:	2208      	movs	r2, #8
 80079f0:	4b50      	ldr	r3, [pc, #320]	; (8007b34 <main+0x730>)
 80079f2:	601a      	str	r2, [r3, #0]
                  main_state = m_motor_stoppen_r1; 
 80079f4:	2217      	movs	r2, #23
 80079f6:	4b46      	ldr	r3, [pc, #280]	; (8007b10 <main+0x70c>)
 80079f8:	601a      	str	r2, [r3, #0]
            if( oel_stand > rampe1.max_fuell_st ) {
 80079fa:	4b4b      	ldr	r3, [pc, #300]	; (8007b28 <main+0x724>)
 80079fc:	ed93 7aab 	vldr	s14, [r3, #684]	; 0x2ac
 8007a00:	4b50      	ldr	r3, [pc, #320]	; (8007b44 <main+0x740>)
 8007a02:	edd3 7a00 	vldr	s15, [r3]
 8007a06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a0e:	d50c      	bpl.n	8007a2a <main+0x626>
                  set_motor_power_off();
 8007a10:	f000 fb62 	bl	80080d8 <set_motor_power_off>
                  main_error = e_fuellstand_g; 
 8007a14:	2209      	movs	r2, #9
 8007a16:	4b47      	ldr	r3, [pc, #284]	; (8007b34 <main+0x730>)
 8007a18:	601a      	str	r2, [r3, #0]
                  main_state = m_motor_stoppen_r1; 
 8007a1a:	2217      	movs	r2, #23
 8007a1c:	4b3c      	ldr	r3, [pc, #240]	; (8007b10 <main+0x70c>)
 8007a1e:	601a      	str	r2, [r3, #0]
 8007a20:	e003      	b.n	8007a2a <main+0x626>
                  if (tasten == taste_enter ){
 8007a22:	4b43      	ldr	r3, [pc, #268]	; (8007b30 <main+0x72c>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	2b04      	cmp	r3, #4
 8007a28:	d04e      	beq.n	8007ac8 <main+0x6c4>
              while(timer3 < 10) {
 8007a2a:	4b3d      	ldr	r3, [pc, #244]	; (8007b20 <main+0x71c>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2b09      	cmp	r3, #9
 8007a30:	ddf7      	ble.n	8007a22 <main+0x61e>
               anzeige_timer++;
 8007a32:	4a43      	ldr	r2, [pc, #268]	; (8007b40 <main+0x73c>)
 8007a34:	6813      	ldr	r3, [r2, #0]
 8007a36:	3301      	adds	r3, #1
 8007a38:	6013      	str	r3, [r2, #0]
               if( anzeige_timer>5 ) {
 8007a3a:	2b05      	cmp	r3, #5
 8007a3c:	dd12      	ble.n	8007a64 <main+0x660>
                   anzeige_timer =0;
 8007a3e:	2200      	movs	r2, #0
 8007a40:	4b3f      	ldr	r3, [pc, #252]	; (8007b40 <main+0x73c>)
 8007a42:	601a      	str	r2, [r3, #0]
                   if ((tasten == taste_rauf ) || ( tasten == taste_runter)) {
 8007a44:	4b3a      	ldr	r3, [pc, #232]	; (8007b30 <main+0x72c>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d855      	bhi.n	8007afa <main+0x6f6>
                      oel_stand=get_oel_stand();
 8007a4e:	f7ff f885 	bl	8006b5c <get_oel_stand>
 8007a52:	4b3c      	ldr	r3, [pc, #240]	; (8007b44 <main+0x740>)
 8007a54:	ed83 0a00 	vstr	s0, [r3]
                      anzeige_send_int((int)oel_stand);
 8007a58:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007a5c:	ee17 0a90 	vmov	r0, s15
 8007a60:	f7fc fab4 	bl	8003fcc <anzeige_send_int>
              if ( main_error ==0 ) { 
 8007a64:	4b33      	ldr	r3, [pc, #204]	; (8007b34 <main+0x730>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f47f adcf 	bne.w	800760c <main+0x208>
  printf("Position = %d \n",l);
 8007a6e:	4621      	mov	r1, r4
 8007a70:	4835      	ldr	r0, [pc, #212]	; (8007b48 <main+0x744>)
 8007a72:	f001 fee5 	bl	8009840 <iprintf>
                  if (motor_timer > soll_zeit){
 8007a76:	4b35      	ldr	r3, [pc, #212]	; (8007b4c <main+0x748>)
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	4b2f      	ldr	r3, [pc, #188]	; (8007b38 <main+0x734>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	f77f adc4 	ble.w	800760c <main+0x208>
                      pid_freigabe=0;
 8007a84:	2500      	movs	r5, #0
 8007a86:	4b2d      	ldr	r3, [pc, #180]	; (8007b3c <main+0x738>)
 8007a88:	601d      	str	r5, [r3, #0]
                      main_state=m_motor_delay;
 8007a8a:	220a      	movs	r2, #10
 8007a8c:	4b20      	ldr	r3, [pc, #128]	; (8007b10 <main+0x70c>)
 8007a8e:	601a      	str	r2, [r3, #0]
                      set_motor_power_off();
 8007a90:	f000 fb22 	bl	80080d8 <set_motor_power_off>
                      i =  sdo_reseive(1,0x1001,0); // fehler auslesen
 8007a94:	462a      	mov	r2, r5
 8007a96:	f241 0101 	movw	r1, #4097	; 0x1001
 8007a9a:	2001      	movs	r0, #1
 8007a9c:	f7fc fb34 	bl	8004108 <sdo_reseive>
 8007aa0:	4d1d      	ldr	r5, [pc, #116]	; (8007b18 <main+0x714>)
 8007aa2:	6028      	str	r0, [r5, #0]
                      wait_ms(2);
 8007aa4:	2002      	movs	r0, #2
 8007aa6:	f7ff fa65 	bl	8006f74 <wait_ms>
                      if(i > 3000) { 
 8007aaa:	682a      	ldr	r2, [r5, #0]
 8007aac:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	dd05      	ble.n	8007ac0 <main+0x6bc>
                        main_error=e_motor_steht;
 8007ab4:	2207      	movs	r2, #7
 8007ab6:	4b1f      	ldr	r3, [pc, #124]	; (8007b34 <main+0x730>)
 8007ab8:	601a      	str	r2, [r3, #0]
                        main_state = m_motor_stoppen_v1;
 8007aba:	2214      	movs	r2, #20
 8007abc:	4b14      	ldr	r3, [pc, #80]	; (8007b10 <main+0x70c>)
 8007abe:	601a      	str	r2, [r3, #0]
  printf("power off\n");
 8007ac0:	4823      	ldr	r0, [pc, #140]	; (8007b50 <main+0x74c>)
 8007ac2:	f001 ff31 	bl	8009928 <puts>
 8007ac6:	e5a1      	b.n	800760c <main+0x208>
                    i= sdo_send (1,0x605a, 0,1,4); 
 8007ac8:	9300      	str	r3, [sp, #0]
 8007aca:	2301      	movs	r3, #1
 8007acc:	2200      	movs	r2, #0
 8007ace:	f246 015a 	movw	r1, #24666	; 0x605a
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f7fc fba0 	bl	8004218 <sdo_send>
 8007ad8:	4b0f      	ldr	r3, [pc, #60]	; (8007b18 <main+0x714>)
 8007ada:	6018      	str	r0, [r3, #0]
                    wait_ms(2);
 8007adc:	2002      	movs	r0, #2
 8007ade:	f7ff fa49 	bl	8006f74 <wait_ms>
                    set_motor_power_off();
 8007ae2:	f000 faf9 	bl	80080d8 <set_motor_power_off>
                    main_error = e_abbruch;
 8007ae6:	2206      	movs	r2, #6
 8007ae8:	4b12      	ldr	r3, [pc, #72]	; (8007b34 <main+0x730>)
 8007aea:	601a      	str	r2, [r3, #0]
                   main_state = m_motor_stoppen_v1;
 8007aec:	2214      	movs	r2, #20
 8007aee:	4b08      	ldr	r3, [pc, #32]	; (8007b10 <main+0x70c>)
 8007af0:	601a      	str	r2, [r3, #0]
                    timer3 = 21;
 8007af2:	2215      	movs	r2, #21
 8007af4:	4b0a      	ldr	r3, [pc, #40]	; (8007b20 <main+0x71c>)
 8007af6:	601a      	str	r2, [r3, #0]
 8007af8:	e797      	b.n	8007a2a <main+0x626>
                      anzeige_send_int((int)ist_druck );
 8007afa:	4b0c      	ldr	r3, [pc, #48]	; (8007b2c <main+0x728>)
 8007afc:	edd3 7a00 	vldr	s15, [r3]
 8007b00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b04:	ee17 0a90 	vmov	r0, s15
 8007b08:	f7fc fa60 	bl	8003fcc <anzeige_send_int>
 8007b0c:	e7aa      	b.n	8007a64 <main+0x660>
 8007b0e:	bf00      	nop
 8007b10:	20000200 	.word	0x20000200
 8007b14:	0800d370 	.word	0x0800d370
 8007b18:	200013b8 	.word	0x200013b8
 8007b1c:	0800d37c 	.word	0x0800d37c
 8007b20:	20001200 	.word	0x20001200
 8007b24:	0800d390 	.word	0x0800d390
 8007b28:	20000b2c 	.word	0x20000b2c
 8007b2c:	20000dec 	.word	0x20000dec
 8007b30:	200014e8 	.word	0x200014e8
 8007b34:	20000248 	.word	0x20000248
 8007b38:	20001258 	.word	0x20001258
 8007b3c:	200010e0 	.word	0x200010e0
 8007b40:	20001544 	.word	0x20001544
 8007b44:	200013b4 	.word	0x200013b4
 8007b48:	0800d39c 	.word	0x0800d39c
 8007b4c:	200012d0 	.word	0x200012d0
 8007b50:	0800d3ac 	.word	0x0800d3ac
              oel_stand = get_oel_stand() ;
 8007b54:	f7ff f802 	bl	8006b5c <get_oel_stand>
 8007b58:	4bb1      	ldr	r3, [pc, #708]	; (8007e20 <main+0xa1c>)
 8007b5a:	ed83 0a00 	vstr	s0, [r3]
              main_state = m_rechts_lauf; 
 8007b5e:	2209      	movs	r2, #9
 8007b60:	4bb0      	ldr	r3, [pc, #704]	; (8007e24 <main+0xa20>)
 8007b62:	601a      	str	r2, [r3, #0]
              ist_druck =get_adc_val();
 8007b64:	f7fc f998 	bl	8003e98 <get_adc_val>
              ist_druck *=  rampe1.m;
 8007b68:	4baf      	ldr	r3, [pc, #700]	; (8007e28 <main+0xa24>)
 8007b6a:	edd3 7a8b 	vldr	s15, [r3, #556]	; 0x22c
 8007b6e:	ee60 7a27 	vmul.f32	s15, s0, s15
              ist_druck +=  rampe1.b;
 8007b72:	ed93 7a8c 	vldr	s14, [r3, #560]	; 0x230
 8007b76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007b7a:	4bac      	ldr	r3, [pc, #688]	; (8007e2c <main+0xa28>)
 8007b7c:	edc3 7a00 	vstr	s15, [r3]
              if( ist_druck <0) { ist_druck =0;}
 8007b80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b88:	d501      	bpl.n	8007b8e <main+0x78a>
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	601a      	str	r2, [r3, #0]
              store_offset((int) ist_druck); 
 8007b8e:	4ba7      	ldr	r3, [pc, #668]	; (8007e2c <main+0xa28>)
 8007b90:	edd3 7a00 	vldr	s15, [r3]
 8007b94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b98:	ee17 0a90 	vmov	r0, s15
 8007b9c:	f7fd f8a2 	bl	8004ce4 <store_offset>
              i=setup_motorrueckfahrt();
 8007ba0:	f000 fea6 	bl	80088f0 <setup_motorrueckfahrt>
 8007ba4:	4ba2      	ldr	r3, [pc, #648]	; (8007e30 <main+0xa2c>)
 8007ba6:	6018      	str	r0, [r3, #0]
              if ( i== 1) {
 8007ba8:	2801      	cmp	r0, #1
 8007baa:	d106      	bne.n	8007bba <main+0x7b6>
                    main_state = m_rechts_lauf;
 8007bac:	2209      	movs	r2, #9
 8007bae:	4b9d      	ldr	r3, [pc, #628]	; (8007e24 <main+0xa20>)
 8007bb0:	601a      	str	r2, [r3, #0]
                    anzeige_timer=0;
 8007bb2:	2400      	movs	r4, #0
 8007bb4:	4b9f      	ldr	r3, [pc, #636]	; (8007e34 <main+0xa30>)
 8007bb6:	601c      	str	r4, [r3, #0]
 8007bb8:	e528      	b.n	800760c <main+0x208>
                main_error = e_motor_power_faild;
 8007bba:	2201      	movs	r2, #1
 8007bbc:	4b9e      	ldr	r3, [pc, #632]	; (8007e38 <main+0xa34>)
 8007bbe:	601a      	str	r2, [r3, #0]
                main_state = m_error;
 8007bc0:	2264      	movs	r2, #100	; 0x64
 8007bc2:	4b98      	ldr	r3, [pc, #608]	; (8007e24 <main+0xa20>)
 8007bc4:	601a      	str	r2, [r3, #0]
              l=0;
 8007bc6:	2400      	movs	r4, #0
 8007bc8:	e520      	b.n	800760c <main+0x208>
              timer3 =0;
 8007bca:	2200      	movs	r2, #0
 8007bcc:	4b9b      	ldr	r3, [pc, #620]	; (8007e3c <main+0xa38>)
 8007bce:	601a      	str	r2, [r3, #0]
              if (tasten == taste_enter ){
 8007bd0:	4b9b      	ldr	r3, [pc, #620]	; (8007e40 <main+0xa3c>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2b04      	cmp	r3, #4
 8007bd6:	d107      	bne.n	8007be8 <main+0x7e4>
                  main_error = e_abbruch;
 8007bd8:	2006      	movs	r0, #6
 8007bda:	4b97      	ldr	r3, [pc, #604]	; (8007e38 <main+0xa34>)
 8007bdc:	6018      	str	r0, [r3, #0]
                  main_state = m_motor_stoppen_v2;
 8007bde:	2215      	movs	r2, #21
 8007be0:	4b90      	ldr	r3, [pc, #576]	; (8007e24 <main+0xa20>)
 8007be2:	601a      	str	r2, [r3, #0]
                  anzeige_send_fehler(main_error);
 8007be4:	f7fc fa2a 	bl	800403c <anzeige_send_fehler>
             ist_druck =get_adc_val();
 8007be8:	f7fc f956 	bl	8003e98 <get_adc_val>
             ist_druck *=  rampe1.m;
 8007bec:	4b8e      	ldr	r3, [pc, #568]	; (8007e28 <main+0xa24>)
 8007bee:	edd3 7a8b 	vldr	s15, [r3, #556]	; 0x22c
 8007bf2:	ee60 7a27 	vmul.f32	s15, s0, s15
             ist_druck +=  rampe1.b;
 8007bf6:	ed93 7a8c 	vldr	s14, [r3, #560]	; 0x230
 8007bfa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007bfe:	4b8b      	ldr	r3, [pc, #556]	; (8007e2c <main+0xa28>)
 8007c00:	edc3 7a00 	vstr	s15, [r3]
             if( ist_druck <0) { ist_druck =0;}
 8007c04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c0c:	d501      	bpl.n	8007c12 <main+0x80e>
 8007c0e:	2200      	movs	r2, #0
 8007c10:	601a      	str	r2, [r3, #0]
             oel_stand=get_oel_stand();
 8007c12:	f7fe ffa3 	bl	8006b5c <get_oel_stand>
 8007c16:	4b82      	ldr	r3, [pc, #520]	; (8007e20 <main+0xa1c>)
 8007c18:	ed83 0a00 	vstr	s0, [r3]
             if( oel_stand < rampe1.min_fuell_st) {
 8007c1c:	4b82      	ldr	r3, [pc, #520]	; (8007e28 <main+0xa24>)
 8007c1e:	edd3 7aac 	vldr	s15, [r3, #688]	; 0x2b0
 8007c22:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c2a:	d507      	bpl.n	8007c3c <main+0x838>
                  set_motor_power_off();
 8007c2c:	f000 fa54 	bl	80080d8 <set_motor_power_off>
                  main_error = e_fuellstand_k; 
 8007c30:	2208      	movs	r2, #8
 8007c32:	4b81      	ldr	r3, [pc, #516]	; (8007e38 <main+0xa34>)
 8007c34:	601a      	str	r2, [r3, #0]
                  main_state = m_motor_stoppen_r1; 
 8007c36:	2217      	movs	r2, #23
 8007c38:	4b7a      	ldr	r3, [pc, #488]	; (8007e24 <main+0xa20>)
 8007c3a:	601a      	str	r2, [r3, #0]
            if( oel_stand > rampe1.max_fuell_st ) {
 8007c3c:	4b7a      	ldr	r3, [pc, #488]	; (8007e28 <main+0xa24>)
 8007c3e:	ed93 7aab 	vldr	s14, [r3, #684]	; 0x2ac
 8007c42:	4b77      	ldr	r3, [pc, #476]	; (8007e20 <main+0xa1c>)
 8007c44:	edd3 7a00 	vldr	s15, [r3]
 8007c48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c50:	d507      	bpl.n	8007c62 <main+0x85e>
                  set_motor_power_off();
 8007c52:	f000 fa41 	bl	80080d8 <set_motor_power_off>
                  main_error = e_fuellstand_g; 
 8007c56:	2209      	movs	r2, #9
 8007c58:	4b77      	ldr	r3, [pc, #476]	; (8007e38 <main+0xa34>)
 8007c5a:	601a      	str	r2, [r3, #0]
                  main_state = m_motor_stoppen_r1; 
 8007c5c:	2217      	movs	r2, #23
 8007c5e:	4b71      	ldr	r3, [pc, #452]	; (8007e24 <main+0xa20>)
 8007c60:	601a      	str	r2, [r3, #0]
                anzeige_timer++;
 8007c62:	4a74      	ldr	r2, [pc, #464]	; (8007e34 <main+0xa30>)
 8007c64:	6813      	ldr	r3, [r2, #0]
 8007c66:	3301      	adds	r3, #1
 8007c68:	6013      	str	r3, [r2, #0]
               if( anzeige_timer>5 ) {
 8007c6a:	2b05      	cmp	r3, #5
 8007c6c:	dd12      	ble.n	8007c94 <main+0x890>
                   anzeige_timer =0;
 8007c6e:	2200      	movs	r2, #0
 8007c70:	4b70      	ldr	r3, [pc, #448]	; (8007e34 <main+0xa30>)
 8007c72:	601a      	str	r2, [r3, #0]
                   if ((tasten == taste_rauf ) || ( tasten == taste_runter)) {
 8007c74:	4b72      	ldr	r3, [pc, #456]	; (8007e40 <main+0xa3c>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d828      	bhi.n	8007cd0 <main+0x8cc>
                      oel_stand=get_oel_stand();
 8007c7e:	f7fe ff6d 	bl	8006b5c <get_oel_stand>
 8007c82:	4b67      	ldr	r3, [pc, #412]	; (8007e20 <main+0xa1c>)
 8007c84:	ed83 0a00 	vstr	s0, [r3]
                      anzeige_send_int((int)oel_stand);
 8007c88:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007c8c:	ee17 0a90 	vmov	r0, s15
 8007c90:	f7fc f99c 	bl	8003fcc <anzeige_send_int>
              while(timer3 < 10) {
 8007c94:	4b69      	ldr	r3, [pc, #420]	; (8007e3c <main+0xa38>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2b09      	cmp	r3, #9
 8007c9a:	ddfb      	ble.n	8007c94 <main+0x890>
              l = sdo_reseive(1,0x6064,0);    // akuelle Position
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f246 0164 	movw	r1, #24676	; 0x6064
 8007ca2:	2001      	movs	r0, #1
 8007ca4:	f7fc fa30 	bl	8004108 <sdo_reseive>
 8007ca8:	4604      	mov	r4, r0
              if ( main_error ==0 ) { 
 8007caa:	4b63      	ldr	r3, [pc, #396]	; (8007e38 <main+0xa34>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	f47f acac 	bne.w	800760c <main+0x208>
                  if ( l <=  my_position) {
 8007cb4:	4b63      	ldr	r3, [pc, #396]	; (8007e44 <main+0xa40>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4298      	cmp	r0, r3
 8007cba:	f73f aca7 	bgt.w	800760c <main+0x208>
                      main_state = m_motor_delay2;
 8007cbe:	220c      	movs	r2, #12
 8007cc0:	4b58      	ldr	r3, [pc, #352]	; (8007e24 <main+0xa20>)
 8007cc2:	601a      	str	r2, [r3, #0]
                      set_motor_power_off();
 8007cc4:	f000 fa08 	bl	80080d8 <set_motor_power_off>
  printf("power off\n");
 8007cc8:	485f      	ldr	r0, [pc, #380]	; (8007e48 <main+0xa44>)
 8007cca:	f001 fe2d 	bl	8009928 <puts>
 8007cce:	e49d      	b.n	800760c <main+0x208>
                      anzeige_send_int((int)ist_druck );
 8007cd0:	4b56      	ldr	r3, [pc, #344]	; (8007e2c <main+0xa28>)
 8007cd2:	edd3 7a00 	vldr	s15, [r3]
 8007cd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007cda:	ee17 0a90 	vmov	r0, s15
 8007cde:	f7fc f975 	bl	8003fcc <anzeige_send_int>
 8007ce2:	e7d7      	b.n	8007c94 <main+0x890>
                  wait_ms(rampe1.delay[rampe1.array_nr]/10); 
 8007ce4:	4a50      	ldr	r2, [pc, #320]	; (8007e28 <main+0xa24>)
 8007ce6:	6853      	ldr	r3, [r2, #4]
 8007ce8:	333a      	adds	r3, #58	; 0x3a
 8007cea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cee:	4857      	ldr	r0, [pc, #348]	; (8007e4c <main+0xa48>)
 8007cf0:	fb80 2003 	smull	r2, r0, r0, r3
 8007cf4:	17db      	asrs	r3, r3, #31
 8007cf6:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
 8007cfa:	f7ff f93b 	bl	8006f74 <wait_ms>
                  l=0;
 8007cfe:	2400      	movs	r4, #0
                  while( l < rampe1.max_array){
 8007d00:	e000      	b.n	8007d04 <main+0x900>
                      l ++;
 8007d02:	3401      	adds	r4, #1
                  while( l < rampe1.max_array){
 8007d04:	4b48      	ldr	r3, [pc, #288]	; (8007e28 <main+0xa24>)
 8007d06:	6899      	ldr	r1, [r3, #8]
 8007d08:	428c      	cmp	r4, r1
 8007d0a:	da12      	bge.n	8007d32 <main+0x92e>
                      if ( ist_druck <  rampe1.end_druck_rauf[l]) {
 8007d0c:	f104 020c 	add.w	r2, r4, #12
 8007d10:	4b45      	ldr	r3, [pc, #276]	; (8007e28 <main+0xa24>)
 8007d12:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007d16:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d1a:	4b44      	ldr	r3, [pc, #272]	; (8007e2c <main+0xa28>)
 8007d1c:	edd3 7a00 	vldr	s15, [r3]
 8007d20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d28:	ddeb      	ble.n	8007d02 <main+0x8fe>
                          rampe1.array_nr =l;
 8007d2a:	4b3f      	ldr	r3, [pc, #252]	; (8007e28 <main+0xa24>)
 8007d2c:	605c      	str	r4, [r3, #4]
                          l = rampe1.max_array;
 8007d2e:	460c      	mov	r4, r1
 8007d30:	e7e7      	b.n	8007d02 <main+0x8fe>
                  main_state =m_start_motor_power_on;
 8007d32:	2201      	movs	r2, #1
 8007d34:	4b3b      	ldr	r3, [pc, #236]	; (8007e24 <main+0xa20>)
 8007d36:	601a      	str	r2, [r3, #0]
                  set_motor_power_off();
 8007d38:	f000 f9ce 	bl	80080d8 <set_motor_power_off>
      break;
 8007d3c:	e466      	b.n	800760c <main+0x208>
            if (set_motor_entlage_rechts() ==1 ) {
 8007d3e:	f000 fb13 	bl	8008368 <set_motor_entlage_rechts>
 8007d42:	2801      	cmp	r0, #1
 8007d44:	d103      	bne.n	8007d4e <main+0x94a>
               main_state = m_motor_entlage_linkslauf;
 8007d46:	2204      	movs	r2, #4
 8007d48:	4b36      	ldr	r3, [pc, #216]	; (8007e24 <main+0xa20>)
 8007d4a:	601a      	str	r2, [r3, #0]
 8007d4c:	e45e      	b.n	800760c <main+0x208>
              main_error = e_motor_entlage_rechts;
 8007d4e:	2203      	movs	r2, #3
 8007d50:	4b39      	ldr	r3, [pc, #228]	; (8007e38 <main+0xa34>)
 8007d52:	601a      	str	r2, [r3, #0]
              main_state = m_error;
 8007d54:	2264      	movs	r2, #100	; 0x64
 8007d56:	4b33      	ldr	r3, [pc, #204]	; (8007e24 <main+0xa20>)
 8007d58:	601a      	str	r2, [r3, #0]
 8007d5a:	e457      	b.n	800760c <main+0x208>
            if (set_motor_entlage_links() == 1) {
 8007d5c:	f000 f9d2 	bl	8008104 <set_motor_entlage_links>
 8007d60:	2801      	cmp	r0, #1
 8007d62:	d103      	bne.n	8007d6c <main+0x968>
              main_state = m_motor_startpos;
 8007d64:	2205      	movs	r2, #5
 8007d66:	4b2f      	ldr	r3, [pc, #188]	; (8007e24 <main+0xa20>)
 8007d68:	601a      	str	r2, [r3, #0]
 8007d6a:	e44f      	b.n	800760c <main+0x208>
              main_error = e_motor_entlage_links;
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	4b32      	ldr	r3, [pc, #200]	; (8007e38 <main+0xa34>)
 8007d70:	601a      	str	r2, [r3, #0]
              main_state = m_error;
 8007d72:	2264      	movs	r2, #100	; 0x64
 8007d74:	4b2b      	ldr	r3, [pc, #172]	; (8007e24 <main+0xa20>)
 8007d76:	601a      	str	r2, [r3, #0]
 8007d78:	e448      	b.n	800760c <main+0x208>
            if( set_motor_startpos() == 1) {
 8007d7a:	f000 fdf9 	bl	8008970 <set_motor_startpos>
 8007d7e:	2801      	cmp	r0, #1
 8007d80:	d103      	bne.n	8007d8a <main+0x986>
              main_state=m_wait_start;
 8007d82:	2206      	movs	r2, #6
 8007d84:	4b27      	ldr	r3, [pc, #156]	; (8007e24 <main+0xa20>)
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	e440      	b.n	800760c <main+0x208>
              main_error = e_motor_startpos;
 8007d8a:	2204      	movs	r2, #4
 8007d8c:	4b2a      	ldr	r3, [pc, #168]	; (8007e38 <main+0xa34>)
 8007d8e:	601a      	str	r2, [r3, #0]
              main_state = m_error;
 8007d90:	2264      	movs	r2, #100	; 0x64
 8007d92:	4b24      	ldr	r3, [pc, #144]	; (8007e24 <main+0xa20>)
 8007d94:	601a      	str	r2, [r3, #0]
 8007d96:	e439      	b.n	800760c <main+0x208>
             i= sdo_send (1,0x605a, 0,1,4); 
 8007d98:	2304      	movs	r3, #4
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f246 015a 	movw	r1, #24666	; 0x605a
 8007da4:	4618      	mov	r0, r3
 8007da6:	f7fc fa37 	bl	8004218 <sdo_send>
 8007daa:	4b21      	ldr	r3, [pc, #132]	; (8007e30 <main+0xa2c>)
 8007dac:	6018      	str	r0, [r3, #0]
             wait_ms(2);
 8007dae:	2002      	movs	r0, #2
 8007db0:	f7ff f8e0 	bl	8006f74 <wait_ms>
            set_motor_power_off();
 8007db4:	f000 f990 	bl	80080d8 <set_motor_power_off>
             main_state = m_motor_stoppen_v1;
 8007db8:	2214      	movs	r2, #20
 8007dba:	4b1a      	ldr	r3, [pc, #104]	; (8007e24 <main+0xa20>)
 8007dbc:	601a      	str	r2, [r3, #0]
             main_error = e_abbruch;
 8007dbe:	2206      	movs	r2, #6
 8007dc0:	4b1d      	ldr	r3, [pc, #116]	; (8007e38 <main+0xa34>)
 8007dc2:	601a      	str	r2, [r3, #0]
      break;
 8007dc4:	e422      	b.n	800760c <main+0x208>
            anzeige_send_fehler(main_error);
 8007dc6:	4b1c      	ldr	r3, [pc, #112]	; (8007e38 <main+0xa34>)
 8007dc8:	6818      	ldr	r0, [r3, #0]
 8007dca:	f7fc f937 	bl	800403c <anzeige_send_fehler>
            wait_ms(20);
 8007dce:	2014      	movs	r0, #20
 8007dd0:	f7ff f8d0 	bl	8006f74 <wait_ms>
            i=setup_motorrueckfahrt();
 8007dd4:	f000 fd8c 	bl	80088f0 <setup_motorrueckfahrt>
 8007dd8:	4b15      	ldr	r3, [pc, #84]	; (8007e30 <main+0xa2c>)
 8007dda:	6018      	str	r0, [r3, #0]
              if ( i== 1) {
 8007ddc:	2801      	cmp	r0, #1
 8007dde:	d103      	bne.n	8007de8 <main+0x9e4>
                    main_state =m_motor_stoppen_v2;
 8007de0:	2215      	movs	r2, #21
 8007de2:	4b10      	ldr	r3, [pc, #64]	; (8007e24 <main+0xa20>)
 8007de4:	601a      	str	r2, [r3, #0]
 8007de6:	e411      	b.n	800760c <main+0x208>
                main_error = e_motor_power_faild;
 8007de8:	2201      	movs	r2, #1
 8007dea:	4b13      	ldr	r3, [pc, #76]	; (8007e38 <main+0xa34>)
 8007dec:	601a      	str	r2, [r3, #0]
                main_state = m_error;
 8007dee:	2264      	movs	r2, #100	; 0x64
 8007df0:	4b0c      	ldr	r3, [pc, #48]	; (8007e24 <main+0xa20>)
 8007df2:	601a      	str	r2, [r3, #0]
 8007df4:	e40a      	b.n	800760c <main+0x208>
 8007df6:	e7fe      	b.n	8007df6 <main+0x9f2>
            anzeige_send_fehler(main_error);
 8007df8:	4b0f      	ldr	r3, [pc, #60]	; (8007e38 <main+0xa34>)
 8007dfa:	6818      	ldr	r0, [r3, #0]
 8007dfc:	f7fc f91e 	bl	800403c <anzeige_send_fehler>
            main_state =m_motor_stoppen_r2;
 8007e00:	2218      	movs	r2, #24
 8007e02:	4b08      	ldr	r3, [pc, #32]	; (8007e24 <main+0xa20>)
 8007e04:	601a      	str	r2, [r3, #0]
      break;
 8007e06:	e401      	b.n	800760c <main+0x208>
          if ((tasten == taste_rauf ) || ( tasten == taste_runter)) {
 8007e08:	4b0d      	ldr	r3, [pc, #52]	; (8007e40 <main+0xa3c>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	f63f abfc 	bhi.w	800760c <main+0x208>
              main_state =m_motor_stoppen_v1;
 8007e14:	2214      	movs	r2, #20
 8007e16:	4b03      	ldr	r3, [pc, #12]	; (8007e24 <main+0xa20>)
 8007e18:	601a      	str	r2, [r3, #0]
 8007e1a:	f7ff bbf7 	b.w	800760c <main+0x208>
 8007e1e:	bf00      	nop
 8007e20:	200013b4 	.word	0x200013b4
 8007e24:	20000200 	.word	0x20000200
 8007e28:	20000b2c 	.word	0x20000b2c
 8007e2c:	20000dec 	.word	0x20000dec
 8007e30:	200013b8 	.word	0x200013b8
 8007e34:	20001544 	.word	0x20001544
 8007e38:	20000248 	.word	0x20000248
 8007e3c:	20001200 	.word	0x20001200
 8007e40:	200014e8 	.word	0x200014e8
 8007e44:	20001078 	.word	0x20001078
 8007e48:	0800d3ac 	.word	0x0800d3ac
 8007e4c:	66666667 	.word	0x66666667
          anzeige_send_fehler(main_error);
 8007e50:	4b06      	ldr	r3, [pc, #24]	; (8007e6c <main+0xa68>)
 8007e52:	6818      	ldr	r0, [r3, #0]
 8007e54:	f7fc f8f2 	bl	800403c <anzeige_send_fehler>
          set_motor_power_off();
 8007e58:	f000 f93e 	bl	80080d8 <set_motor_power_off>
            if ( ser_in_flag0 >0) {  
 8007e5c:	4b04      	ldr	r3, [pc, #16]	; (8007e70 <main+0xa6c>)
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d0fb      	beq.n	8007e5c <main+0xa58>
                befehl(); 
 8007e64:	f7fd f854 	bl	8004f10 <befehl>
 8007e68:	e7f8      	b.n	8007e5c <main+0xa58>
 8007e6a:	bf00      	nop
 8007e6c:	20000248 	.word	0x20000248
 8007e70:	20000b1c 	.word	0x20000b1c

08007e74 <HAL_CAN_RxCpltCallback>:
{
 8007e74:	b510      	push	{r4, lr}
 8007e76:	4604      	mov	r4, r0
if (CanHandle->pRxMsg->StdId == ( 0x701 )) {
 8007e78:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	f240 7301 	movw	r3, #1793	; 0x701
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d02b      	beq.n	8007edc <HAL_CAN_RxCpltCallback+0x68>
 printf("Empfang\n");
 8007e84:	483c      	ldr	r0, [pc, #240]	; (8007f78 <HAL_CAN_RxCpltCallback+0x104>)
 8007e86:	f001 fd4f 	bl	8009928 <puts>
  if (CanHandle->pRxMsg->StdId == ( 0x580 | motor_node_id)) {
 8007e8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e8c:	4a3b      	ldr	r2, [pc, #236]	; (8007f7c <HAL_CAN_RxCpltCallback+0x108>)
 8007e8e:	6812      	ldr	r2, [r2, #0]
  can_rx_flag =1; 
 8007e90:	2001      	movs	r0, #1
 8007e92:	493b      	ldr	r1, [pc, #236]	; (8007f80 <HAL_CAN_RxCpltCallback+0x10c>)
 8007e94:	6008      	str	r0, [r1, #0]
 last_NodeId = CanHandle->pRxMsg->StdId;
 8007e96:	6818      	ldr	r0, [r3, #0]
 8007e98:	493a      	ldr	r1, [pc, #232]	; (8007f84 <HAL_CAN_RxCpltCallback+0x110>)
 8007e9a:	6008      	str	r0, [r1, #0]
 if (CanHandle->pRxMsg->StdId == ( 0x180 | motor_node_id)) {
 8007e9c:	6818      	ldr	r0, [r3, #0]
 8007e9e:	f442 71c0 	orr.w	r1, r2, #384	; 0x180
 8007ea2:	4288      	cmp	r0, r1
 8007ea4:	d01e      	beq.n	8007ee4 <HAL_CAN_RxCpltCallback+0x70>
 if (CanHandle->pRxMsg->StdId == ( 0x280 | motor_node_id)) {
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	f442 7120 	orr.w	r1, r2, #640	; 0x280
 8007eac:	4288      	cmp	r0, r1
 8007eae:	d02f      	beq.n	8007f10 <HAL_CAN_RxCpltCallback+0x9c>
if (CanHandle->pRxMsg->StdId == ( 0x380 | motor_node_id)) {
 8007eb0:	6818      	ldr	r0, [r3, #0]
 8007eb2:	f442 7160 	orr.w	r1, r2, #896	; 0x380
 8007eb6:	4288      	cmp	r0, r1
 8007eb8:	d03c      	beq.n	8007f34 <HAL_CAN_RxCpltCallback+0xc0>
if (CanHandle->pRxMsg->StdId == ( 0x700 | motor_node_id)) {
 8007eba:	6818      	ldr	r0, [r3, #0]
 8007ebc:	f442 61e0 	orr.w	r1, r2, #1792	; 0x700
 8007ec0:	4288      	cmp	r0, r1
 8007ec2:	d049      	beq.n	8007f58 <HAL_CAN_RxCpltCallback+0xe4>
if (CanHandle->pRxMsg->StdId == ( 0x480 | motor_node_id)) {
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f442 6290 	orr.w	r2, r2, #1152	; 0x480
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d04a      	beq.n	8007f64 <HAL_CAN_RxCpltCallback+0xf0>
  if (HAL_CAN_Receive_IT(CanHandle, CAN_FIFO0) != HAL_OK)
 8007ece:	2100      	movs	r1, #0
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	f7f9 fbc9 	bl	8001668 <HAL_CAN_Receive_IT>
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	d14a      	bne.n	8007f70 <HAL_CAN_RxCpltCallback+0xfc>
 8007eda:	bd10      	pop	{r4, pc}
      can_rx_first=1;
 8007edc:	2201      	movs	r2, #1
 8007ede:	4b2a      	ldr	r3, [pc, #168]	; (8007f88 <HAL_CAN_RxCpltCallback+0x114>)
 8007ee0:	601a      	str	r2, [r3, #0]
 8007ee2:	e7cf      	b.n	8007e84 <HAL_CAN_RxCpltCallback+0x10>
      motor_status  = CanHandle->pRxMsg->Data[7]; motor_status <<=8;
 8007ee4:	7ed9      	ldrb	r1, [r3, #27]
      motor_status |= CanHandle->pRxMsg->Data[6]; motor_status <<=8;
 8007ee6:	7e98      	ldrb	r0, [r3, #26]
 8007ee8:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
      motor_status |= CanHandle->pRxMsg->Data[5]; motor_status <<=8;
 8007eec:	7e59      	ldrb	r1, [r3, #25]
 8007eee:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
      motor_status |= CanHandle->pRxMsg->Data[4];
 8007ef2:	7e19      	ldrb	r1, [r3, #24]
 8007ef4:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8007ef8:	4824      	ldr	r0, [pc, #144]	; (8007f8c <HAL_CAN_RxCpltCallback+0x118>)
 8007efa:	6001      	str	r1, [r0, #0]
      motor_power_status = motor_status & 0x03ff;
 8007efc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8007f00:	4823      	ldr	r0, [pc, #140]	; (8007f90 <HAL_CAN_RxCpltCallback+0x11c>)
 8007f02:	6001      	str	r1, [r0, #0]
      can_status|=0x0001;
 8007f04:	4823      	ldr	r0, [pc, #140]	; (8007f94 <HAL_CAN_RxCpltCallback+0x120>)
 8007f06:	6801      	ldr	r1, [r0, #0]
 8007f08:	f041 0101 	orr.w	r1, r1, #1
 8007f0c:	6001      	str	r1, [r0, #0]
 8007f0e:	e7ca      	b.n	8007ea6 <HAL_CAN_RxCpltCallback+0x32>
      motor_position  = CanHandle->pRxMsg->Data[3]; motor_position <<=8;
 8007f10:	7dd9      	ldrb	r1, [r3, #23]
      motor_position |= CanHandle->pRxMsg->Data[2]; motor_position <<=8;
 8007f12:	7d98      	ldrb	r0, [r3, #22]
 8007f14:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
      motor_position |= CanHandle->pRxMsg->Data[1]; motor_position <<=8;
 8007f18:	7d59      	ldrb	r1, [r3, #21]
 8007f1a:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
      motor_position |= CanHandle->pRxMsg->Data[0];
 8007f1e:	7d19      	ldrb	r1, [r3, #20]
 8007f20:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8007f24:	481c      	ldr	r0, [pc, #112]	; (8007f98 <HAL_CAN_RxCpltCallback+0x124>)
 8007f26:	6001      	str	r1, [r0, #0]
      can_status|=0x0002;
 8007f28:	481a      	ldr	r0, [pc, #104]	; (8007f94 <HAL_CAN_RxCpltCallback+0x120>)
 8007f2a:	6801      	ldr	r1, [r0, #0]
 8007f2c:	f041 0102 	orr.w	r1, r1, #2
 8007f30:	6001      	str	r1, [r0, #0]
 8007f32:	e7bd      	b.n	8007eb0 <HAL_CAN_RxCpltCallback+0x3c>
      motor_geschw  = CanHandle->pRxMsg->Data[7]; motor_geschw <<=8;
 8007f34:	7ed9      	ldrb	r1, [r3, #27]
      motor_geschw |= CanHandle->pRxMsg->Data[6]; motor_geschw <<=8;
 8007f36:	7e98      	ldrb	r0, [r3, #26]
 8007f38:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
      motor_geschw |= CanHandle->pRxMsg->Data[5]; motor_geschw <<=8;
 8007f3c:	7e59      	ldrb	r1, [r3, #25]
 8007f3e:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
      motor_geschw |= CanHandle->pRxMsg->Data[4];
 8007f42:	7e19      	ldrb	r1, [r3, #24]
 8007f44:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8007f48:	4814      	ldr	r0, [pc, #80]	; (8007f9c <HAL_CAN_RxCpltCallback+0x128>)
 8007f4a:	6001      	str	r1, [r0, #0]
      can_status|=0x0004;  
 8007f4c:	4811      	ldr	r0, [pc, #68]	; (8007f94 <HAL_CAN_RxCpltCallback+0x120>)
 8007f4e:	6801      	ldr	r1, [r0, #0]
 8007f50:	f041 0104 	orr.w	r1, r1, #4
 8007f54:	6001      	str	r1, [r0, #0]
 8007f56:	e7b0      	b.n	8007eba <HAL_CAN_RxCpltCallback+0x46>
      can_status|=0x0008;
 8007f58:	480e      	ldr	r0, [pc, #56]	; (8007f94 <HAL_CAN_RxCpltCallback+0x120>)
 8007f5a:	6801      	ldr	r1, [r0, #0]
 8007f5c:	f041 0108 	orr.w	r1, r1, #8
 8007f60:	6001      	str	r1, [r0, #0]
 8007f62:	e7af      	b.n	8007ec4 <HAL_CAN_RxCpltCallback+0x50>
      can_status|=0x0010;
 8007f64:	4a0b      	ldr	r2, [pc, #44]	; (8007f94 <HAL_CAN_RxCpltCallback+0x120>)
 8007f66:	6813      	ldr	r3, [r2, #0]
 8007f68:	f043 0310 	orr.w	r3, r3, #16
 8007f6c:	6013      	str	r3, [r2, #0]
 8007f6e:	e7ae      	b.n	8007ece <HAL_CAN_RxCpltCallback+0x5a>
  printf("receiver error interrupt\n");
 8007f70:	480b      	ldr	r0, [pc, #44]	; (8007fa0 <HAL_CAN_RxCpltCallback+0x12c>)
 8007f72:	f001 fcd9 	bl	8009928 <puts>
}
 8007f76:	e7b0      	b.n	8007eda <HAL_CAN_RxCpltCallback+0x66>
 8007f78:	0800d2ac 	.word	0x0800d2ac
 8007f7c:	20000004 	.word	0x20000004
 8007f80:	20000244 	.word	0x20000244
 8007f84:	200014ec 	.word	0x200014ec
 8007f88:	200013b0 	.word	0x200013b0
 8007f8c:	200012dc 	.word	0x200012dc
 8007f90:	20001438 	.word	0x20001438
 8007f94:	200014d8 	.word	0x200014d8
 8007f98:	200012d8 	.word	0x200012d8
 8007f9c:	200014a4 	.word	0x200014a4
 8007fa0:	0800d2b4 	.word	0x0800d2b4

08007fa4 <_write>:

 



 int _write(int file, char *ptr, int len) {
 8007fa4:	b430      	push	{r4, r5}
   /* Implement your write code here, this is used by puts and printf for example */
   for (int i = 0; i < len; i++)
 8007fa6:	2400      	movs	r4, #0
 8007fa8:	e001      	b.n	8007fae <_write+0xa>
 8007faa:	3401      	adds	r4, #1
     ITM_SendChar((*ptr++));
 8007fac:	4629      	mov	r1, r5
   for (int i = 0; i < len; i++)
 8007fae:	4294      	cmp	r4, r2
 8007fb0:	da18      	bge.n	8007fe4 <_write+0x40>
     ITM_SendChar((*ptr++));
 8007fb2:	1c4d      	adds	r5, r1, #1
 8007fb4:	7809      	ldrb	r1, [r1, #0]

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8007fb6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007fba:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007fbe:	f013 0f01 	tst.w	r3, #1
 8007fc2:	d0f2      	beq.n	8007faa <_write+0x6>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 8007fc4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007fc8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8007fcc:	f013 0f01 	tst.w	r3, #1
 8007fd0:	d0eb      	beq.n	8007faa <_write+0x6>
  {
    while (ITM->PORT[0].u32 == 0);
 8007fd2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d0fa      	beq.n	8007fd2 <_write+0x2e>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8007fdc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007fe0:	7019      	strb	r1, [r3, #0]
 8007fe2:	e7e2      	b.n	8007faa <_write+0x6>
   return len;
 }
 8007fe4:	4610      	mov	r0, r2
 8007fe6:	bc30      	pop	{r4, r5}
 8007fe8:	4770      	bx	lr

08007fea <wait_ms1>:
int set_position(void) ;
int set_strom_ru(void); 
int set_strom(void) ;


void wait_ms1(int msec) {
 8007fea:	b508      	push	{r3, lr}
  //timer_m=0;
  //while(timer_m < msec) {
 // }
  wait_ms(msec);
 8007fec:	f7fe ffc2 	bl	8006f74 <wait_ms>
 8007ff0:	bd08      	pop	{r3, pc}

08007ff2 <set_motor_power_on>:
     // }
   //}
 return erg;
}

int set_motor_power_on(void) {
 8007ff2:	b530      	push	{r4, r5, lr}
 8007ff4:	b083      	sub	sp, #12
 int erg = 0;
 int i;
 int j;
 init_sdo();
 8007ff6:	f7fc f86f 	bl	80040d8 <init_sdo>
  i = sdo_send (1,0x6060, 0,0x01,1);
 8007ffa:	2001      	movs	r0, #1
 8007ffc:	9000      	str	r0, [sp, #0]
 8007ffe:	4603      	mov	r3, r0
 8008000:	2200      	movs	r2, #0
 8008002:	f246 0160 	movw	r1, #24672	; 0x6060
 8008006:	f7fc f907 	bl	8004218 <sdo_send>
 800800a:	4604      	mov	r4, r0
  wait_ms1(2);
 800800c:	2002      	movs	r0, #2
 800800e:	f7ff ffec 	bl	8007fea <wait_ms1>
  if ( i==1) {  
 8008012:	2c01      	cmp	r4, #1
 8008014:	d005      	beq.n	8008022 <set_motor_power_on+0x30>
 int erg = 0;
 8008016:	2400      	movs	r4, #0
            }
          }
       
      }
    }
 if ( erg ==1) {
 8008018:	2c01      	cmp	r4, #1
 800801a:	d045      	beq.n	80080a8 <set_motor_power_on+0xb6>
    i &= 0xfffffffe;
    sdo_send (1,0x3202, 0,i,4); // Close loop off
    wait_ms1(2);
 }
 return erg;
 }
 800801c:	4620      	mov	r0, r4
 800801e:	b003      	add	sp, #12
 8008020:	bd30      	pop	{r4, r5, pc}
      i= sdo_reseive(1,0x6041,0);
 8008022:	2200      	movs	r2, #0
 8008024:	f246 0141 	movw	r1, #24641	; 0x6041
 8008028:	2001      	movs	r0, #1
 800802a:	f7fc f86d 	bl	8004108 <sdo_reseive>
      wait_ms1(2);
 800802e:	2002      	movs	r0, #2
 8008030:	f7ff ffdb 	bl	8007fea <wait_ms1>
      i= sdo_send (1,0x6040, 0,0x0080,2); 
 8008034:	2302      	movs	r3, #2
 8008036:	9300      	str	r3, [sp, #0]
 8008038:	2380      	movs	r3, #128	; 0x80
 800803a:	2200      	movs	r2, #0
 800803c:	f246 0140 	movw	r1, #24640	; 0x6040
 8008040:	2001      	movs	r0, #1
 8008042:	f7fc f8e9 	bl	8004218 <sdo_send>
      if ( i==1) {
 8008046:	2801      	cmp	r0, #1
 8008048:	d001      	beq.n	800804e <set_motor_power_on+0x5c>
 int erg = 0;
 800804a:	2400      	movs	r4, #0
 800804c:	e7e4      	b.n	8008018 <set_motor_power_on+0x26>
         wait_ms1(2);
 800804e:	2002      	movs	r0, #2
 8008050:	f7ff ffcb 	bl	8007fea <wait_ms1>
         i= sdo_send (1,0x2031, 0,0x834,4);
 8008054:	2304      	movs	r3, #4
 8008056:	9300      	str	r3, [sp, #0]
 8008058:	f640 0334 	movw	r3, #2100	; 0x834
 800805c:	2200      	movs	r2, #0
 800805e:	f242 0131 	movw	r1, #8241	; 0x2031
 8008062:	2001      	movs	r0, #1
 8008064:	f7fc f8d8 	bl	8004218 <sdo_send>
         if ( i==1) {
 8008068:	2801      	cmp	r0, #1
 800806a:	d001      	beq.n	8008070 <set_motor_power_on+0x7e>
 int erg = 0;
 800806c:	2400      	movs	r4, #0
 800806e:	e7d3      	b.n	8008018 <set_motor_power_on+0x26>
            i = sdo_send (1,0x6040, 0,0x0006,2); 
 8008070:	2402      	movs	r4, #2
 8008072:	9400      	str	r4, [sp, #0]
 8008074:	2306      	movs	r3, #6
 8008076:	2200      	movs	r2, #0
 8008078:	f246 0140 	movw	r1, #24640	; 0x6040
 800807c:	f7fc f8cc 	bl	8004218 <sdo_send>
 8008080:	4605      	mov	r5, r0
            wait_ms1(2);
 8008082:	4620      	mov	r0, r4
 8008084:	f7ff ffb1 	bl	8007fea <wait_ms1>
            if ( i==1) {
 8008088:	2d01      	cmp	r5, #1
 800808a:	d001      	beq.n	8008090 <set_motor_power_on+0x9e>
 int erg = 0;
 800808c:	2400      	movs	r4, #0
 800808e:	e7c3      	b.n	8008018 <set_motor_power_on+0x26>
              i= sdo_reseive(1,0x6041,0);
 8008090:	2200      	movs	r2, #0
 8008092:	f246 0141 	movw	r1, #24641	; 0x6041
 8008096:	2001      	movs	r0, #1
 8008098:	f7fc f836 	bl	8004108 <sdo_reseive>
              i &= 0x000f;
 800809c:	f000 040f 	and.w	r4, r0, #15
              if ( i == 0x001) { erg = 1;}
 80080a0:	2c01      	cmp	r4, #1
 80080a2:	d0b9      	beq.n	8008018 <set_motor_power_on+0x26>
 int erg = 0;
 80080a4:	2400      	movs	r4, #0
 80080a6:	e7b7      	b.n	8008018 <set_motor_power_on+0x26>
    i = sdo_reseive(1,0x3202,0);
 80080a8:	2200      	movs	r2, #0
 80080aa:	f243 2102 	movw	r1, #12802	; 0x3202
 80080ae:	2001      	movs	r0, #1
 80080b0:	f7fc f82a 	bl	8004108 <sdo_reseive>
 80080b4:	4605      	mov	r5, r0
    wait_ms1(2);
 80080b6:	2002      	movs	r0, #2
 80080b8:	f7ff ff97 	bl	8007fea <wait_ms1>
    sdo_send (1,0x3202, 0,i,4); // Close loop off
 80080bc:	2304      	movs	r3, #4
 80080be:	9300      	str	r3, [sp, #0]
 80080c0:	f025 0301 	bic.w	r3, r5, #1
 80080c4:	2200      	movs	r2, #0
 80080c6:	f243 2102 	movw	r1, #12802	; 0x3202
 80080ca:	2001      	movs	r0, #1
 80080cc:	f7fc f8a4 	bl	8004218 <sdo_send>
    wait_ms1(2);
 80080d0:	2002      	movs	r0, #2
 80080d2:	f7ff ff8a 	bl	8007fea <wait_ms1>
 return erg;
 80080d6:	e7a1      	b.n	800801c <set_motor_power_on+0x2a>

080080d8 <set_motor_power_off>:

int set_motor_power_off(void) {
 80080d8:	b510      	push	{r4, lr}
 80080da:	b082      	sub	sp, #8
int i;
 int erg = 0;
  i = sdo_send (1,0x6040, 0,0x0000,2); 
 80080dc:	2302      	movs	r3, #2
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	2300      	movs	r3, #0
 80080e2:	461a      	mov	r2, r3
 80080e4:	f246 0140 	movw	r1, #24640	; 0x6040
 80080e8:	2001      	movs	r0, #1
 80080ea:	f7fc f895 	bl	8004218 <sdo_send>
 80080ee:	4604      	mov	r4, r0
  if( i==1) { erg =1; }
 80080f0:	2801      	cmp	r0, #1
 80080f2:	d000      	beq.n	80080f6 <set_motor_power_off+0x1e>
 int erg = 0;
 80080f4:	2400      	movs	r4, #0
  wait_ms1(2);
 80080f6:	2002      	movs	r0, #2
 80080f8:	f7ff ff77 	bl	8007fea <wait_ms1>
 return erg;
 }
 80080fc:	4620      	mov	r0, r4
 80080fe:	b002      	add	sp, #8
 8008100:	bd10      	pop	{r4, pc}
	...

08008104 <set_motor_entlage_links>:


int set_motor_entlage_links(void) {
 8008104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008108:	b082      	sub	sp, #8
 int erg = -1;
int j,k,i,z,l;
int ende;
 if (set_motor_power_on() ==1) {
 800810a:	f7ff ff72 	bl	8007ff2 <set_motor_power_on>
 800810e:	2801      	cmp	r0, #1
 8008110:	f040 811a 	bne.w	8008348 <set_motor_entlage_links+0x244>
 8008114:	4682      	mov	sl, r0
//#ifdef debug_print
  printf("endlage links");
 8008116:	488f      	ldr	r0, [pc, #572]	; (8008354 <set_motor_entlage_links+0x250>)
 8008118:	f001 fb92 	bl	8009840 <iprintf>
//#endif
    i = sdo_reseive(1,0x3202,0);
 800811c:	2200      	movs	r2, #0
 800811e:	f243 2102 	movw	r1, #12802	; 0x3202
 8008122:	2001      	movs	r0, #1
 8008124:	f7fb fff0 	bl	8004108 <sdo_reseive>
 8008128:	4605      	mov	r5, r0
    wait_ms1(2);
 800812a:	2002      	movs	r0, #2
 800812c:	f7ff ff5d 	bl	8007fea <wait_ms1>
   // debug_printf("object 3202= %x \n",i);
    i |= 0x00000001;
    i &= 0xfffffffe;
    sdo_send (1,0x3202, 0,i,4); // Close loop
 8008130:	2404      	movs	r4, #4
 8008132:	9400      	str	r4, [sp, #0]
 8008134:	f025 0301 	bic.w	r3, r5, #1
 8008138:	2200      	movs	r2, #0
 800813a:	f243 2102 	movw	r1, #12802	; 0x3202
 800813e:	2001      	movs	r0, #1
 8008140:	f7fc f86a 	bl	8004218 <sdo_send>
    wait_ms1(2);
 8008144:	2002      	movs	r0, #2
 8008146:	f7ff ff50 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6065,0); // Strom auslesen
 800814a:	2200      	movs	r2, #0
 800814c:	f246 0165 	movw	r1, #24677	; 0x6065
 8008150:	2001      	movs	r0, #1
 8008152:	f7fb ffd9 	bl	8004108 <sdo_reseive>
    wait_ms1(2);
 8008156:	2002      	movs	r0, #2
 8008158:	f7ff ff47 	bl	8007fea <wait_ms1>
    i = sdo_send (1,0x6065, 0,50,4);
 800815c:	9400      	str	r4, [sp, #0]
 800815e:	2332      	movs	r3, #50	; 0x32
 8008160:	2200      	movs	r2, #0
 8008162:	f246 0165 	movw	r1, #24677	; 0x6065
 8008166:	2001      	movs	r0, #1
 8008168:	f7fc f856 	bl	8004218 <sdo_send>
    wait_ms1(2);
 800816c:	2002      	movs	r0, #2
 800816e:	f7ff ff3c 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6065,0); // Strom auslesen
 8008172:	2200      	movs	r2, #0
 8008174:	f246 0165 	movw	r1, #24677	; 0x6065
 8008178:	2001      	movs	r0, #1
 800817a:	f7fb ffc5 	bl	8004108 <sdo_reseive>
    wait_ms1(2);
 800817e:	2002      	movs	r0, #2
 8008180:	f7ff ff33 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x2031,0); // Strom auslesen
 8008184:	2200      	movs	r2, #0
 8008186:	f242 0131 	movw	r1, #8241	; 0x2031
 800818a:	2001      	movs	r0, #1
 800818c:	f7fb ffbc 	bl	8004108 <sdo_reseive>
    j /= teiler;
    wait_ms1(2);
 8008190:	2002      	movs	r0, #2
 8008192:	f7ff ff2a 	bl	8007fea <wait_ms1>
    j = rampe1.startstrom;
 8008196:	4b70      	ldr	r3, [pc, #448]	; (8008358 <set_motor_entlage_links+0x254>)
 8008198:	f8d3 52a8 	ldr.w	r5, [r3, #680]	; 0x2a8
    i = sdo_send (1,0x2031, 0,j,4); i <<=1; // Strom 210 mA
 800819c:	9400      	str	r4, [sp, #0]
 800819e:	462b      	mov	r3, r5
 80081a0:	2200      	movs	r2, #0
 80081a2:	f242 0131 	movw	r1, #8241	; 0x2031
 80081a6:	2001      	movs	r0, #1
 80081a8:	f7fc f836 	bl	8004218 <sdo_send>
    wait_ms1(2);
 80081ac:	2002      	movs	r0, #2
 80081ae:	f7ff ff1c 	bl	8007fea <wait_ms1>
    k = sdo_reseive(1,0x2031,0);
 80081b2:	2200      	movs	r2, #0
 80081b4:	f242 0131 	movw	r1, #8241	; 0x2031
 80081b8:	2001      	movs	r0, #1
 80081ba:	f7fb ffa5 	bl	8004108 <sdo_reseive>
 80081be:	4604      	mov	r4, r0
    wait_ms1(2);
 80081c0:	2002      	movs	r0, #2
 80081c2:	f7ff ff12 	bl	8007fea <wait_ms1>
  l= sdo_send (1,0x607e, 0,0x00,1);  
 80081c6:	2001      	movs	r0, #1
 80081c8:	9000      	str	r0, [sp, #0]
 80081ca:	2300      	movs	r3, #0
 80081cc:	461a      	mov	r2, r3
 80081ce:	f246 017e 	movw	r1, #24702	; 0x607e
 80081d2:	f7fc f821 	bl	8004218 <sdo_send>
  wait_ms1(2);
 80081d6:	2002      	movs	r0, #2
 80081d8:	f7ff ff07 	bl	8007fea <wait_ms1>

    if ( k==j) { j =1;
 80081dc:	42a5      	cmp	r5, r4
 80081de:	f040 80b6 	bne.w	800834e <set_motor_entlage_links+0x24a>
        j|= sdo_send (1,0x6060, 0,0x02,1);     j <<=1;
 80081e2:	2501      	movs	r5, #1
 80081e4:	9500      	str	r5, [sp, #0]
 80081e6:	2302      	movs	r3, #2
 80081e8:	2200      	movs	r2, #0
 80081ea:	f246 0160 	movw	r1, #24672	; 0x6060
 80081ee:	4628      	mov	r0, r5
 80081f0:	f7fc f812 	bl	8004218 <sdo_send>
 80081f4:	40a8      	lsls	r0, r5
 80081f6:	f040 0702 	orr.w	r7, r0, #2
        wait_ms1(2);
 80081fa:	2002      	movs	r0, #2
 80081fc:	f7ff fef5 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6042, 0,100,2);      j <<=1;
 8008200:	2402      	movs	r4, #2
 8008202:	9400      	str	r4, [sp, #0]
 8008204:	2364      	movs	r3, #100	; 0x64
 8008206:	2200      	movs	r2, #0
 8008208:	f246 0142 	movw	r1, #24642	; 0x6042
 800820c:	4628      	mov	r0, r5
 800820e:	f7fc f803 	bl	8004218 <sdo_send>
 8008212:	4307      	orrs	r7, r0
 8008214:	40af      	lsls	r7, r5
        wait_ms1(2);
 8008216:	4620      	mov	r0, r4
 8008218:	f7ff fee7 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6040, 0,0x0006,2);     j <<=1;
 800821c:	9400      	str	r4, [sp, #0]
 800821e:	2306      	movs	r3, #6
 8008220:	2200      	movs	r2, #0
 8008222:	f246 0140 	movw	r1, #24640	; 0x6040
 8008226:	4628      	mov	r0, r5
 8008228:	f7fb fff6 	bl	8004218 <sdo_send>
 800822c:	4307      	orrs	r7, r0
 800822e:	40af      	lsls	r7, r5
        wait_ms1(2);
 8008230:	4620      	mov	r0, r4
 8008232:	f7ff feda 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6040, 0,0x0007,2);     j <<=1;
 8008236:	9400      	str	r4, [sp, #0]
 8008238:	2307      	movs	r3, #7
 800823a:	2200      	movs	r2, #0
 800823c:	f246 0140 	movw	r1, #24640	; 0x6040
 8008240:	4628      	mov	r0, r5
 8008242:	f7fb ffe9 	bl	8004218 <sdo_send>
 8008246:	4307      	orrs	r7, r0
 8008248:	40af      	lsls	r7, r5
        wait_ms1(2);
 800824a:	4620      	mov	r0, r4
 800824c:	f7ff fecd 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6040, 0,0x000f,2);     j <<=1;
 8008250:	9400      	str	r4, [sp, #0]
 8008252:	230f      	movs	r3, #15
 8008254:	2200      	movs	r2, #0
 8008256:	f246 0140 	movw	r1, #24640	; 0x6040
 800825a:	4628      	mov	r0, r5
 800825c:	f7fb ffdc 	bl	8004218 <sdo_send>
 8008260:	4307      	orrs	r7, r0
 8008262:	40af      	lsls	r7, r5
        wait_ms1(2);
 8008264:	4620      	mov	r0, r4
 8008266:	f7ff fec0 	bl	8007fea <wait_ms1>
        ende =0;
        z=0;
         
         l =  sdo_reseive(1,0x6063,0);
 800826a:	2200      	movs	r2, #0
 800826c:	f246 0163 	movw	r1, #24675	; 0x6063
 8008270:	4628      	mov	r0, r5
 8008272:	f7fb ff49 	bl	8004108 <sdo_reseive>
 8008276:	4680      	mov	r8, r0
          wait_ms1(10);
 8008278:	200a      	movs	r0, #10
 800827a:	f7ff feb6 	bl	8007fea <wait_ms1>
        ende =0;
 800827e:	2500      	movs	r5, #0
        while (ende ==0) {
 8008280:	e005      	b.n	800828e <set_motor_entlage_links+0x18a>
           k =  sdo_reseive(1,0x6063,0); // fehler auslesen
//           debug_printf("Position = %x  \n",k);
           wait_ms1(2);
            z =  sdo_reseive(1,0x1001,0); // fehler auslesen
//           debug_printf("fehler = %x  \n",z);
           if(k == l ) { ende =1; }
 8008282:	46d1      	mov	r9, sl
 8008284:	4646      	mov	r6, r8
 8008286:	e017      	b.n	80082b8 <set_motor_entlage_links+0x1b4>
           else {l = k;}
           wait_ms1(20);
           z++;
           if(z > 3000) { j=0; ende =1; }
 8008288:	462f      	mov	r7, r5
 800828a:	4655      	mov	r5, sl
 800828c:	46b0      	mov	r8, r6
        while (ende ==0) {
 800828e:	b9ed      	cbnz	r5, 80082cc <set_motor_entlage_links+0x1c8>
           k =  sdo_reseive(1,0x6063,0); // fehler auslesen
 8008290:	2200      	movs	r2, #0
 8008292:	f246 0163 	movw	r1, #24675	; 0x6063
 8008296:	2001      	movs	r0, #1
 8008298:	f7fb ff36 	bl	8004108 <sdo_reseive>
 800829c:	4606      	mov	r6, r0
           wait_ms1(2);
 800829e:	2002      	movs	r0, #2
 80082a0:	f7ff fea3 	bl	8007fea <wait_ms1>
            z =  sdo_reseive(1,0x1001,0); // fehler auslesen
 80082a4:	2200      	movs	r2, #0
 80082a6:	f241 0101 	movw	r1, #4097	; 0x1001
 80082aa:	2001      	movs	r0, #1
 80082ac:	f7fb ff2c 	bl	8004108 <sdo_reseive>
 80082b0:	4604      	mov	r4, r0
           if(k == l ) { ende =1; }
 80082b2:	45b0      	cmp	r8, r6
 80082b4:	d0e5      	beq.n	8008282 <set_motor_entlage_links+0x17e>
 80082b6:	46a9      	mov	r9, r5
           wait_ms1(20);
 80082b8:	2014      	movs	r0, #20
 80082ba:	f7ff fe96 	bl	8007fea <wait_ms1>
           z++;
 80082be:	3401      	adds	r4, #1
           if(z > 3000) { j=0; ende =1; }
 80082c0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80082c4:	429c      	cmp	r4, r3
 80082c6:	dcdf      	bgt.n	8008288 <set_motor_entlage_links+0x184>
 80082c8:	464d      	mov	r5, r9
 80082ca:	e7df      	b.n	800828c <set_motor_entlage_links+0x188>
        }
        j|= sdo_send (1,0x6040, 0,0x0000,2);
 80082cc:	2402      	movs	r4, #2
 80082ce:	9400      	str	r4, [sp, #0]
 80082d0:	2300      	movs	r3, #0
 80082d2:	461a      	mov	r2, r3
 80082d4:	f246 0140 	movw	r1, #24640	; 0x6040
 80082d8:	2001      	movs	r0, #1
 80082da:	f7fb ff9d 	bl	8004218 <sdo_send>
 80082de:	4307      	orrs	r7, r0
        wait_ms1(2);
 80082e0:	4620      	mov	r0, r4
 80082e2:	f7ff fe82 	bl	8007fea <wait_ms1>
        if( j ==   0x3f) { erg =1; }
 80082e6:	2f3f      	cmp	r7, #63	; 0x3f
 80082e8:	d001      	beq.n	80082ee <set_motor_entlage_links+0x1ea>
 int erg = -1;
 80082ea:	f04f 35ff 	mov.w	r5, #4294967295
        l = sdo_reseive(1,0x6064,0);
 80082ee:	2200      	movs	r2, #0
 80082f0:	f246 0164 	movw	r1, #24676	; 0x6064
 80082f4:	2001      	movs	r0, #1
 80082f6:	f7fb ff07 	bl	8004108 <sdo_reseive>
        entlage_links= l;
        if ( entlage_links > 0 ) { entlage_links -= 1000;}
 80082fa:	1e04      	subs	r4, r0, #0
 80082fc:	dd1f      	ble.n	800833e <set_motor_entlage_links+0x23a>
 80082fe:	f5a4 737a 	sub.w	r3, r4, #1000	; 0x3e8
 8008302:	4a16      	ldr	r2, [pc, #88]	; (800835c <set_motor_entlage_links+0x258>)
 8008304:	6013      	str	r3, [r2, #0]
        else { entlage_links +=1000;}
//#ifdef debug_print
  printf("Position = %d \n",l);
 8008306:	4621      	mov	r1, r4
 8008308:	4815      	ldr	r0, [pc, #84]	; (8008360 <set_motor_entlage_links+0x25c>)
 800830a:	f001 fa99 	bl	8009840 <iprintf>
//#endif
        wait_ms1(2);
 800830e:	2002      	movs	r0, #2
 8008310:	f7ff fe6b 	bl	8007fea <wait_ms1>
        sdo_send (1,0x607c, 0,l,4);
 8008314:	2304      	movs	r3, #4
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	4623      	mov	r3, r4
 800831a:	2200      	movs	r2, #0
 800831c:	f246 017c 	movw	r1, #24700	; 0x607c
 8008320:	2001      	movs	r0, #1
 8008322:	f7fb ff79 	bl	8004218 <sdo_send>
        l = sdo_reseive(1,0x6063,0);
 8008326:	2200      	movs	r2, #0
 8008328:	f246 0163 	movw	r1, #24675	; 0x6063
 800832c:	2001      	movs	r0, #1
 800832e:	f7fb feeb 	bl	8004108 <sdo_reseive>
//  debug_printf("Position = %d \n",l);
        my_position=l;
 8008332:	4b0c      	ldr	r3, [pc, #48]	; (8008364 <set_motor_entlage_links+0x260>)
 8008334:	6018      	str	r0, [r3, #0]
           
    }  
  }
 
 return erg;
 }
 8008336:	4628      	mov	r0, r5
 8008338:	b002      	add	sp, #8
 800833a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        else { entlage_links +=1000;}
 800833e:	f504 737a 	add.w	r3, r4, #1000	; 0x3e8
 8008342:	4a06      	ldr	r2, [pc, #24]	; (800835c <set_motor_entlage_links+0x258>)
 8008344:	6013      	str	r3, [r2, #0]
 8008346:	e7de      	b.n	8008306 <set_motor_entlage_links+0x202>
 int erg = -1;
 8008348:	f04f 35ff 	mov.w	r5, #4294967295
 800834c:	e7f3      	b.n	8008336 <set_motor_entlage_links+0x232>
 800834e:	f04f 35ff 	mov.w	r5, #4294967295
 return erg;
 8008352:	e7f0      	b.n	8008336 <set_motor_entlage_links+0x232>
 8008354:	0800d400 	.word	0x0800d400
 8008358:	20000b2c 	.word	0x20000b2c
 800835c:	20000afc 	.word	0x20000afc
 8008360:	0800d39c 	.word	0x0800d39c
 8008364:	20001078 	.word	0x20001078

08008368 <set_motor_entlage_rechts>:

int set_motor_entlage_rechts(void) {
 8008368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800836c:	b082      	sub	sp, #8
int erg = -1;
int j,k,i,z,l;
int ende;
 if (set_motor_power_on() ==1) {
 800836e:	f7ff fe40 	bl	8007ff2 <set_motor_power_on>
 8008372:	2801      	cmp	r0, #1
 8008374:	f040 811c 	bne.w	80085b0 <set_motor_entlage_rechts+0x248>
 8008378:	4682      	mov	sl, r0
 //#ifdef debug_print
   printf("endlage rechts");
 800837a:	4890      	ldr	r0, [pc, #576]	; (80085bc <set_motor_entlage_rechts+0x254>)
 800837c:	f001 fa60 	bl	8009840 <iprintf>
 //#endif
    i = sdo_reseive(1,0x3202,0);
 8008380:	2200      	movs	r2, #0
 8008382:	f243 2102 	movw	r1, #12802	; 0x3202
 8008386:	2001      	movs	r0, #1
 8008388:	f7fb febe 	bl	8004108 <sdo_reseive>
 800838c:	4605      	mov	r5, r0
    wait_ms1(2);
 800838e:	2002      	movs	r0, #2
 8008390:	f7ff fe2b 	bl	8007fea <wait_ms1>
   // debug_printf("object 3202= %x \n",i);
    i |= 1;
    sdo_send (1,0x3202, 0,i,4); // Close loop
 8008394:	2404      	movs	r4, #4
 8008396:	9400      	str	r4, [sp, #0]
 8008398:	f045 0301 	orr.w	r3, r5, #1
 800839c:	2200      	movs	r2, #0
 800839e:	f243 2102 	movw	r1, #12802	; 0x3202
 80083a2:	2001      	movs	r0, #1
 80083a4:	f7fb ff38 	bl	8004218 <sdo_send>
    wait_ms1(2);
 80083a8:	2002      	movs	r0, #2
 80083aa:	f7ff fe1e 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6065,0); // Strom auslesen
 80083ae:	2200      	movs	r2, #0
 80083b0:	f246 0165 	movw	r1, #24677	; 0x6065
 80083b4:	2001      	movs	r0, #1
 80083b6:	f7fb fea7 	bl	8004108 <sdo_reseive>
    wait_ms1(2);
 80083ba:	2002      	movs	r0, #2
 80083bc:	f7ff fe15 	bl	8007fea <wait_ms1>
    i = sdo_send (1,0x6065, 0,50,4);
 80083c0:	9400      	str	r4, [sp, #0]
 80083c2:	2332      	movs	r3, #50	; 0x32
 80083c4:	2200      	movs	r2, #0
 80083c6:	f246 0165 	movw	r1, #24677	; 0x6065
 80083ca:	2001      	movs	r0, #1
 80083cc:	f7fb ff24 	bl	8004218 <sdo_send>
    wait_ms1(2);
 80083d0:	2002      	movs	r0, #2
 80083d2:	f7ff fe0a 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6065,0); // Strom auslesen
 80083d6:	2200      	movs	r2, #0
 80083d8:	f246 0165 	movw	r1, #24677	; 0x6065
 80083dc:	2001      	movs	r0, #1
 80083de:	f7fb fe93 	bl	8004108 <sdo_reseive>
    wait_ms1(2);
 80083e2:	2002      	movs	r0, #2
 80083e4:	f7ff fe01 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x2031,0); // Strom auslesen
 80083e8:	2200      	movs	r2, #0
 80083ea:	f242 0131 	movw	r1, #8241	; 0x2031
 80083ee:	2001      	movs	r0, #1
 80083f0:	f7fb fe8a 	bl	8004108 <sdo_reseive>
    j /= teiler;
    wait_ms1(2);
 80083f4:	2002      	movs	r0, #2
 80083f6:	f7ff fdf8 	bl	8007fea <wait_ms1>
    j = rampe1.startstrom;
 80083fa:	4b71      	ldr	r3, [pc, #452]	; (80085c0 <set_motor_entlage_rechts+0x258>)
 80083fc:	f8d3 52a8 	ldr.w	r5, [r3, #680]	; 0x2a8
    i = sdo_send (1,0x2031, 0,j,4); i <<=1; // Strom 210 mA
 8008400:	9400      	str	r4, [sp, #0]
 8008402:	462b      	mov	r3, r5
 8008404:	2200      	movs	r2, #0
 8008406:	f242 0131 	movw	r1, #8241	; 0x2031
 800840a:	2001      	movs	r0, #1
 800840c:	f7fb ff04 	bl	8004218 <sdo_send>
    wait_ms1(2);
 8008410:	2002      	movs	r0, #2
 8008412:	f7ff fdea 	bl	8007fea <wait_ms1>
    k = sdo_reseive(1,0x2031,0);
 8008416:	2200      	movs	r2, #0
 8008418:	f242 0131 	movw	r1, #8241	; 0x2031
 800841c:	2001      	movs	r0, #1
 800841e:	f7fb fe73 	bl	8004108 <sdo_reseive>
 8008422:	4604      	mov	r4, r0
    wait_ms1(2);
 8008424:	2002      	movs	r0, #2
 8008426:	f7ff fde0 	bl	8007fea <wait_ms1>
  l= sdo_send (1,0x607e, 0,0xc0,1);  
 800842a:	2001      	movs	r0, #1
 800842c:	9000      	str	r0, [sp, #0]
 800842e:	23c0      	movs	r3, #192	; 0xc0
 8008430:	2200      	movs	r2, #0
 8008432:	f246 017e 	movw	r1, #24702	; 0x607e
 8008436:	f7fb feef 	bl	8004218 <sdo_send>
  wait_ms1(2);
 800843a:	2002      	movs	r0, #2
 800843c:	f7ff fdd5 	bl	8007fea <wait_ms1>

    if ( k==j) { j =1;
 8008440:	42a5      	cmp	r5, r4
 8008442:	f040 80b8 	bne.w	80085b6 <set_motor_entlage_rechts+0x24e>
        j|= sdo_send (1,0x6060, 0,0x02,1);     j <<=1;
 8008446:	2501      	movs	r5, #1
 8008448:	9500      	str	r5, [sp, #0]
 800844a:	2302      	movs	r3, #2
 800844c:	2200      	movs	r2, #0
 800844e:	f246 0160 	movw	r1, #24672	; 0x6060
 8008452:	4628      	mov	r0, r5
 8008454:	f7fb fee0 	bl	8004218 <sdo_send>
 8008458:	40a8      	lsls	r0, r5
 800845a:	f040 0702 	orr.w	r7, r0, #2
        wait_ms1(2);
 800845e:	2002      	movs	r0, #2
 8008460:	f7ff fdc3 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6042, 0,100,2);      j <<=1;
 8008464:	2402      	movs	r4, #2
 8008466:	9400      	str	r4, [sp, #0]
 8008468:	2364      	movs	r3, #100	; 0x64
 800846a:	2200      	movs	r2, #0
 800846c:	f246 0142 	movw	r1, #24642	; 0x6042
 8008470:	4628      	mov	r0, r5
 8008472:	f7fb fed1 	bl	8004218 <sdo_send>
 8008476:	4307      	orrs	r7, r0
 8008478:	40af      	lsls	r7, r5
        wait_ms1(2);
 800847a:	4620      	mov	r0, r4
 800847c:	f7ff fdb5 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6040, 0,0x0006,2);     j <<=1;
 8008480:	9400      	str	r4, [sp, #0]
 8008482:	2306      	movs	r3, #6
 8008484:	2200      	movs	r2, #0
 8008486:	f246 0140 	movw	r1, #24640	; 0x6040
 800848a:	4628      	mov	r0, r5
 800848c:	f7fb fec4 	bl	8004218 <sdo_send>
 8008490:	4307      	orrs	r7, r0
 8008492:	40af      	lsls	r7, r5
        wait_ms1(2);
 8008494:	4620      	mov	r0, r4
 8008496:	f7ff fda8 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6040, 0,0x0007,2);     j <<=1;
 800849a:	9400      	str	r4, [sp, #0]
 800849c:	2307      	movs	r3, #7
 800849e:	2200      	movs	r2, #0
 80084a0:	f246 0140 	movw	r1, #24640	; 0x6040
 80084a4:	4628      	mov	r0, r5
 80084a6:	f7fb feb7 	bl	8004218 <sdo_send>
 80084aa:	4307      	orrs	r7, r0
 80084ac:	40af      	lsls	r7, r5
        wait_ms1(2);
 80084ae:	4620      	mov	r0, r4
 80084b0:	f7ff fd9b 	bl	8007fea <wait_ms1>
        j|= sdo_send (1,0x6040, 0,0x000f,2);     j <<=1;
 80084b4:	9400      	str	r4, [sp, #0]
 80084b6:	230f      	movs	r3, #15
 80084b8:	2200      	movs	r2, #0
 80084ba:	f246 0140 	movw	r1, #24640	; 0x6040
 80084be:	4628      	mov	r0, r5
 80084c0:	f7fb feaa 	bl	8004218 <sdo_send>
 80084c4:	4307      	orrs	r7, r0
 80084c6:	40af      	lsls	r7, r5
        wait_ms1(2);
 80084c8:	4620      	mov	r0, r4
 80084ca:	f7ff fd8e 	bl	8007fea <wait_ms1>
        ende =0;
        z=0;
         
         l =  sdo_reseive(1,0x6063,0);
 80084ce:	2200      	movs	r2, #0
 80084d0:	f246 0163 	movw	r1, #24675	; 0x6063
 80084d4:	4628      	mov	r0, r5
 80084d6:	f7fb fe17 	bl	8004108 <sdo_reseive>
 80084da:	4680      	mov	r8, r0
          wait_ms1(10);
 80084dc:	200a      	movs	r0, #10
 80084de:	f7ff fd84 	bl	8007fea <wait_ms1>
        ende =0;
 80084e2:	2500      	movs	r5, #0
        while (ende ==0) {
 80084e4:	e005      	b.n	80084f2 <set_motor_entlage_rechts+0x18a>
           k =  sdo_reseive(1,0x6063,0); // fehler auslesen
//           debug_printf("Position = %x  %x  \n",k,l);
           wait_ms1(2);
            z =  sdo_reseive(1,0x1001,0); // fehler auslesen
   //        debug_printf("fehler = %x  \n",z);
           if(k == l ) { ende =1; }
 80084e6:	46d1      	mov	r9, sl
 80084e8:	4646      	mov	r6, r8
 80084ea:	e017      	b.n	800851c <set_motor_entlage_rechts+0x1b4>
           else {l = k;}
           wait_ms1(20);
           z++;
           if(z > 3000) { j=0; ende =1; }
 80084ec:	462f      	mov	r7, r5
 80084ee:	4655      	mov	r5, sl
 80084f0:	46b0      	mov	r8, r6
        while (ende ==0) {
 80084f2:	b9ed      	cbnz	r5, 8008530 <set_motor_entlage_rechts+0x1c8>
           k =  sdo_reseive(1,0x6063,0); // fehler auslesen
 80084f4:	2200      	movs	r2, #0
 80084f6:	f246 0163 	movw	r1, #24675	; 0x6063
 80084fa:	2001      	movs	r0, #1
 80084fc:	f7fb fe04 	bl	8004108 <sdo_reseive>
 8008500:	4606      	mov	r6, r0
           wait_ms1(2);
 8008502:	2002      	movs	r0, #2
 8008504:	f7ff fd71 	bl	8007fea <wait_ms1>
            z =  sdo_reseive(1,0x1001,0); // fehler auslesen
 8008508:	2200      	movs	r2, #0
 800850a:	f241 0101 	movw	r1, #4097	; 0x1001
 800850e:	2001      	movs	r0, #1
 8008510:	f7fb fdfa 	bl	8004108 <sdo_reseive>
 8008514:	4604      	mov	r4, r0
           if(k == l ) { ende =1; }
 8008516:	45b0      	cmp	r8, r6
 8008518:	d0e5      	beq.n	80084e6 <set_motor_entlage_rechts+0x17e>
 800851a:	46a9      	mov	r9, r5
           wait_ms1(20);
 800851c:	2014      	movs	r0, #20
 800851e:	f7ff fd64 	bl	8007fea <wait_ms1>
           z++;
 8008522:	3401      	adds	r4, #1
           if(z > 3000) { j=0; ende =1; }
 8008524:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008528:	429c      	cmp	r4, r3
 800852a:	dcdf      	bgt.n	80084ec <set_motor_entlage_rechts+0x184>
 800852c:	464d      	mov	r5, r9
 800852e:	e7df      	b.n	80084f0 <set_motor_entlage_rechts+0x188>
        }
        j|= sdo_send (1,0x6040, 0,0x0000,2);
 8008530:	2402      	movs	r4, #2
 8008532:	9400      	str	r4, [sp, #0]
 8008534:	2300      	movs	r3, #0
 8008536:	461a      	mov	r2, r3
 8008538:	f246 0140 	movw	r1, #24640	; 0x6040
 800853c:	2001      	movs	r0, #1
 800853e:	f7fb fe6b 	bl	8004218 <sdo_send>
 8008542:	4307      	orrs	r7, r0
        wait_ms1(2);
 8008544:	4620      	mov	r0, r4
 8008546:	f7ff fd50 	bl	8007fea <wait_ms1>
        if( j ==   0x3f) { erg =1; }
 800854a:	2f3f      	cmp	r7, #63	; 0x3f
 800854c:	d001      	beq.n	8008552 <set_motor_entlage_rechts+0x1ea>
int erg = -1;
 800854e:	f04f 35ff 	mov.w	r5, #4294967295
        l = sdo_reseive(1,0x6064,0);
 8008552:	2200      	movs	r2, #0
 8008554:	f246 0164 	movw	r1, #24676	; 0x6064
 8008558:	2001      	movs	r0, #1
 800855a:	f7fb fdd5 	bl	8004108 <sdo_reseive>
 800855e:	4604      	mov	r4, r0
        entlage_rechts= l;
 8008560:	4b18      	ldr	r3, [pc, #96]	; (80085c4 <set_motor_entlage_rechts+0x25c>)
 8008562:	6018      	str	r0, [r3, #0]
        my_position=l;
 8008564:	4b18      	ldr	r3, [pc, #96]	; (80085c8 <set_motor_entlage_rechts+0x260>)
 8008566:	6018      	str	r0, [r3, #0]
//#ifdef debug_print
  printf("Position = %d \n",l);
 8008568:	4e18      	ldr	r6, [pc, #96]	; (80085cc <set_motor_entlage_rechts+0x264>)
 800856a:	4601      	mov	r1, r0
 800856c:	4630      	mov	r0, r6
 800856e:	f001 f967 	bl	8009840 <iprintf>
//#endif
        wait_ms1(2);
 8008572:	2002      	movs	r0, #2
 8008574:	f7ff fd39 	bl	8007fea <wait_ms1>
        sdo_send (1,0x607c, 0,l,4);
 8008578:	2304      	movs	r3, #4
 800857a:	9300      	str	r3, [sp, #0]
 800857c:	4623      	mov	r3, r4
 800857e:	2200      	movs	r2, #0
 8008580:	f246 017c 	movw	r1, #24700	; 0x607c
 8008584:	2001      	movs	r0, #1
 8008586:	f7fb fe47 	bl	8004218 <sdo_send>
//        l = sdo_reseive(1,0x6063,0);
  printf("Position = %d \n",l);
 800858a:	4621      	mov	r1, r4
 800858c:	4630      	mov	r0, r6
 800858e:	f001 f957 	bl	8009840 <iprintf>
        //my_position=l;
         k= sdo_send (1,0x607e, 0,0x00,1);  
 8008592:	2001      	movs	r0, #1
 8008594:	9000      	str	r0, [sp, #0]
 8008596:	2300      	movs	r3, #0
 8008598:	461a      	mov	r2, r3
 800859a:	f246 017e 	movw	r1, #24702	; 0x607e
 800859e:	f7fb fe3b 	bl	8004218 <sdo_send>
  wait_ms1(2);
 80085a2:	2002      	movs	r0, #2
 80085a4:	f7ff fd21 	bl	8007fea <wait_ms1>

           
    }  
  }
  return erg;
}
 80085a8:	4628      	mov	r0, r5
 80085aa:	b002      	add	sp, #8
 80085ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
int erg = -1;
 80085b0:	f04f 35ff 	mov.w	r5, #4294967295
 80085b4:	e7f8      	b.n	80085a8 <set_motor_entlage_rechts+0x240>
 80085b6:	f04f 35ff 	mov.w	r5, #4294967295
  return erg;
 80085ba:	e7f5      	b.n	80085a8 <set_motor_entlage_rechts+0x240>
 80085bc:	0800d410 	.word	0x0800d410
 80085c0:	20000b2c 	.word	0x20000b2c
 80085c4:	20000ef4 	.word	0x20000ef4
 80085c8:	20001078 	.word	0x20001078
 80085cc:	0800d39c 	.word	0x0800d39c

080085d0 <set_motor_gesch>:
      if ( j== 0x007f) { erg =1; }
   }
 return  erg;

 }
int set_motor_gesch(int val ) {
 80085d0:	b530      	push	{r4, r5, lr}
 80085d2:	b083      	sub	sp, #12
 80085d4:	4604      	mov	r4, r0
 int erg = -1;
 int j;
     sdo_send (1,0x6081, 0,val,4); 
 80085d6:	2304      	movs	r3, #4
 80085d8:	9300      	str	r3, [sp, #0]
 80085da:	4603      	mov	r3, r0
 80085dc:	2200      	movs	r2, #0
 80085de:	f246 0181 	movw	r1, #24705	; 0x6081
 80085e2:	2001      	movs	r0, #1
 80085e4:	f7fb fe18 	bl	8004218 <sdo_send>
     wait_ms1(2);
 80085e8:	2002      	movs	r0, #2
 80085ea:	f7ff fcfe 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6081,0);
 80085ee:	2200      	movs	r2, #0
 80085f0:	f246 0181 	movw	r1, #24705	; 0x6081
 80085f4:	2001      	movs	r0, #1
 80085f6:	f7fb fd87 	bl	8004108 <sdo_reseive>
 80085fa:	4605      	mov	r5, r0
     wait_ms1(2);
 80085fc:	2002      	movs	r0, #2
 80085fe:	f7ff fcf4 	bl	8007fea <wait_ms1>
    if ( j == val) { erg =1; }
 8008602:	42ac      	cmp	r4, r5
 8008604:	d118      	bne.n	8008638 <set_motor_gesch+0x68>
 8008606:	2401      	movs	r4, #1
    sdo_send (1,0x6085, 0,200,4); 
 8008608:	2304      	movs	r3, #4
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	23c8      	movs	r3, #200	; 0xc8
 800860e:	2200      	movs	r2, #0
 8008610:	f246 0185 	movw	r1, #24709	; 0x6085
 8008614:	2001      	movs	r0, #1
 8008616:	f7fb fdff 	bl	8004218 <sdo_send>
     wait_ms1(2);
 800861a:	2002      	movs	r0, #2
 800861c:	f7ff fce5 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6085,0);
 8008620:	2200      	movs	r2, #0
 8008622:	f246 0185 	movw	r1, #24709	; 0x6085
 8008626:	2001      	movs	r0, #1
 8008628:	f7fb fd6e 	bl	8004108 <sdo_reseive>
    wait_ms1(2);
 800862c:	2002      	movs	r0, #2
 800862e:	f7ff fcdc 	bl	8007fea <wait_ms1>
  return erg;
}
 8008632:	4620      	mov	r0, r4
 8008634:	b003      	add	sp, #12
 8008636:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 8008638:	f04f 34ff 	mov.w	r4, #4294967295
 800863c:	e7e4      	b.n	8008608 <set_motor_gesch+0x38>

0800863e <set_mode>:
int set_mode(unsigned char val) {
 800863e:	b530      	push	{r4, r5, lr}
 8008640:	b083      	sub	sp, #12
 8008642:	4605      	mov	r5, r0
 int erg = -1;
 int j;


    sdo_send (1,0x6060, 0,val,1);
 8008644:	2401      	movs	r4, #1
 8008646:	9400      	str	r4, [sp, #0]
 8008648:	4603      	mov	r3, r0
 800864a:	2200      	movs	r2, #0
 800864c:	f246 0160 	movw	r1, #24672	; 0x6060
 8008650:	4620      	mov	r0, r4
 8008652:	f7fb fde1 	bl	8004218 <sdo_send>
      wait_ms1(2);
 8008656:	2002      	movs	r0, #2
 8008658:	f7ff fcc7 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6060,0);
 800865c:	2200      	movs	r2, #0
 800865e:	f246 0160 	movw	r1, #24672	; 0x6060
 8008662:	4620      	mov	r0, r4
 8008664:	f7fb fd50 	bl	8004108 <sdo_reseive>
 8008668:	4604      	mov	r4, r0
     wait_ms1(2);
 800866a:	2002      	movs	r0, #2
 800866c:	f7ff fcbd 	bl	8007fea <wait_ms1>
    if ( j == val) { erg =1; }
 8008670:	42a5      	cmp	r5, r4
 8008672:	d102      	bne.n	800867a <set_mode+0x3c>
 8008674:	2001      	movs	r0, #1
  return erg;
}
 8008676:	b003      	add	sp, #12
 8008678:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 800867a:	f04f 30ff 	mov.w	r0, #4294967295
 800867e:	e7fa      	b.n	8008676 <set_mode+0x38>

08008680 <set_strom_vor>:

int set_strom_vor(void) {
 8008680:	b530      	push	{r4, r5, lr}
 8008682:	b083      	sub	sp, #12
 int erg = -1;
 int j;
 int val;
 val = rampe1.strom[ rampe1.array_nr];
 8008684:	4a11      	ldr	r2, [pc, #68]	; (80086cc <set_strom_vor+0x4c>)
 8008686:	6853      	ldr	r3, [r2, #4]
 8008688:	3328      	adds	r3, #40	; 0x28
 800868a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    sdo_send (1,0x2031, 0,val,4);
 800868e:	2304      	movs	r3, #4
 8008690:	9300      	str	r3, [sp, #0]
 8008692:	4623      	mov	r3, r4
 8008694:	2200      	movs	r2, #0
 8008696:	f242 0131 	movw	r1, #8241	; 0x2031
 800869a:	2001      	movs	r0, #1
 800869c:	f7fb fdbc 	bl	8004218 <sdo_send>
      wait_ms1(2);
 80086a0:	2002      	movs	r0, #2
 80086a2:	f7ff fca2 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x2031,0);
 80086a6:	2200      	movs	r2, #0
 80086a8:	f242 0131 	movw	r1, #8241	; 0x2031
 80086ac:	2001      	movs	r0, #1
 80086ae:	f7fb fd2b 	bl	8004108 <sdo_reseive>
 80086b2:	4605      	mov	r5, r0
     wait_ms1(2);
 80086b4:	2002      	movs	r0, #2
 80086b6:	f7ff fc98 	bl	8007fea <wait_ms1>
    if ( j == val) { erg =1; }
 80086ba:	42ac      	cmp	r4, r5
 80086bc:	d102      	bne.n	80086c4 <set_strom_vor+0x44>
 80086be:	2001      	movs	r0, #1
  return erg;
}
 80086c0:	b003      	add	sp, #12
 80086c2:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 80086c4:	f04f 30ff 	mov.w	r0, #4294967295
 80086c8:	e7fa      	b.n	80086c0 <set_strom_vor+0x40>
 80086ca:	bf00      	nop
 80086cc:	20000b2c 	.word	0x20000b2c

080086d0 <set_strom_ru>:

int set_strom_ru(void) {
 80086d0:	b530      	push	{r4, r5, lr}
 80086d2:	b083      	sub	sp, #12
 int erg = -1;
 int j;
 int val;
 val = rampe1.strom_r[ rampe1.array_nr];
 80086d4:	4b11      	ldr	r3, [pc, #68]	; (800871c <set_strom_ru+0x4c>)
 80086d6:	685a      	ldr	r2, [r3, #4]
 80086d8:	3230      	adds	r2, #48	; 0x30
 80086da:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80086de:	685c      	ldr	r4, [r3, #4]
    sdo_send (1,0x2031, 0,val,4);
 80086e0:	2304      	movs	r3, #4
 80086e2:	9300      	str	r3, [sp, #0]
 80086e4:	4623      	mov	r3, r4
 80086e6:	2200      	movs	r2, #0
 80086e8:	f242 0131 	movw	r1, #8241	; 0x2031
 80086ec:	2001      	movs	r0, #1
 80086ee:	f7fb fd93 	bl	8004218 <sdo_send>
      wait_ms1(2);
 80086f2:	2002      	movs	r0, #2
 80086f4:	f7ff fc79 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x2031,0);
 80086f8:	2200      	movs	r2, #0
 80086fa:	f242 0131 	movw	r1, #8241	; 0x2031
 80086fe:	2001      	movs	r0, #1
 8008700:	f7fb fd02 	bl	8004108 <sdo_reseive>
 8008704:	4605      	mov	r5, r0
     wait_ms1(2);
 8008706:	2002      	movs	r0, #2
 8008708:	f7ff fc6f 	bl	8007fea <wait_ms1>
    if ( j == val) { erg =1; }
 800870c:	42ac      	cmp	r4, r5
 800870e:	d102      	bne.n	8008716 <set_strom_ru+0x46>
 8008710:	2001      	movs	r0, #1
  return erg;
}
 8008712:	b003      	add	sp, #12
 8008714:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 8008716:	f04f 30ff 	mov.w	r0, #4294967295
 800871a:	e7fa      	b.n	8008712 <set_strom_ru+0x42>
 800871c:	20000b2c 	.word	0x20000b2c

08008720 <set_rampe_rauf>:


int set_rampe_rauf(void) {
 8008720:	b530      	push	{r4, r5, lr}
 8008722:	b083      	sub	sp, #12
int erg =-1;
int j;
int val= rampe1.rampe_start[rampe1.array_nr];
 8008724:	4b11      	ldr	r3, [pc, #68]	; (800876c <set_rampe_rauf+0x4c>)
 8008726:	685a      	ldr	r2, [r3, #4]
 8008728:	3242      	adds	r2, #66	; 0x42
 800872a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800872e:	685c      	ldr	r4, [r3, #4]
    sdo_send (1,0x6083, 0,val,4); 
 8008730:	2304      	movs	r3, #4
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	4623      	mov	r3, r4
 8008736:	2200      	movs	r2, #0
 8008738:	f246 0183 	movw	r1, #24707	; 0x6083
 800873c:	2001      	movs	r0, #1
 800873e:	f7fb fd6b 	bl	8004218 <sdo_send>
     wait_ms1(2);
 8008742:	2002      	movs	r0, #2
 8008744:	f7ff fc51 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6083,0);
 8008748:	2200      	movs	r2, #0
 800874a:	f246 0183 	movw	r1, #24707	; 0x6083
 800874e:	2001      	movs	r0, #1
 8008750:	f7fb fcda 	bl	8004108 <sdo_reseive>
 8008754:	4605      	mov	r5, r0
     wait_ms1(2);
 8008756:	2002      	movs	r0, #2
 8008758:	f7ff fc47 	bl	8007fea <wait_ms1>
    if ( j == val) { erg =1; }
 800875c:	42ac      	cmp	r4, r5
 800875e:	d102      	bne.n	8008766 <set_rampe_rauf+0x46>
 8008760:	2001      	movs	r0, #1
  return erg;
}
 8008762:	b003      	add	sp, #12
 8008764:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 8008766:	f04f 30ff 	mov.w	r0, #4294967295
 800876a:	e7fa      	b.n	8008762 <set_rampe_rauf+0x42>
 800876c:	20000b2c 	.word	0x20000b2c

08008770 <set_rampe_runter>:
int set_rampe_runter(void) {
 8008770:	b530      	push	{r4, r5, lr}
 8008772:	b083      	sub	sp, #12
int erg =-1;
int j;
int val =rampe1.rampe_stop[rampe1.array_nr];
 8008774:	4a11      	ldr	r2, [pc, #68]	; (80087bc <set_rampe_runter+0x4c>)
 8008776:	6853      	ldr	r3, [r2, #4]
 8008778:	334c      	adds	r3, #76	; 0x4c
 800877a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    sdo_send (1,0x6084, 0,val,4); 
 800877e:	2304      	movs	r3, #4
 8008780:	9300      	str	r3, [sp, #0]
 8008782:	4623      	mov	r3, r4
 8008784:	2200      	movs	r2, #0
 8008786:	f246 0184 	movw	r1, #24708	; 0x6084
 800878a:	2001      	movs	r0, #1
 800878c:	f7fb fd44 	bl	8004218 <sdo_send>
     wait_ms1(2);
 8008790:	2002      	movs	r0, #2
 8008792:	f7ff fc2a 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x6084,0);
 8008796:	2200      	movs	r2, #0
 8008798:	f246 0184 	movw	r1, #24708	; 0x6084
 800879c:	2001      	movs	r0, #1
 800879e:	f7fb fcb3 	bl	8004108 <sdo_reseive>
 80087a2:	4605      	mov	r5, r0
     wait_ms1(2);
 80087a4:	2002      	movs	r0, #2
 80087a6:	f7ff fc20 	bl	8007fea <wait_ms1>
    if ( j == val) { erg =1; }
 80087aa:	42ac      	cmp	r4, r5
 80087ac:	d102      	bne.n	80087b4 <set_rampe_runter+0x44>
 80087ae:	2001      	movs	r0, #1
  return erg;
}
 80087b0:	b003      	add	sp, #12
 80087b2:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 80087b4:	f04f 30ff 	mov.w	r0, #4294967295
 80087b8:	e7fa      	b.n	80087b0 <set_rampe_runter+0x40>
 80087ba:	bf00      	nop
 80087bc:	20000b2c 	.word	0x20000b2c

080087c0 <set_position>:
     wait_ms1(2);
    if ( j == val) { erg =1; }
  return erg;
}

int set_position(void) {
 80087c0:	b530      	push	{r4, r5, lr}
 80087c2:	b083      	sub	sp, #12
 //    wait_ms(2);
 #ifdef debug_print
  debug_printf("neue Position vorlauf = %d \n",entlage_links);
#endif
 //val = entlage_links;
    val = rampe1.max_steps+ my_position;
 80087c4:	4b11      	ldr	r3, [pc, #68]	; (800880c <set_position+0x4c>)
 80087c6:	f8d3 41e4 	ldr.w	r4, [r3, #484]	; 0x1e4
 80087ca:	4b11      	ldr	r3, [pc, #68]	; (8008810 <set_position+0x50>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	441c      	add	r4, r3
    sdo_send (1,0x607a, 0,val,4); 
 80087d0:	2304      	movs	r3, #4
 80087d2:	9300      	str	r3, [sp, #0]
 80087d4:	4623      	mov	r3, r4
 80087d6:	2200      	movs	r2, #0
 80087d8:	f246 017a 	movw	r1, #24698	; 0x607a
 80087dc:	2001      	movs	r0, #1
 80087de:	f7fb fd1b 	bl	8004218 <sdo_send>
     wait_ms1(2);
 80087e2:	2002      	movs	r0, #2
 80087e4:	f7ff fc01 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x607a,0);
 80087e8:	2200      	movs	r2, #0
 80087ea:	f246 017a 	movw	r1, #24698	; 0x607a
 80087ee:	2001      	movs	r0, #1
 80087f0:	f7fb fc8a 	bl	8004108 <sdo_reseive>
 80087f4:	4605      	mov	r5, r0
     wait_ms1(2);
 80087f6:	2002      	movs	r0, #2
 80087f8:	f7ff fbf7 	bl	8007fea <wait_ms1>
    if ( j == val) { erg =1; }
 80087fc:	42ac      	cmp	r4, r5
 80087fe:	d102      	bne.n	8008806 <set_position+0x46>
 8008800:	2001      	movs	r0, #1
  return erg;
}
 8008802:	b003      	add	sp, #12
 8008804:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 8008806:	f04f 30ff 	mov.w	r0, #4294967295
 800880a:	e7fa      	b.n	8008802 <set_position+0x42>
 800880c:	20000b2c 	.word	0x20000b2c
 8008810:	20001078 	.word	0x20001078

08008814 <setup_motorhinfahrt>:
int setup_motorhinfahrt(void){
 8008814:	b530      	push	{r4, r5, lr}
 8008816:	b083      	sub	sp, #12
  if ( set_motor_power_on() == 1 ) {
 8008818:	f7ff fbeb 	bl	8007ff2 <set_motor_power_on>
 800881c:	2801      	cmp	r0, #1
 800881e:	d13e      	bne.n	800889e <setup_motorhinfahrt+0x8a>
 8008820:	4605      	mov	r5, r0
      wait_ms(2); 
 8008822:	2002      	movs	r0, #2
 8008824:	f7fe fba6 	bl	8006f74 <wait_ms>
      j  = set_rampe_rauf();                                      j <<=1;   // 0x6083
 8008828:	f7ff ff7a 	bl	8008720 <set_rampe_rauf>
 800882c:	0044      	lsls	r4, r0, #1
      j |= set_rampe_runter();                                    j <<=1;   // 0x6082
 800882e:	f7ff ff9f 	bl	8008770 <set_rampe_runter>
 8008832:	4304      	orrs	r4, r0
 8008834:	0064      	lsls	r4, r4, #1
      j |= set_strom_vor();                                        j <<=1;
 8008836:	f7ff ff23 	bl	8008680 <set_strom_vor>
 800883a:	4304      	orrs	r4, r0
 800883c:	0064      	lsls	r4, r4, #1
      j |= set_motor_gesch(rampe1.geschwind[rampe1.array_nr] );   j <<=1;   // 0x6081
 800883e:	4b19      	ldr	r3, [pc, #100]	; (80088a4 <setup_motorhinfahrt+0x90>)
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	3216      	adds	r2, #22
 8008844:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008848:	edd3 7a00 	vldr	s15, [r3]
 800884c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008850:	ee17 0a90 	vmov	r0, s15
 8008854:	f7ff febc 	bl	80085d0 <set_motor_gesch>
 8008858:	4304      	orrs	r4, r0
 800885a:	0064      	lsls	r4, r4, #1
      j |= set_position();                                        j <<=1;   // 0x607a
 800885c:	f7ff ffb0 	bl	80087c0 <set_position>
 8008860:	4304      	orrs	r4, r0
 8008862:	0064      	lsls	r4, r4, #1
      j |= set_mode(1);                                           j <<=1;     // 0x6060
 8008864:	2001      	movs	r0, #1
 8008866:	f7ff feea 	bl	800863e <set_mode>
 800886a:	4304      	orrs	r4, r0
 800886c:	0064      	lsls	r4, r4, #1
      l = sdo_reseive(1,0x6040,0);
 800886e:	2200      	movs	r2, #0
 8008870:	f246 0140 	movw	r1, #24640	; 0x6040
 8008874:	2001      	movs	r0, #1
 8008876:	f7fb fc47 	bl	8004108 <sdo_reseive>
      j |= sdo_send(1,0x6040, 0, 0x003f,2);
 800887a:	2302      	movs	r3, #2
 800887c:	9300      	str	r3, [sp, #0]
 800887e:	233f      	movs	r3, #63	; 0x3f
 8008880:	2200      	movs	r2, #0
 8008882:	f246 0140 	movw	r1, #24640	; 0x6040
 8008886:	2001      	movs	r0, #1
 8008888:	f7fb fcc6 	bl	8004218 <sdo_send>
 800888c:	4320      	orrs	r0, r4
      if ( j== 0x007f) { erg =1; }
 800888e:	287f      	cmp	r0, #127	; 0x7f
 8008890:	d102      	bne.n	8008898 <setup_motorhinfahrt+0x84>
 }
 8008892:	4628      	mov	r0, r5
 8008894:	b003      	add	sp, #12
 8008896:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 8008898:	f04f 35ff 	mov.w	r5, #4294967295
 800889c:	e7f9      	b.n	8008892 <setup_motorhinfahrt+0x7e>
 800889e:	f04f 35ff 	mov.w	r5, #4294967295
 return  erg;
 80088a2:	e7f6      	b.n	8008892 <setup_motorhinfahrt+0x7e>
 80088a4:	20000b2c 	.word	0x20000b2c

080088a8 <set_position_r>:
int set_position_r(void) {
 80088a8:	b530      	push	{r4, r5, lr}
 80088aa:	b083      	sub	sp, #12
int k;
int val=0 ;
  #ifdef debug_print
  debug_printf("neue Position ruecklauf = %d \n",my_position);
#endif
    sdo_send (1,0x607a, 0,my_position,4); 
 80088ac:	4c0f      	ldr	r4, [pc, #60]	; (80088ec <set_position_r+0x44>)
 80088ae:	2304      	movs	r3, #4
 80088b0:	9300      	str	r3, [sp, #0]
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	2200      	movs	r2, #0
 80088b6:	f246 017a 	movw	r1, #24698	; 0x607a
 80088ba:	2001      	movs	r0, #1
 80088bc:	f7fb fcac 	bl	8004218 <sdo_send>
     wait_ms1(2);
 80088c0:	2002      	movs	r0, #2
 80088c2:	f7ff fb92 	bl	8007fea <wait_ms1>
    j = sdo_reseive(1,0x607a,0);
 80088c6:	2200      	movs	r2, #0
 80088c8:	f246 017a 	movw	r1, #24698	; 0x607a
 80088cc:	2001      	movs	r0, #1
 80088ce:	f7fb fc1b 	bl	8004108 <sdo_reseive>
 80088d2:	4605      	mov	r5, r0
     wait_ms1(2);
 80088d4:	2002      	movs	r0, #2
 80088d6:	f7ff fb88 	bl	8007fea <wait_ms1>
    if ( j == my_position) { erg =1; }
 80088da:	6823      	ldr	r3, [r4, #0]
 80088dc:	429d      	cmp	r5, r3
 80088de:	d102      	bne.n	80088e6 <set_position_r+0x3e>
 80088e0:	2001      	movs	r0, #1
  return erg;
}
 80088e2:	b003      	add	sp, #12
 80088e4:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 80088e6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ea:	e7fa      	b.n	80088e2 <set_position_r+0x3a>
 80088ec:	20001078 	.word	0x20001078

080088f0 <setup_motorrueckfahrt>:
int setup_motorrueckfahrt(void) {
 80088f0:	b530      	push	{r4, r5, lr}
 80088f2:	b083      	sub	sp, #12
  if ( set_motor_power_on() == 1 ) {
 80088f4:	f7ff fb7d 	bl	8007ff2 <set_motor_power_on>
 80088f8:	2801      	cmp	r0, #1
 80088fa:	d133      	bne.n	8008964 <setup_motorrueckfahrt+0x74>
 80088fc:	4605      	mov	r5, r0
      wait_ms1(2); 
 80088fe:	2002      	movs	r0, #2
 8008900:	f7ff fb73 	bl	8007fea <wait_ms1>
      j  = set_rampe_rauf();                                      j <<=1;   // 0x6083
 8008904:	f7ff ff0c 	bl	8008720 <set_rampe_rauf>
 8008908:	0044      	lsls	r4, r0, #1
      j |= set_rampe_runter();                                    j <<=1;   // 0x6082
 800890a:	f7ff ff31 	bl	8008770 <set_rampe_runter>
 800890e:	4304      	orrs	r4, r0
 8008910:	0064      	lsls	r4, r4, #1
      j |= set_strom_ru();                                        j <<=1;
 8008912:	f7ff fedd 	bl	80086d0 <set_strom_ru>
 8008916:	4304      	orrs	r4, r0
 8008918:	0064      	lsls	r4, r4, #1
      j |= set_motor_gesch(rampe1.geschwindr[rampe1.array_nr] );  j <<=1;
 800891a:	4b14      	ldr	r3, [pc, #80]	; (800896c <setup_motorrueckfahrt+0x7c>)
 800891c:	685a      	ldr	r2, [r3, #4]
 800891e:	327a      	adds	r2, #122	; 0x7a
 8008920:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008924:	edd3 7a00 	vldr	s15, [r3]
 8008928:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800892c:	ee17 0a90 	vmov	r0, s15
 8008930:	f7ff fe4e 	bl	80085d0 <set_motor_gesch>
 8008934:	4304      	orrs	r4, r0
 8008936:	0064      	lsls	r4, r4, #1
      j |= set_position_r();                                      j <<=1;
 8008938:	f7ff ffb6 	bl	80088a8 <set_position_r>
 800893c:	4304      	orrs	r4, r0
 800893e:	0064      	lsls	r4, r4, #1
      j |= sdo_send(1,0x6040, 0, 0x003f,2);
 8008940:	2302      	movs	r3, #2
 8008942:	9300      	str	r3, [sp, #0]
 8008944:	233f      	movs	r3, #63	; 0x3f
 8008946:	2200      	movs	r2, #0
 8008948:	f246 0140 	movw	r1, #24640	; 0x6040
 800894c:	2001      	movs	r0, #1
 800894e:	f7fb fc63 	bl	8004218 <sdo_send>
 8008952:	4320      	orrs	r0, r4
      if( j == 0x003f) { erg =1; }
 8008954:	283f      	cmp	r0, #63	; 0x3f
 8008956:	d102      	bne.n	800895e <setup_motorrueckfahrt+0x6e>
}
 8008958:	4628      	mov	r0, r5
 800895a:	b003      	add	sp, #12
 800895c:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 800895e:	f04f 35ff 	mov.w	r5, #4294967295
 8008962:	e7f9      	b.n	8008958 <setup_motorrueckfahrt+0x68>
 8008964:	f04f 35ff 	mov.w	r5, #4294967295
  return erg;
 8008968:	e7f6      	b.n	8008958 <setup_motorrueckfahrt+0x68>
 800896a:	bf00      	nop
 800896c:	20000b2c 	.word	0x20000b2c

08008970 <set_motor_startpos>:
int set_motor_startpos(void) {
int erg = -1;

 return erg;
 }
 8008970:	f04f 30ff 	mov.w	r0, #4294967295
 8008974:	4770      	bx	lr
	...

08008978 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008978:	f8df d034 	ldr.w	sp, [pc, #52]	; 80089b0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800897c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800897e:	e003      	b.n	8008988 <LoopCopyDataInit>

08008980 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008980:	4b0c      	ldr	r3, [pc, #48]	; (80089b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8008982:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008984:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8008986:	3104      	adds	r1, #4

08008988 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008988:	480b      	ldr	r0, [pc, #44]	; (80089b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800898a:	4b0c      	ldr	r3, [pc, #48]	; (80089bc <LoopForever+0xe>)
	adds	r2, r0, r1
 800898c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800898e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008990:	d3f6      	bcc.n	8008980 <CopyDataInit>
	ldr	r2, =_sbss
 8008992:	4a0b      	ldr	r2, [pc, #44]	; (80089c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8008994:	e002      	b.n	800899c <LoopFillZerobss>

08008996 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8008996:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008998:	f842 3b04 	str.w	r3, [r2], #4

0800899c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800899c:	4b09      	ldr	r3, [pc, #36]	; (80089c4 <LoopForever+0x16>)
	cmp	r2, r3
 800899e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80089a0:	d3f9      	bcc.n	8008996 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80089a2:	f000 fa55 	bl	8008e50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80089a6:	f000 fa95 	bl	8008ed4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80089aa:	f7fe fd2b 	bl	8007404 <main>

080089ae <LoopForever>:

LoopForever:
    b LoopForever
 80089ae:	e7fe      	b.n	80089ae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80089b0:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80089b4:	0800d780 	.word	0x0800d780
	ldr	r0, =_sdata
 80089b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80089bc:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 80089c0:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 80089c4:	200015e8 	.word	0x200015e8

080089c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80089c8:	e7fe      	b.n	80089c8 <ADC1_IRQHandler>
	...

080089cc <I2C1_MspInit>:
  static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
  {
    GPIO_InitTypeDef GPIO_InitStruct;
    RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct;

    if (hi2c->Instance == EVAL_I2C1)
 80089cc:	6802      	ldr	r2, [r0, #0]
 80089ce:	4b1b      	ldr	r3, [pc, #108]	; (8008a3c <I2C1_MspInit+0x70>)
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d000      	beq.n	80089d6 <I2C1_MspInit+0xa>
 80089d4:	4770      	bx	lr
  {
 80089d6:	b510      	push	{r4, lr}
 80089d8:	b092      	sub	sp, #72	; 0x48
    {
      /*##-1- Set source clock to SYSCLK for I2C1 ################################################*/  
      RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80089da:	2320      	movs	r3, #32
 80089dc:	9302      	str	r3, [sp, #8]
      RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80089de:	2310      	movs	r3, #16
 80089e0:	9307      	str	r3, [sp, #28]
      HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 80089e2:	a802      	add	r0, sp, #8
 80089e4:	f7fa fd4a 	bl	800347c <HAL_RCCEx_PeriphCLKConfig>

      /*##-2- Configure the GPIOs ################################################*/  

      /* Enable GPIO clock */
      EVAL_I2C1_GPIO_CLK_ENABLE();
 80089e8:	4c15      	ldr	r4, [pc, #84]	; (8008a40 <I2C1_MspInit+0x74>)
 80089ea:	6963      	ldr	r3, [r4, #20]
 80089ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80089f0:	6163      	str	r3, [r4, #20]
 80089f2:	6963      	ldr	r3, [r4, #20]
 80089f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80089f8:	9300      	str	r3, [sp, #0]
 80089fa:	9b00      	ldr	r3, [sp, #0]
      
      /* Configure I2C SCL & SDA as alternate function  */
      GPIO_InitStruct.Pin = (EVAL_I2C1_SCL_PIN | EVAL_I2C1_SDA_PIN);
 80089fc:	23c0      	movs	r3, #192	; 0xc0
 80089fe:	930d      	str	r3, [sp, #52]	; 0x34
      GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008a00:	2312      	movs	r3, #18
 8008a02:	930e      	str	r3, [sp, #56]	; 0x38
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a04:	2300      	movs	r3, #0
 8008a06:	930f      	str	r3, [sp, #60]	; 0x3c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a08:	9310      	str	r3, [sp, #64]	; 0x40
      GPIO_InitStruct.Alternate = EVAL_I2C1_AF;
 8008a0a:	2304      	movs	r3, #4
 8008a0c:	9311      	str	r3, [sp, #68]	; 0x44
      HAL_GPIO_Init(EVAL_I2C1_GPIO_PORT, &GPIO_InitStruct);
 8008a0e:	a90d      	add	r1, sp, #52	; 0x34
 8008a10:	480c      	ldr	r0, [pc, #48]	; (8008a44 <I2C1_MspInit+0x78>)
 8008a12:	f7f9 fc4f 	bl	80022b4 <HAL_GPIO_Init>

      /*##-3- Configure the Eval I2C peripheral #######################################*/ 
      /* Enable I2C clock */
      EVAL_I2C1_CLK_ENABLE();
 8008a16:	69e3      	ldr	r3, [r4, #28]
 8008a18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a1c:	61e3      	str	r3, [r4, #28]
 8008a1e:	69e3      	ldr	r3, [r4, #28]
 8008a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a24:	9301      	str	r3, [sp, #4]
 8008a26:	9b01      	ldr	r3, [sp, #4]

      /* Force the I2C peripheral clock reset */
      EVAL_I2C1_FORCE_RESET();
 8008a28:	6923      	ldr	r3, [r4, #16]
 8008a2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a2e:	6123      	str	r3, [r4, #16]

      /* Release the I2C peripheral clock reset */
      EVAL_I2C1_RELEASE_RESET();
 8008a30:	6923      	ldr	r3, [r4, #16]
 8008a32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a36:	6123      	str	r3, [r4, #16]
    }
  }
 8008a38:	b012      	add	sp, #72	; 0x48
 8008a3a:	bd10      	pop	{r4, pc}
 8008a3c:	40005400 	.word	0x40005400
 8008a40:	40021000 	.word	0x40021000
 8008a44:	48000400 	.word	0x48000400

08008a48 <I2C1_Init>:
  /**
    * @brief I2C Bus initialization
    * @retval None
    */
  void I2C1_Init(void)
  {
 8008a48:	b510      	push	{r4, lr}
    if(HAL_I2C_GetState(&heval_I2c1) == HAL_I2C_STATE_RESET)
 8008a4a:	480d      	ldr	r0, [pc, #52]	; (8008a80 <I2C1_Init+0x38>)
 8008a4c:	f7f9 ff87 	bl	800295e <HAL_I2C_GetState>
 8008a50:	b100      	cbz	r0, 8008a54 <I2C1_Init+0xc>
 8008a52:	bd10      	pop	{r4, pc}
    {
      heval_I2c1.Instance              = EVAL_I2C1;
 8008a54:	4c0a      	ldr	r4, [pc, #40]	; (8008a80 <I2C1_Init+0x38>)
 8008a56:	4b0b      	ldr	r3, [pc, #44]	; (8008a84 <I2C1_Init+0x3c>)
 8008a58:	6023      	str	r3, [r4, #0]
      heval_I2c1.Init.Timing           = I2C1_TIMING;
 8008a5a:	4b0b      	ldr	r3, [pc, #44]	; (8008a88 <I2C1_Init+0x40>)
 8008a5c:	6063      	str	r3, [r4, #4]
      heval_I2c1.Init.OwnAddress1      = 0;//HDMI_CEC_I2C_ADDRESS;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	60a3      	str	r3, [r4, #8]
      heval_I2c1.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8008a62:	2201      	movs	r2, #1
 8008a64:	60e2      	str	r2, [r4, #12]
      heval_I2c1.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8008a66:	6123      	str	r3, [r4, #16]
      heval_I2c1.Init.OwnAddress2      = 0;
 8008a68:	6163      	str	r3, [r4, #20]
      heval_I2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008a6a:	61a3      	str	r3, [r4, #24]
      heval_I2c1.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8008a6c:	61e3      	str	r3, [r4, #28]
      heval_I2c1.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;  
 8008a6e:	6223      	str	r3, [r4, #32]
      
      /* Init the I2C */
      I2C1_MspInit(&heval_I2c1);
 8008a70:	4620      	mov	r0, r4
 8008a72:	f7ff ffab 	bl	80089cc <I2C1_MspInit>
      HAL_I2C_Init(&heval_I2c1);
 8008a76:	4620      	mov	r0, r4
 8008a78:	f7f9 fe55 	bl	8002726 <HAL_I2C_Init>
    }
  }
 8008a7c:	e7e9      	b.n	8008a52 <I2C1_Init+0xa>
 8008a7e:	bf00      	nop
 8008a80:	2000154c 	.word	0x2000154c
 8008a84:	40005400 	.word	0x40005400
 8008a88:	c062121f 	.word	0xc062121f

08008a8c <spi_pin_init>:
    /* Re- Initiaize the SPI communication BUS */
    SPIx_Init();
  }

  #endif /*HAL_SPI_MODULE_ENABLED*/
void spi_pin_init(void) {
 8008a8c:	b570      	push	{r4, r5, r6, lr}
 8008a8e:	b088      	sub	sp, #32
//      Spi1_Sclk_GPIO_CLK_ENABLE();
//      Spi1_Miso_GPIO_CLK_ENABLE(); 
//      Spi1_Cs_GPIO_CLK_ENABLE();
//      Spi1_Mosi_GPIO_CLK_ENABLE();

      GPIO_InitStruct.Pin         = EVAL_SPIx_SCK_PIN ;
 8008a90:	2320      	movs	r3, #32
 8008a92:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode        = GPIO_MODE_OUTPUT_PP;
 8008a94:	2301      	movs	r3, #1
 8008a96:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull        = GPIO_PULLUP ;
 8008a98:	9305      	str	r3, [sp, #20]
      GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_HIGH;
 8008a9a:	2303      	movs	r3, #3
 8008a9c:	9306      	str	r3, [sp, #24]
//      GPIO_InitStruct.Alternate   = GPIO_AF5_SPI1; 
      HAL_GPIO_Init( EVAL_SPIx_GPIO_PORT, &GPIO_InitStruct);
 8008a9e:	a903      	add	r1, sp, #12
 8008aa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008aa4:	f7f9 fc06 	bl	80022b4 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin =EVAL_SPIx_CS_PIN ;
 8008aa8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008aac:	9303      	str	r3, [sp, #12]
      HAL_GPIO_Init( EVAL_SPIx_GPIO_PORT, &GPIO_InitStruct);
 8008aae:	a903      	add	r1, sp, #12
 8008ab0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008ab4:	f7f9 fbfe 	bl	80022b4 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin =Spi1_Cs_pin;
 8008ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008abc:	9303      	str	r3, [sp, #12]
      HAL_GPIO_Init( Spi1_Cs_port, &GPIO_InitStruct);
 8008abe:	a903      	add	r1, sp, #12
 8008ac0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008ac4:	f7f9 fbf6 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin =Spi1_Sclk_pin;
 8008ac8:	f44f 7580 	mov.w	r5, #256	; 0x100
 8008acc:	9503      	str	r5, [sp, #12]
      HAL_GPIO_Init( Spi1_Sclk_port, &GPIO_InitStruct);
 8008ace:	a903      	add	r1, sp, #12
 8008ad0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008ad4:	f7f9 fbee 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin =Spi1_Mosi_pin;
 8008ad8:	f44f 7600 	mov.w	r6, #512	; 0x200
 8008adc:	9603      	str	r6, [sp, #12]
      HAL_GPIO_Init( Spi1_Mosi_port, &GPIO_InitStruct);
 8008ade:	a903      	add	r1, sp, #12
 8008ae0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008ae4:	f7f9 fbe6 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin=Spi1_Miso_pin;
 8008ae8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008aec:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8008aee:	2400      	movs	r4, #0
 8008af0:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init( Spi1_Miso_port, &GPIO_InitStruct);
 8008af2:	a903      	add	r1, sp, #12
 8008af4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008af8:	f7f9 fbdc 	bl	80022b4 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin=EVAL_SPIx_MISO_PIN;
 8008afc:	2340      	movs	r3, #64	; 0x40
 8008afe:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8008b00:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  EVAL_SPIx_GPIO_PORT, &GPIO_InitStruct);  
 8008b02:	a903      	add	r1, sp, #12
 8008b04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b08:	f7f9 fbd4 	bl	80022b4 <HAL_GPIO_Init>
      //EVAL_SPIx_CLK_ENABLE();
      //EVAL1_SPIx_CLK_ENABLE();     
      //SPIx_Init();
      TastenPort_GPIO_CLK_ENABLE();
 8008b0c:	4b14      	ldr	r3, [pc, #80]	; (8008b60 <spi_pin_init+0xd4>)
 8008b0e:	695a      	ldr	r2, [r3, #20]
 8008b10:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8008b14:	615a      	str	r2, [r3, #20]
 8008b16:	695a      	ldr	r2, [r3, #20]
 8008b18:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008b1c:	9201      	str	r2, [sp, #4]
 8008b1e:	9a01      	ldr	r2, [sp, #4]
      TastenPort2_GPIO_CLK_ENABLE();
 8008b20:	695a      	ldr	r2, [r3, #20]
 8008b22:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008b26:	615a      	str	r2, [r3, #20]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b2e:	9302      	str	r3, [sp, #8]
 8008b30:	9b02      	ldr	r3, [sp, #8]
      GPIO_InitStruct.Pin=taste_runter_pin;
 8008b32:	9603      	str	r6, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8008b34:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  taste_runter_port, &GPIO_InitStruct);  
 8008b36:	4e0b      	ldr	r6, [pc, #44]	; (8008b64 <spi_pin_init+0xd8>)
 8008b38:	a903      	add	r1, sp, #12
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	f7f9 fbba 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin=taste_rauf_pin;
 8008b40:	2310      	movs	r3, #16
 8008b42:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8008b44:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  taste_rauf_port, &GPIO_InitStruct);  
 8008b46:	a903      	add	r1, sp, #12
 8008b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b4c:	f7f9 fbb2 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin=taste_enter_pin;
 8008b50:	9503      	str	r5, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8008b52:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  taste_enter_port, &GPIO_InitStruct);         
 8008b54:	a903      	add	r1, sp, #12
 8008b56:	4630      	mov	r0, r6
 8008b58:	f7f9 fbac 	bl	80022b4 <HAL_GPIO_Init>

  }
 8008b5c:	b008      	add	sp, #32
 8008b5e:	bd70      	pop	{r4, r5, r6, pc}
 8008b60:	40021000 	.word	0x40021000
 8008b64:	48001000 	.word	0x48001000

08008b68 <HAL_ADC_MspInit>:


void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 8008b68:	b500      	push	{lr}
 8008b6a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef          GPIO_InitStruct;
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* ADC3 Periph clock enable */
  ADCx_CLK_ENABLE();
 8008b6c:	4b10      	ldr	r3, [pc, #64]	; (8008bb0 <HAL_ADC_MspInit+0x48>)
 8008b6e:	699a      	ldr	r2, [r3, #24]
 8008b70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b74:	619a      	str	r2, [r3, #24]
 8008b76:	699a      	ldr	r2, [r3, #24]
 8008b78:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8008b7c:	9201      	str	r2, [sp, #4]
 8008b7e:	9a01      	ldr	r2, [sp, #4]
  /* Enable GPIO clock ****************************************/
  ADCx_CHANNEL_GPIO_CLK_ENABLE();
 8008b80:	695a      	ldr	r2, [r3, #20]
 8008b82:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008b86:	615a      	str	r2, [r3, #20]
 8008b88:	695b      	ldr	r3, [r3, #20]
 8008b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b8e:	9302      	str	r3, [sp, #8]
 8008b90:	9b02      	ldr	r3, [sp, #8]
  /*##-2- Configure peripheral GPIO ##########################################*/
  /* ADC Channel GPIO pin configuration */
  GPIO_InitStruct.Pin = ADCx_CHANNEL_PIN;
 8008b92:	2301      	movs	r3, #1
 8008b94:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008b96:	2303      	movs	r3, #3
 8008b98:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(ADCx_CHANNEL_GPIO_PORT, &GPIO_InitStruct);
 8008b9e:	a903      	add	r1, sp, #12
 8008ba0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008ba4:	f7f9 fb86 	bl	80022b4 <HAL_GPIO_Init>
}
 8008ba8:	b009      	add	sp, #36	; 0x24
 8008baa:	f85d fb04 	ldr.w	pc, [sp], #4
 8008bae:	bf00      	nop
 8008bb0:	40021000 	.word	0x40021000

08008bb4 <HAL_CAN_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 8008bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb8:	b088      	sub	sp, #32
  GPIO_InitTypeDef   GPIO_InitStruct;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* CAN1 Periph clock enable */
  CANx_CLK_ENABLE();
 8008bba:	4b1e      	ldr	r3, [pc, #120]	; (8008c34 <HAL_CAN_MspInit+0x80>)
 8008bbc:	69da      	ldr	r2, [r3, #28]
 8008bbe:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8008bc2:	61da      	str	r2, [r3, #28]
 8008bc4:	69da      	ldr	r2, [r3, #28]
 8008bc6:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8008bca:	9201      	str	r2, [sp, #4]
 8008bcc:	9a01      	ldr	r2, [sp, #4]
  /* Enable GPIO clock ****************************************/
  CANx_GPIO_CLK_ENABLE();
 8008bce:	695a      	ldr	r2, [r3, #20]
 8008bd0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008bd4:	615a      	str	r2, [r3, #20]
 8008bd6:	695b      	ldr	r3, [r3, #20]
 8008bd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008bdc:	9302      	str	r3, [sp, #8]
 8008bde:	9b02      	ldr	r3, [sp, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* CAN1 TX GPIO pin configuration */
  GPIO_InitStruct.Pin = CANx_TX_PIN;
 8008be0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008be4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008be6:	f04f 0802 	mov.w	r8, #2
 8008bea:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008bee:	2703      	movs	r7, #3
 8008bf0:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008bf2:	2401      	movs	r4, #1
 8008bf4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Alternate =  CANx_TX_AF;
 8008bf6:	2609      	movs	r6, #9
 8008bf8:	9607      	str	r6, [sp, #28]



  HAL_GPIO_Init(CANx_TX_GPIO_PORT, &GPIO_InitStruct);
 8008bfa:	4d0f      	ldr	r5, [pc, #60]	; (8008c38 <HAL_CAN_MspInit+0x84>)
 8008bfc:	a903      	add	r1, sp, #12
 8008bfe:	4628      	mov	r0, r5
 8008c00:	f7f9 fb58 	bl	80022b4 <HAL_GPIO_Init>

  /* CAN1 RX GPIO pin configuration */
  GPIO_InitStruct.Pin = CANx_RX_PIN;
 8008c04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c08:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c0a:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008c0e:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008c10:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Alternate =  CANx_RX_AF;
 8008c12:	9607      	str	r6, [sp, #28]

  HAL_GPIO_Init(CANx_RX_GPIO_PORT, &GPIO_InitStruct);
 8008c14:	a903      	add	r1, sp, #12
 8008c16:	4628      	mov	r0, r5
 8008c18:	f7f9 fb4c 	bl	80022b4 <HAL_GPIO_Init>

  /*##-3- Configure the NVIC #################################################*/
  /* NVIC configuration for CAN1 Reception complete interrupt */
  HAL_NVIC_SetPriority(CANx_RX_IRQn, 1, 0);
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	4621      	mov	r1, r4
 8008c20:	2014      	movs	r0, #20
 8008c22:	f7f8 ff21 	bl	8001a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CANx_RX_IRQn);
 8008c26:	2014      	movs	r0, #20
 8008c28:	f7f8 ff50 	bl	8001acc <HAL_NVIC_EnableIRQ>
}
 8008c2c:	b008      	add	sp, #32
 8008c2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c32:	bf00      	nop
 8008c34:	40021000 	.word	0x40021000
 8008c38:	48000400 	.word	0x48000400

08008c3c <HAL_UART_MspInit>:
 *           - Peripheral's GPIO Configuration
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8008c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c3e:	b08b      	sub	sp, #44	; 0x2c
    GPIO_InitTypeDef  GPIO_InitStruct;
    
    /*##-1- Enable peripherals and GPIO Clocks #################################*/
    /* Enable GPIO TX/RX clock */
    EVAL_COM1_TX_GPIO_CLK_ENABLE();
 8008c40:	4c2a      	ldr	r4, [pc, #168]	; (8008cec <HAL_UART_MspInit+0xb0>)
 8008c42:	6963      	ldr	r3, [r4, #20]
 8008c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008c48:	6163      	str	r3, [r4, #20]
 8008c4a:	6963      	ldr	r3, [r4, #20]
 8008c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c50:	9301      	str	r3, [sp, #4]
 8008c52:	9b01      	ldr	r3, [sp, #4]
    EVAL_COM1_RX_GPIO_CLK_ENABLE();
 8008c54:	6963      	ldr	r3, [r4, #20]
 8008c56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008c5a:	6163      	str	r3, [r4, #20]
 8008c5c:	6963      	ldr	r3, [r4, #20]
 8008c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c62:	9302      	str	r3, [sp, #8]
 8008c64:	9b02      	ldr	r3, [sp, #8]
    //USARTx_TX_GPIO_CLK_ENABLE();
    //USARTx_RX_GPIO_CLK_ENABLE();
    
    /* Enable USARTx clock */
    //USARTx_CLK_ENABLE();
    EVAL_COM1_CLK_ENABLE();
 8008c66:	69e3      	ldr	r3, [r4, #28]
 8008c68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008c6c:	61e3      	str	r3, [r4, #28]
 8008c6e:	69e3      	ldr	r3, [r4, #28]
 8008c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c74:	9303      	str	r3, [sp, #12]
 8008c76:	9b03      	ldr	r3, [sp, #12]
    /*##-2- Configure peripheral GPIO ##########################################*/
    /* UART TX GPIO pin configuration  */
    GPIO_InitStruct.Pin       = EVAL_COM1_TX_PIN;
 8008c78:	2304      	movs	r3, #4
 8008c7a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8008c7c:	2302      	movs	r3, #2
 8008c7e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8008c80:	2501      	movs	r5, #1
 8008c82:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8008c84:	2703      	movs	r7, #3
 8008c86:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = EVAL_COM1_TX_AF ;
 8008c88:	2607      	movs	r6, #7
 8008c8a:	9609      	str	r6, [sp, #36]	; 0x24
    
    HAL_GPIO_Init(EVAL_COM1_TX_GPIO_PORT, &GPIO_InitStruct);
 8008c8c:	a905      	add	r1, sp, #20
 8008c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008c92:	f7f9 fb0f 	bl	80022b4 <HAL_GPIO_Init>
    
    /* UART RX GPIO pin configuration  */
    GPIO_InitStruct.Pin = EVAL_COM1_RX_PIN ;
 8008c96:	2308      	movs	r3, #8
 8008c98:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = EVAL_COM1_RX_AF;
 8008c9a:	9609      	str	r6, [sp, #36]	; 0x24
    
    HAL_GPIO_Init(EVAL_COM1_RX_GPIO_PORT, &GPIO_InitStruct);
 8008c9c:	a905      	add	r1, sp, #20
 8008c9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008ca2:	f7f9 fb07 	bl	80022b4 <HAL_GPIO_Init>
    
    
    /* NVIC for USART */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8008ca6:	462a      	mov	r2, r5
 8008ca8:	2100      	movs	r1, #0
 8008caa:	2026      	movs	r0, #38	; 0x26
 8008cac:	f7f8 fedc 	bl	8001a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008cb0:	2026      	movs	r0, #38	; 0x26
 8008cb2:	f7f8 ff0b 	bl	8001acc <HAL_NVIC_EnableIRQ>
    rs_485_pon_clock_enabel();
 8008cb6:	6963      	ldr	r3, [r4, #20]
 8008cb8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008cbc:	6163      	str	r3, [r4, #20]
 8008cbe:	6963      	ldr	r3, [r4, #20]
 8008cc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008cc4:	9304      	str	r3, [sp, #16]
 8008cc6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin       = rs_485_dir_pin ;
 8008cc8:	2680      	movs	r6, #128	; 0x80
 8008cca:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8008ccc:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8008cce:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8008cd0:	9708      	str	r7, [sp, #32]
    HAL_GPIO_Init(rs_485_dir_port, &GPIO_InitStruct);
 8008cd2:	4c07      	ldr	r4, [pc, #28]	; (8008cf0 <HAL_UART_MspInit+0xb4>)
 8008cd4:	a905      	add	r1, sp, #20
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	f7f9 faec 	bl	80022b4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_RESET);
 8008cdc:	2200      	movs	r2, #0
 8008cde:	4631      	mov	r1, r6
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	f7f9 fc3c 	bl	800255e <HAL_GPIO_WritePin>
    
}
 8008ce6:	b00b      	add	sp, #44	; 0x2c
 8008ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cea:	bf00      	nop
 8008cec:	40021000 	.word	0x40021000
 8008cf0:	48001400 	.word	0x48001400

08008cf4 <HAL_UART_MspDeInit>:
 *          - Revert GPIO configuration to their default state
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 8008cf4:	b510      	push	{r4, lr}
    /*##-1- Reset peripherals ##################################################*/
    USARTx_FORCE_RESET();
 8008cf6:	4b09      	ldr	r3, [pc, #36]	; (8008d1c <HAL_UART_MspDeInit+0x28>)
 8008cf8:	691a      	ldr	r2, [r3, #16]
 8008cfa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008cfe:	611a      	str	r2, [r3, #16]
    USARTx_RELEASE_RESET();
 8008d00:	691a      	ldr	r2, [r3, #16]
 8008d02:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008d06:	611a      	str	r2, [r3, #16]
    
    /*##-2- Disable peripherals and GPIO Clocks #################################*/
    /* Configure UART Tx as alternate function  */
    HAL_GPIO_DeInit(USARTx_TX_GPIO_PORT, USARTx_TX_PIN);
 8008d08:	4c05      	ldr	r4, [pc, #20]	; (8008d20 <HAL_UART_MspDeInit+0x2c>)
 8008d0a:	2120      	movs	r1, #32
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	f7f9 fba1 	bl	8002454 <HAL_GPIO_DeInit>
    /* Configure UART Rx as alternate function  */
    HAL_GPIO_DeInit(USARTx_RX_GPIO_PORT, USARTx_RX_PIN);
 8008d12:	2140      	movs	r1, #64	; 0x40
 8008d14:	4620      	mov	r0, r4
 8008d16:	f7f9 fb9d 	bl	8002454 <HAL_GPIO_DeInit>
 8008d1a:	bd10      	pop	{r4, pc}
 8008d1c:	40021000 	.word	0x40021000
 8008d20:	48000c00 	.word	0x48000c00

08008d24 <HAL_TIM_Base_MspInit>:

  */

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)

{
 8008d24:	b500      	push	{lr}
 8008d26:	b083      	sub	sp, #12
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* TIMx Peripheral clock enable */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8008d28:	4b0a      	ldr	r3, [pc, #40]	; (8008d54 <HAL_TIM_Base_MspInit+0x30>)
 8008d2a:	69da      	ldr	r2, [r3, #28]
 8008d2c:	f042 0202 	orr.w	r2, r2, #2
 8008d30:	61da      	str	r2, [r3, #28]
 8008d32:	69db      	ldr	r3, [r3, #28]
 8008d34:	f003 0302 	and.w	r3, r3, #2
 8008d38:	9301      	str	r3, [sp, #4]
 8008d3a:	9b01      	ldr	r3, [sp, #4]
  /*##-2- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */ 
  HAL_NVIC_SetPriority(TIMx_IRQn, 4, 0);
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	2104      	movs	r1, #4
 8008d40:	201d      	movs	r0, #29
 8008d42:	f7f8 fe91 	bl	8001a68 <HAL_NVIC_SetPriority>
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8008d46:	201d      	movs	r0, #29
 8008d48:	f7f8 fec0 	bl	8001acc <HAL_NVIC_EnableIRQ>

}
 8008d4c:	b003      	add	sp, #12
 8008d4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008d52:	bf00      	nop
 8008d54:	40021000 	.word	0x40021000

08008d58 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8008d58:	4770      	bx	lr

08008d5a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8008d5a:	e7fe      	b.n	8008d5a <HardFault_Handler>

08008d5c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8008d5c:	e7fe      	b.n	8008d5c <MemManage_Handler>

08008d5e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8008d5e:	e7fe      	b.n	8008d5e <BusFault_Handler>

08008d60 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8008d60:	e7fe      	b.n	8008d60 <UsageFault_Handler>

08008d62 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8008d62:	4770      	bx	lr

08008d64 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8008d64:	4770      	bx	lr

08008d66 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8008d66:	4770      	bx	lr

08008d68 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8008d68:	b508      	push	{r3, lr}
  HAL_IncTick();
 8008d6a:	f7f7 ffc1 	bl	8000cf0 <HAL_IncTick>
 8008d6e:	bd08      	pop	{r3, pc}

08008d70 <CAN_RX0_IRQHandler>:
* @param  None
* @retval None
*/

void CANx_RX_IRQHandler(void)
{
 8008d70:	b508      	push	{r3, lr}
//int i;
//i++;
  HAL_CAN_IRQHandler(&CanHandle);
 8008d72:	4803      	ldr	r0, [pc, #12]	; (8008d80 <CAN_RX0_IRQHandler+0x10>)
 8008d74:	f7f8 fdb0 	bl	80018d8 <HAL_CAN_IRQHandler>
// HAL_CAN_RxCpltCallback(&CanHandle);
  printf("rx\n");
 8008d78:	4802      	ldr	r0, [pc, #8]	; (8008d84 <CAN_RX0_IRQHandler+0x14>)
 8008d7a:	f000 fdd5 	bl	8009928 <puts>
 8008d7e:	bd08      	pop	{r3, pc}
 8008d80:	200012e4 	.word	0x200012e4
 8008d84:	0800d420 	.word	0x0800d420

08008d88 <TIM3_IRQHandler>:

  */

void TIM3_IRQHandler(void)

{
 8008d88:	b508      	push	{r3, lr}
 HAL_TIM_IRQHandler(&TimHandle);
 8008d8a:	4805      	ldr	r0, [pc, #20]	; (8008da0 <TIM3_IRQHandler+0x18>)
 8008d8c:	f7fa fc93 	bl	80036b6 <HAL_TIM_IRQHandler>
 // TIM3_IRQHandler();
  timer3++;
 8008d90:	4a04      	ldr	r2, [pc, #16]	; (8008da4 <TIM3_IRQHandler+0x1c>)
 8008d92:	6813      	ldr	r3, [r2, #0]
 8008d94:	3301      	adds	r3, #1
 8008d96:	6013      	str	r3, [r2, #0]
  timer3_int();
 8008d98:	f7fe f8ae 	bl	8006ef8 <timer3_int>
 8008d9c:	bd08      	pop	{r3, pc}
 8008d9e:	bf00      	nop
 8008da0:	200014f8 	.word	0x200014f8
 8008da4:	20001200 	.word	0x20001200

08008da8 <TIM4_IRQHandler>:


}

void TIM4_IRQHandler(void) {
 8008da8:	b508      	push	{r3, lr}

  TIM4_Handler();
 8008daa:	f7fb fb67 	bl	800447c <TIM4_Handler>
 8008dae:	bd08      	pop	{r3, pc}

08008db0 <TIM5_IRQHandler>:
}


void TIM5_IRQHandler(void) {
 8008db0:	4770      	bx	lr

08008db2 <USART2_IRQHandler>:
}


void USARTx_IRQHandler(void)

{
 8008db2:	b508      	push	{r3, lr}

//  HAL_UART_IRQHandler(&UartHandle);
 uart_rx_tx_irq(); 
 8008db4:	f7fb fc1c 	bl	80045f0 <uart_rx_tx_irq>
 8008db8:	bd08      	pop	{r3, pc}
	...

08008dbc <DMA1_Channel2_IRQHandler>:




void SPIx_DMA_RX_IRQHandler(void)
{
 8008dbc:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(SpiHandle.hdmarx);
 8008dbe:	4b02      	ldr	r3, [pc, #8]	; (8008dc8 <DMA1_Channel2_IRQHandler+0xc>)
 8008dc0:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8008dc2:	f7f8 fea5 	bl	8001b10 <HAL_DMA_IRQHandler>
 8008dc6:	bd08      	pop	{r3, pc}
 8008dc8:	2000143c 	.word	0x2000143c

08008dcc <DMA1_Channel3_IRQHandler>:
 * @brief  This function handles DMA Tx interrupt request.
 * @param  None
 * @retval None
 */
void SPIx_DMA_TX_IRQHandler(void)
{
 8008dcc:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(SpiHandle.hdmatx);
 8008dce:	4b02      	ldr	r3, [pc, #8]	; (8008dd8 <DMA1_Channel3_IRQHandler+0xc>)
 8008dd0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8008dd2:	f7f8 fe9d 	bl	8001b10 <HAL_DMA_IRQHandler>
 8008dd6:	bd08      	pop	{r3, pc}
 8008dd8:	2000143c 	.word	0x2000143c

08008ddc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8008ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dde:	460d      	mov	r5, r1
 8008de0:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008de2:	2400      	movs	r4, #0
 8008de4:	e005      	b.n	8008df2 <_read+0x16>
	{
		*ptr++ = __io_getchar();
 8008de6:	1c6e      	adds	r6, r5, #1
 8008de8:	f3af 8000 	nop.w
 8008dec:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008dee:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 8008df0:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008df2:	42bc      	cmp	r4, r7
 8008df4:	dbf7      	blt.n	8008de6 <_read+0xa>
	}

return len;
}
 8008df6:	4638      	mov	r0, r7
 8008df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008dfc <_sbrk>:
	return len;
}
*/

caddr_t _sbrk(int incr)
{
 8008dfc:	b508      	push	{r3, lr}
 8008dfe:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008e00:	4a0b      	ldr	r2, [pc, #44]	; (8008e30 <_sbrk+0x34>)
 8008e02:	6812      	ldr	r2, [r2, #0]
 8008e04:	b142      	cbz	r2, 8008e18 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8008e06:	4a0a      	ldr	r2, [pc, #40]	; (8008e30 <_sbrk+0x34>)
 8008e08:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8008e0a:	4403      	add	r3, r0
 8008e0c:	466a      	mov	r2, sp
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d806      	bhi.n	8008e20 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8008e12:	4a07      	ldr	r2, [pc, #28]	; (8008e30 <_sbrk+0x34>)
 8008e14:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8008e16:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8008e18:	4906      	ldr	r1, [pc, #24]	; (8008e34 <_sbrk+0x38>)
 8008e1a:	4a05      	ldr	r2, [pc, #20]	; (8008e30 <_sbrk+0x34>)
 8008e1c:	6011      	str	r1, [r2, #0]
 8008e1e:	e7f2      	b.n	8008e06 <_sbrk+0xa>
		errno = ENOMEM;
 8008e20:	f000 f852 	bl	8008ec8 <__errno>
 8008e24:	230c      	movs	r3, #12
 8008e26:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8008e28:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2c:	bd08      	pop	{r3, pc}
 8008e2e:	bf00      	nop
 8008e30:	20000250 	.word	0x20000250
 8008e34:	200015e8 	.word	0x200015e8

08008e38 <_close>:

int _close(int file)
{
	return -1;
}
 8008e38:	f04f 30ff 	mov.w	r0, #4294967295
 8008e3c:	4770      	bx	lr

08008e3e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8008e3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008e42:	604b      	str	r3, [r1, #4]
	return 0;
}
 8008e44:	2000      	movs	r0, #0
 8008e46:	4770      	bx	lr

08008e48 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8008e48:	2001      	movs	r0, #1
 8008e4a:	4770      	bx	lr

08008e4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	4770      	bx	lr

08008e50 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008e50:	4915      	ldr	r1, [pc, #84]	; (8008ea8 <SystemInit+0x58>)
 8008e52:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8008e56:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008e5e:	4b13      	ldr	r3, [pc, #76]	; (8008eac <SystemInit+0x5c>)
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	f042 0201 	orr.w	r2, r2, #1
 8008e66:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8008e68:	6858      	ldr	r0, [r3, #4]
 8008e6a:	4a11      	ldr	r2, [pc, #68]	; (8008eb0 <SystemInit+0x60>)
 8008e6c:	4002      	ands	r2, r0
 8008e6e:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8008e76:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e7a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008e82:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8008e84:	685a      	ldr	r2, [r3, #4]
 8008e86:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8008e8a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8008e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e8e:	f022 020f 	bic.w	r2, r2, #15
 8008e92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8008e94:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008e96:	4a07      	ldr	r2, [pc, #28]	; (8008eb4 <SystemInit+0x64>)
 8008e98:	4002      	ands	r2, r0
 8008e9a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008ea0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008ea4:	608b      	str	r3, [r1, #8]
 8008ea6:	4770      	bx	lr
 8008ea8:	e000ed00 	.word	0xe000ed00
 8008eac:	40021000 	.word	0x40021000
 8008eb0:	f87fc00c 	.word	0xf87fc00c
 8008eb4:	ff00fccc 	.word	0xff00fccc

08008eb8 <atof>:
 8008eb8:	2100      	movs	r1, #0
 8008eba:	f001 bb81 	b.w	800a5c0 <strtod>

08008ebe <atoi>:
 8008ebe:	220a      	movs	r2, #10
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	f001 bc11 	b.w	800a6e8 <strtol>
	...

08008ec8 <__errno>:
 8008ec8:	4b01      	ldr	r3, [pc, #4]	; (8008ed0 <__errno+0x8>)
 8008eca:	6818      	ldr	r0, [r3, #0]
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	2000000c 	.word	0x2000000c

08008ed4 <__libc_init_array>:
 8008ed4:	b570      	push	{r4, r5, r6, lr}
 8008ed6:	4e0d      	ldr	r6, [pc, #52]	; (8008f0c <__libc_init_array+0x38>)
 8008ed8:	4c0d      	ldr	r4, [pc, #52]	; (8008f10 <__libc_init_array+0x3c>)
 8008eda:	1ba4      	subs	r4, r4, r6
 8008edc:	10a4      	asrs	r4, r4, #2
 8008ede:	2500      	movs	r5, #0
 8008ee0:	42a5      	cmp	r5, r4
 8008ee2:	d109      	bne.n	8008ef8 <__libc_init_array+0x24>
 8008ee4:	4e0b      	ldr	r6, [pc, #44]	; (8008f14 <__libc_init_array+0x40>)
 8008ee6:	4c0c      	ldr	r4, [pc, #48]	; (8008f18 <__libc_init_array+0x44>)
 8008ee8:	f004 f8fe 	bl	800d0e8 <_init>
 8008eec:	1ba4      	subs	r4, r4, r6
 8008eee:	10a4      	asrs	r4, r4, #2
 8008ef0:	2500      	movs	r5, #0
 8008ef2:	42a5      	cmp	r5, r4
 8008ef4:	d105      	bne.n	8008f02 <__libc_init_array+0x2e>
 8008ef6:	bd70      	pop	{r4, r5, r6, pc}
 8008ef8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008efc:	4798      	blx	r3
 8008efe:	3501      	adds	r5, #1
 8008f00:	e7ee      	b.n	8008ee0 <__libc_init_array+0xc>
 8008f02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008f06:	4798      	blx	r3
 8008f08:	3501      	adds	r5, #1
 8008f0a:	e7f2      	b.n	8008ef2 <__libc_init_array+0x1e>
 8008f0c:	0800d778 	.word	0x0800d778
 8008f10:	0800d778 	.word	0x0800d778
 8008f14:	0800d778 	.word	0x0800d778
 8008f18:	0800d77c 	.word	0x0800d77c

08008f1c <__itoa>:
 8008f1c:	1e93      	subs	r3, r2, #2
 8008f1e:	2b22      	cmp	r3, #34	; 0x22
 8008f20:	b510      	push	{r4, lr}
 8008f22:	460c      	mov	r4, r1
 8008f24:	d904      	bls.n	8008f30 <__itoa+0x14>
 8008f26:	2300      	movs	r3, #0
 8008f28:	700b      	strb	r3, [r1, #0]
 8008f2a:	461c      	mov	r4, r3
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	bd10      	pop	{r4, pc}
 8008f30:	2a0a      	cmp	r2, #10
 8008f32:	d109      	bne.n	8008f48 <__itoa+0x2c>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	da07      	bge.n	8008f48 <__itoa+0x2c>
 8008f38:	232d      	movs	r3, #45	; 0x2d
 8008f3a:	700b      	strb	r3, [r1, #0]
 8008f3c:	4240      	negs	r0, r0
 8008f3e:	2101      	movs	r1, #1
 8008f40:	4421      	add	r1, r4
 8008f42:	f001 fbe7 	bl	800a714 <__utoa>
 8008f46:	e7f1      	b.n	8008f2c <__itoa+0x10>
 8008f48:	2100      	movs	r1, #0
 8008f4a:	e7f9      	b.n	8008f40 <__itoa+0x24>

08008f4c <itoa>:
 8008f4c:	f7ff bfe6 	b.w	8008f1c <__itoa>

08008f50 <memcpy>:
 8008f50:	b510      	push	{r4, lr}
 8008f52:	1e43      	subs	r3, r0, #1
 8008f54:	440a      	add	r2, r1
 8008f56:	4291      	cmp	r1, r2
 8008f58:	d100      	bne.n	8008f5c <memcpy+0xc>
 8008f5a:	bd10      	pop	{r4, pc}
 8008f5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f64:	e7f7      	b.n	8008f56 <memcpy+0x6>

08008f66 <__cvt>:
 8008f66:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f6a:	ec55 4b10 	vmov	r4, r5, d0
 8008f6e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008f70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008f74:	2d00      	cmp	r5, #0
 8008f76:	460e      	mov	r6, r1
 8008f78:	4691      	mov	r9, r2
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	bfb8      	it	lt
 8008f7e:	4622      	movlt	r2, r4
 8008f80:	462b      	mov	r3, r5
 8008f82:	f027 0720 	bic.w	r7, r7, #32
 8008f86:	bfbb      	ittet	lt
 8008f88:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008f8c:	461d      	movlt	r5, r3
 8008f8e:	2300      	movge	r3, #0
 8008f90:	232d      	movlt	r3, #45	; 0x2d
 8008f92:	bfb8      	it	lt
 8008f94:	4614      	movlt	r4, r2
 8008f96:	2f46      	cmp	r7, #70	; 0x46
 8008f98:	700b      	strb	r3, [r1, #0]
 8008f9a:	d004      	beq.n	8008fa6 <__cvt+0x40>
 8008f9c:	2f45      	cmp	r7, #69	; 0x45
 8008f9e:	d100      	bne.n	8008fa2 <__cvt+0x3c>
 8008fa0:	3601      	adds	r6, #1
 8008fa2:	2102      	movs	r1, #2
 8008fa4:	e000      	b.n	8008fa8 <__cvt+0x42>
 8008fa6:	2103      	movs	r1, #3
 8008fa8:	ab03      	add	r3, sp, #12
 8008faa:	9301      	str	r3, [sp, #4]
 8008fac:	ab02      	add	r3, sp, #8
 8008fae:	9300      	str	r3, [sp, #0]
 8008fb0:	4632      	mov	r2, r6
 8008fb2:	4653      	mov	r3, sl
 8008fb4:	ec45 4b10 	vmov	d0, r4, r5
 8008fb8:	f001 fd3a 	bl	800aa30 <_dtoa_r>
 8008fbc:	2f47      	cmp	r7, #71	; 0x47
 8008fbe:	4680      	mov	r8, r0
 8008fc0:	d102      	bne.n	8008fc8 <__cvt+0x62>
 8008fc2:	f019 0f01 	tst.w	r9, #1
 8008fc6:	d026      	beq.n	8009016 <__cvt+0xb0>
 8008fc8:	2f46      	cmp	r7, #70	; 0x46
 8008fca:	eb08 0906 	add.w	r9, r8, r6
 8008fce:	d111      	bne.n	8008ff4 <__cvt+0x8e>
 8008fd0:	f898 3000 	ldrb.w	r3, [r8]
 8008fd4:	2b30      	cmp	r3, #48	; 0x30
 8008fd6:	d10a      	bne.n	8008fee <__cvt+0x88>
 8008fd8:	2200      	movs	r2, #0
 8008fda:	2300      	movs	r3, #0
 8008fdc:	4620      	mov	r0, r4
 8008fde:	4629      	mov	r1, r5
 8008fe0:	f7f7 fd7e 	bl	8000ae0 <__aeabi_dcmpeq>
 8008fe4:	b918      	cbnz	r0, 8008fee <__cvt+0x88>
 8008fe6:	f1c6 0601 	rsb	r6, r6, #1
 8008fea:	f8ca 6000 	str.w	r6, [sl]
 8008fee:	f8da 3000 	ldr.w	r3, [sl]
 8008ff2:	4499      	add	r9, r3
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	4629      	mov	r1, r5
 8008ffc:	f7f7 fd70 	bl	8000ae0 <__aeabi_dcmpeq>
 8009000:	b938      	cbnz	r0, 8009012 <__cvt+0xac>
 8009002:	2230      	movs	r2, #48	; 0x30
 8009004:	9b03      	ldr	r3, [sp, #12]
 8009006:	4599      	cmp	r9, r3
 8009008:	d905      	bls.n	8009016 <__cvt+0xb0>
 800900a:	1c59      	adds	r1, r3, #1
 800900c:	9103      	str	r1, [sp, #12]
 800900e:	701a      	strb	r2, [r3, #0]
 8009010:	e7f8      	b.n	8009004 <__cvt+0x9e>
 8009012:	f8cd 900c 	str.w	r9, [sp, #12]
 8009016:	9b03      	ldr	r3, [sp, #12]
 8009018:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800901a:	eba3 0308 	sub.w	r3, r3, r8
 800901e:	4640      	mov	r0, r8
 8009020:	6013      	str	r3, [r2, #0]
 8009022:	b004      	add	sp, #16
 8009024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009028 <__exponent>:
 8009028:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800902a:	4603      	mov	r3, r0
 800902c:	2900      	cmp	r1, #0
 800902e:	bfb8      	it	lt
 8009030:	4249      	neglt	r1, r1
 8009032:	f803 2b02 	strb.w	r2, [r3], #2
 8009036:	bfb4      	ite	lt
 8009038:	222d      	movlt	r2, #45	; 0x2d
 800903a:	222b      	movge	r2, #43	; 0x2b
 800903c:	2909      	cmp	r1, #9
 800903e:	7042      	strb	r2, [r0, #1]
 8009040:	dd20      	ble.n	8009084 <__exponent+0x5c>
 8009042:	f10d 0207 	add.w	r2, sp, #7
 8009046:	4617      	mov	r7, r2
 8009048:	260a      	movs	r6, #10
 800904a:	fb91 f5f6 	sdiv	r5, r1, r6
 800904e:	fb06 1115 	mls	r1, r6, r5, r1
 8009052:	3130      	adds	r1, #48	; 0x30
 8009054:	2d09      	cmp	r5, #9
 8009056:	f802 1c01 	strb.w	r1, [r2, #-1]
 800905a:	f102 34ff 	add.w	r4, r2, #4294967295
 800905e:	4629      	mov	r1, r5
 8009060:	dc09      	bgt.n	8009076 <__exponent+0x4e>
 8009062:	3130      	adds	r1, #48	; 0x30
 8009064:	3a02      	subs	r2, #2
 8009066:	f804 1c01 	strb.w	r1, [r4, #-1]
 800906a:	42ba      	cmp	r2, r7
 800906c:	461c      	mov	r4, r3
 800906e:	d304      	bcc.n	800907a <__exponent+0x52>
 8009070:	1a20      	subs	r0, r4, r0
 8009072:	b003      	add	sp, #12
 8009074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009076:	4622      	mov	r2, r4
 8009078:	e7e7      	b.n	800904a <__exponent+0x22>
 800907a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800907e:	f803 1b01 	strb.w	r1, [r3], #1
 8009082:	e7f2      	b.n	800906a <__exponent+0x42>
 8009084:	2230      	movs	r2, #48	; 0x30
 8009086:	461c      	mov	r4, r3
 8009088:	4411      	add	r1, r2
 800908a:	f804 2b02 	strb.w	r2, [r4], #2
 800908e:	7059      	strb	r1, [r3, #1]
 8009090:	e7ee      	b.n	8009070 <__exponent+0x48>
	...

08009094 <_printf_float>:
 8009094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009098:	b08d      	sub	sp, #52	; 0x34
 800909a:	460c      	mov	r4, r1
 800909c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80090a0:	4616      	mov	r6, r2
 80090a2:	461f      	mov	r7, r3
 80090a4:	4605      	mov	r5, r0
 80090a6:	f002 ff2f 	bl	800bf08 <_localeconv_r>
 80090aa:	6803      	ldr	r3, [r0, #0]
 80090ac:	9304      	str	r3, [sp, #16]
 80090ae:	4618      	mov	r0, r3
 80090b0:	f7f7 f898 	bl	80001e4 <strlen>
 80090b4:	2300      	movs	r3, #0
 80090b6:	930a      	str	r3, [sp, #40]	; 0x28
 80090b8:	f8d8 3000 	ldr.w	r3, [r8]
 80090bc:	9005      	str	r0, [sp, #20]
 80090be:	3307      	adds	r3, #7
 80090c0:	f023 0307 	bic.w	r3, r3, #7
 80090c4:	f103 0208 	add.w	r2, r3, #8
 80090c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80090cc:	f8d4 b000 	ldr.w	fp, [r4]
 80090d0:	f8c8 2000 	str.w	r2, [r8]
 80090d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80090dc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80090e0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80090e4:	9307      	str	r3, [sp, #28]
 80090e6:	f8cd 8018 	str.w	r8, [sp, #24]
 80090ea:	f04f 32ff 	mov.w	r2, #4294967295
 80090ee:	4ba5      	ldr	r3, [pc, #660]	; (8009384 <_printf_float+0x2f0>)
 80090f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090f4:	f7f7 fd26 	bl	8000b44 <__aeabi_dcmpun>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	f040 81fb 	bne.w	80094f4 <_printf_float+0x460>
 80090fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009102:	4ba0      	ldr	r3, [pc, #640]	; (8009384 <_printf_float+0x2f0>)
 8009104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009108:	f7f7 fcfe 	bl	8000b08 <__aeabi_dcmple>
 800910c:	2800      	cmp	r0, #0
 800910e:	f040 81f1 	bne.w	80094f4 <_printf_float+0x460>
 8009112:	2200      	movs	r2, #0
 8009114:	2300      	movs	r3, #0
 8009116:	4640      	mov	r0, r8
 8009118:	4649      	mov	r1, r9
 800911a:	f7f7 fceb 	bl	8000af4 <__aeabi_dcmplt>
 800911e:	b110      	cbz	r0, 8009126 <_printf_float+0x92>
 8009120:	232d      	movs	r3, #45	; 0x2d
 8009122:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009126:	4b98      	ldr	r3, [pc, #608]	; (8009388 <_printf_float+0x2f4>)
 8009128:	4a98      	ldr	r2, [pc, #608]	; (800938c <_printf_float+0x2f8>)
 800912a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800912e:	bf8c      	ite	hi
 8009130:	4690      	movhi	r8, r2
 8009132:	4698      	movls	r8, r3
 8009134:	2303      	movs	r3, #3
 8009136:	f02b 0204 	bic.w	r2, fp, #4
 800913a:	6123      	str	r3, [r4, #16]
 800913c:	6022      	str	r2, [r4, #0]
 800913e:	f04f 0900 	mov.w	r9, #0
 8009142:	9700      	str	r7, [sp, #0]
 8009144:	4633      	mov	r3, r6
 8009146:	aa0b      	add	r2, sp, #44	; 0x2c
 8009148:	4621      	mov	r1, r4
 800914a:	4628      	mov	r0, r5
 800914c:	f000 f9e2 	bl	8009514 <_printf_common>
 8009150:	3001      	adds	r0, #1
 8009152:	f040 8093 	bne.w	800927c <_printf_float+0x1e8>
 8009156:	f04f 30ff 	mov.w	r0, #4294967295
 800915a:	b00d      	add	sp, #52	; 0x34
 800915c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009160:	6861      	ldr	r1, [r4, #4]
 8009162:	1c4b      	adds	r3, r1, #1
 8009164:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009168:	d13f      	bne.n	80091ea <_printf_float+0x156>
 800916a:	2306      	movs	r3, #6
 800916c:	6063      	str	r3, [r4, #4]
 800916e:	2300      	movs	r3, #0
 8009170:	9303      	str	r3, [sp, #12]
 8009172:	ab0a      	add	r3, sp, #40	; 0x28
 8009174:	9302      	str	r3, [sp, #8]
 8009176:	ab09      	add	r3, sp, #36	; 0x24
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	ec49 8b10 	vmov	d0, r8, r9
 800917e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009182:	6022      	str	r2, [r4, #0]
 8009184:	f8cd a004 	str.w	sl, [sp, #4]
 8009188:	6861      	ldr	r1, [r4, #4]
 800918a:	4628      	mov	r0, r5
 800918c:	f7ff feeb 	bl	8008f66 <__cvt>
 8009190:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009194:	2b47      	cmp	r3, #71	; 0x47
 8009196:	4680      	mov	r8, r0
 8009198:	d109      	bne.n	80091ae <_printf_float+0x11a>
 800919a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800919c:	1cd8      	adds	r0, r3, #3
 800919e:	db02      	blt.n	80091a6 <_printf_float+0x112>
 80091a0:	6862      	ldr	r2, [r4, #4]
 80091a2:	4293      	cmp	r3, r2
 80091a4:	dd57      	ble.n	8009256 <_printf_float+0x1c2>
 80091a6:	f1aa 0a02 	sub.w	sl, sl, #2
 80091aa:	fa5f fa8a 	uxtb.w	sl, sl
 80091ae:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80091b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091b4:	d834      	bhi.n	8009220 <_printf_float+0x18c>
 80091b6:	3901      	subs	r1, #1
 80091b8:	4652      	mov	r2, sl
 80091ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80091be:	9109      	str	r1, [sp, #36]	; 0x24
 80091c0:	f7ff ff32 	bl	8009028 <__exponent>
 80091c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091c6:	1883      	adds	r3, r0, r2
 80091c8:	2a01      	cmp	r2, #1
 80091ca:	4681      	mov	r9, r0
 80091cc:	6123      	str	r3, [r4, #16]
 80091ce:	dc02      	bgt.n	80091d6 <_printf_float+0x142>
 80091d0:	6822      	ldr	r2, [r4, #0]
 80091d2:	07d1      	lsls	r1, r2, #31
 80091d4:	d501      	bpl.n	80091da <_printf_float+0x146>
 80091d6:	3301      	adds	r3, #1
 80091d8:	6123      	str	r3, [r4, #16]
 80091da:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d0af      	beq.n	8009142 <_printf_float+0xae>
 80091e2:	232d      	movs	r3, #45	; 0x2d
 80091e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091e8:	e7ab      	b.n	8009142 <_printf_float+0xae>
 80091ea:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80091ee:	d002      	beq.n	80091f6 <_printf_float+0x162>
 80091f0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80091f4:	d1bb      	bne.n	800916e <_printf_float+0xda>
 80091f6:	b189      	cbz	r1, 800921c <_printf_float+0x188>
 80091f8:	2300      	movs	r3, #0
 80091fa:	9303      	str	r3, [sp, #12]
 80091fc:	ab0a      	add	r3, sp, #40	; 0x28
 80091fe:	9302      	str	r3, [sp, #8]
 8009200:	ab09      	add	r3, sp, #36	; 0x24
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	ec49 8b10 	vmov	d0, r8, r9
 8009208:	6022      	str	r2, [r4, #0]
 800920a:	f8cd a004 	str.w	sl, [sp, #4]
 800920e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009212:	4628      	mov	r0, r5
 8009214:	f7ff fea7 	bl	8008f66 <__cvt>
 8009218:	4680      	mov	r8, r0
 800921a:	e7be      	b.n	800919a <_printf_float+0x106>
 800921c:	2301      	movs	r3, #1
 800921e:	e7a5      	b.n	800916c <_printf_float+0xd8>
 8009220:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009224:	d119      	bne.n	800925a <_printf_float+0x1c6>
 8009226:	2900      	cmp	r1, #0
 8009228:	6863      	ldr	r3, [r4, #4]
 800922a:	dd0c      	ble.n	8009246 <_printf_float+0x1b2>
 800922c:	6121      	str	r1, [r4, #16]
 800922e:	b913      	cbnz	r3, 8009236 <_printf_float+0x1a2>
 8009230:	6822      	ldr	r2, [r4, #0]
 8009232:	07d2      	lsls	r2, r2, #31
 8009234:	d502      	bpl.n	800923c <_printf_float+0x1a8>
 8009236:	3301      	adds	r3, #1
 8009238:	440b      	add	r3, r1
 800923a:	6123      	str	r3, [r4, #16]
 800923c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800923e:	65a3      	str	r3, [r4, #88]	; 0x58
 8009240:	f04f 0900 	mov.w	r9, #0
 8009244:	e7c9      	b.n	80091da <_printf_float+0x146>
 8009246:	b913      	cbnz	r3, 800924e <_printf_float+0x1ba>
 8009248:	6822      	ldr	r2, [r4, #0]
 800924a:	07d0      	lsls	r0, r2, #31
 800924c:	d501      	bpl.n	8009252 <_printf_float+0x1be>
 800924e:	3302      	adds	r3, #2
 8009250:	e7f3      	b.n	800923a <_printf_float+0x1a6>
 8009252:	2301      	movs	r3, #1
 8009254:	e7f1      	b.n	800923a <_printf_float+0x1a6>
 8009256:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800925a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800925c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800925e:	4293      	cmp	r3, r2
 8009260:	db05      	blt.n	800926e <_printf_float+0x1da>
 8009262:	6822      	ldr	r2, [r4, #0]
 8009264:	6123      	str	r3, [r4, #16]
 8009266:	07d1      	lsls	r1, r2, #31
 8009268:	d5e8      	bpl.n	800923c <_printf_float+0x1a8>
 800926a:	3301      	adds	r3, #1
 800926c:	e7e5      	b.n	800923a <_printf_float+0x1a6>
 800926e:	2b00      	cmp	r3, #0
 8009270:	bfd4      	ite	le
 8009272:	f1c3 0302 	rsble	r3, r3, #2
 8009276:	2301      	movgt	r3, #1
 8009278:	4413      	add	r3, r2
 800927a:	e7de      	b.n	800923a <_printf_float+0x1a6>
 800927c:	6823      	ldr	r3, [r4, #0]
 800927e:	055a      	lsls	r2, r3, #21
 8009280:	d407      	bmi.n	8009292 <_printf_float+0x1fe>
 8009282:	6923      	ldr	r3, [r4, #16]
 8009284:	4642      	mov	r2, r8
 8009286:	4631      	mov	r1, r6
 8009288:	4628      	mov	r0, r5
 800928a:	47b8      	blx	r7
 800928c:	3001      	adds	r0, #1
 800928e:	d12b      	bne.n	80092e8 <_printf_float+0x254>
 8009290:	e761      	b.n	8009156 <_printf_float+0xc2>
 8009292:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009296:	f240 80e2 	bls.w	800945e <_printf_float+0x3ca>
 800929a:	2200      	movs	r2, #0
 800929c:	2300      	movs	r3, #0
 800929e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80092a2:	f7f7 fc1d 	bl	8000ae0 <__aeabi_dcmpeq>
 80092a6:	2800      	cmp	r0, #0
 80092a8:	d03c      	beq.n	8009324 <_printf_float+0x290>
 80092aa:	2301      	movs	r3, #1
 80092ac:	4a38      	ldr	r2, [pc, #224]	; (8009390 <_printf_float+0x2fc>)
 80092ae:	4631      	mov	r1, r6
 80092b0:	4628      	mov	r0, r5
 80092b2:	47b8      	blx	r7
 80092b4:	3001      	adds	r0, #1
 80092b6:	f43f af4e 	beq.w	8009156 <_printf_float+0xc2>
 80092ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092be:	429a      	cmp	r2, r3
 80092c0:	db02      	blt.n	80092c8 <_printf_float+0x234>
 80092c2:	6823      	ldr	r3, [r4, #0]
 80092c4:	07d8      	lsls	r0, r3, #31
 80092c6:	d50f      	bpl.n	80092e8 <_printf_float+0x254>
 80092c8:	9b05      	ldr	r3, [sp, #20]
 80092ca:	9a04      	ldr	r2, [sp, #16]
 80092cc:	4631      	mov	r1, r6
 80092ce:	4628      	mov	r0, r5
 80092d0:	47b8      	blx	r7
 80092d2:	3001      	adds	r0, #1
 80092d4:	f43f af3f 	beq.w	8009156 <_printf_float+0xc2>
 80092d8:	f04f 0800 	mov.w	r8, #0
 80092dc:	f104 091a 	add.w	r9, r4, #26
 80092e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092e2:	3b01      	subs	r3, #1
 80092e4:	4598      	cmp	r8, r3
 80092e6:	db12      	blt.n	800930e <_printf_float+0x27a>
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	079b      	lsls	r3, r3, #30
 80092ec:	d509      	bpl.n	8009302 <_printf_float+0x26e>
 80092ee:	f04f 0800 	mov.w	r8, #0
 80092f2:	f104 0919 	add.w	r9, r4, #25
 80092f6:	68e3      	ldr	r3, [r4, #12]
 80092f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80092fa:	1a9b      	subs	r3, r3, r2
 80092fc:	4598      	cmp	r8, r3
 80092fe:	f2c0 80ee 	blt.w	80094de <_printf_float+0x44a>
 8009302:	68e0      	ldr	r0, [r4, #12]
 8009304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009306:	4298      	cmp	r0, r3
 8009308:	bfb8      	it	lt
 800930a:	4618      	movlt	r0, r3
 800930c:	e725      	b.n	800915a <_printf_float+0xc6>
 800930e:	2301      	movs	r3, #1
 8009310:	464a      	mov	r2, r9
 8009312:	4631      	mov	r1, r6
 8009314:	4628      	mov	r0, r5
 8009316:	47b8      	blx	r7
 8009318:	3001      	adds	r0, #1
 800931a:	f43f af1c 	beq.w	8009156 <_printf_float+0xc2>
 800931e:	f108 0801 	add.w	r8, r8, #1
 8009322:	e7dd      	b.n	80092e0 <_printf_float+0x24c>
 8009324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009326:	2b00      	cmp	r3, #0
 8009328:	dc34      	bgt.n	8009394 <_printf_float+0x300>
 800932a:	2301      	movs	r3, #1
 800932c:	4a18      	ldr	r2, [pc, #96]	; (8009390 <_printf_float+0x2fc>)
 800932e:	4631      	mov	r1, r6
 8009330:	4628      	mov	r0, r5
 8009332:	47b8      	blx	r7
 8009334:	3001      	adds	r0, #1
 8009336:	f43f af0e 	beq.w	8009156 <_printf_float+0xc2>
 800933a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800933c:	b923      	cbnz	r3, 8009348 <_printf_float+0x2b4>
 800933e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009340:	b913      	cbnz	r3, 8009348 <_printf_float+0x2b4>
 8009342:	6823      	ldr	r3, [r4, #0]
 8009344:	07d9      	lsls	r1, r3, #31
 8009346:	d5cf      	bpl.n	80092e8 <_printf_float+0x254>
 8009348:	9b05      	ldr	r3, [sp, #20]
 800934a:	9a04      	ldr	r2, [sp, #16]
 800934c:	4631      	mov	r1, r6
 800934e:	4628      	mov	r0, r5
 8009350:	47b8      	blx	r7
 8009352:	3001      	adds	r0, #1
 8009354:	f43f aeff 	beq.w	8009156 <_printf_float+0xc2>
 8009358:	f04f 0900 	mov.w	r9, #0
 800935c:	f104 0a1a 	add.w	sl, r4, #26
 8009360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009362:	425b      	negs	r3, r3
 8009364:	4599      	cmp	r9, r3
 8009366:	db01      	blt.n	800936c <_printf_float+0x2d8>
 8009368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800936a:	e78b      	b.n	8009284 <_printf_float+0x1f0>
 800936c:	2301      	movs	r3, #1
 800936e:	4652      	mov	r2, sl
 8009370:	4631      	mov	r1, r6
 8009372:	4628      	mov	r0, r5
 8009374:	47b8      	blx	r7
 8009376:	3001      	adds	r0, #1
 8009378:	f43f aeed 	beq.w	8009156 <_printf_float+0xc2>
 800937c:	f109 0901 	add.w	r9, r9, #1
 8009380:	e7ee      	b.n	8009360 <_printf_float+0x2cc>
 8009382:	bf00      	nop
 8009384:	7fefffff 	.word	0x7fefffff
 8009388:	0800d440 	.word	0x0800d440
 800938c:	0800d444 	.word	0x0800d444
 8009390:	0800d450 	.word	0x0800d450
 8009394:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009396:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009398:	429a      	cmp	r2, r3
 800939a:	bfa8      	it	ge
 800939c:	461a      	movge	r2, r3
 800939e:	2a00      	cmp	r2, #0
 80093a0:	4691      	mov	r9, r2
 80093a2:	dc38      	bgt.n	8009416 <_printf_float+0x382>
 80093a4:	f104 031a 	add.w	r3, r4, #26
 80093a8:	f04f 0b00 	mov.w	fp, #0
 80093ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093b0:	9306      	str	r3, [sp, #24]
 80093b2:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80093b6:	ebaa 0309 	sub.w	r3, sl, r9
 80093ba:	459b      	cmp	fp, r3
 80093bc:	db33      	blt.n	8009426 <_printf_float+0x392>
 80093be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093c2:	429a      	cmp	r2, r3
 80093c4:	db3a      	blt.n	800943c <_printf_float+0x3a8>
 80093c6:	6823      	ldr	r3, [r4, #0]
 80093c8:	07da      	lsls	r2, r3, #31
 80093ca:	d437      	bmi.n	800943c <_printf_float+0x3a8>
 80093cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093d0:	eba3 020a 	sub.w	r2, r3, sl
 80093d4:	eba3 0901 	sub.w	r9, r3, r1
 80093d8:	4591      	cmp	r9, r2
 80093da:	bfa8      	it	ge
 80093dc:	4691      	movge	r9, r2
 80093de:	f1b9 0f00 	cmp.w	r9, #0
 80093e2:	dc33      	bgt.n	800944c <_printf_float+0x3b8>
 80093e4:	f04f 0800 	mov.w	r8, #0
 80093e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093ec:	f104 0a1a 	add.w	sl, r4, #26
 80093f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093f4:	1a9b      	subs	r3, r3, r2
 80093f6:	eba3 0309 	sub.w	r3, r3, r9
 80093fa:	4598      	cmp	r8, r3
 80093fc:	f6bf af74 	bge.w	80092e8 <_printf_float+0x254>
 8009400:	2301      	movs	r3, #1
 8009402:	4652      	mov	r2, sl
 8009404:	4631      	mov	r1, r6
 8009406:	4628      	mov	r0, r5
 8009408:	47b8      	blx	r7
 800940a:	3001      	adds	r0, #1
 800940c:	f43f aea3 	beq.w	8009156 <_printf_float+0xc2>
 8009410:	f108 0801 	add.w	r8, r8, #1
 8009414:	e7ec      	b.n	80093f0 <_printf_float+0x35c>
 8009416:	4613      	mov	r3, r2
 8009418:	4631      	mov	r1, r6
 800941a:	4642      	mov	r2, r8
 800941c:	4628      	mov	r0, r5
 800941e:	47b8      	blx	r7
 8009420:	3001      	adds	r0, #1
 8009422:	d1bf      	bne.n	80093a4 <_printf_float+0x310>
 8009424:	e697      	b.n	8009156 <_printf_float+0xc2>
 8009426:	2301      	movs	r3, #1
 8009428:	9a06      	ldr	r2, [sp, #24]
 800942a:	4631      	mov	r1, r6
 800942c:	4628      	mov	r0, r5
 800942e:	47b8      	blx	r7
 8009430:	3001      	adds	r0, #1
 8009432:	f43f ae90 	beq.w	8009156 <_printf_float+0xc2>
 8009436:	f10b 0b01 	add.w	fp, fp, #1
 800943a:	e7ba      	b.n	80093b2 <_printf_float+0x31e>
 800943c:	9b05      	ldr	r3, [sp, #20]
 800943e:	9a04      	ldr	r2, [sp, #16]
 8009440:	4631      	mov	r1, r6
 8009442:	4628      	mov	r0, r5
 8009444:	47b8      	blx	r7
 8009446:	3001      	adds	r0, #1
 8009448:	d1c0      	bne.n	80093cc <_printf_float+0x338>
 800944a:	e684      	b.n	8009156 <_printf_float+0xc2>
 800944c:	464b      	mov	r3, r9
 800944e:	eb08 020a 	add.w	r2, r8, sl
 8009452:	4631      	mov	r1, r6
 8009454:	4628      	mov	r0, r5
 8009456:	47b8      	blx	r7
 8009458:	3001      	adds	r0, #1
 800945a:	d1c3      	bne.n	80093e4 <_printf_float+0x350>
 800945c:	e67b      	b.n	8009156 <_printf_float+0xc2>
 800945e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009460:	2a01      	cmp	r2, #1
 8009462:	dc01      	bgt.n	8009468 <_printf_float+0x3d4>
 8009464:	07db      	lsls	r3, r3, #31
 8009466:	d537      	bpl.n	80094d8 <_printf_float+0x444>
 8009468:	2301      	movs	r3, #1
 800946a:	4642      	mov	r2, r8
 800946c:	4631      	mov	r1, r6
 800946e:	4628      	mov	r0, r5
 8009470:	47b8      	blx	r7
 8009472:	3001      	adds	r0, #1
 8009474:	f43f ae6f 	beq.w	8009156 <_printf_float+0xc2>
 8009478:	9b05      	ldr	r3, [sp, #20]
 800947a:	9a04      	ldr	r2, [sp, #16]
 800947c:	4631      	mov	r1, r6
 800947e:	4628      	mov	r0, r5
 8009480:	47b8      	blx	r7
 8009482:	3001      	adds	r0, #1
 8009484:	f43f ae67 	beq.w	8009156 <_printf_float+0xc2>
 8009488:	2200      	movs	r2, #0
 800948a:	2300      	movs	r3, #0
 800948c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009490:	f7f7 fb26 	bl	8000ae0 <__aeabi_dcmpeq>
 8009494:	b158      	cbz	r0, 80094ae <_printf_float+0x41a>
 8009496:	f04f 0800 	mov.w	r8, #0
 800949a:	f104 0a1a 	add.w	sl, r4, #26
 800949e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094a0:	3b01      	subs	r3, #1
 80094a2:	4598      	cmp	r8, r3
 80094a4:	db0d      	blt.n	80094c2 <_printf_float+0x42e>
 80094a6:	464b      	mov	r3, r9
 80094a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80094ac:	e6eb      	b.n	8009286 <_printf_float+0x1f2>
 80094ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094b0:	f108 0201 	add.w	r2, r8, #1
 80094b4:	3b01      	subs	r3, #1
 80094b6:	4631      	mov	r1, r6
 80094b8:	4628      	mov	r0, r5
 80094ba:	47b8      	blx	r7
 80094bc:	3001      	adds	r0, #1
 80094be:	d1f2      	bne.n	80094a6 <_printf_float+0x412>
 80094c0:	e649      	b.n	8009156 <_printf_float+0xc2>
 80094c2:	2301      	movs	r3, #1
 80094c4:	4652      	mov	r2, sl
 80094c6:	4631      	mov	r1, r6
 80094c8:	4628      	mov	r0, r5
 80094ca:	47b8      	blx	r7
 80094cc:	3001      	adds	r0, #1
 80094ce:	f43f ae42 	beq.w	8009156 <_printf_float+0xc2>
 80094d2:	f108 0801 	add.w	r8, r8, #1
 80094d6:	e7e2      	b.n	800949e <_printf_float+0x40a>
 80094d8:	2301      	movs	r3, #1
 80094da:	4642      	mov	r2, r8
 80094dc:	e7eb      	b.n	80094b6 <_printf_float+0x422>
 80094de:	2301      	movs	r3, #1
 80094e0:	464a      	mov	r2, r9
 80094e2:	4631      	mov	r1, r6
 80094e4:	4628      	mov	r0, r5
 80094e6:	47b8      	blx	r7
 80094e8:	3001      	adds	r0, #1
 80094ea:	f43f ae34 	beq.w	8009156 <_printf_float+0xc2>
 80094ee:	f108 0801 	add.w	r8, r8, #1
 80094f2:	e700      	b.n	80092f6 <_printf_float+0x262>
 80094f4:	4642      	mov	r2, r8
 80094f6:	464b      	mov	r3, r9
 80094f8:	4640      	mov	r0, r8
 80094fa:	4649      	mov	r1, r9
 80094fc:	f7f7 fb22 	bl	8000b44 <__aeabi_dcmpun>
 8009500:	2800      	cmp	r0, #0
 8009502:	f43f ae2d 	beq.w	8009160 <_printf_float+0xcc>
 8009506:	4b01      	ldr	r3, [pc, #4]	; (800950c <_printf_float+0x478>)
 8009508:	4a01      	ldr	r2, [pc, #4]	; (8009510 <_printf_float+0x47c>)
 800950a:	e60e      	b.n	800912a <_printf_float+0x96>
 800950c:	0800d448 	.word	0x0800d448
 8009510:	0800d44c 	.word	0x0800d44c

08009514 <_printf_common>:
 8009514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009518:	4691      	mov	r9, r2
 800951a:	461f      	mov	r7, r3
 800951c:	688a      	ldr	r2, [r1, #8]
 800951e:	690b      	ldr	r3, [r1, #16]
 8009520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009524:	4293      	cmp	r3, r2
 8009526:	bfb8      	it	lt
 8009528:	4613      	movlt	r3, r2
 800952a:	f8c9 3000 	str.w	r3, [r9]
 800952e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009532:	4606      	mov	r6, r0
 8009534:	460c      	mov	r4, r1
 8009536:	b112      	cbz	r2, 800953e <_printf_common+0x2a>
 8009538:	3301      	adds	r3, #1
 800953a:	f8c9 3000 	str.w	r3, [r9]
 800953e:	6823      	ldr	r3, [r4, #0]
 8009540:	0699      	lsls	r1, r3, #26
 8009542:	bf42      	ittt	mi
 8009544:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009548:	3302      	addmi	r3, #2
 800954a:	f8c9 3000 	strmi.w	r3, [r9]
 800954e:	6825      	ldr	r5, [r4, #0]
 8009550:	f015 0506 	ands.w	r5, r5, #6
 8009554:	d107      	bne.n	8009566 <_printf_common+0x52>
 8009556:	f104 0a19 	add.w	sl, r4, #25
 800955a:	68e3      	ldr	r3, [r4, #12]
 800955c:	f8d9 2000 	ldr.w	r2, [r9]
 8009560:	1a9b      	subs	r3, r3, r2
 8009562:	429d      	cmp	r5, r3
 8009564:	db29      	blt.n	80095ba <_printf_common+0xa6>
 8009566:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800956a:	6822      	ldr	r2, [r4, #0]
 800956c:	3300      	adds	r3, #0
 800956e:	bf18      	it	ne
 8009570:	2301      	movne	r3, #1
 8009572:	0692      	lsls	r2, r2, #26
 8009574:	d42e      	bmi.n	80095d4 <_printf_common+0xc0>
 8009576:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800957a:	4639      	mov	r1, r7
 800957c:	4630      	mov	r0, r6
 800957e:	47c0      	blx	r8
 8009580:	3001      	adds	r0, #1
 8009582:	d021      	beq.n	80095c8 <_printf_common+0xb4>
 8009584:	6823      	ldr	r3, [r4, #0]
 8009586:	68e5      	ldr	r5, [r4, #12]
 8009588:	f8d9 2000 	ldr.w	r2, [r9]
 800958c:	f003 0306 	and.w	r3, r3, #6
 8009590:	2b04      	cmp	r3, #4
 8009592:	bf08      	it	eq
 8009594:	1aad      	subeq	r5, r5, r2
 8009596:	68a3      	ldr	r3, [r4, #8]
 8009598:	6922      	ldr	r2, [r4, #16]
 800959a:	bf0c      	ite	eq
 800959c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095a0:	2500      	movne	r5, #0
 80095a2:	4293      	cmp	r3, r2
 80095a4:	bfc4      	itt	gt
 80095a6:	1a9b      	subgt	r3, r3, r2
 80095a8:	18ed      	addgt	r5, r5, r3
 80095aa:	f04f 0900 	mov.w	r9, #0
 80095ae:	341a      	adds	r4, #26
 80095b0:	454d      	cmp	r5, r9
 80095b2:	d11b      	bne.n	80095ec <_printf_common+0xd8>
 80095b4:	2000      	movs	r0, #0
 80095b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ba:	2301      	movs	r3, #1
 80095bc:	4652      	mov	r2, sl
 80095be:	4639      	mov	r1, r7
 80095c0:	4630      	mov	r0, r6
 80095c2:	47c0      	blx	r8
 80095c4:	3001      	adds	r0, #1
 80095c6:	d103      	bne.n	80095d0 <_printf_common+0xbc>
 80095c8:	f04f 30ff 	mov.w	r0, #4294967295
 80095cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095d0:	3501      	adds	r5, #1
 80095d2:	e7c2      	b.n	800955a <_printf_common+0x46>
 80095d4:	18e1      	adds	r1, r4, r3
 80095d6:	1c5a      	adds	r2, r3, #1
 80095d8:	2030      	movs	r0, #48	; 0x30
 80095da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80095de:	4422      	add	r2, r4
 80095e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095e8:	3302      	adds	r3, #2
 80095ea:	e7c4      	b.n	8009576 <_printf_common+0x62>
 80095ec:	2301      	movs	r3, #1
 80095ee:	4622      	mov	r2, r4
 80095f0:	4639      	mov	r1, r7
 80095f2:	4630      	mov	r0, r6
 80095f4:	47c0      	blx	r8
 80095f6:	3001      	adds	r0, #1
 80095f8:	d0e6      	beq.n	80095c8 <_printf_common+0xb4>
 80095fa:	f109 0901 	add.w	r9, r9, #1
 80095fe:	e7d7      	b.n	80095b0 <_printf_common+0x9c>

08009600 <_printf_i>:
 8009600:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009604:	4617      	mov	r7, r2
 8009606:	7e0a      	ldrb	r2, [r1, #24]
 8009608:	b085      	sub	sp, #20
 800960a:	2a6e      	cmp	r2, #110	; 0x6e
 800960c:	4698      	mov	r8, r3
 800960e:	4606      	mov	r6, r0
 8009610:	460c      	mov	r4, r1
 8009612:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009614:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8009618:	f000 80bc 	beq.w	8009794 <_printf_i+0x194>
 800961c:	d81a      	bhi.n	8009654 <_printf_i+0x54>
 800961e:	2a63      	cmp	r2, #99	; 0x63
 8009620:	d02e      	beq.n	8009680 <_printf_i+0x80>
 8009622:	d80a      	bhi.n	800963a <_printf_i+0x3a>
 8009624:	2a00      	cmp	r2, #0
 8009626:	f000 80c8 	beq.w	80097ba <_printf_i+0x1ba>
 800962a:	2a58      	cmp	r2, #88	; 0x58
 800962c:	f000 808a 	beq.w	8009744 <_printf_i+0x144>
 8009630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009634:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8009638:	e02a      	b.n	8009690 <_printf_i+0x90>
 800963a:	2a64      	cmp	r2, #100	; 0x64
 800963c:	d001      	beq.n	8009642 <_printf_i+0x42>
 800963e:	2a69      	cmp	r2, #105	; 0x69
 8009640:	d1f6      	bne.n	8009630 <_printf_i+0x30>
 8009642:	6821      	ldr	r1, [r4, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	f011 0f80 	tst.w	r1, #128	; 0x80
 800964a:	d023      	beq.n	8009694 <_printf_i+0x94>
 800964c:	1d11      	adds	r1, r2, #4
 800964e:	6019      	str	r1, [r3, #0]
 8009650:	6813      	ldr	r3, [r2, #0]
 8009652:	e027      	b.n	80096a4 <_printf_i+0xa4>
 8009654:	2a73      	cmp	r2, #115	; 0x73
 8009656:	f000 80b4 	beq.w	80097c2 <_printf_i+0x1c2>
 800965a:	d808      	bhi.n	800966e <_printf_i+0x6e>
 800965c:	2a6f      	cmp	r2, #111	; 0x6f
 800965e:	d02a      	beq.n	80096b6 <_printf_i+0xb6>
 8009660:	2a70      	cmp	r2, #112	; 0x70
 8009662:	d1e5      	bne.n	8009630 <_printf_i+0x30>
 8009664:	680a      	ldr	r2, [r1, #0]
 8009666:	f042 0220 	orr.w	r2, r2, #32
 800966a:	600a      	str	r2, [r1, #0]
 800966c:	e003      	b.n	8009676 <_printf_i+0x76>
 800966e:	2a75      	cmp	r2, #117	; 0x75
 8009670:	d021      	beq.n	80096b6 <_printf_i+0xb6>
 8009672:	2a78      	cmp	r2, #120	; 0x78
 8009674:	d1dc      	bne.n	8009630 <_printf_i+0x30>
 8009676:	2278      	movs	r2, #120	; 0x78
 8009678:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800967c:	496e      	ldr	r1, [pc, #440]	; (8009838 <_printf_i+0x238>)
 800967e:	e064      	b.n	800974a <_printf_i+0x14a>
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8009686:	1d11      	adds	r1, r2, #4
 8009688:	6019      	str	r1, [r3, #0]
 800968a:	6813      	ldr	r3, [r2, #0]
 800968c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009690:	2301      	movs	r3, #1
 8009692:	e0a3      	b.n	80097dc <_printf_i+0x1dc>
 8009694:	f011 0f40 	tst.w	r1, #64	; 0x40
 8009698:	f102 0104 	add.w	r1, r2, #4
 800969c:	6019      	str	r1, [r3, #0]
 800969e:	d0d7      	beq.n	8009650 <_printf_i+0x50>
 80096a0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	da03      	bge.n	80096b0 <_printf_i+0xb0>
 80096a8:	222d      	movs	r2, #45	; 0x2d
 80096aa:	425b      	negs	r3, r3
 80096ac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80096b0:	4962      	ldr	r1, [pc, #392]	; (800983c <_printf_i+0x23c>)
 80096b2:	220a      	movs	r2, #10
 80096b4:	e017      	b.n	80096e6 <_printf_i+0xe6>
 80096b6:	6820      	ldr	r0, [r4, #0]
 80096b8:	6819      	ldr	r1, [r3, #0]
 80096ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 80096be:	d003      	beq.n	80096c8 <_printf_i+0xc8>
 80096c0:	1d08      	adds	r0, r1, #4
 80096c2:	6018      	str	r0, [r3, #0]
 80096c4:	680b      	ldr	r3, [r1, #0]
 80096c6:	e006      	b.n	80096d6 <_printf_i+0xd6>
 80096c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80096cc:	f101 0004 	add.w	r0, r1, #4
 80096d0:	6018      	str	r0, [r3, #0]
 80096d2:	d0f7      	beq.n	80096c4 <_printf_i+0xc4>
 80096d4:	880b      	ldrh	r3, [r1, #0]
 80096d6:	4959      	ldr	r1, [pc, #356]	; (800983c <_printf_i+0x23c>)
 80096d8:	2a6f      	cmp	r2, #111	; 0x6f
 80096da:	bf14      	ite	ne
 80096dc:	220a      	movne	r2, #10
 80096de:	2208      	moveq	r2, #8
 80096e0:	2000      	movs	r0, #0
 80096e2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80096e6:	6865      	ldr	r5, [r4, #4]
 80096e8:	60a5      	str	r5, [r4, #8]
 80096ea:	2d00      	cmp	r5, #0
 80096ec:	f2c0 809c 	blt.w	8009828 <_printf_i+0x228>
 80096f0:	6820      	ldr	r0, [r4, #0]
 80096f2:	f020 0004 	bic.w	r0, r0, #4
 80096f6:	6020      	str	r0, [r4, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d13f      	bne.n	800977c <_printf_i+0x17c>
 80096fc:	2d00      	cmp	r5, #0
 80096fe:	f040 8095 	bne.w	800982c <_printf_i+0x22c>
 8009702:	4675      	mov	r5, lr
 8009704:	2a08      	cmp	r2, #8
 8009706:	d10b      	bne.n	8009720 <_printf_i+0x120>
 8009708:	6823      	ldr	r3, [r4, #0]
 800970a:	07da      	lsls	r2, r3, #31
 800970c:	d508      	bpl.n	8009720 <_printf_i+0x120>
 800970e:	6923      	ldr	r3, [r4, #16]
 8009710:	6862      	ldr	r2, [r4, #4]
 8009712:	429a      	cmp	r2, r3
 8009714:	bfde      	ittt	le
 8009716:	2330      	movle	r3, #48	; 0x30
 8009718:	f805 3c01 	strble.w	r3, [r5, #-1]
 800971c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009720:	ebae 0305 	sub.w	r3, lr, r5
 8009724:	6123      	str	r3, [r4, #16]
 8009726:	f8cd 8000 	str.w	r8, [sp]
 800972a:	463b      	mov	r3, r7
 800972c:	aa03      	add	r2, sp, #12
 800972e:	4621      	mov	r1, r4
 8009730:	4630      	mov	r0, r6
 8009732:	f7ff feef 	bl	8009514 <_printf_common>
 8009736:	3001      	adds	r0, #1
 8009738:	d155      	bne.n	80097e6 <_printf_i+0x1e6>
 800973a:	f04f 30ff 	mov.w	r0, #4294967295
 800973e:	b005      	add	sp, #20
 8009740:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009744:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8009748:	493c      	ldr	r1, [pc, #240]	; (800983c <_printf_i+0x23c>)
 800974a:	6822      	ldr	r2, [r4, #0]
 800974c:	6818      	ldr	r0, [r3, #0]
 800974e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8009752:	f100 0504 	add.w	r5, r0, #4
 8009756:	601d      	str	r5, [r3, #0]
 8009758:	d001      	beq.n	800975e <_printf_i+0x15e>
 800975a:	6803      	ldr	r3, [r0, #0]
 800975c:	e002      	b.n	8009764 <_printf_i+0x164>
 800975e:	0655      	lsls	r5, r2, #25
 8009760:	d5fb      	bpl.n	800975a <_printf_i+0x15a>
 8009762:	8803      	ldrh	r3, [r0, #0]
 8009764:	07d0      	lsls	r0, r2, #31
 8009766:	bf44      	itt	mi
 8009768:	f042 0220 	orrmi.w	r2, r2, #32
 800976c:	6022      	strmi	r2, [r4, #0]
 800976e:	b91b      	cbnz	r3, 8009778 <_printf_i+0x178>
 8009770:	6822      	ldr	r2, [r4, #0]
 8009772:	f022 0220 	bic.w	r2, r2, #32
 8009776:	6022      	str	r2, [r4, #0]
 8009778:	2210      	movs	r2, #16
 800977a:	e7b1      	b.n	80096e0 <_printf_i+0xe0>
 800977c:	4675      	mov	r5, lr
 800977e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009782:	fb02 3310 	mls	r3, r2, r0, r3
 8009786:	5ccb      	ldrb	r3, [r1, r3]
 8009788:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800978c:	4603      	mov	r3, r0
 800978e:	2800      	cmp	r0, #0
 8009790:	d1f5      	bne.n	800977e <_printf_i+0x17e>
 8009792:	e7b7      	b.n	8009704 <_printf_i+0x104>
 8009794:	6808      	ldr	r0, [r1, #0]
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	6949      	ldr	r1, [r1, #20]
 800979a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800979e:	d004      	beq.n	80097aa <_printf_i+0x1aa>
 80097a0:	1d10      	adds	r0, r2, #4
 80097a2:	6018      	str	r0, [r3, #0]
 80097a4:	6813      	ldr	r3, [r2, #0]
 80097a6:	6019      	str	r1, [r3, #0]
 80097a8:	e007      	b.n	80097ba <_printf_i+0x1ba>
 80097aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80097ae:	f102 0004 	add.w	r0, r2, #4
 80097b2:	6018      	str	r0, [r3, #0]
 80097b4:	6813      	ldr	r3, [r2, #0]
 80097b6:	d0f6      	beq.n	80097a6 <_printf_i+0x1a6>
 80097b8:	8019      	strh	r1, [r3, #0]
 80097ba:	2300      	movs	r3, #0
 80097bc:	6123      	str	r3, [r4, #16]
 80097be:	4675      	mov	r5, lr
 80097c0:	e7b1      	b.n	8009726 <_printf_i+0x126>
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	1d11      	adds	r1, r2, #4
 80097c6:	6019      	str	r1, [r3, #0]
 80097c8:	6815      	ldr	r5, [r2, #0]
 80097ca:	6862      	ldr	r2, [r4, #4]
 80097cc:	2100      	movs	r1, #0
 80097ce:	4628      	mov	r0, r5
 80097d0:	f7f6 fd16 	bl	8000200 <memchr>
 80097d4:	b108      	cbz	r0, 80097da <_printf_i+0x1da>
 80097d6:	1b40      	subs	r0, r0, r5
 80097d8:	6060      	str	r0, [r4, #4]
 80097da:	6863      	ldr	r3, [r4, #4]
 80097dc:	6123      	str	r3, [r4, #16]
 80097de:	2300      	movs	r3, #0
 80097e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097e4:	e79f      	b.n	8009726 <_printf_i+0x126>
 80097e6:	6923      	ldr	r3, [r4, #16]
 80097e8:	462a      	mov	r2, r5
 80097ea:	4639      	mov	r1, r7
 80097ec:	4630      	mov	r0, r6
 80097ee:	47c0      	blx	r8
 80097f0:	3001      	adds	r0, #1
 80097f2:	d0a2      	beq.n	800973a <_printf_i+0x13a>
 80097f4:	6823      	ldr	r3, [r4, #0]
 80097f6:	079b      	lsls	r3, r3, #30
 80097f8:	d507      	bpl.n	800980a <_printf_i+0x20a>
 80097fa:	2500      	movs	r5, #0
 80097fc:	f104 0919 	add.w	r9, r4, #25
 8009800:	68e3      	ldr	r3, [r4, #12]
 8009802:	9a03      	ldr	r2, [sp, #12]
 8009804:	1a9b      	subs	r3, r3, r2
 8009806:	429d      	cmp	r5, r3
 8009808:	db05      	blt.n	8009816 <_printf_i+0x216>
 800980a:	68e0      	ldr	r0, [r4, #12]
 800980c:	9b03      	ldr	r3, [sp, #12]
 800980e:	4298      	cmp	r0, r3
 8009810:	bfb8      	it	lt
 8009812:	4618      	movlt	r0, r3
 8009814:	e793      	b.n	800973e <_printf_i+0x13e>
 8009816:	2301      	movs	r3, #1
 8009818:	464a      	mov	r2, r9
 800981a:	4639      	mov	r1, r7
 800981c:	4630      	mov	r0, r6
 800981e:	47c0      	blx	r8
 8009820:	3001      	adds	r0, #1
 8009822:	d08a      	beq.n	800973a <_printf_i+0x13a>
 8009824:	3501      	adds	r5, #1
 8009826:	e7eb      	b.n	8009800 <_printf_i+0x200>
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1a7      	bne.n	800977c <_printf_i+0x17c>
 800982c:	780b      	ldrb	r3, [r1, #0]
 800982e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009832:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009836:	e765      	b.n	8009704 <_printf_i+0x104>
 8009838:	0800d463 	.word	0x0800d463
 800983c:	0800d452 	.word	0x0800d452

08009840 <iprintf>:
 8009840:	b40f      	push	{r0, r1, r2, r3}
 8009842:	4b0a      	ldr	r3, [pc, #40]	; (800986c <iprintf+0x2c>)
 8009844:	b513      	push	{r0, r1, r4, lr}
 8009846:	681c      	ldr	r4, [r3, #0]
 8009848:	b124      	cbz	r4, 8009854 <iprintf+0x14>
 800984a:	69a3      	ldr	r3, [r4, #24]
 800984c:	b913      	cbnz	r3, 8009854 <iprintf+0x14>
 800984e:	4620      	mov	r0, r4
 8009850:	f001 ffae 	bl	800b7b0 <__sinit>
 8009854:	ab05      	add	r3, sp, #20
 8009856:	9a04      	ldr	r2, [sp, #16]
 8009858:	68a1      	ldr	r1, [r4, #8]
 800985a:	9301      	str	r3, [sp, #4]
 800985c:	4620      	mov	r0, r4
 800985e:	f003 fa07 	bl	800cc70 <_vfiprintf_r>
 8009862:	b002      	add	sp, #8
 8009864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009868:	b004      	add	sp, #16
 800986a:	4770      	bx	lr
 800986c:	2000000c 	.word	0x2000000c

08009870 <_puts_r>:
 8009870:	b570      	push	{r4, r5, r6, lr}
 8009872:	460e      	mov	r6, r1
 8009874:	4605      	mov	r5, r0
 8009876:	b118      	cbz	r0, 8009880 <_puts_r+0x10>
 8009878:	6983      	ldr	r3, [r0, #24]
 800987a:	b90b      	cbnz	r3, 8009880 <_puts_r+0x10>
 800987c:	f001 ff98 	bl	800b7b0 <__sinit>
 8009880:	69ab      	ldr	r3, [r5, #24]
 8009882:	68ac      	ldr	r4, [r5, #8]
 8009884:	b913      	cbnz	r3, 800988c <_puts_r+0x1c>
 8009886:	4628      	mov	r0, r5
 8009888:	f001 ff92 	bl	800b7b0 <__sinit>
 800988c:	4b23      	ldr	r3, [pc, #140]	; (800991c <_puts_r+0xac>)
 800988e:	429c      	cmp	r4, r3
 8009890:	d117      	bne.n	80098c2 <_puts_r+0x52>
 8009892:	686c      	ldr	r4, [r5, #4]
 8009894:	89a3      	ldrh	r3, [r4, #12]
 8009896:	071b      	lsls	r3, r3, #28
 8009898:	d51d      	bpl.n	80098d6 <_puts_r+0x66>
 800989a:	6923      	ldr	r3, [r4, #16]
 800989c:	b1db      	cbz	r3, 80098d6 <_puts_r+0x66>
 800989e:	3e01      	subs	r6, #1
 80098a0:	68a3      	ldr	r3, [r4, #8]
 80098a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80098a6:	3b01      	subs	r3, #1
 80098a8:	60a3      	str	r3, [r4, #8]
 80098aa:	b9e9      	cbnz	r1, 80098e8 <_puts_r+0x78>
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	da2e      	bge.n	800990e <_puts_r+0x9e>
 80098b0:	4622      	mov	r2, r4
 80098b2:	210a      	movs	r1, #10
 80098b4:	4628      	mov	r0, r5
 80098b6:	f000 ff6d 	bl	800a794 <__swbuf_r>
 80098ba:	3001      	adds	r0, #1
 80098bc:	d011      	beq.n	80098e2 <_puts_r+0x72>
 80098be:	200a      	movs	r0, #10
 80098c0:	bd70      	pop	{r4, r5, r6, pc}
 80098c2:	4b17      	ldr	r3, [pc, #92]	; (8009920 <_puts_r+0xb0>)
 80098c4:	429c      	cmp	r4, r3
 80098c6:	d101      	bne.n	80098cc <_puts_r+0x5c>
 80098c8:	68ac      	ldr	r4, [r5, #8]
 80098ca:	e7e3      	b.n	8009894 <_puts_r+0x24>
 80098cc:	4b15      	ldr	r3, [pc, #84]	; (8009924 <_puts_r+0xb4>)
 80098ce:	429c      	cmp	r4, r3
 80098d0:	bf08      	it	eq
 80098d2:	68ec      	ldreq	r4, [r5, #12]
 80098d4:	e7de      	b.n	8009894 <_puts_r+0x24>
 80098d6:	4621      	mov	r1, r4
 80098d8:	4628      	mov	r0, r5
 80098da:	f000 ffad 	bl	800a838 <__swsetup_r>
 80098de:	2800      	cmp	r0, #0
 80098e0:	d0dd      	beq.n	800989e <_puts_r+0x2e>
 80098e2:	f04f 30ff 	mov.w	r0, #4294967295
 80098e6:	bd70      	pop	{r4, r5, r6, pc}
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	da04      	bge.n	80098f6 <_puts_r+0x86>
 80098ec:	69a2      	ldr	r2, [r4, #24]
 80098ee:	4293      	cmp	r3, r2
 80098f0:	db06      	blt.n	8009900 <_puts_r+0x90>
 80098f2:	290a      	cmp	r1, #10
 80098f4:	d004      	beq.n	8009900 <_puts_r+0x90>
 80098f6:	6823      	ldr	r3, [r4, #0]
 80098f8:	1c5a      	adds	r2, r3, #1
 80098fa:	6022      	str	r2, [r4, #0]
 80098fc:	7019      	strb	r1, [r3, #0]
 80098fe:	e7cf      	b.n	80098a0 <_puts_r+0x30>
 8009900:	4622      	mov	r2, r4
 8009902:	4628      	mov	r0, r5
 8009904:	f000 ff46 	bl	800a794 <__swbuf_r>
 8009908:	3001      	adds	r0, #1
 800990a:	d1c9      	bne.n	80098a0 <_puts_r+0x30>
 800990c:	e7e9      	b.n	80098e2 <_puts_r+0x72>
 800990e:	6823      	ldr	r3, [r4, #0]
 8009910:	200a      	movs	r0, #10
 8009912:	1c5a      	adds	r2, r3, #1
 8009914:	6022      	str	r2, [r4, #0]
 8009916:	7018      	strb	r0, [r3, #0]
 8009918:	bd70      	pop	{r4, r5, r6, pc}
 800991a:	bf00      	nop
 800991c:	0800d51c 	.word	0x0800d51c
 8009920:	0800d53c 	.word	0x0800d53c
 8009924:	0800d4fc 	.word	0x0800d4fc

08009928 <puts>:
 8009928:	4b02      	ldr	r3, [pc, #8]	; (8009934 <puts+0xc>)
 800992a:	4601      	mov	r1, r0
 800992c:	6818      	ldr	r0, [r3, #0]
 800992e:	f7ff bf9f 	b.w	8009870 <_puts_r>
 8009932:	bf00      	nop
 8009934:	2000000c 	.word	0x2000000c

08009938 <siprintf>:
 8009938:	b40e      	push	{r1, r2, r3}
 800993a:	b500      	push	{lr}
 800993c:	b09c      	sub	sp, #112	; 0x70
 800993e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009942:	ab1d      	add	r3, sp, #116	; 0x74
 8009944:	f8ad 1014 	strh.w	r1, [sp, #20]
 8009948:	9002      	str	r0, [sp, #8]
 800994a:	9006      	str	r0, [sp, #24]
 800994c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009950:	480a      	ldr	r0, [pc, #40]	; (800997c <siprintf+0x44>)
 8009952:	9104      	str	r1, [sp, #16]
 8009954:	9107      	str	r1, [sp, #28]
 8009956:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800995a:	f853 2b04 	ldr.w	r2, [r3], #4
 800995e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8009962:	6800      	ldr	r0, [r0, #0]
 8009964:	9301      	str	r3, [sp, #4]
 8009966:	a902      	add	r1, sp, #8
 8009968:	f003 f864 	bl	800ca34 <_svfiprintf_r>
 800996c:	9b02      	ldr	r3, [sp, #8]
 800996e:	2200      	movs	r2, #0
 8009970:	701a      	strb	r2, [r3, #0]
 8009972:	b01c      	add	sp, #112	; 0x70
 8009974:	f85d eb04 	ldr.w	lr, [sp], #4
 8009978:	b003      	add	sp, #12
 800997a:	4770      	bx	lr
 800997c:	2000000c 	.word	0x2000000c

08009980 <strcat>:
 8009980:	b510      	push	{r4, lr}
 8009982:	4602      	mov	r2, r0
 8009984:	4613      	mov	r3, r2
 8009986:	3201      	adds	r2, #1
 8009988:	781c      	ldrb	r4, [r3, #0]
 800998a:	2c00      	cmp	r4, #0
 800998c:	d1fa      	bne.n	8009984 <strcat+0x4>
 800998e:	3b01      	subs	r3, #1
 8009990:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009994:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009998:	2a00      	cmp	r2, #0
 800999a:	d1f9      	bne.n	8009990 <strcat+0x10>
 800999c:	bd10      	pop	{r4, pc}

0800999e <strcpy>:
 800999e:	4603      	mov	r3, r0
 80099a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099a4:	f803 2b01 	strb.w	r2, [r3], #1
 80099a8:	2a00      	cmp	r2, #0
 80099aa:	d1f9      	bne.n	80099a0 <strcpy+0x2>
 80099ac:	4770      	bx	lr

080099ae <sulp>:
 80099ae:	b570      	push	{r4, r5, r6, lr}
 80099b0:	4604      	mov	r4, r0
 80099b2:	460d      	mov	r5, r1
 80099b4:	ec45 4b10 	vmov	d0, r4, r5
 80099b8:	4616      	mov	r6, r2
 80099ba:	f002 fdf9 	bl	800c5b0 <__ulp>
 80099be:	ec51 0b10 	vmov	r0, r1, d0
 80099c2:	b17e      	cbz	r6, 80099e4 <sulp+0x36>
 80099c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80099c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	dd09      	ble.n	80099e4 <sulp+0x36>
 80099d0:	051b      	lsls	r3, r3, #20
 80099d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80099d6:	2400      	movs	r4, #0
 80099d8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80099dc:	4622      	mov	r2, r4
 80099de:	462b      	mov	r3, r5
 80099e0:	f7f6 fe16 	bl	8000610 <__aeabi_dmul>
 80099e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080099e8 <_strtod_l>:
 80099e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ec:	b09f      	sub	sp, #124	; 0x7c
 80099ee:	4698      	mov	r8, r3
 80099f0:	9004      	str	r0, [sp, #16]
 80099f2:	2300      	movs	r3, #0
 80099f4:	4640      	mov	r0, r8
 80099f6:	460c      	mov	r4, r1
 80099f8:	9215      	str	r2, [sp, #84]	; 0x54
 80099fa:	931a      	str	r3, [sp, #104]	; 0x68
 80099fc:	f002 fa82 	bl	800bf04 <__localeconv_l>
 8009a00:	4607      	mov	r7, r0
 8009a02:	6800      	ldr	r0, [r0, #0]
 8009a04:	f7f6 fbee 	bl	80001e4 <strlen>
 8009a08:	f04f 0a00 	mov.w	sl, #0
 8009a0c:	4605      	mov	r5, r0
 8009a0e:	f04f 0b00 	mov.w	fp, #0
 8009a12:	9419      	str	r4, [sp, #100]	; 0x64
 8009a14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a16:	781a      	ldrb	r2, [r3, #0]
 8009a18:	2a0d      	cmp	r2, #13
 8009a1a:	d833      	bhi.n	8009a84 <_strtod_l+0x9c>
 8009a1c:	2a09      	cmp	r2, #9
 8009a1e:	d237      	bcs.n	8009a90 <_strtod_l+0xa8>
 8009a20:	2a00      	cmp	r2, #0
 8009a22:	d03f      	beq.n	8009aa4 <_strtod_l+0xbc>
 8009a24:	2300      	movs	r3, #0
 8009a26:	9309      	str	r3, [sp, #36]	; 0x24
 8009a28:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8009a2a:	7833      	ldrb	r3, [r6, #0]
 8009a2c:	2b30      	cmp	r3, #48	; 0x30
 8009a2e:	f040 8103 	bne.w	8009c38 <_strtod_l+0x250>
 8009a32:	7873      	ldrb	r3, [r6, #1]
 8009a34:	2b58      	cmp	r3, #88	; 0x58
 8009a36:	d001      	beq.n	8009a3c <_strtod_l+0x54>
 8009a38:	2b78      	cmp	r3, #120	; 0x78
 8009a3a:	d16b      	bne.n	8009b14 <_strtod_l+0x12c>
 8009a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a3e:	9301      	str	r3, [sp, #4]
 8009a40:	ab1a      	add	r3, sp, #104	; 0x68
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	f8cd 8008 	str.w	r8, [sp, #8]
 8009a48:	ab1b      	add	r3, sp, #108	; 0x6c
 8009a4a:	4aad      	ldr	r2, [pc, #692]	; (8009d00 <_strtod_l+0x318>)
 8009a4c:	9804      	ldr	r0, [sp, #16]
 8009a4e:	a919      	add	r1, sp, #100	; 0x64
 8009a50:	f001 ff82 	bl	800b958 <__gethex>
 8009a54:	f010 0407 	ands.w	r4, r0, #7
 8009a58:	4605      	mov	r5, r0
 8009a5a:	d005      	beq.n	8009a68 <_strtod_l+0x80>
 8009a5c:	2c06      	cmp	r4, #6
 8009a5e:	d12b      	bne.n	8009ab8 <_strtod_l+0xd0>
 8009a60:	3601      	adds	r6, #1
 8009a62:	2300      	movs	r3, #0
 8009a64:	9619      	str	r6, [sp, #100]	; 0x64
 8009a66:	9309      	str	r3, [sp, #36]	; 0x24
 8009a68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f040 8590 	bne.w	800a590 <_strtod_l+0xba8>
 8009a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a72:	b1e3      	cbz	r3, 8009aae <_strtod_l+0xc6>
 8009a74:	4652      	mov	r2, sl
 8009a76:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009a7a:	ec43 2b10 	vmov	d0, r2, r3
 8009a7e:	b01f      	add	sp, #124	; 0x7c
 8009a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a84:	2a2b      	cmp	r2, #43	; 0x2b
 8009a86:	d006      	beq.n	8009a96 <_strtod_l+0xae>
 8009a88:	2a2d      	cmp	r2, #45	; 0x2d
 8009a8a:	d013      	beq.n	8009ab4 <_strtod_l+0xcc>
 8009a8c:	2a20      	cmp	r2, #32
 8009a8e:	d1c9      	bne.n	8009a24 <_strtod_l+0x3c>
 8009a90:	3301      	adds	r3, #1
 8009a92:	9319      	str	r3, [sp, #100]	; 0x64
 8009a94:	e7be      	b.n	8009a14 <_strtod_l+0x2c>
 8009a96:	2200      	movs	r2, #0
 8009a98:	9209      	str	r2, [sp, #36]	; 0x24
 8009a9a:	1c5a      	adds	r2, r3, #1
 8009a9c:	9219      	str	r2, [sp, #100]	; 0x64
 8009a9e:	785b      	ldrb	r3, [r3, #1]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1c1      	bne.n	8009a28 <_strtod_l+0x40>
 8009aa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009aa6:	9419      	str	r4, [sp, #100]	; 0x64
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	f040 856f 	bne.w	800a58c <_strtod_l+0xba4>
 8009aae:	4652      	mov	r2, sl
 8009ab0:	465b      	mov	r3, fp
 8009ab2:	e7e2      	b.n	8009a7a <_strtod_l+0x92>
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	e7ef      	b.n	8009a98 <_strtod_l+0xb0>
 8009ab8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009aba:	b13a      	cbz	r2, 8009acc <_strtod_l+0xe4>
 8009abc:	2135      	movs	r1, #53	; 0x35
 8009abe:	a81c      	add	r0, sp, #112	; 0x70
 8009ac0:	f002 fe67 	bl	800c792 <__copybits>
 8009ac4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009ac6:	9804      	ldr	r0, [sp, #16]
 8009ac8:	f002 fae6 	bl	800c098 <_Bfree>
 8009acc:	3c01      	subs	r4, #1
 8009ace:	2c04      	cmp	r4, #4
 8009ad0:	d808      	bhi.n	8009ae4 <_strtod_l+0xfc>
 8009ad2:	e8df f004 	tbb	[pc, r4]
 8009ad6:	030c      	.short	0x030c
 8009ad8:	1a17      	.short	0x1a17
 8009ada:	0c          	.byte	0x0c
 8009adb:	00          	.byte	0x00
 8009adc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8009ae0:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8009ae4:	0729      	lsls	r1, r5, #28
 8009ae6:	d5bf      	bpl.n	8009a68 <_strtod_l+0x80>
 8009ae8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009aec:	e7bc      	b.n	8009a68 <_strtod_l+0x80>
 8009aee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009af0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009af2:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8009af6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009afa:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009afe:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009b02:	e7ef      	b.n	8009ae4 <_strtod_l+0xfc>
 8009b04:	f8df b204 	ldr.w	fp, [pc, #516]	; 8009d0c <_strtod_l+0x324>
 8009b08:	e7ec      	b.n	8009ae4 <_strtod_l+0xfc>
 8009b0a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009b0e:	f04f 3aff 	mov.w	sl, #4294967295
 8009b12:	e7e7      	b.n	8009ae4 <_strtod_l+0xfc>
 8009b14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b16:	1c5a      	adds	r2, r3, #1
 8009b18:	9219      	str	r2, [sp, #100]	; 0x64
 8009b1a:	785b      	ldrb	r3, [r3, #1]
 8009b1c:	2b30      	cmp	r3, #48	; 0x30
 8009b1e:	d0f9      	beq.n	8009b14 <_strtod_l+0x12c>
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d0a1      	beq.n	8009a68 <_strtod_l+0x80>
 8009b24:	2301      	movs	r3, #1
 8009b26:	f04f 0900 	mov.w	r9, #0
 8009b2a:	9308      	str	r3, [sp, #32]
 8009b2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b2e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b30:	f8cd 901c 	str.w	r9, [sp, #28]
 8009b34:	f8cd 9018 	str.w	r9, [sp, #24]
 8009b38:	220a      	movs	r2, #10
 8009b3a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8009b3c:	7806      	ldrb	r6, [r0, #0]
 8009b3e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009b42:	b2d9      	uxtb	r1, r3
 8009b44:	2909      	cmp	r1, #9
 8009b46:	d979      	bls.n	8009c3c <_strtod_l+0x254>
 8009b48:	462a      	mov	r2, r5
 8009b4a:	6839      	ldr	r1, [r7, #0]
 8009b4c:	f003 f9f9 	bl	800cf42 <strncmp>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	f000 8082 	beq.w	8009c5a <_strtod_l+0x272>
 8009b56:	2000      	movs	r0, #0
 8009b58:	9d06      	ldr	r5, [sp, #24]
 8009b5a:	4633      	mov	r3, r6
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	4601      	mov	r1, r0
 8009b60:	2b65      	cmp	r3, #101	; 0x65
 8009b62:	d002      	beq.n	8009b6a <_strtod_l+0x182>
 8009b64:	2b45      	cmp	r3, #69	; 0x45
 8009b66:	f040 80e8 	bne.w	8009d3a <_strtod_l+0x352>
 8009b6a:	b925      	cbnz	r5, 8009b76 <_strtod_l+0x18e>
 8009b6c:	b910      	cbnz	r0, 8009b74 <_strtod_l+0x18c>
 8009b6e:	9b08      	ldr	r3, [sp, #32]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d097      	beq.n	8009aa4 <_strtod_l+0xbc>
 8009b74:	2500      	movs	r5, #0
 8009b76:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8009b78:	1c63      	adds	r3, r4, #1
 8009b7a:	9319      	str	r3, [sp, #100]	; 0x64
 8009b7c:	7863      	ldrb	r3, [r4, #1]
 8009b7e:	2b2b      	cmp	r3, #43	; 0x2b
 8009b80:	f000 80c8 	beq.w	8009d14 <_strtod_l+0x32c>
 8009b84:	2b2d      	cmp	r3, #45	; 0x2d
 8009b86:	f000 80cb 	beq.w	8009d20 <_strtod_l+0x338>
 8009b8a:	2600      	movs	r6, #0
 8009b8c:	9605      	str	r6, [sp, #20]
 8009b8e:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8009b92:	2e09      	cmp	r6, #9
 8009b94:	f200 80d0 	bhi.w	8009d38 <_strtod_l+0x350>
 8009b98:	2b30      	cmp	r3, #48	; 0x30
 8009b9a:	f000 80c3 	beq.w	8009d24 <_strtod_l+0x33c>
 8009b9e:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8009ba2:	2e08      	cmp	r6, #8
 8009ba4:	f200 80c9 	bhi.w	8009d3a <_strtod_l+0x352>
 8009ba8:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8009bac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009bae:	f04f 0c0a 	mov.w	ip, #10
 8009bb2:	461f      	mov	r7, r3
 8009bb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009bb6:	1c5e      	adds	r6, r3, #1
 8009bb8:	9619      	str	r6, [sp, #100]	; 0x64
 8009bba:	785b      	ldrb	r3, [r3, #1]
 8009bbc:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8009bc0:	f1b8 0f09 	cmp.w	r8, #9
 8009bc4:	f240 80b3 	bls.w	8009d2e <_strtod_l+0x346>
 8009bc8:	1bf6      	subs	r6, r6, r7
 8009bca:	2e08      	cmp	r6, #8
 8009bcc:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8009bd0:	dc02      	bgt.n	8009bd8 <_strtod_l+0x1f0>
 8009bd2:	45f0      	cmp	r8, lr
 8009bd4:	bfa8      	it	ge
 8009bd6:	46f0      	movge	r8, lr
 8009bd8:	9e05      	ldr	r6, [sp, #20]
 8009bda:	b10e      	cbz	r6, 8009be0 <_strtod_l+0x1f8>
 8009bdc:	f1c8 0800 	rsb	r8, r8, #0
 8009be0:	2d00      	cmp	r5, #0
 8009be2:	f040 80d0 	bne.w	8009d86 <_strtod_l+0x39e>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	f47f af3e 	bne.w	8009a68 <_strtod_l+0x80>
 8009bec:	9a08      	ldr	r2, [sp, #32]
 8009bee:	2a00      	cmp	r2, #0
 8009bf0:	f47f af3a 	bne.w	8009a68 <_strtod_l+0x80>
 8009bf4:	2900      	cmp	r1, #0
 8009bf6:	f47f af55 	bne.w	8009aa4 <_strtod_l+0xbc>
 8009bfa:	2b4e      	cmp	r3, #78	; 0x4e
 8009bfc:	f000 80a6 	beq.w	8009d4c <_strtod_l+0x364>
 8009c00:	f300 809e 	bgt.w	8009d40 <_strtod_l+0x358>
 8009c04:	2b49      	cmp	r3, #73	; 0x49
 8009c06:	f47f af4d 	bne.w	8009aa4 <_strtod_l+0xbc>
 8009c0a:	493e      	ldr	r1, [pc, #248]	; (8009d04 <_strtod_l+0x31c>)
 8009c0c:	a819      	add	r0, sp, #100	; 0x64
 8009c0e:	f002 f8d3 	bl	800bdb8 <__match>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	f43f af46 	beq.w	8009aa4 <_strtod_l+0xbc>
 8009c18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c1a:	493b      	ldr	r1, [pc, #236]	; (8009d08 <_strtod_l+0x320>)
 8009c1c:	3b01      	subs	r3, #1
 8009c1e:	a819      	add	r0, sp, #100	; 0x64
 8009c20:	9319      	str	r3, [sp, #100]	; 0x64
 8009c22:	f002 f8c9 	bl	800bdb8 <__match>
 8009c26:	b910      	cbnz	r0, 8009c2e <_strtod_l+0x246>
 8009c28:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c2a:	3301      	adds	r3, #1
 8009c2c:	9319      	str	r3, [sp, #100]	; 0x64
 8009c2e:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8009d0c <_strtod_l+0x324>
 8009c32:	f04f 0a00 	mov.w	sl, #0
 8009c36:	e717      	b.n	8009a68 <_strtod_l+0x80>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	e774      	b.n	8009b26 <_strtod_l+0x13e>
 8009c3c:	9906      	ldr	r1, [sp, #24]
 8009c3e:	2908      	cmp	r1, #8
 8009c40:	bfdd      	ittte	le
 8009c42:	9907      	ldrle	r1, [sp, #28]
 8009c44:	fb02 3301 	mlale	r3, r2, r1, r3
 8009c48:	9307      	strle	r3, [sp, #28]
 8009c4a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009c4e:	9b06      	ldr	r3, [sp, #24]
 8009c50:	3001      	adds	r0, #1
 8009c52:	3301      	adds	r3, #1
 8009c54:	9306      	str	r3, [sp, #24]
 8009c56:	9019      	str	r0, [sp, #100]	; 0x64
 8009c58:	e76f      	b.n	8009b3a <_strtod_l+0x152>
 8009c5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c5c:	195a      	adds	r2, r3, r5
 8009c5e:	9219      	str	r2, [sp, #100]	; 0x64
 8009c60:	9a06      	ldr	r2, [sp, #24]
 8009c62:	5d5b      	ldrb	r3, [r3, r5]
 8009c64:	2a00      	cmp	r2, #0
 8009c66:	d148      	bne.n	8009cfa <_strtod_l+0x312>
 8009c68:	4610      	mov	r0, r2
 8009c6a:	2b30      	cmp	r3, #48	; 0x30
 8009c6c:	d02a      	beq.n	8009cc4 <_strtod_l+0x2dc>
 8009c6e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009c72:	2a08      	cmp	r2, #8
 8009c74:	f200 8491 	bhi.w	800a59a <_strtod_l+0xbb2>
 8009c78:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009c7a:	920a      	str	r2, [sp, #40]	; 0x28
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	2000      	movs	r0, #0
 8009c80:	4605      	mov	r5, r0
 8009c82:	3b30      	subs	r3, #48	; 0x30
 8009c84:	f100 0101 	add.w	r1, r0, #1
 8009c88:	d011      	beq.n	8009cae <_strtod_l+0x2c6>
 8009c8a:	440a      	add	r2, r1
 8009c8c:	eb00 0c05 	add.w	ip, r0, r5
 8009c90:	4629      	mov	r1, r5
 8009c92:	260a      	movs	r6, #10
 8009c94:	4561      	cmp	r1, ip
 8009c96:	d11b      	bne.n	8009cd0 <_strtod_l+0x2e8>
 8009c98:	4428      	add	r0, r5
 8009c9a:	2808      	cmp	r0, #8
 8009c9c:	f100 0501 	add.w	r5, r0, #1
 8009ca0:	dc25      	bgt.n	8009cee <_strtod_l+0x306>
 8009ca2:	9807      	ldr	r0, [sp, #28]
 8009ca4:	210a      	movs	r1, #10
 8009ca6:	fb01 3300 	mla	r3, r1, r0, r3
 8009caa:	9307      	str	r3, [sp, #28]
 8009cac:	2100      	movs	r1, #0
 8009cae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009cb0:	1c58      	adds	r0, r3, #1
 8009cb2:	9019      	str	r0, [sp, #100]	; 0x64
 8009cb4:	785b      	ldrb	r3, [r3, #1]
 8009cb6:	4608      	mov	r0, r1
 8009cb8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009cbc:	2909      	cmp	r1, #9
 8009cbe:	d9e0      	bls.n	8009c82 <_strtod_l+0x29a>
 8009cc0:	2101      	movs	r1, #1
 8009cc2:	e74d      	b.n	8009b60 <_strtod_l+0x178>
 8009cc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009cc6:	1c5a      	adds	r2, r3, #1
 8009cc8:	9219      	str	r2, [sp, #100]	; 0x64
 8009cca:	3001      	adds	r0, #1
 8009ccc:	785b      	ldrb	r3, [r3, #1]
 8009cce:	e7cc      	b.n	8009c6a <_strtod_l+0x282>
 8009cd0:	3101      	adds	r1, #1
 8009cd2:	f101 3eff 	add.w	lr, r1, #4294967295
 8009cd6:	f1be 0f08 	cmp.w	lr, #8
 8009cda:	dc03      	bgt.n	8009ce4 <_strtod_l+0x2fc>
 8009cdc:	9f07      	ldr	r7, [sp, #28]
 8009cde:	4377      	muls	r7, r6
 8009ce0:	9707      	str	r7, [sp, #28]
 8009ce2:	e7d7      	b.n	8009c94 <_strtod_l+0x2ac>
 8009ce4:	2910      	cmp	r1, #16
 8009ce6:	bfd8      	it	le
 8009ce8:	fb06 f909 	mulle.w	r9, r6, r9
 8009cec:	e7d2      	b.n	8009c94 <_strtod_l+0x2ac>
 8009cee:	2d10      	cmp	r5, #16
 8009cf0:	bfdc      	itt	le
 8009cf2:	210a      	movle	r1, #10
 8009cf4:	fb01 3909 	mlale	r9, r1, r9, r3
 8009cf8:	e7d8      	b.n	8009cac <_strtod_l+0x2c4>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	9d06      	ldr	r5, [sp, #24]
 8009cfe:	e7db      	b.n	8009cb8 <_strtod_l+0x2d0>
 8009d00:	0800d474 	.word	0x0800d474
 8009d04:	0800d445 	.word	0x0800d445
 8009d08:	0800d4f0 	.word	0x0800d4f0
 8009d0c:	7ff00000 	.word	0x7ff00000
 8009d10:	2101      	movs	r1, #1
 8009d12:	e72b      	b.n	8009b6c <_strtod_l+0x184>
 8009d14:	2300      	movs	r3, #0
 8009d16:	9305      	str	r3, [sp, #20]
 8009d18:	1ca3      	adds	r3, r4, #2
 8009d1a:	9319      	str	r3, [sp, #100]	; 0x64
 8009d1c:	78a3      	ldrb	r3, [r4, #2]
 8009d1e:	e736      	b.n	8009b8e <_strtod_l+0x1a6>
 8009d20:	2301      	movs	r3, #1
 8009d22:	e7f8      	b.n	8009d16 <_strtod_l+0x32e>
 8009d24:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d26:	1c5e      	adds	r6, r3, #1
 8009d28:	9619      	str	r6, [sp, #100]	; 0x64
 8009d2a:	785b      	ldrb	r3, [r3, #1]
 8009d2c:	e734      	b.n	8009b98 <_strtod_l+0x1b0>
 8009d2e:	fb0c 3e0e 	mla	lr, ip, lr, r3
 8009d32:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009d36:	e73d      	b.n	8009bb4 <_strtod_l+0x1cc>
 8009d38:	9419      	str	r4, [sp, #100]	; 0x64
 8009d3a:	f04f 0800 	mov.w	r8, #0
 8009d3e:	e74f      	b.n	8009be0 <_strtod_l+0x1f8>
 8009d40:	2b69      	cmp	r3, #105	; 0x69
 8009d42:	f43f af62 	beq.w	8009c0a <_strtod_l+0x222>
 8009d46:	2b6e      	cmp	r3, #110	; 0x6e
 8009d48:	f47f aeac 	bne.w	8009aa4 <_strtod_l+0xbc>
 8009d4c:	4988      	ldr	r1, [pc, #544]	; (8009f70 <_strtod_l+0x588>)
 8009d4e:	a819      	add	r0, sp, #100	; 0x64
 8009d50:	f002 f832 	bl	800bdb8 <__match>
 8009d54:	2800      	cmp	r0, #0
 8009d56:	f43f aea5 	beq.w	8009aa4 <_strtod_l+0xbc>
 8009d5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	2b28      	cmp	r3, #40	; 0x28
 8009d60:	d10e      	bne.n	8009d80 <_strtod_l+0x398>
 8009d62:	aa1c      	add	r2, sp, #112	; 0x70
 8009d64:	4983      	ldr	r1, [pc, #524]	; (8009f74 <_strtod_l+0x58c>)
 8009d66:	a819      	add	r0, sp, #100	; 0x64
 8009d68:	f002 f839 	bl	800bdde <__hexnan>
 8009d6c:	2805      	cmp	r0, #5
 8009d6e:	d107      	bne.n	8009d80 <_strtod_l+0x398>
 8009d70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009d72:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8009d76:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009d7a:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009d7e:	e673      	b.n	8009a68 <_strtod_l+0x80>
 8009d80:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009f84 <_strtod_l+0x59c>
 8009d84:	e755      	b.n	8009c32 <_strtod_l+0x24a>
 8009d86:	9b06      	ldr	r3, [sp, #24]
 8009d88:	9807      	ldr	r0, [sp, #28]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	bf08      	it	eq
 8009d8e:	462b      	moveq	r3, r5
 8009d90:	2d10      	cmp	r5, #16
 8009d92:	462c      	mov	r4, r5
 8009d94:	eba8 0802 	sub.w	r8, r8, r2
 8009d98:	bfa8      	it	ge
 8009d9a:	2410      	movge	r4, #16
 8009d9c:	9306      	str	r3, [sp, #24]
 8009d9e:	f7f6 fbc1 	bl	8000524 <__aeabi_ui2d>
 8009da2:	2c09      	cmp	r4, #9
 8009da4:	4682      	mov	sl, r0
 8009da6:	468b      	mov	fp, r1
 8009da8:	dd13      	ble.n	8009dd2 <_strtod_l+0x3ea>
 8009daa:	4b73      	ldr	r3, [pc, #460]	; (8009f78 <_strtod_l+0x590>)
 8009dac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009db0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009db4:	f7f6 fc2c 	bl	8000610 <__aeabi_dmul>
 8009db8:	4606      	mov	r6, r0
 8009dba:	4648      	mov	r0, r9
 8009dbc:	460f      	mov	r7, r1
 8009dbe:	f7f6 fbb1 	bl	8000524 <__aeabi_ui2d>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	4639      	mov	r1, r7
 8009dca:	f7f6 fa6f 	bl	80002ac <__adddf3>
 8009dce:	4682      	mov	sl, r0
 8009dd0:	468b      	mov	fp, r1
 8009dd2:	2d0f      	cmp	r5, #15
 8009dd4:	dc36      	bgt.n	8009e44 <_strtod_l+0x45c>
 8009dd6:	f1b8 0f00 	cmp.w	r8, #0
 8009dda:	f43f ae45 	beq.w	8009a68 <_strtod_l+0x80>
 8009dde:	dd24      	ble.n	8009e2a <_strtod_l+0x442>
 8009de0:	f1b8 0f16 	cmp.w	r8, #22
 8009de4:	dc0b      	bgt.n	8009dfe <_strtod_l+0x416>
 8009de6:	4d64      	ldr	r5, [pc, #400]	; (8009f78 <_strtod_l+0x590>)
 8009de8:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 8009dec:	e9d8 0100 	ldrd	r0, r1, [r8]
 8009df0:	4652      	mov	r2, sl
 8009df2:	465b      	mov	r3, fp
 8009df4:	f7f6 fc0c 	bl	8000610 <__aeabi_dmul>
 8009df8:	4682      	mov	sl, r0
 8009dfa:	468b      	mov	fp, r1
 8009dfc:	e634      	b.n	8009a68 <_strtod_l+0x80>
 8009dfe:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009e02:	4598      	cmp	r8, r3
 8009e04:	dc1e      	bgt.n	8009e44 <_strtod_l+0x45c>
 8009e06:	4c5c      	ldr	r4, [pc, #368]	; (8009f78 <_strtod_l+0x590>)
 8009e08:	f1c5 050f 	rsb	r5, r5, #15
 8009e0c:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009e10:	eba8 0505 	sub.w	r5, r8, r5
 8009e14:	4652      	mov	r2, sl
 8009e16:	465b      	mov	r3, fp
 8009e18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e1c:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009e20:	f7f6 fbf6 	bl	8000610 <__aeabi_dmul>
 8009e24:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009e28:	e7e4      	b.n	8009df4 <_strtod_l+0x40c>
 8009e2a:	f118 0f16 	cmn.w	r8, #22
 8009e2e:	db09      	blt.n	8009e44 <_strtod_l+0x45c>
 8009e30:	4d51      	ldr	r5, [pc, #324]	; (8009f78 <_strtod_l+0x590>)
 8009e32:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 8009e36:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009e3a:	4650      	mov	r0, sl
 8009e3c:	4659      	mov	r1, fp
 8009e3e:	f7f6 fd11 	bl	8000864 <__aeabi_ddiv>
 8009e42:	e7d9      	b.n	8009df8 <_strtod_l+0x410>
 8009e44:	1b2c      	subs	r4, r5, r4
 8009e46:	4444      	add	r4, r8
 8009e48:	2c00      	cmp	r4, #0
 8009e4a:	dd70      	ble.n	8009f2e <_strtod_l+0x546>
 8009e4c:	f014 030f 	ands.w	r3, r4, #15
 8009e50:	d00a      	beq.n	8009e68 <_strtod_l+0x480>
 8009e52:	4949      	ldr	r1, [pc, #292]	; (8009f78 <_strtod_l+0x590>)
 8009e54:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009e58:	4652      	mov	r2, sl
 8009e5a:	465b      	mov	r3, fp
 8009e5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e60:	f7f6 fbd6 	bl	8000610 <__aeabi_dmul>
 8009e64:	4682      	mov	sl, r0
 8009e66:	468b      	mov	fp, r1
 8009e68:	f034 040f 	bics.w	r4, r4, #15
 8009e6c:	d050      	beq.n	8009f10 <_strtod_l+0x528>
 8009e6e:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8009e72:	dd23      	ble.n	8009ebc <_strtod_l+0x4d4>
 8009e74:	2400      	movs	r4, #0
 8009e76:	4625      	mov	r5, r4
 8009e78:	9407      	str	r4, [sp, #28]
 8009e7a:	9406      	str	r4, [sp, #24]
 8009e7c:	9a04      	ldr	r2, [sp, #16]
 8009e7e:	f8df b108 	ldr.w	fp, [pc, #264]	; 8009f88 <_strtod_l+0x5a0>
 8009e82:	2322      	movs	r3, #34	; 0x22
 8009e84:	6013      	str	r3, [r2, #0]
 8009e86:	f04f 0a00 	mov.w	sl, #0
 8009e8a:	9b07      	ldr	r3, [sp, #28]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	f43f adeb 	beq.w	8009a68 <_strtod_l+0x80>
 8009e92:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009e94:	9804      	ldr	r0, [sp, #16]
 8009e96:	f002 f8ff 	bl	800c098 <_Bfree>
 8009e9a:	9906      	ldr	r1, [sp, #24]
 8009e9c:	9804      	ldr	r0, [sp, #16]
 8009e9e:	f002 f8fb 	bl	800c098 <_Bfree>
 8009ea2:	4629      	mov	r1, r5
 8009ea4:	9804      	ldr	r0, [sp, #16]
 8009ea6:	f002 f8f7 	bl	800c098 <_Bfree>
 8009eaa:	9907      	ldr	r1, [sp, #28]
 8009eac:	9804      	ldr	r0, [sp, #16]
 8009eae:	f002 f8f3 	bl	800c098 <_Bfree>
 8009eb2:	4621      	mov	r1, r4
 8009eb4:	9804      	ldr	r0, [sp, #16]
 8009eb6:	f002 f8ef 	bl	800c098 <_Bfree>
 8009eba:	e5d5      	b.n	8009a68 <_strtod_l+0x80>
 8009ebc:	4e2f      	ldr	r6, [pc, #188]	; (8009f7c <_strtod_l+0x594>)
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	1124      	asrs	r4, r4, #4
 8009ec2:	4650      	mov	r0, sl
 8009ec4:	4659      	mov	r1, fp
 8009ec6:	4699      	mov	r9, r3
 8009ec8:	4637      	mov	r7, r6
 8009eca:	2c01      	cmp	r4, #1
 8009ecc:	dc23      	bgt.n	8009f16 <_strtod_l+0x52e>
 8009ece:	b10b      	cbz	r3, 8009ed4 <_strtod_l+0x4ec>
 8009ed0:	4682      	mov	sl, r0
 8009ed2:	468b      	mov	fp, r1
 8009ed4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009ed8:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 8009edc:	4652      	mov	r2, sl
 8009ede:	465b      	mov	r3, fp
 8009ee0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ee4:	f7f6 fb94 	bl	8000610 <__aeabi_dmul>
 8009ee8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009eec:	468b      	mov	fp, r1
 8009eee:	460a      	mov	r2, r1
 8009ef0:	0d1b      	lsrs	r3, r3, #20
 8009ef2:	4923      	ldr	r1, [pc, #140]	; (8009f80 <_strtod_l+0x598>)
 8009ef4:	051b      	lsls	r3, r3, #20
 8009ef6:	428b      	cmp	r3, r1
 8009ef8:	4682      	mov	sl, r0
 8009efa:	d8bb      	bhi.n	8009e74 <_strtod_l+0x48c>
 8009efc:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009f00:	428b      	cmp	r3, r1
 8009f02:	bf86      	itte	hi
 8009f04:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8009f8c <_strtod_l+0x5a4>
 8009f08:	f04f 3aff 	movhi.w	sl, #4294967295
 8009f0c:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009f10:	2300      	movs	r3, #0
 8009f12:	9305      	str	r3, [sp, #20]
 8009f14:	e06d      	b.n	8009ff2 <_strtod_l+0x60a>
 8009f16:	07e2      	lsls	r2, r4, #31
 8009f18:	d504      	bpl.n	8009f24 <_strtod_l+0x53c>
 8009f1a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009f1e:	f7f6 fb77 	bl	8000610 <__aeabi_dmul>
 8009f22:	2301      	movs	r3, #1
 8009f24:	f109 0901 	add.w	r9, r9, #1
 8009f28:	1064      	asrs	r4, r4, #1
 8009f2a:	3608      	adds	r6, #8
 8009f2c:	e7cd      	b.n	8009eca <_strtod_l+0x4e2>
 8009f2e:	d0ef      	beq.n	8009f10 <_strtod_l+0x528>
 8009f30:	4264      	negs	r4, r4
 8009f32:	f014 020f 	ands.w	r2, r4, #15
 8009f36:	d00a      	beq.n	8009f4e <_strtod_l+0x566>
 8009f38:	4b0f      	ldr	r3, [pc, #60]	; (8009f78 <_strtod_l+0x590>)
 8009f3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f3e:	4650      	mov	r0, sl
 8009f40:	4659      	mov	r1, fp
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	f7f6 fc8d 	bl	8000864 <__aeabi_ddiv>
 8009f4a:	4682      	mov	sl, r0
 8009f4c:	468b      	mov	fp, r1
 8009f4e:	1124      	asrs	r4, r4, #4
 8009f50:	d0de      	beq.n	8009f10 <_strtod_l+0x528>
 8009f52:	2c1f      	cmp	r4, #31
 8009f54:	dd1c      	ble.n	8009f90 <_strtod_l+0x5a8>
 8009f56:	2400      	movs	r4, #0
 8009f58:	4625      	mov	r5, r4
 8009f5a:	9407      	str	r4, [sp, #28]
 8009f5c:	9406      	str	r4, [sp, #24]
 8009f5e:	9a04      	ldr	r2, [sp, #16]
 8009f60:	2322      	movs	r3, #34	; 0x22
 8009f62:	f04f 0a00 	mov.w	sl, #0
 8009f66:	f04f 0b00 	mov.w	fp, #0
 8009f6a:	6013      	str	r3, [r2, #0]
 8009f6c:	e78d      	b.n	8009e8a <_strtod_l+0x4a2>
 8009f6e:	bf00      	nop
 8009f70:	0800d44d 	.word	0x0800d44d
 8009f74:	0800d488 	.word	0x0800d488
 8009f78:	0800d590 	.word	0x0800d590
 8009f7c:	0800d568 	.word	0x0800d568
 8009f80:	7ca00000 	.word	0x7ca00000
 8009f84:	fff80000 	.word	0xfff80000
 8009f88:	7ff00000 	.word	0x7ff00000
 8009f8c:	7fefffff 	.word	0x7fefffff
 8009f90:	f014 0310 	ands.w	r3, r4, #16
 8009f94:	bf18      	it	ne
 8009f96:	236a      	movne	r3, #106	; 0x6a
 8009f98:	4ea0      	ldr	r6, [pc, #640]	; (800a21c <_strtod_l+0x834>)
 8009f9a:	9305      	str	r3, [sp, #20]
 8009f9c:	4650      	mov	r0, sl
 8009f9e:	4659      	mov	r1, fp
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	2c00      	cmp	r4, #0
 8009fa4:	f300 8106 	bgt.w	800a1b4 <_strtod_l+0x7cc>
 8009fa8:	b10b      	cbz	r3, 8009fae <_strtod_l+0x5c6>
 8009faa:	4682      	mov	sl, r0
 8009fac:	468b      	mov	fp, r1
 8009fae:	9b05      	ldr	r3, [sp, #20]
 8009fb0:	b1bb      	cbz	r3, 8009fe2 <_strtod_l+0x5fa>
 8009fb2:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009fb6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	4659      	mov	r1, fp
 8009fbe:	dd10      	ble.n	8009fe2 <_strtod_l+0x5fa>
 8009fc0:	2b1f      	cmp	r3, #31
 8009fc2:	f340 8101 	ble.w	800a1c8 <_strtod_l+0x7e0>
 8009fc6:	2b34      	cmp	r3, #52	; 0x34
 8009fc8:	bfde      	ittt	le
 8009fca:	3b20      	suble	r3, #32
 8009fcc:	f04f 32ff 	movle.w	r2, #4294967295
 8009fd0:	fa02 f303 	lslle.w	r3, r2, r3
 8009fd4:	f04f 0a00 	mov.w	sl, #0
 8009fd8:	bfcc      	ite	gt
 8009fda:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009fde:	ea03 0b01 	andle.w	fp, r3, r1
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	4650      	mov	r0, sl
 8009fe8:	4659      	mov	r1, fp
 8009fea:	f7f6 fd79 	bl	8000ae0 <__aeabi_dcmpeq>
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	d1b1      	bne.n	8009f56 <_strtod_l+0x56e>
 8009ff2:	9b07      	ldr	r3, [sp, #28]
 8009ff4:	9300      	str	r3, [sp, #0]
 8009ff6:	9a06      	ldr	r2, [sp, #24]
 8009ff8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009ffa:	9804      	ldr	r0, [sp, #16]
 8009ffc:	462b      	mov	r3, r5
 8009ffe:	f002 f89d 	bl	800c13c <__s2b>
 800a002:	9007      	str	r0, [sp, #28]
 800a004:	2800      	cmp	r0, #0
 800a006:	f43f af35 	beq.w	8009e74 <_strtod_l+0x48c>
 800a00a:	f1b8 0f00 	cmp.w	r8, #0
 800a00e:	f1c8 0300 	rsb	r3, r8, #0
 800a012:	bfa8      	it	ge
 800a014:	2300      	movge	r3, #0
 800a016:	930e      	str	r3, [sp, #56]	; 0x38
 800a018:	2400      	movs	r4, #0
 800a01a:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 800a01e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a020:	4625      	mov	r5, r4
 800a022:	9b07      	ldr	r3, [sp, #28]
 800a024:	9804      	ldr	r0, [sp, #16]
 800a026:	6859      	ldr	r1, [r3, #4]
 800a028:	f002 f802 	bl	800c030 <_Balloc>
 800a02c:	9006      	str	r0, [sp, #24]
 800a02e:	2800      	cmp	r0, #0
 800a030:	f43f af24 	beq.w	8009e7c <_strtod_l+0x494>
 800a034:	9b07      	ldr	r3, [sp, #28]
 800a036:	691a      	ldr	r2, [r3, #16]
 800a038:	3202      	adds	r2, #2
 800a03a:	f103 010c 	add.w	r1, r3, #12
 800a03e:	0092      	lsls	r2, r2, #2
 800a040:	300c      	adds	r0, #12
 800a042:	f7fe ff85 	bl	8008f50 <memcpy>
 800a046:	aa1c      	add	r2, sp, #112	; 0x70
 800a048:	a91b      	add	r1, sp, #108	; 0x6c
 800a04a:	ec4b ab10 	vmov	d0, sl, fp
 800a04e:	9804      	ldr	r0, [sp, #16]
 800a050:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800a054:	f002 fb22 	bl	800c69c <__d2b>
 800a058:	901a      	str	r0, [sp, #104]	; 0x68
 800a05a:	2800      	cmp	r0, #0
 800a05c:	f43f af0e 	beq.w	8009e7c <_strtod_l+0x494>
 800a060:	2101      	movs	r1, #1
 800a062:	9804      	ldr	r0, [sp, #16]
 800a064:	f002 f8f6 	bl	800c254 <__i2b>
 800a068:	4605      	mov	r5, r0
 800a06a:	2800      	cmp	r0, #0
 800a06c:	f43f af06 	beq.w	8009e7c <_strtod_l+0x494>
 800a070:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800a072:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a074:	2e00      	cmp	r6, #0
 800a076:	bfab      	itete	ge
 800a078:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800a07a:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800a07c:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 800a07e:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 800a082:	bfac      	ite	ge
 800a084:	eb03 0806 	addge.w	r8, r3, r6
 800a088:	1b9f      	sublt	r7, r3, r6
 800a08a:	9b05      	ldr	r3, [sp, #20]
 800a08c:	1af6      	subs	r6, r6, r3
 800a08e:	4416      	add	r6, r2
 800a090:	4b63      	ldr	r3, [pc, #396]	; (800a220 <_strtod_l+0x838>)
 800a092:	3e01      	subs	r6, #1
 800a094:	429e      	cmp	r6, r3
 800a096:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a09a:	f280 80a8 	bge.w	800a1ee <_strtod_l+0x806>
 800a09e:	1b9b      	subs	r3, r3, r6
 800a0a0:	2b1f      	cmp	r3, #31
 800a0a2:	eba2 0203 	sub.w	r2, r2, r3
 800a0a6:	f04f 0901 	mov.w	r9, #1
 800a0aa:	f300 8094 	bgt.w	800a1d6 <_strtod_l+0x7ee>
 800a0ae:	fa09 f303 	lsl.w	r3, r9, r3
 800a0b2:	9314      	str	r3, [sp, #80]	; 0x50
 800a0b4:	2600      	movs	r6, #0
 800a0b6:	eb08 0902 	add.w	r9, r8, r2
 800a0ba:	9b05      	ldr	r3, [sp, #20]
 800a0bc:	45c8      	cmp	r8, r9
 800a0be:	4417      	add	r7, r2
 800a0c0:	441f      	add	r7, r3
 800a0c2:	4643      	mov	r3, r8
 800a0c4:	bfa8      	it	ge
 800a0c6:	464b      	movge	r3, r9
 800a0c8:	42bb      	cmp	r3, r7
 800a0ca:	bfa8      	it	ge
 800a0cc:	463b      	movge	r3, r7
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	bfc2      	ittt	gt
 800a0d2:	eba9 0903 	subgt.w	r9, r9, r3
 800a0d6:	1aff      	subgt	r7, r7, r3
 800a0d8:	eba8 0803 	subgt.w	r8, r8, r3
 800a0dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0de:	b1bb      	cbz	r3, 800a110 <_strtod_l+0x728>
 800a0e0:	4629      	mov	r1, r5
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	9804      	ldr	r0, [sp, #16]
 800a0e6:	f002 f94b 	bl	800c380 <__pow5mult>
 800a0ea:	4605      	mov	r5, r0
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	f43f aec5 	beq.w	8009e7c <_strtod_l+0x494>
 800a0f2:	4601      	mov	r1, r0
 800a0f4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a0f6:	9804      	ldr	r0, [sp, #16]
 800a0f8:	f002 f8b5 	bl	800c266 <__multiply>
 800a0fc:	9008      	str	r0, [sp, #32]
 800a0fe:	2800      	cmp	r0, #0
 800a100:	f43f aebc 	beq.w	8009e7c <_strtod_l+0x494>
 800a104:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a106:	9804      	ldr	r0, [sp, #16]
 800a108:	f001 ffc6 	bl	800c098 <_Bfree>
 800a10c:	9b08      	ldr	r3, [sp, #32]
 800a10e:	931a      	str	r3, [sp, #104]	; 0x68
 800a110:	f1b9 0f00 	cmp.w	r9, #0
 800a114:	dc6f      	bgt.n	800a1f6 <_strtod_l+0x80e>
 800a116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d175      	bne.n	800a208 <_strtod_l+0x820>
 800a11c:	2f00      	cmp	r7, #0
 800a11e:	dd08      	ble.n	800a132 <_strtod_l+0x74a>
 800a120:	463a      	mov	r2, r7
 800a122:	9906      	ldr	r1, [sp, #24]
 800a124:	9804      	ldr	r0, [sp, #16]
 800a126:	f002 f979 	bl	800c41c <__lshift>
 800a12a:	9006      	str	r0, [sp, #24]
 800a12c:	2800      	cmp	r0, #0
 800a12e:	f43f aea5 	beq.w	8009e7c <_strtod_l+0x494>
 800a132:	f1b8 0f00 	cmp.w	r8, #0
 800a136:	dd08      	ble.n	800a14a <_strtod_l+0x762>
 800a138:	4629      	mov	r1, r5
 800a13a:	4642      	mov	r2, r8
 800a13c:	9804      	ldr	r0, [sp, #16]
 800a13e:	f002 f96d 	bl	800c41c <__lshift>
 800a142:	4605      	mov	r5, r0
 800a144:	2800      	cmp	r0, #0
 800a146:	f43f ae99 	beq.w	8009e7c <_strtod_l+0x494>
 800a14a:	9a06      	ldr	r2, [sp, #24]
 800a14c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a14e:	9804      	ldr	r0, [sp, #16]
 800a150:	f002 f9cf 	bl	800c4f2 <__mdiff>
 800a154:	4604      	mov	r4, r0
 800a156:	2800      	cmp	r0, #0
 800a158:	f43f ae90 	beq.w	8009e7c <_strtod_l+0x494>
 800a15c:	68c3      	ldr	r3, [r0, #12]
 800a15e:	9308      	str	r3, [sp, #32]
 800a160:	2300      	movs	r3, #0
 800a162:	60c3      	str	r3, [r0, #12]
 800a164:	4629      	mov	r1, r5
 800a166:	f002 f9aa 	bl	800c4be <__mcmp>
 800a16a:	2800      	cmp	r0, #0
 800a16c:	da5a      	bge.n	800a224 <_strtod_l+0x83c>
 800a16e:	9b08      	ldr	r3, [sp, #32]
 800a170:	b9e3      	cbnz	r3, 800a1ac <_strtod_l+0x7c4>
 800a172:	f1ba 0f00 	cmp.w	sl, #0
 800a176:	d119      	bne.n	800a1ac <_strtod_l+0x7c4>
 800a178:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a17c:	b9b3      	cbnz	r3, 800a1ac <_strtod_l+0x7c4>
 800a17e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a182:	0d1b      	lsrs	r3, r3, #20
 800a184:	051b      	lsls	r3, r3, #20
 800a186:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a18a:	d90f      	bls.n	800a1ac <_strtod_l+0x7c4>
 800a18c:	6963      	ldr	r3, [r4, #20]
 800a18e:	b913      	cbnz	r3, 800a196 <_strtod_l+0x7ae>
 800a190:	6923      	ldr	r3, [r4, #16]
 800a192:	2b01      	cmp	r3, #1
 800a194:	dd0a      	ble.n	800a1ac <_strtod_l+0x7c4>
 800a196:	4621      	mov	r1, r4
 800a198:	2201      	movs	r2, #1
 800a19a:	9804      	ldr	r0, [sp, #16]
 800a19c:	f002 f93e 	bl	800c41c <__lshift>
 800a1a0:	4629      	mov	r1, r5
 800a1a2:	4604      	mov	r4, r0
 800a1a4:	f002 f98b 	bl	800c4be <__mcmp>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	dc6c      	bgt.n	800a286 <_strtod_l+0x89e>
 800a1ac:	9b05      	ldr	r3, [sp, #20]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d176      	bne.n	800a2a0 <_strtod_l+0x8b8>
 800a1b2:	e66e      	b.n	8009e92 <_strtod_l+0x4aa>
 800a1b4:	07e2      	lsls	r2, r4, #31
 800a1b6:	d504      	bpl.n	800a1c2 <_strtod_l+0x7da>
 800a1b8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a1bc:	f7f6 fa28 	bl	8000610 <__aeabi_dmul>
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	1064      	asrs	r4, r4, #1
 800a1c4:	3608      	adds	r6, #8
 800a1c6:	e6ec      	b.n	8009fa2 <_strtod_l+0x5ba>
 800a1c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a1d0:	ea03 0a0a 	and.w	sl, r3, sl
 800a1d4:	e705      	b.n	8009fe2 <_strtod_l+0x5fa>
 800a1d6:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a1da:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a1de:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a1e2:	36e2      	adds	r6, #226	; 0xe2
 800a1e4:	fa09 f606 	lsl.w	r6, r9, r6
 800a1e8:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 800a1ec:	e763      	b.n	800a0b6 <_strtod_l+0x6ce>
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	2600      	movs	r6, #0
 800a1f2:	9314      	str	r3, [sp, #80]	; 0x50
 800a1f4:	e75f      	b.n	800a0b6 <_strtod_l+0x6ce>
 800a1f6:	464a      	mov	r2, r9
 800a1f8:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a1fa:	9804      	ldr	r0, [sp, #16]
 800a1fc:	f002 f90e 	bl	800c41c <__lshift>
 800a200:	901a      	str	r0, [sp, #104]	; 0x68
 800a202:	2800      	cmp	r0, #0
 800a204:	d187      	bne.n	800a116 <_strtod_l+0x72e>
 800a206:	e639      	b.n	8009e7c <_strtod_l+0x494>
 800a208:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a20a:	9906      	ldr	r1, [sp, #24]
 800a20c:	9804      	ldr	r0, [sp, #16]
 800a20e:	f002 f8b7 	bl	800c380 <__pow5mult>
 800a212:	9006      	str	r0, [sp, #24]
 800a214:	2800      	cmp	r0, #0
 800a216:	d181      	bne.n	800a11c <_strtod_l+0x734>
 800a218:	e630      	b.n	8009e7c <_strtod_l+0x494>
 800a21a:	bf00      	nop
 800a21c:	0800d4a0 	.word	0x0800d4a0
 800a220:	fffffc02 	.word	0xfffffc02
 800a224:	f040 8086 	bne.w	800a334 <_strtod_l+0x94c>
 800a228:	9a08      	ldr	r2, [sp, #32]
 800a22a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a22e:	b332      	cbz	r2, 800a27e <_strtod_l+0x896>
 800a230:	4aad      	ldr	r2, [pc, #692]	; (800a4e8 <_strtod_l+0xb00>)
 800a232:	4293      	cmp	r3, r2
 800a234:	4659      	mov	r1, fp
 800a236:	d152      	bne.n	800a2de <_strtod_l+0x8f6>
 800a238:	9b05      	ldr	r3, [sp, #20]
 800a23a:	4650      	mov	r0, sl
 800a23c:	b1d3      	cbz	r3, 800a274 <_strtod_l+0x88c>
 800a23e:	4aab      	ldr	r2, [pc, #684]	; (800a4ec <_strtod_l+0xb04>)
 800a240:	400a      	ands	r2, r1
 800a242:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a246:	f04f 37ff 	mov.w	r7, #4294967295
 800a24a:	d816      	bhi.n	800a27a <_strtod_l+0x892>
 800a24c:	0d12      	lsrs	r2, r2, #20
 800a24e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a252:	fa07 f303 	lsl.w	r3, r7, r3
 800a256:	4283      	cmp	r3, r0
 800a258:	d141      	bne.n	800a2de <_strtod_l+0x8f6>
 800a25a:	4aa5      	ldr	r2, [pc, #660]	; (800a4f0 <_strtod_l+0xb08>)
 800a25c:	4291      	cmp	r1, r2
 800a25e:	d102      	bne.n	800a266 <_strtod_l+0x87e>
 800a260:	3301      	adds	r3, #1
 800a262:	f43f ae0b 	beq.w	8009e7c <_strtod_l+0x494>
 800a266:	4ba1      	ldr	r3, [pc, #644]	; (800a4ec <_strtod_l+0xb04>)
 800a268:	400b      	ands	r3, r1
 800a26a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a26e:	f04f 0a00 	mov.w	sl, #0
 800a272:	e79b      	b.n	800a1ac <_strtod_l+0x7c4>
 800a274:	f04f 33ff 	mov.w	r3, #4294967295
 800a278:	e7ed      	b.n	800a256 <_strtod_l+0x86e>
 800a27a:	463b      	mov	r3, r7
 800a27c:	e7eb      	b.n	800a256 <_strtod_l+0x86e>
 800a27e:	bb73      	cbnz	r3, 800a2de <_strtod_l+0x8f6>
 800a280:	f1ba 0f00 	cmp.w	sl, #0
 800a284:	d12b      	bne.n	800a2de <_strtod_l+0x8f6>
 800a286:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a28a:	9a05      	ldr	r2, [sp, #20]
 800a28c:	0d1b      	lsrs	r3, r3, #20
 800a28e:	051b      	lsls	r3, r3, #20
 800a290:	b1e2      	cbz	r2, 800a2cc <_strtod_l+0x8e4>
 800a292:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a296:	dc19      	bgt.n	800a2cc <_strtod_l+0x8e4>
 800a298:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800a29c:	f77f ae5f 	ble.w	8009f5e <_strtod_l+0x576>
 800a2a0:	4b94      	ldr	r3, [pc, #592]	; (800a4f4 <_strtod_l+0xb0c>)
 800a2a2:	930d      	str	r3, [sp, #52]	; 0x34
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	930c      	str	r3, [sp, #48]	; 0x30
 800a2a8:	4650      	mov	r0, sl
 800a2aa:	4659      	mov	r1, fp
 800a2ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a2b0:	f7f6 f9ae 	bl	8000610 <__aeabi_dmul>
 800a2b4:	4682      	mov	sl, r0
 800a2b6:	468b      	mov	fp, r1
 800a2b8:	2900      	cmp	r1, #0
 800a2ba:	f47f adea 	bne.w	8009e92 <_strtod_l+0x4aa>
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	f47f ade7 	bne.w	8009e92 <_strtod_l+0x4aa>
 800a2c4:	9a04      	ldr	r2, [sp, #16]
 800a2c6:	2322      	movs	r3, #34	; 0x22
 800a2c8:	6013      	str	r3, [r2, #0]
 800a2ca:	e5e2      	b.n	8009e92 <_strtod_l+0x4aa>
 800a2cc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a2d0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a2d4:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a2d8:	f04f 3aff 	mov.w	sl, #4294967295
 800a2dc:	e766      	b.n	800a1ac <_strtod_l+0x7c4>
 800a2de:	b19e      	cbz	r6, 800a308 <_strtod_l+0x920>
 800a2e0:	ea16 0f0b 	tst.w	r6, fp
 800a2e4:	f43f af62 	beq.w	800a1ac <_strtod_l+0x7c4>
 800a2e8:	9b08      	ldr	r3, [sp, #32]
 800a2ea:	9a05      	ldr	r2, [sp, #20]
 800a2ec:	4650      	mov	r0, sl
 800a2ee:	4659      	mov	r1, fp
 800a2f0:	b173      	cbz	r3, 800a310 <_strtod_l+0x928>
 800a2f2:	f7ff fb5c 	bl	80099ae <sulp>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a2fe:	f7f5 ffd5 	bl	80002ac <__adddf3>
 800a302:	4682      	mov	sl, r0
 800a304:	468b      	mov	fp, r1
 800a306:	e751      	b.n	800a1ac <_strtod_l+0x7c4>
 800a308:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a30a:	ea13 0f0a 	tst.w	r3, sl
 800a30e:	e7e9      	b.n	800a2e4 <_strtod_l+0x8fc>
 800a310:	f7ff fb4d 	bl	80099ae <sulp>
 800a314:	4602      	mov	r2, r0
 800a316:	460b      	mov	r3, r1
 800a318:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a31c:	f7f5 ffc4 	bl	80002a8 <__aeabi_dsub>
 800a320:	2200      	movs	r2, #0
 800a322:	2300      	movs	r3, #0
 800a324:	4682      	mov	sl, r0
 800a326:	468b      	mov	fp, r1
 800a328:	f7f6 fbda 	bl	8000ae0 <__aeabi_dcmpeq>
 800a32c:	2800      	cmp	r0, #0
 800a32e:	f47f ae16 	bne.w	8009f5e <_strtod_l+0x576>
 800a332:	e73b      	b.n	800a1ac <_strtod_l+0x7c4>
 800a334:	4629      	mov	r1, r5
 800a336:	4620      	mov	r0, r4
 800a338:	f002 f9ff 	bl	800c73a <__ratio>
 800a33c:	ec57 6b10 	vmov	r6, r7, d0
 800a340:	2200      	movs	r2, #0
 800a342:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a346:	ee10 0a10 	vmov	r0, s0
 800a34a:	4639      	mov	r1, r7
 800a34c:	f7f6 fbdc 	bl	8000b08 <__aeabi_dcmple>
 800a350:	2800      	cmp	r0, #0
 800a352:	d074      	beq.n	800a43e <_strtod_l+0xa56>
 800a354:	9b08      	ldr	r3, [sp, #32]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d046      	beq.n	800a3e8 <_strtod_l+0xa00>
 800a35a:	f8df 919c 	ldr.w	r9, [pc, #412]	; 800a4f8 <_strtod_l+0xb10>
 800a35e:	f04f 0800 	mov.w	r8, #0
 800a362:	4f65      	ldr	r7, [pc, #404]	; (800a4f8 <_strtod_l+0xb10>)
 800a364:	2600      	movs	r6, #0
 800a366:	4b61      	ldr	r3, [pc, #388]	; (800a4ec <_strtod_l+0xb04>)
 800a368:	ea0b 0303 	and.w	r3, fp, r3
 800a36c:	9314      	str	r3, [sp, #80]	; 0x50
 800a36e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a370:	4b62      	ldr	r3, [pc, #392]	; (800a4fc <_strtod_l+0xb14>)
 800a372:	429a      	cmp	r2, r3
 800a374:	f040 80ca 	bne.w	800a50c <_strtod_l+0xb24>
 800a378:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a37c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a380:	ec4b ab10 	vmov	d0, sl, fp
 800a384:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a388:	f002 f912 	bl	800c5b0 <__ulp>
 800a38c:	4640      	mov	r0, r8
 800a38e:	ec53 2b10 	vmov	r2, r3, d0
 800a392:	4649      	mov	r1, r9
 800a394:	f7f6 f93c 	bl	8000610 <__aeabi_dmul>
 800a398:	4652      	mov	r2, sl
 800a39a:	465b      	mov	r3, fp
 800a39c:	f7f5 ff86 	bl	80002ac <__adddf3>
 800a3a0:	4a52      	ldr	r2, [pc, #328]	; (800a4ec <_strtod_l+0xb04>)
 800a3a2:	4b57      	ldr	r3, [pc, #348]	; (800a500 <_strtod_l+0xb18>)
 800a3a4:	400a      	ands	r2, r1
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	4682      	mov	sl, r0
 800a3aa:	d95c      	bls.n	800a466 <_strtod_l+0xa7e>
 800a3ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3ae:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d103      	bne.n	800a3be <_strtod_l+0x9d6>
 800a3b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3b8:	3301      	adds	r3, #1
 800a3ba:	f43f ad5f 	beq.w	8009e7c <_strtod_l+0x494>
 800a3be:	f8df b130 	ldr.w	fp, [pc, #304]	; 800a4f0 <_strtod_l+0xb08>
 800a3c2:	f04f 3aff 	mov.w	sl, #4294967295
 800a3c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a3c8:	9804      	ldr	r0, [sp, #16]
 800a3ca:	f001 fe65 	bl	800c098 <_Bfree>
 800a3ce:	9906      	ldr	r1, [sp, #24]
 800a3d0:	9804      	ldr	r0, [sp, #16]
 800a3d2:	f001 fe61 	bl	800c098 <_Bfree>
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	9804      	ldr	r0, [sp, #16]
 800a3da:	f001 fe5d 	bl	800c098 <_Bfree>
 800a3de:	4621      	mov	r1, r4
 800a3e0:	9804      	ldr	r0, [sp, #16]
 800a3e2:	f001 fe59 	bl	800c098 <_Bfree>
 800a3e6:	e61c      	b.n	800a022 <_strtod_l+0x63a>
 800a3e8:	f1ba 0f00 	cmp.w	sl, #0
 800a3ec:	d118      	bne.n	800a420 <_strtod_l+0xa38>
 800a3ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a3f2:	b9e3      	cbnz	r3, 800a42e <_strtod_l+0xa46>
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	4b40      	ldr	r3, [pc, #256]	; (800a4f8 <_strtod_l+0xb10>)
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	4639      	mov	r1, r7
 800a3fc:	f7f6 fb7a 	bl	8000af4 <__aeabi_dcmplt>
 800a400:	b9d0      	cbnz	r0, 800a438 <_strtod_l+0xa50>
 800a402:	4630      	mov	r0, r6
 800a404:	4639      	mov	r1, r7
 800a406:	2200      	movs	r2, #0
 800a408:	4b3e      	ldr	r3, [pc, #248]	; (800a504 <_strtod_l+0xb1c>)
 800a40a:	f7f6 f901 	bl	8000610 <__aeabi_dmul>
 800a40e:	4606      	mov	r6, r0
 800a410:	460f      	mov	r7, r1
 800a412:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a416:	9616      	str	r6, [sp, #88]	; 0x58
 800a418:	9317      	str	r3, [sp, #92]	; 0x5c
 800a41a:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 800a41e:	e7a2      	b.n	800a366 <_strtod_l+0x97e>
 800a420:	f1ba 0f01 	cmp.w	sl, #1
 800a424:	d103      	bne.n	800a42e <_strtod_l+0xa46>
 800a426:	f1bb 0f00 	cmp.w	fp, #0
 800a42a:	f43f ad98 	beq.w	8009f5e <_strtod_l+0x576>
 800a42e:	f04f 0800 	mov.w	r8, #0
 800a432:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 800a508 <_strtod_l+0xb20>
 800a436:	e794      	b.n	800a362 <_strtod_l+0x97a>
 800a438:	2600      	movs	r6, #0
 800a43a:	4f32      	ldr	r7, [pc, #200]	; (800a504 <_strtod_l+0xb1c>)
 800a43c:	e7e9      	b.n	800a412 <_strtod_l+0xa2a>
 800a43e:	4b31      	ldr	r3, [pc, #196]	; (800a504 <_strtod_l+0xb1c>)
 800a440:	4630      	mov	r0, r6
 800a442:	4639      	mov	r1, r7
 800a444:	2200      	movs	r2, #0
 800a446:	f7f6 f8e3 	bl	8000610 <__aeabi_dmul>
 800a44a:	9b08      	ldr	r3, [sp, #32]
 800a44c:	4606      	mov	r6, r0
 800a44e:	460f      	mov	r7, r1
 800a450:	b933      	cbnz	r3, 800a460 <_strtod_l+0xa78>
 800a452:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a456:	9010      	str	r0, [sp, #64]	; 0x40
 800a458:	9311      	str	r3, [sp, #68]	; 0x44
 800a45a:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800a45e:	e782      	b.n	800a366 <_strtod_l+0x97e>
 800a460:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800a464:	e7f9      	b.n	800a45a <_strtod_l+0xa72>
 800a466:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800a46a:	9b05      	ldr	r3, [sp, #20]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d1aa      	bne.n	800a3c6 <_strtod_l+0x9de>
 800a470:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a474:	0d1b      	lsrs	r3, r3, #20
 800a476:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a478:	051b      	lsls	r3, r3, #20
 800a47a:	429a      	cmp	r2, r3
 800a47c:	46d8      	mov	r8, fp
 800a47e:	d1a2      	bne.n	800a3c6 <_strtod_l+0x9de>
 800a480:	4639      	mov	r1, r7
 800a482:	4630      	mov	r0, r6
 800a484:	f7f6 fb74 	bl	8000b70 <__aeabi_d2iz>
 800a488:	f7f6 f85c 	bl	8000544 <__aeabi_i2d>
 800a48c:	460b      	mov	r3, r1
 800a48e:	4602      	mov	r2, r0
 800a490:	4639      	mov	r1, r7
 800a492:	4630      	mov	r0, r6
 800a494:	f7f5 ff08 	bl	80002a8 <__aeabi_dsub>
 800a498:	9b08      	ldr	r3, [sp, #32]
 800a49a:	4606      	mov	r6, r0
 800a49c:	460f      	mov	r7, r1
 800a49e:	b933      	cbnz	r3, 800a4ae <_strtod_l+0xac6>
 800a4a0:	f1ba 0f00 	cmp.w	sl, #0
 800a4a4:	d103      	bne.n	800a4ae <_strtod_l+0xac6>
 800a4a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d068      	beq.n	800a580 <_strtod_l+0xb98>
 800a4ae:	a30a      	add	r3, pc, #40	; (adr r3, 800a4d8 <_strtod_l+0xaf0>)
 800a4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b4:	4630      	mov	r0, r6
 800a4b6:	4639      	mov	r1, r7
 800a4b8:	f7f6 fb1c 	bl	8000af4 <__aeabi_dcmplt>
 800a4bc:	2800      	cmp	r0, #0
 800a4be:	f47f ace8 	bne.w	8009e92 <_strtod_l+0x4aa>
 800a4c2:	a307      	add	r3, pc, #28	; (adr r3, 800a4e0 <_strtod_l+0xaf8>)
 800a4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c8:	4630      	mov	r0, r6
 800a4ca:	4639      	mov	r1, r7
 800a4cc:	f7f6 fb30 	bl	8000b30 <__aeabi_dcmpgt>
 800a4d0:	2800      	cmp	r0, #0
 800a4d2:	f43f af78 	beq.w	800a3c6 <_strtod_l+0x9de>
 800a4d6:	e4dc      	b.n	8009e92 <_strtod_l+0x4aa>
 800a4d8:	94a03595 	.word	0x94a03595
 800a4dc:	3fdfffff 	.word	0x3fdfffff
 800a4e0:	35afe535 	.word	0x35afe535
 800a4e4:	3fe00000 	.word	0x3fe00000
 800a4e8:	000fffff 	.word	0x000fffff
 800a4ec:	7ff00000 	.word	0x7ff00000
 800a4f0:	7fefffff 	.word	0x7fefffff
 800a4f4:	39500000 	.word	0x39500000
 800a4f8:	3ff00000 	.word	0x3ff00000
 800a4fc:	7fe00000 	.word	0x7fe00000
 800a500:	7c9fffff 	.word	0x7c9fffff
 800a504:	3fe00000 	.word	0x3fe00000
 800a508:	bff00000 	.word	0xbff00000
 800a50c:	9b05      	ldr	r3, [sp, #20]
 800a50e:	b31b      	cbz	r3, 800a558 <_strtod_l+0xb70>
 800a510:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a512:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a516:	d81f      	bhi.n	800a558 <_strtod_l+0xb70>
 800a518:	a325      	add	r3, pc, #148	; (adr r3, 800a5b0 <_strtod_l+0xbc8>)
 800a51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51e:	4630      	mov	r0, r6
 800a520:	4639      	mov	r1, r7
 800a522:	f7f6 faf1 	bl	8000b08 <__aeabi_dcmple>
 800a526:	b190      	cbz	r0, 800a54e <_strtod_l+0xb66>
 800a528:	4639      	mov	r1, r7
 800a52a:	4630      	mov	r0, r6
 800a52c:	f7f6 fb48 	bl	8000bc0 <__aeabi_d2uiz>
 800a530:	2800      	cmp	r0, #0
 800a532:	bf08      	it	eq
 800a534:	2001      	moveq	r0, #1
 800a536:	f7f5 fff5 	bl	8000524 <__aeabi_ui2d>
 800a53a:	9b08      	ldr	r3, [sp, #32]
 800a53c:	4606      	mov	r6, r0
 800a53e:	460f      	mov	r7, r1
 800a540:	b9db      	cbnz	r3, 800a57a <_strtod_l+0xb92>
 800a542:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a546:	9012      	str	r0, [sp, #72]	; 0x48
 800a548:	9313      	str	r3, [sp, #76]	; 0x4c
 800a54a:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 800a54e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a550:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 800a554:	eba3 0902 	sub.w	r9, r3, r2
 800a558:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a55c:	f002 f828 	bl	800c5b0 <__ulp>
 800a560:	4640      	mov	r0, r8
 800a562:	ec53 2b10 	vmov	r2, r3, d0
 800a566:	4649      	mov	r1, r9
 800a568:	f7f6 f852 	bl	8000610 <__aeabi_dmul>
 800a56c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a570:	f7f5 fe9c 	bl	80002ac <__adddf3>
 800a574:	4682      	mov	sl, r0
 800a576:	468b      	mov	fp, r1
 800a578:	e777      	b.n	800a46a <_strtod_l+0xa82>
 800a57a:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800a57e:	e7e4      	b.n	800a54a <_strtod_l+0xb62>
 800a580:	a30d      	add	r3, pc, #52	; (adr r3, 800a5b8 <_strtod_l+0xbd0>)
 800a582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a586:	f7f6 fab5 	bl	8000af4 <__aeabi_dcmplt>
 800a58a:	e7a1      	b.n	800a4d0 <_strtod_l+0xae8>
 800a58c:	2300      	movs	r3, #0
 800a58e:	9309      	str	r3, [sp, #36]	; 0x24
 800a590:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a592:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a594:	6013      	str	r3, [r2, #0]
 800a596:	f7ff ba6b 	b.w	8009a70 <_strtod_l+0x88>
 800a59a:	2b65      	cmp	r3, #101	; 0x65
 800a59c:	f04f 0200 	mov.w	r2, #0
 800a5a0:	f43f abb6 	beq.w	8009d10 <_strtod_l+0x328>
 800a5a4:	4615      	mov	r5, r2
 800a5a6:	2101      	movs	r1, #1
 800a5a8:	f7ff badc 	b.w	8009b64 <_strtod_l+0x17c>
 800a5ac:	f3af 8000 	nop.w
 800a5b0:	ffc00000 	.word	0xffc00000
 800a5b4:	41dfffff 	.word	0x41dfffff
 800a5b8:	94a03595 	.word	0x94a03595
 800a5bc:	3fcfffff 	.word	0x3fcfffff

0800a5c0 <strtod>:
 800a5c0:	4b07      	ldr	r3, [pc, #28]	; (800a5e0 <strtod+0x20>)
 800a5c2:	4a08      	ldr	r2, [pc, #32]	; (800a5e4 <strtod+0x24>)
 800a5c4:	b410      	push	{r4}
 800a5c6:	681c      	ldr	r4, [r3, #0]
 800a5c8:	6a23      	ldr	r3, [r4, #32]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	bf08      	it	eq
 800a5ce:	4613      	moveq	r3, r2
 800a5d0:	460a      	mov	r2, r1
 800a5d2:	4601      	mov	r1, r0
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5da:	f7ff ba05 	b.w	80099e8 <_strtod_l>
 800a5de:	bf00      	nop
 800a5e0:	2000000c 	.word	0x2000000c
 800a5e4:	20000070 	.word	0x20000070

0800a5e8 <_strtol_l.isra.0>:
 800a5e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ec:	4680      	mov	r8, r0
 800a5ee:	4689      	mov	r9, r1
 800a5f0:	4692      	mov	sl, r2
 800a5f2:	461f      	mov	r7, r3
 800a5f4:	468b      	mov	fp, r1
 800a5f6:	465d      	mov	r5, fp
 800a5f8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a5fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a5fe:	f001 fc7e 	bl	800befe <__locale_ctype_ptr_l>
 800a602:	4420      	add	r0, r4
 800a604:	7846      	ldrb	r6, [r0, #1]
 800a606:	f016 0608 	ands.w	r6, r6, #8
 800a60a:	d10b      	bne.n	800a624 <_strtol_l.isra.0+0x3c>
 800a60c:	2c2d      	cmp	r4, #45	; 0x2d
 800a60e:	d10b      	bne.n	800a628 <_strtol_l.isra.0+0x40>
 800a610:	782c      	ldrb	r4, [r5, #0]
 800a612:	2601      	movs	r6, #1
 800a614:	f10b 0502 	add.w	r5, fp, #2
 800a618:	b167      	cbz	r7, 800a634 <_strtol_l.isra.0+0x4c>
 800a61a:	2f10      	cmp	r7, #16
 800a61c:	d114      	bne.n	800a648 <_strtol_l.isra.0+0x60>
 800a61e:	2c30      	cmp	r4, #48	; 0x30
 800a620:	d00a      	beq.n	800a638 <_strtol_l.isra.0+0x50>
 800a622:	e011      	b.n	800a648 <_strtol_l.isra.0+0x60>
 800a624:	46ab      	mov	fp, r5
 800a626:	e7e6      	b.n	800a5f6 <_strtol_l.isra.0+0xe>
 800a628:	2c2b      	cmp	r4, #43	; 0x2b
 800a62a:	bf04      	itt	eq
 800a62c:	782c      	ldrbeq	r4, [r5, #0]
 800a62e:	f10b 0502 	addeq.w	r5, fp, #2
 800a632:	e7f1      	b.n	800a618 <_strtol_l.isra.0+0x30>
 800a634:	2c30      	cmp	r4, #48	; 0x30
 800a636:	d127      	bne.n	800a688 <_strtol_l.isra.0+0xa0>
 800a638:	782b      	ldrb	r3, [r5, #0]
 800a63a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a63e:	2b58      	cmp	r3, #88	; 0x58
 800a640:	d14b      	bne.n	800a6da <_strtol_l.isra.0+0xf2>
 800a642:	786c      	ldrb	r4, [r5, #1]
 800a644:	2710      	movs	r7, #16
 800a646:	3502      	adds	r5, #2
 800a648:	2e00      	cmp	r6, #0
 800a64a:	bf0c      	ite	eq
 800a64c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a650:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a654:	2200      	movs	r2, #0
 800a656:	fbb1 fef7 	udiv	lr, r1, r7
 800a65a:	4610      	mov	r0, r2
 800a65c:	fb07 1c1e 	mls	ip, r7, lr, r1
 800a660:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a664:	2b09      	cmp	r3, #9
 800a666:	d811      	bhi.n	800a68c <_strtol_l.isra.0+0xa4>
 800a668:	461c      	mov	r4, r3
 800a66a:	42a7      	cmp	r7, r4
 800a66c:	dd1d      	ble.n	800a6aa <_strtol_l.isra.0+0xc2>
 800a66e:	1c53      	adds	r3, r2, #1
 800a670:	d007      	beq.n	800a682 <_strtol_l.isra.0+0x9a>
 800a672:	4586      	cmp	lr, r0
 800a674:	d316      	bcc.n	800a6a4 <_strtol_l.isra.0+0xbc>
 800a676:	d101      	bne.n	800a67c <_strtol_l.isra.0+0x94>
 800a678:	45a4      	cmp	ip, r4
 800a67a:	db13      	blt.n	800a6a4 <_strtol_l.isra.0+0xbc>
 800a67c:	fb00 4007 	mla	r0, r0, r7, r4
 800a680:	2201      	movs	r2, #1
 800a682:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a686:	e7eb      	b.n	800a660 <_strtol_l.isra.0+0x78>
 800a688:	270a      	movs	r7, #10
 800a68a:	e7dd      	b.n	800a648 <_strtol_l.isra.0+0x60>
 800a68c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a690:	2b19      	cmp	r3, #25
 800a692:	d801      	bhi.n	800a698 <_strtol_l.isra.0+0xb0>
 800a694:	3c37      	subs	r4, #55	; 0x37
 800a696:	e7e8      	b.n	800a66a <_strtol_l.isra.0+0x82>
 800a698:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a69c:	2b19      	cmp	r3, #25
 800a69e:	d804      	bhi.n	800a6aa <_strtol_l.isra.0+0xc2>
 800a6a0:	3c57      	subs	r4, #87	; 0x57
 800a6a2:	e7e2      	b.n	800a66a <_strtol_l.isra.0+0x82>
 800a6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a8:	e7eb      	b.n	800a682 <_strtol_l.isra.0+0x9a>
 800a6aa:	1c53      	adds	r3, r2, #1
 800a6ac:	d108      	bne.n	800a6c0 <_strtol_l.isra.0+0xd8>
 800a6ae:	2322      	movs	r3, #34	; 0x22
 800a6b0:	f8c8 3000 	str.w	r3, [r8]
 800a6b4:	4608      	mov	r0, r1
 800a6b6:	f1ba 0f00 	cmp.w	sl, #0
 800a6ba:	d107      	bne.n	800a6cc <_strtol_l.isra.0+0xe4>
 800a6bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6c0:	b106      	cbz	r6, 800a6c4 <_strtol_l.isra.0+0xdc>
 800a6c2:	4240      	negs	r0, r0
 800a6c4:	f1ba 0f00 	cmp.w	sl, #0
 800a6c8:	d00c      	beq.n	800a6e4 <_strtol_l.isra.0+0xfc>
 800a6ca:	b122      	cbz	r2, 800a6d6 <_strtol_l.isra.0+0xee>
 800a6cc:	3d01      	subs	r5, #1
 800a6ce:	f8ca 5000 	str.w	r5, [sl]
 800a6d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6d6:	464d      	mov	r5, r9
 800a6d8:	e7f9      	b.n	800a6ce <_strtol_l.isra.0+0xe6>
 800a6da:	2430      	movs	r4, #48	; 0x30
 800a6dc:	2f00      	cmp	r7, #0
 800a6de:	d1b3      	bne.n	800a648 <_strtol_l.isra.0+0x60>
 800a6e0:	2708      	movs	r7, #8
 800a6e2:	e7b1      	b.n	800a648 <_strtol_l.isra.0+0x60>
 800a6e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a6e8 <strtol>:
 800a6e8:	4b08      	ldr	r3, [pc, #32]	; (800a70c <strtol+0x24>)
 800a6ea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6ec:	681c      	ldr	r4, [r3, #0]
 800a6ee:	4d08      	ldr	r5, [pc, #32]	; (800a710 <strtol+0x28>)
 800a6f0:	6a23      	ldr	r3, [r4, #32]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	bf08      	it	eq
 800a6f6:	462b      	moveq	r3, r5
 800a6f8:	9300      	str	r3, [sp, #0]
 800a6fa:	4613      	mov	r3, r2
 800a6fc:	460a      	mov	r2, r1
 800a6fe:	4601      	mov	r1, r0
 800a700:	4620      	mov	r0, r4
 800a702:	f7ff ff71 	bl	800a5e8 <_strtol_l.isra.0>
 800a706:	b003      	add	sp, #12
 800a708:	bd30      	pop	{r4, r5, pc}
 800a70a:	bf00      	nop
 800a70c:	2000000c 	.word	0x2000000c
 800a710:	20000070 	.word	0x20000070

0800a714 <__utoa>:
 800a714:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a716:	4c1e      	ldr	r4, [pc, #120]	; (800a790 <__utoa+0x7c>)
 800a718:	b08b      	sub	sp, #44	; 0x2c
 800a71a:	4603      	mov	r3, r0
 800a71c:	460f      	mov	r7, r1
 800a71e:	466d      	mov	r5, sp
 800a720:	f104 0e20 	add.w	lr, r4, #32
 800a724:	6820      	ldr	r0, [r4, #0]
 800a726:	6861      	ldr	r1, [r4, #4]
 800a728:	462e      	mov	r6, r5
 800a72a:	c603      	stmia	r6!, {r0, r1}
 800a72c:	3408      	adds	r4, #8
 800a72e:	4574      	cmp	r4, lr
 800a730:	4635      	mov	r5, r6
 800a732:	d1f7      	bne.n	800a724 <__utoa+0x10>
 800a734:	7921      	ldrb	r1, [r4, #4]
 800a736:	7131      	strb	r1, [r6, #4]
 800a738:	1e91      	subs	r1, r2, #2
 800a73a:	6820      	ldr	r0, [r4, #0]
 800a73c:	6030      	str	r0, [r6, #0]
 800a73e:	2922      	cmp	r1, #34	; 0x22
 800a740:	f04f 0100 	mov.w	r1, #0
 800a744:	d904      	bls.n	800a750 <__utoa+0x3c>
 800a746:	7039      	strb	r1, [r7, #0]
 800a748:	460f      	mov	r7, r1
 800a74a:	4638      	mov	r0, r7
 800a74c:	b00b      	add	sp, #44	; 0x2c
 800a74e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a750:	1e78      	subs	r0, r7, #1
 800a752:	4606      	mov	r6, r0
 800a754:	fbb3 f5f2 	udiv	r5, r3, r2
 800a758:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800a75c:	fb02 3315 	mls	r3, r2, r5, r3
 800a760:	4473      	add	r3, lr
 800a762:	1c4c      	adds	r4, r1, #1
 800a764:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800a768:	f806 3f01 	strb.w	r3, [r6, #1]!
 800a76c:	462b      	mov	r3, r5
 800a76e:	b965      	cbnz	r5, 800a78a <__utoa+0x76>
 800a770:	553d      	strb	r5, [r7, r4]
 800a772:	187a      	adds	r2, r7, r1
 800a774:	1acc      	subs	r4, r1, r3
 800a776:	42a3      	cmp	r3, r4
 800a778:	dae7      	bge.n	800a74a <__utoa+0x36>
 800a77a:	7844      	ldrb	r4, [r0, #1]
 800a77c:	7815      	ldrb	r5, [r2, #0]
 800a77e:	f800 5f01 	strb.w	r5, [r0, #1]!
 800a782:	3301      	adds	r3, #1
 800a784:	f802 4901 	strb.w	r4, [r2], #-1
 800a788:	e7f4      	b.n	800a774 <__utoa+0x60>
 800a78a:	4621      	mov	r1, r4
 800a78c:	e7e2      	b.n	800a754 <__utoa+0x40>
 800a78e:	bf00      	nop
 800a790:	0800d4c8 	.word	0x0800d4c8

0800a794 <__swbuf_r>:
 800a794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a796:	460e      	mov	r6, r1
 800a798:	4614      	mov	r4, r2
 800a79a:	4605      	mov	r5, r0
 800a79c:	b118      	cbz	r0, 800a7a6 <__swbuf_r+0x12>
 800a79e:	6983      	ldr	r3, [r0, #24]
 800a7a0:	b90b      	cbnz	r3, 800a7a6 <__swbuf_r+0x12>
 800a7a2:	f001 f805 	bl	800b7b0 <__sinit>
 800a7a6:	4b21      	ldr	r3, [pc, #132]	; (800a82c <__swbuf_r+0x98>)
 800a7a8:	429c      	cmp	r4, r3
 800a7aa:	d12a      	bne.n	800a802 <__swbuf_r+0x6e>
 800a7ac:	686c      	ldr	r4, [r5, #4]
 800a7ae:	69a3      	ldr	r3, [r4, #24]
 800a7b0:	60a3      	str	r3, [r4, #8]
 800a7b2:	89a3      	ldrh	r3, [r4, #12]
 800a7b4:	071a      	lsls	r2, r3, #28
 800a7b6:	d52e      	bpl.n	800a816 <__swbuf_r+0x82>
 800a7b8:	6923      	ldr	r3, [r4, #16]
 800a7ba:	b363      	cbz	r3, 800a816 <__swbuf_r+0x82>
 800a7bc:	6923      	ldr	r3, [r4, #16]
 800a7be:	6820      	ldr	r0, [r4, #0]
 800a7c0:	1ac0      	subs	r0, r0, r3
 800a7c2:	6963      	ldr	r3, [r4, #20]
 800a7c4:	b2f6      	uxtb	r6, r6
 800a7c6:	4298      	cmp	r0, r3
 800a7c8:	4637      	mov	r7, r6
 800a7ca:	db04      	blt.n	800a7d6 <__swbuf_r+0x42>
 800a7cc:	4621      	mov	r1, r4
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	f000 ff84 	bl	800b6dc <_fflush_r>
 800a7d4:	bb28      	cbnz	r0, 800a822 <__swbuf_r+0x8e>
 800a7d6:	68a3      	ldr	r3, [r4, #8]
 800a7d8:	3b01      	subs	r3, #1
 800a7da:	60a3      	str	r3, [r4, #8]
 800a7dc:	6823      	ldr	r3, [r4, #0]
 800a7de:	1c5a      	adds	r2, r3, #1
 800a7e0:	6022      	str	r2, [r4, #0]
 800a7e2:	701e      	strb	r6, [r3, #0]
 800a7e4:	6963      	ldr	r3, [r4, #20]
 800a7e6:	3001      	adds	r0, #1
 800a7e8:	4298      	cmp	r0, r3
 800a7ea:	d004      	beq.n	800a7f6 <__swbuf_r+0x62>
 800a7ec:	89a3      	ldrh	r3, [r4, #12]
 800a7ee:	07db      	lsls	r3, r3, #31
 800a7f0:	d519      	bpl.n	800a826 <__swbuf_r+0x92>
 800a7f2:	2e0a      	cmp	r6, #10
 800a7f4:	d117      	bne.n	800a826 <__swbuf_r+0x92>
 800a7f6:	4621      	mov	r1, r4
 800a7f8:	4628      	mov	r0, r5
 800a7fa:	f000 ff6f 	bl	800b6dc <_fflush_r>
 800a7fe:	b190      	cbz	r0, 800a826 <__swbuf_r+0x92>
 800a800:	e00f      	b.n	800a822 <__swbuf_r+0x8e>
 800a802:	4b0b      	ldr	r3, [pc, #44]	; (800a830 <__swbuf_r+0x9c>)
 800a804:	429c      	cmp	r4, r3
 800a806:	d101      	bne.n	800a80c <__swbuf_r+0x78>
 800a808:	68ac      	ldr	r4, [r5, #8]
 800a80a:	e7d0      	b.n	800a7ae <__swbuf_r+0x1a>
 800a80c:	4b09      	ldr	r3, [pc, #36]	; (800a834 <__swbuf_r+0xa0>)
 800a80e:	429c      	cmp	r4, r3
 800a810:	bf08      	it	eq
 800a812:	68ec      	ldreq	r4, [r5, #12]
 800a814:	e7cb      	b.n	800a7ae <__swbuf_r+0x1a>
 800a816:	4621      	mov	r1, r4
 800a818:	4628      	mov	r0, r5
 800a81a:	f000 f80d 	bl	800a838 <__swsetup_r>
 800a81e:	2800      	cmp	r0, #0
 800a820:	d0cc      	beq.n	800a7bc <__swbuf_r+0x28>
 800a822:	f04f 37ff 	mov.w	r7, #4294967295
 800a826:	4638      	mov	r0, r7
 800a828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a82a:	bf00      	nop
 800a82c:	0800d51c 	.word	0x0800d51c
 800a830:	0800d53c 	.word	0x0800d53c
 800a834:	0800d4fc 	.word	0x0800d4fc

0800a838 <__swsetup_r>:
 800a838:	4b32      	ldr	r3, [pc, #200]	; (800a904 <__swsetup_r+0xcc>)
 800a83a:	b570      	push	{r4, r5, r6, lr}
 800a83c:	681d      	ldr	r5, [r3, #0]
 800a83e:	4606      	mov	r6, r0
 800a840:	460c      	mov	r4, r1
 800a842:	b125      	cbz	r5, 800a84e <__swsetup_r+0x16>
 800a844:	69ab      	ldr	r3, [r5, #24]
 800a846:	b913      	cbnz	r3, 800a84e <__swsetup_r+0x16>
 800a848:	4628      	mov	r0, r5
 800a84a:	f000 ffb1 	bl	800b7b0 <__sinit>
 800a84e:	4b2e      	ldr	r3, [pc, #184]	; (800a908 <__swsetup_r+0xd0>)
 800a850:	429c      	cmp	r4, r3
 800a852:	d10f      	bne.n	800a874 <__swsetup_r+0x3c>
 800a854:	686c      	ldr	r4, [r5, #4]
 800a856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a85a:	b29a      	uxth	r2, r3
 800a85c:	0715      	lsls	r5, r2, #28
 800a85e:	d42c      	bmi.n	800a8ba <__swsetup_r+0x82>
 800a860:	06d0      	lsls	r0, r2, #27
 800a862:	d411      	bmi.n	800a888 <__swsetup_r+0x50>
 800a864:	2209      	movs	r2, #9
 800a866:	6032      	str	r2, [r6, #0]
 800a868:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a86c:	81a3      	strh	r3, [r4, #12]
 800a86e:	f04f 30ff 	mov.w	r0, #4294967295
 800a872:	bd70      	pop	{r4, r5, r6, pc}
 800a874:	4b25      	ldr	r3, [pc, #148]	; (800a90c <__swsetup_r+0xd4>)
 800a876:	429c      	cmp	r4, r3
 800a878:	d101      	bne.n	800a87e <__swsetup_r+0x46>
 800a87a:	68ac      	ldr	r4, [r5, #8]
 800a87c:	e7eb      	b.n	800a856 <__swsetup_r+0x1e>
 800a87e:	4b24      	ldr	r3, [pc, #144]	; (800a910 <__swsetup_r+0xd8>)
 800a880:	429c      	cmp	r4, r3
 800a882:	bf08      	it	eq
 800a884:	68ec      	ldreq	r4, [r5, #12]
 800a886:	e7e6      	b.n	800a856 <__swsetup_r+0x1e>
 800a888:	0751      	lsls	r1, r2, #29
 800a88a:	d512      	bpl.n	800a8b2 <__swsetup_r+0x7a>
 800a88c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a88e:	b141      	cbz	r1, 800a8a2 <__swsetup_r+0x6a>
 800a890:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a894:	4299      	cmp	r1, r3
 800a896:	d002      	beq.n	800a89e <__swsetup_r+0x66>
 800a898:	4630      	mov	r0, r6
 800a89a:	f001 ffc3 	bl	800c824 <_free_r>
 800a89e:	2300      	movs	r3, #0
 800a8a0:	6363      	str	r3, [r4, #52]	; 0x34
 800a8a2:	89a3      	ldrh	r3, [r4, #12]
 800a8a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a8a8:	81a3      	strh	r3, [r4, #12]
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	6063      	str	r3, [r4, #4]
 800a8ae:	6923      	ldr	r3, [r4, #16]
 800a8b0:	6023      	str	r3, [r4, #0]
 800a8b2:	89a3      	ldrh	r3, [r4, #12]
 800a8b4:	f043 0308 	orr.w	r3, r3, #8
 800a8b8:	81a3      	strh	r3, [r4, #12]
 800a8ba:	6923      	ldr	r3, [r4, #16]
 800a8bc:	b94b      	cbnz	r3, 800a8d2 <__swsetup_r+0x9a>
 800a8be:	89a3      	ldrh	r3, [r4, #12]
 800a8c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a8c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8c8:	d003      	beq.n	800a8d2 <__swsetup_r+0x9a>
 800a8ca:	4621      	mov	r1, r4
 800a8cc:	4630      	mov	r0, r6
 800a8ce:	f001 fb4d 	bl	800bf6c <__smakebuf_r>
 800a8d2:	89a2      	ldrh	r2, [r4, #12]
 800a8d4:	f012 0301 	ands.w	r3, r2, #1
 800a8d8:	d00c      	beq.n	800a8f4 <__swsetup_r+0xbc>
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60a3      	str	r3, [r4, #8]
 800a8de:	6963      	ldr	r3, [r4, #20]
 800a8e0:	425b      	negs	r3, r3
 800a8e2:	61a3      	str	r3, [r4, #24]
 800a8e4:	6923      	ldr	r3, [r4, #16]
 800a8e6:	b953      	cbnz	r3, 800a8fe <__swsetup_r+0xc6>
 800a8e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a8f0:	d1ba      	bne.n	800a868 <__swsetup_r+0x30>
 800a8f2:	bd70      	pop	{r4, r5, r6, pc}
 800a8f4:	0792      	lsls	r2, r2, #30
 800a8f6:	bf58      	it	pl
 800a8f8:	6963      	ldrpl	r3, [r4, #20]
 800a8fa:	60a3      	str	r3, [r4, #8]
 800a8fc:	e7f2      	b.n	800a8e4 <__swsetup_r+0xac>
 800a8fe:	2000      	movs	r0, #0
 800a900:	e7f7      	b.n	800a8f2 <__swsetup_r+0xba>
 800a902:	bf00      	nop
 800a904:	2000000c 	.word	0x2000000c
 800a908:	0800d51c 	.word	0x0800d51c
 800a90c:	0800d53c 	.word	0x0800d53c
 800a910:	0800d4fc 	.word	0x0800d4fc

0800a914 <quorem>:
 800a914:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a918:	6903      	ldr	r3, [r0, #16]
 800a91a:	690c      	ldr	r4, [r1, #16]
 800a91c:	429c      	cmp	r4, r3
 800a91e:	4680      	mov	r8, r0
 800a920:	f300 8082 	bgt.w	800aa28 <quorem+0x114>
 800a924:	3c01      	subs	r4, #1
 800a926:	f101 0714 	add.w	r7, r1, #20
 800a92a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800a92e:	f100 0614 	add.w	r6, r0, #20
 800a932:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a936:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a93a:	eb06 030e 	add.w	r3, r6, lr
 800a93e:	3501      	adds	r5, #1
 800a940:	eb07 090e 	add.w	r9, r7, lr
 800a944:	9301      	str	r3, [sp, #4]
 800a946:	fbb0 f5f5 	udiv	r5, r0, r5
 800a94a:	b395      	cbz	r5, 800a9b2 <quorem+0x9e>
 800a94c:	f04f 0a00 	mov.w	sl, #0
 800a950:	4638      	mov	r0, r7
 800a952:	46b4      	mov	ip, r6
 800a954:	46d3      	mov	fp, sl
 800a956:	f850 2b04 	ldr.w	r2, [r0], #4
 800a95a:	b293      	uxth	r3, r2
 800a95c:	fb05 a303 	mla	r3, r5, r3, sl
 800a960:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a964:	b29b      	uxth	r3, r3
 800a966:	ebab 0303 	sub.w	r3, fp, r3
 800a96a:	0c12      	lsrs	r2, r2, #16
 800a96c:	f8bc b000 	ldrh.w	fp, [ip]
 800a970:	fb05 a202 	mla	r2, r5, r2, sl
 800a974:	fa13 f38b 	uxtah	r3, r3, fp
 800a978:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a97c:	fa1f fb82 	uxth.w	fp, r2
 800a980:	f8dc 2000 	ldr.w	r2, [ip]
 800a984:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a988:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a98c:	b29b      	uxth	r3, r3
 800a98e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a992:	4581      	cmp	r9, r0
 800a994:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a998:	f84c 3b04 	str.w	r3, [ip], #4
 800a99c:	d2db      	bcs.n	800a956 <quorem+0x42>
 800a99e:	f856 300e 	ldr.w	r3, [r6, lr]
 800a9a2:	b933      	cbnz	r3, 800a9b2 <quorem+0x9e>
 800a9a4:	9b01      	ldr	r3, [sp, #4]
 800a9a6:	3b04      	subs	r3, #4
 800a9a8:	429e      	cmp	r6, r3
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	d330      	bcc.n	800aa10 <quorem+0xfc>
 800a9ae:	f8c8 4010 	str.w	r4, [r8, #16]
 800a9b2:	4640      	mov	r0, r8
 800a9b4:	f001 fd83 	bl	800c4be <__mcmp>
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	db25      	blt.n	800aa08 <quorem+0xf4>
 800a9bc:	3501      	adds	r5, #1
 800a9be:	4630      	mov	r0, r6
 800a9c0:	f04f 0e00 	mov.w	lr, #0
 800a9c4:	f857 2b04 	ldr.w	r2, [r7], #4
 800a9c8:	f8d0 c000 	ldr.w	ip, [r0]
 800a9cc:	b293      	uxth	r3, r2
 800a9ce:	ebae 0303 	sub.w	r3, lr, r3
 800a9d2:	0c12      	lsrs	r2, r2, #16
 800a9d4:	fa13 f38c 	uxtah	r3, r3, ip
 800a9d8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a9dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9e6:	45b9      	cmp	r9, r7
 800a9e8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a9ec:	f840 3b04 	str.w	r3, [r0], #4
 800a9f0:	d2e8      	bcs.n	800a9c4 <quorem+0xb0>
 800a9f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a9f6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a9fa:	b92a      	cbnz	r2, 800aa08 <quorem+0xf4>
 800a9fc:	3b04      	subs	r3, #4
 800a9fe:	429e      	cmp	r6, r3
 800aa00:	461a      	mov	r2, r3
 800aa02:	d30b      	bcc.n	800aa1c <quorem+0x108>
 800aa04:	f8c8 4010 	str.w	r4, [r8, #16]
 800aa08:	4628      	mov	r0, r5
 800aa0a:	b003      	add	sp, #12
 800aa0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa10:	6812      	ldr	r2, [r2, #0]
 800aa12:	3b04      	subs	r3, #4
 800aa14:	2a00      	cmp	r2, #0
 800aa16:	d1ca      	bne.n	800a9ae <quorem+0x9a>
 800aa18:	3c01      	subs	r4, #1
 800aa1a:	e7c5      	b.n	800a9a8 <quorem+0x94>
 800aa1c:	6812      	ldr	r2, [r2, #0]
 800aa1e:	3b04      	subs	r3, #4
 800aa20:	2a00      	cmp	r2, #0
 800aa22:	d1ef      	bne.n	800aa04 <quorem+0xf0>
 800aa24:	3c01      	subs	r4, #1
 800aa26:	e7ea      	b.n	800a9fe <quorem+0xea>
 800aa28:	2000      	movs	r0, #0
 800aa2a:	e7ee      	b.n	800aa0a <quorem+0xf6>
 800aa2c:	0000      	movs	r0, r0
	...

0800aa30 <_dtoa_r>:
 800aa30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa34:	ec57 6b10 	vmov	r6, r7, d0
 800aa38:	b097      	sub	sp, #92	; 0x5c
 800aa3a:	e9cd 6700 	strd	r6, r7, [sp]
 800aa3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aa40:	9107      	str	r1, [sp, #28]
 800aa42:	4604      	mov	r4, r0
 800aa44:	920a      	str	r2, [sp, #40]	; 0x28
 800aa46:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa48:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800aa4a:	b93e      	cbnz	r6, 800aa5c <_dtoa_r+0x2c>
 800aa4c:	2010      	movs	r0, #16
 800aa4e:	f001 facd 	bl	800bfec <malloc>
 800aa52:	6260      	str	r0, [r4, #36]	; 0x24
 800aa54:	6046      	str	r6, [r0, #4]
 800aa56:	6086      	str	r6, [r0, #8]
 800aa58:	6006      	str	r6, [r0, #0]
 800aa5a:	60c6      	str	r6, [r0, #12]
 800aa5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa5e:	6819      	ldr	r1, [r3, #0]
 800aa60:	b151      	cbz	r1, 800aa78 <_dtoa_r+0x48>
 800aa62:	685a      	ldr	r2, [r3, #4]
 800aa64:	604a      	str	r2, [r1, #4]
 800aa66:	2301      	movs	r3, #1
 800aa68:	4093      	lsls	r3, r2
 800aa6a:	608b      	str	r3, [r1, #8]
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	f001 fb13 	bl	800c098 <_Bfree>
 800aa72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa74:	2200      	movs	r2, #0
 800aa76:	601a      	str	r2, [r3, #0]
 800aa78:	9b01      	ldr	r3, [sp, #4]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	bfbf      	itttt	lt
 800aa7e:	2301      	movlt	r3, #1
 800aa80:	602b      	strlt	r3, [r5, #0]
 800aa82:	9b01      	ldrlt	r3, [sp, #4]
 800aa84:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800aa88:	bfb2      	itee	lt
 800aa8a:	9301      	strlt	r3, [sp, #4]
 800aa8c:	2300      	movge	r3, #0
 800aa8e:	602b      	strge	r3, [r5, #0]
 800aa90:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800aa94:	4ba8      	ldr	r3, [pc, #672]	; (800ad38 <_dtoa_r+0x308>)
 800aa96:	ea33 0308 	bics.w	r3, r3, r8
 800aa9a:	d11b      	bne.n	800aad4 <_dtoa_r+0xa4>
 800aa9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa9e:	f242 730f 	movw	r3, #9999	; 0x270f
 800aaa2:	6013      	str	r3, [r2, #0]
 800aaa4:	9b00      	ldr	r3, [sp, #0]
 800aaa6:	b923      	cbnz	r3, 800aab2 <_dtoa_r+0x82>
 800aaa8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800aaac:	2800      	cmp	r0, #0
 800aaae:	f000 8578 	beq.w	800b5a2 <_dtoa_r+0xb72>
 800aab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aab4:	b953      	cbnz	r3, 800aacc <_dtoa_r+0x9c>
 800aab6:	4ba1      	ldr	r3, [pc, #644]	; (800ad3c <_dtoa_r+0x30c>)
 800aab8:	e021      	b.n	800aafe <_dtoa_r+0xce>
 800aaba:	4ba1      	ldr	r3, [pc, #644]	; (800ad40 <_dtoa_r+0x310>)
 800aabc:	9302      	str	r3, [sp, #8]
 800aabe:	3308      	adds	r3, #8
 800aac0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aac2:	6013      	str	r3, [r2, #0]
 800aac4:	9802      	ldr	r0, [sp, #8]
 800aac6:	b017      	add	sp, #92	; 0x5c
 800aac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aacc:	4b9b      	ldr	r3, [pc, #620]	; (800ad3c <_dtoa_r+0x30c>)
 800aace:	9302      	str	r3, [sp, #8]
 800aad0:	3303      	adds	r3, #3
 800aad2:	e7f5      	b.n	800aac0 <_dtoa_r+0x90>
 800aad4:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aad8:	2200      	movs	r2, #0
 800aada:	2300      	movs	r3, #0
 800aadc:	4630      	mov	r0, r6
 800aade:	4639      	mov	r1, r7
 800aae0:	f7f5 fffe 	bl	8000ae0 <__aeabi_dcmpeq>
 800aae4:	4681      	mov	r9, r0
 800aae6:	b160      	cbz	r0, 800ab02 <_dtoa_r+0xd2>
 800aae8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aaea:	2301      	movs	r3, #1
 800aaec:	6013      	str	r3, [r2, #0]
 800aaee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	f000 8553 	beq.w	800b59c <_dtoa_r+0xb6c>
 800aaf6:	4b93      	ldr	r3, [pc, #588]	; (800ad44 <_dtoa_r+0x314>)
 800aaf8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aafa:	6013      	str	r3, [r2, #0]
 800aafc:	3b01      	subs	r3, #1
 800aafe:	9302      	str	r3, [sp, #8]
 800ab00:	e7e0      	b.n	800aac4 <_dtoa_r+0x94>
 800ab02:	aa14      	add	r2, sp, #80	; 0x50
 800ab04:	a915      	add	r1, sp, #84	; 0x54
 800ab06:	ec47 6b10 	vmov	d0, r6, r7
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	f001 fdc6 	bl	800c69c <__d2b>
 800ab10:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ab14:	4682      	mov	sl, r0
 800ab16:	2d00      	cmp	r5, #0
 800ab18:	d07e      	beq.n	800ac18 <_dtoa_r+0x1e8>
 800ab1a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab1e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ab22:	4630      	mov	r0, r6
 800ab24:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ab28:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ab2c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800ab30:	2200      	movs	r2, #0
 800ab32:	4b85      	ldr	r3, [pc, #532]	; (800ad48 <_dtoa_r+0x318>)
 800ab34:	f7f5 fbb8 	bl	80002a8 <__aeabi_dsub>
 800ab38:	a379      	add	r3, pc, #484	; (adr r3, 800ad20 <_dtoa_r+0x2f0>)
 800ab3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab3e:	f7f5 fd67 	bl	8000610 <__aeabi_dmul>
 800ab42:	a379      	add	r3, pc, #484	; (adr r3, 800ad28 <_dtoa_r+0x2f8>)
 800ab44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab48:	f7f5 fbb0 	bl	80002ac <__adddf3>
 800ab4c:	4606      	mov	r6, r0
 800ab4e:	4628      	mov	r0, r5
 800ab50:	460f      	mov	r7, r1
 800ab52:	f7f5 fcf7 	bl	8000544 <__aeabi_i2d>
 800ab56:	a376      	add	r3, pc, #472	; (adr r3, 800ad30 <_dtoa_r+0x300>)
 800ab58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab5c:	f7f5 fd58 	bl	8000610 <__aeabi_dmul>
 800ab60:	4602      	mov	r2, r0
 800ab62:	460b      	mov	r3, r1
 800ab64:	4630      	mov	r0, r6
 800ab66:	4639      	mov	r1, r7
 800ab68:	f7f5 fba0 	bl	80002ac <__adddf3>
 800ab6c:	4606      	mov	r6, r0
 800ab6e:	460f      	mov	r7, r1
 800ab70:	f7f5 fffe 	bl	8000b70 <__aeabi_d2iz>
 800ab74:	2200      	movs	r2, #0
 800ab76:	4683      	mov	fp, r0
 800ab78:	2300      	movs	r3, #0
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	4639      	mov	r1, r7
 800ab7e:	f7f5 ffb9 	bl	8000af4 <__aeabi_dcmplt>
 800ab82:	b158      	cbz	r0, 800ab9c <_dtoa_r+0x16c>
 800ab84:	4658      	mov	r0, fp
 800ab86:	f7f5 fcdd 	bl	8000544 <__aeabi_i2d>
 800ab8a:	4602      	mov	r2, r0
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	4630      	mov	r0, r6
 800ab90:	4639      	mov	r1, r7
 800ab92:	f7f5 ffa5 	bl	8000ae0 <__aeabi_dcmpeq>
 800ab96:	b908      	cbnz	r0, 800ab9c <_dtoa_r+0x16c>
 800ab98:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ab9c:	f1bb 0f16 	cmp.w	fp, #22
 800aba0:	d859      	bhi.n	800ac56 <_dtoa_r+0x226>
 800aba2:	496a      	ldr	r1, [pc, #424]	; (800ad4c <_dtoa_r+0x31c>)
 800aba4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800aba8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abb0:	f7f5 ffbe 	bl	8000b30 <__aeabi_dcmpgt>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d050      	beq.n	800ac5a <_dtoa_r+0x22a>
 800abb8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800abbc:	2300      	movs	r3, #0
 800abbe:	930e      	str	r3, [sp, #56]	; 0x38
 800abc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800abc2:	1b5d      	subs	r5, r3, r5
 800abc4:	1e6b      	subs	r3, r5, #1
 800abc6:	9306      	str	r3, [sp, #24]
 800abc8:	bf45      	ittet	mi
 800abca:	f1c5 0301 	rsbmi	r3, r5, #1
 800abce:	9305      	strmi	r3, [sp, #20]
 800abd0:	2300      	movpl	r3, #0
 800abd2:	2300      	movmi	r3, #0
 800abd4:	bf4c      	ite	mi
 800abd6:	9306      	strmi	r3, [sp, #24]
 800abd8:	9305      	strpl	r3, [sp, #20]
 800abda:	f1bb 0f00 	cmp.w	fp, #0
 800abde:	db3e      	blt.n	800ac5e <_dtoa_r+0x22e>
 800abe0:	9b06      	ldr	r3, [sp, #24]
 800abe2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800abe6:	445b      	add	r3, fp
 800abe8:	9306      	str	r3, [sp, #24]
 800abea:	2300      	movs	r3, #0
 800abec:	9308      	str	r3, [sp, #32]
 800abee:	9b07      	ldr	r3, [sp, #28]
 800abf0:	2b09      	cmp	r3, #9
 800abf2:	f200 80af 	bhi.w	800ad54 <_dtoa_r+0x324>
 800abf6:	2b05      	cmp	r3, #5
 800abf8:	bfc4      	itt	gt
 800abfa:	3b04      	subgt	r3, #4
 800abfc:	9307      	strgt	r3, [sp, #28]
 800abfe:	9b07      	ldr	r3, [sp, #28]
 800ac00:	f1a3 0302 	sub.w	r3, r3, #2
 800ac04:	bfcc      	ite	gt
 800ac06:	2600      	movgt	r6, #0
 800ac08:	2601      	movle	r6, #1
 800ac0a:	2b03      	cmp	r3, #3
 800ac0c:	f200 80ae 	bhi.w	800ad6c <_dtoa_r+0x33c>
 800ac10:	e8df f003 	tbb	[pc, r3]
 800ac14:	772f8482 	.word	0x772f8482
 800ac18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac1a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800ac1c:	441d      	add	r5, r3
 800ac1e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ac22:	2b20      	cmp	r3, #32
 800ac24:	dd11      	ble.n	800ac4a <_dtoa_r+0x21a>
 800ac26:	9a00      	ldr	r2, [sp, #0]
 800ac28:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ac2c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800ac30:	fa22 f000 	lsr.w	r0, r2, r0
 800ac34:	fa08 f303 	lsl.w	r3, r8, r3
 800ac38:	4318      	orrs	r0, r3
 800ac3a:	f7f5 fc73 	bl	8000524 <__aeabi_ui2d>
 800ac3e:	2301      	movs	r3, #1
 800ac40:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ac44:	3d01      	subs	r5, #1
 800ac46:	9312      	str	r3, [sp, #72]	; 0x48
 800ac48:	e772      	b.n	800ab30 <_dtoa_r+0x100>
 800ac4a:	f1c3 0020 	rsb	r0, r3, #32
 800ac4e:	9b00      	ldr	r3, [sp, #0]
 800ac50:	fa03 f000 	lsl.w	r0, r3, r0
 800ac54:	e7f1      	b.n	800ac3a <_dtoa_r+0x20a>
 800ac56:	2301      	movs	r3, #1
 800ac58:	e7b1      	b.n	800abbe <_dtoa_r+0x18e>
 800ac5a:	900e      	str	r0, [sp, #56]	; 0x38
 800ac5c:	e7b0      	b.n	800abc0 <_dtoa_r+0x190>
 800ac5e:	9b05      	ldr	r3, [sp, #20]
 800ac60:	eba3 030b 	sub.w	r3, r3, fp
 800ac64:	9305      	str	r3, [sp, #20]
 800ac66:	f1cb 0300 	rsb	r3, fp, #0
 800ac6a:	9308      	str	r3, [sp, #32]
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac70:	e7bd      	b.n	800abee <_dtoa_r+0x1be>
 800ac72:	2301      	movs	r3, #1
 800ac74:	9309      	str	r3, [sp, #36]	; 0x24
 800ac76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	dd7a      	ble.n	800ad72 <_dtoa_r+0x342>
 800ac7c:	9304      	str	r3, [sp, #16]
 800ac7e:	9303      	str	r3, [sp, #12]
 800ac80:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ac82:	2200      	movs	r2, #0
 800ac84:	606a      	str	r2, [r5, #4]
 800ac86:	2104      	movs	r1, #4
 800ac88:	f101 0214 	add.w	r2, r1, #20
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	d975      	bls.n	800ad7c <_dtoa_r+0x34c>
 800ac90:	6869      	ldr	r1, [r5, #4]
 800ac92:	4620      	mov	r0, r4
 800ac94:	f001 f9cc 	bl	800c030 <_Balloc>
 800ac98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac9a:	6028      	str	r0, [r5, #0]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	9302      	str	r3, [sp, #8]
 800aca0:	9b03      	ldr	r3, [sp, #12]
 800aca2:	2b0e      	cmp	r3, #14
 800aca4:	f200 80e5 	bhi.w	800ae72 <_dtoa_r+0x442>
 800aca8:	2e00      	cmp	r6, #0
 800acaa:	f000 80e2 	beq.w	800ae72 <_dtoa_r+0x442>
 800acae:	ed9d 7b00 	vldr	d7, [sp]
 800acb2:	f1bb 0f00 	cmp.w	fp, #0
 800acb6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800acba:	dd74      	ble.n	800ada6 <_dtoa_r+0x376>
 800acbc:	4a23      	ldr	r2, [pc, #140]	; (800ad4c <_dtoa_r+0x31c>)
 800acbe:	f00b 030f 	and.w	r3, fp, #15
 800acc2:	ea4f 162b 	mov.w	r6, fp, asr #4
 800acc6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800acca:	06f0      	lsls	r0, r6, #27
 800accc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800acd0:	d559      	bpl.n	800ad86 <_dtoa_r+0x356>
 800acd2:	4b1f      	ldr	r3, [pc, #124]	; (800ad50 <_dtoa_r+0x320>)
 800acd4:	ec51 0b17 	vmov	r0, r1, d7
 800acd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800acdc:	f7f5 fdc2 	bl	8000864 <__aeabi_ddiv>
 800ace0:	e9cd 0100 	strd	r0, r1, [sp]
 800ace4:	f006 060f 	and.w	r6, r6, #15
 800ace8:	2503      	movs	r5, #3
 800acea:	4f19      	ldr	r7, [pc, #100]	; (800ad50 <_dtoa_r+0x320>)
 800acec:	2e00      	cmp	r6, #0
 800acee:	d14c      	bne.n	800ad8a <_dtoa_r+0x35a>
 800acf0:	4642      	mov	r2, r8
 800acf2:	464b      	mov	r3, r9
 800acf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800acf8:	f7f5 fdb4 	bl	8000864 <__aeabi_ddiv>
 800acfc:	e9cd 0100 	strd	r0, r1, [sp]
 800ad00:	e06a      	b.n	800add8 <_dtoa_r+0x3a8>
 800ad02:	2301      	movs	r3, #1
 800ad04:	9309      	str	r3, [sp, #36]	; 0x24
 800ad06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad08:	445b      	add	r3, fp
 800ad0a:	9304      	str	r3, [sp, #16]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	9303      	str	r3, [sp, #12]
 800ad12:	bfb8      	it	lt
 800ad14:	2301      	movlt	r3, #1
 800ad16:	e7b3      	b.n	800ac80 <_dtoa_r+0x250>
 800ad18:	2300      	movs	r3, #0
 800ad1a:	e7ab      	b.n	800ac74 <_dtoa_r+0x244>
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	e7f1      	b.n	800ad04 <_dtoa_r+0x2d4>
 800ad20:	636f4361 	.word	0x636f4361
 800ad24:	3fd287a7 	.word	0x3fd287a7
 800ad28:	8b60c8b3 	.word	0x8b60c8b3
 800ad2c:	3fc68a28 	.word	0x3fc68a28
 800ad30:	509f79fb 	.word	0x509f79fb
 800ad34:	3fd34413 	.word	0x3fd34413
 800ad38:	7ff00000 	.word	0x7ff00000
 800ad3c:	0800d4f6 	.word	0x0800d4f6
 800ad40:	0800d4ed 	.word	0x0800d4ed
 800ad44:	0800d451 	.word	0x0800d451
 800ad48:	3ff80000 	.word	0x3ff80000
 800ad4c:	0800d590 	.word	0x0800d590
 800ad50:	0800d568 	.word	0x0800d568
 800ad54:	2601      	movs	r6, #1
 800ad56:	2300      	movs	r3, #0
 800ad58:	9307      	str	r3, [sp, #28]
 800ad5a:	9609      	str	r6, [sp, #36]	; 0x24
 800ad5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ad60:	9304      	str	r3, [sp, #16]
 800ad62:	9303      	str	r3, [sp, #12]
 800ad64:	2200      	movs	r2, #0
 800ad66:	2312      	movs	r3, #18
 800ad68:	920a      	str	r2, [sp, #40]	; 0x28
 800ad6a:	e789      	b.n	800ac80 <_dtoa_r+0x250>
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	9309      	str	r3, [sp, #36]	; 0x24
 800ad70:	e7f4      	b.n	800ad5c <_dtoa_r+0x32c>
 800ad72:	2301      	movs	r3, #1
 800ad74:	9304      	str	r3, [sp, #16]
 800ad76:	9303      	str	r3, [sp, #12]
 800ad78:	461a      	mov	r2, r3
 800ad7a:	e7f5      	b.n	800ad68 <_dtoa_r+0x338>
 800ad7c:	686a      	ldr	r2, [r5, #4]
 800ad7e:	3201      	adds	r2, #1
 800ad80:	606a      	str	r2, [r5, #4]
 800ad82:	0049      	lsls	r1, r1, #1
 800ad84:	e780      	b.n	800ac88 <_dtoa_r+0x258>
 800ad86:	2502      	movs	r5, #2
 800ad88:	e7af      	b.n	800acea <_dtoa_r+0x2ba>
 800ad8a:	07f1      	lsls	r1, r6, #31
 800ad8c:	d508      	bpl.n	800ada0 <_dtoa_r+0x370>
 800ad8e:	4640      	mov	r0, r8
 800ad90:	4649      	mov	r1, r9
 800ad92:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad96:	f7f5 fc3b 	bl	8000610 <__aeabi_dmul>
 800ad9a:	3501      	adds	r5, #1
 800ad9c:	4680      	mov	r8, r0
 800ad9e:	4689      	mov	r9, r1
 800ada0:	1076      	asrs	r6, r6, #1
 800ada2:	3708      	adds	r7, #8
 800ada4:	e7a2      	b.n	800acec <_dtoa_r+0x2bc>
 800ada6:	f000 809d 	beq.w	800aee4 <_dtoa_r+0x4b4>
 800adaa:	f1cb 0600 	rsb	r6, fp, #0
 800adae:	4b9f      	ldr	r3, [pc, #636]	; (800b02c <_dtoa_r+0x5fc>)
 800adb0:	4f9f      	ldr	r7, [pc, #636]	; (800b030 <_dtoa_r+0x600>)
 800adb2:	f006 020f 	and.w	r2, r6, #15
 800adb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800adba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800adc2:	f7f5 fc25 	bl	8000610 <__aeabi_dmul>
 800adc6:	e9cd 0100 	strd	r0, r1, [sp]
 800adca:	1136      	asrs	r6, r6, #4
 800adcc:	2300      	movs	r3, #0
 800adce:	2502      	movs	r5, #2
 800add0:	2e00      	cmp	r6, #0
 800add2:	d17c      	bne.n	800aece <_dtoa_r+0x49e>
 800add4:	2b00      	cmp	r3, #0
 800add6:	d191      	bne.n	800acfc <_dtoa_r+0x2cc>
 800add8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800adda:	2b00      	cmp	r3, #0
 800addc:	f000 8084 	beq.w	800aee8 <_dtoa_r+0x4b8>
 800ade0:	e9dd 8900 	ldrd	r8, r9, [sp]
 800ade4:	2200      	movs	r2, #0
 800ade6:	4b93      	ldr	r3, [pc, #588]	; (800b034 <_dtoa_r+0x604>)
 800ade8:	4640      	mov	r0, r8
 800adea:	4649      	mov	r1, r9
 800adec:	f7f5 fe82 	bl	8000af4 <__aeabi_dcmplt>
 800adf0:	2800      	cmp	r0, #0
 800adf2:	d079      	beq.n	800aee8 <_dtoa_r+0x4b8>
 800adf4:	9b03      	ldr	r3, [sp, #12]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d076      	beq.n	800aee8 <_dtoa_r+0x4b8>
 800adfa:	9b04      	ldr	r3, [sp, #16]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	dd34      	ble.n	800ae6a <_dtoa_r+0x43a>
 800ae00:	2200      	movs	r2, #0
 800ae02:	4b8d      	ldr	r3, [pc, #564]	; (800b038 <_dtoa_r+0x608>)
 800ae04:	4640      	mov	r0, r8
 800ae06:	4649      	mov	r1, r9
 800ae08:	f7f5 fc02 	bl	8000610 <__aeabi_dmul>
 800ae0c:	e9cd 0100 	strd	r0, r1, [sp]
 800ae10:	9e04      	ldr	r6, [sp, #16]
 800ae12:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ae16:	3501      	adds	r5, #1
 800ae18:	4628      	mov	r0, r5
 800ae1a:	f7f5 fb93 	bl	8000544 <__aeabi_i2d>
 800ae1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae22:	f7f5 fbf5 	bl	8000610 <__aeabi_dmul>
 800ae26:	2200      	movs	r2, #0
 800ae28:	4b84      	ldr	r3, [pc, #528]	; (800b03c <_dtoa_r+0x60c>)
 800ae2a:	f7f5 fa3f 	bl	80002ac <__adddf3>
 800ae2e:	4680      	mov	r8, r0
 800ae30:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800ae34:	2e00      	cmp	r6, #0
 800ae36:	d15a      	bne.n	800aeee <_dtoa_r+0x4be>
 800ae38:	2200      	movs	r2, #0
 800ae3a:	4b81      	ldr	r3, [pc, #516]	; (800b040 <_dtoa_r+0x610>)
 800ae3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae40:	f7f5 fa32 	bl	80002a8 <__aeabi_dsub>
 800ae44:	4642      	mov	r2, r8
 800ae46:	464b      	mov	r3, r9
 800ae48:	e9cd 0100 	strd	r0, r1, [sp]
 800ae4c:	f7f5 fe70 	bl	8000b30 <__aeabi_dcmpgt>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	f040 829b 	bne.w	800b38c <_dtoa_r+0x95c>
 800ae56:	4642      	mov	r2, r8
 800ae58:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ae5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae60:	f7f5 fe48 	bl	8000af4 <__aeabi_dcmplt>
 800ae64:	2800      	cmp	r0, #0
 800ae66:	f040 828f 	bne.w	800b388 <_dtoa_r+0x958>
 800ae6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ae6e:	e9cd 2300 	strd	r2, r3, [sp]
 800ae72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	f2c0 8150 	blt.w	800b11a <_dtoa_r+0x6ea>
 800ae7a:	f1bb 0f0e 	cmp.w	fp, #14
 800ae7e:	f300 814c 	bgt.w	800b11a <_dtoa_r+0x6ea>
 800ae82:	4b6a      	ldr	r3, [pc, #424]	; (800b02c <_dtoa_r+0x5fc>)
 800ae84:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ae88:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	f280 80da 	bge.w	800b048 <_dtoa_r+0x618>
 800ae94:	9b03      	ldr	r3, [sp, #12]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	f300 80d6 	bgt.w	800b048 <_dtoa_r+0x618>
 800ae9c:	f040 8273 	bne.w	800b386 <_dtoa_r+0x956>
 800aea0:	2200      	movs	r2, #0
 800aea2:	4b67      	ldr	r3, [pc, #412]	; (800b040 <_dtoa_r+0x610>)
 800aea4:	4640      	mov	r0, r8
 800aea6:	4649      	mov	r1, r9
 800aea8:	f7f5 fbb2 	bl	8000610 <__aeabi_dmul>
 800aeac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aeb0:	f7f5 fe34 	bl	8000b1c <__aeabi_dcmpge>
 800aeb4:	9e03      	ldr	r6, [sp, #12]
 800aeb6:	4637      	mov	r7, r6
 800aeb8:	2800      	cmp	r0, #0
 800aeba:	f040 824a 	bne.w	800b352 <_dtoa_r+0x922>
 800aebe:	9b02      	ldr	r3, [sp, #8]
 800aec0:	9a02      	ldr	r2, [sp, #8]
 800aec2:	1c5d      	adds	r5, r3, #1
 800aec4:	2331      	movs	r3, #49	; 0x31
 800aec6:	7013      	strb	r3, [r2, #0]
 800aec8:	f10b 0b01 	add.w	fp, fp, #1
 800aecc:	e245      	b.n	800b35a <_dtoa_r+0x92a>
 800aece:	07f2      	lsls	r2, r6, #31
 800aed0:	d505      	bpl.n	800aede <_dtoa_r+0x4ae>
 800aed2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aed6:	f7f5 fb9b 	bl	8000610 <__aeabi_dmul>
 800aeda:	3501      	adds	r5, #1
 800aedc:	2301      	movs	r3, #1
 800aede:	1076      	asrs	r6, r6, #1
 800aee0:	3708      	adds	r7, #8
 800aee2:	e775      	b.n	800add0 <_dtoa_r+0x3a0>
 800aee4:	2502      	movs	r5, #2
 800aee6:	e777      	b.n	800add8 <_dtoa_r+0x3a8>
 800aee8:	465f      	mov	r7, fp
 800aeea:	9e03      	ldr	r6, [sp, #12]
 800aeec:	e794      	b.n	800ae18 <_dtoa_r+0x3e8>
 800aeee:	9a02      	ldr	r2, [sp, #8]
 800aef0:	4b4e      	ldr	r3, [pc, #312]	; (800b02c <_dtoa_r+0x5fc>)
 800aef2:	4432      	add	r2, r6
 800aef4:	9213      	str	r2, [sp, #76]	; 0x4c
 800aef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aef8:	1e71      	subs	r1, r6, #1
 800aefa:	2a00      	cmp	r2, #0
 800aefc:	d048      	beq.n	800af90 <_dtoa_r+0x560>
 800aefe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800af02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af06:	2000      	movs	r0, #0
 800af08:	494e      	ldr	r1, [pc, #312]	; (800b044 <_dtoa_r+0x614>)
 800af0a:	f7f5 fcab 	bl	8000864 <__aeabi_ddiv>
 800af0e:	4642      	mov	r2, r8
 800af10:	464b      	mov	r3, r9
 800af12:	f7f5 f9c9 	bl	80002a8 <__aeabi_dsub>
 800af16:	9d02      	ldr	r5, [sp, #8]
 800af18:	4680      	mov	r8, r0
 800af1a:	4689      	mov	r9, r1
 800af1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af20:	f7f5 fe26 	bl	8000b70 <__aeabi_d2iz>
 800af24:	4606      	mov	r6, r0
 800af26:	f7f5 fb0d 	bl	8000544 <__aeabi_i2d>
 800af2a:	4602      	mov	r2, r0
 800af2c:	460b      	mov	r3, r1
 800af2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af32:	f7f5 f9b9 	bl	80002a8 <__aeabi_dsub>
 800af36:	3630      	adds	r6, #48	; 0x30
 800af38:	f805 6b01 	strb.w	r6, [r5], #1
 800af3c:	4642      	mov	r2, r8
 800af3e:	464b      	mov	r3, r9
 800af40:	e9cd 0100 	strd	r0, r1, [sp]
 800af44:	f7f5 fdd6 	bl	8000af4 <__aeabi_dcmplt>
 800af48:	2800      	cmp	r0, #0
 800af4a:	d165      	bne.n	800b018 <_dtoa_r+0x5e8>
 800af4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af50:	2000      	movs	r0, #0
 800af52:	4938      	ldr	r1, [pc, #224]	; (800b034 <_dtoa_r+0x604>)
 800af54:	f7f5 f9a8 	bl	80002a8 <__aeabi_dsub>
 800af58:	4642      	mov	r2, r8
 800af5a:	464b      	mov	r3, r9
 800af5c:	f7f5 fdca 	bl	8000af4 <__aeabi_dcmplt>
 800af60:	2800      	cmp	r0, #0
 800af62:	f040 80ba 	bne.w	800b0da <_dtoa_r+0x6aa>
 800af66:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800af68:	429d      	cmp	r5, r3
 800af6a:	f43f af7e 	beq.w	800ae6a <_dtoa_r+0x43a>
 800af6e:	2200      	movs	r2, #0
 800af70:	4b31      	ldr	r3, [pc, #196]	; (800b038 <_dtoa_r+0x608>)
 800af72:	4640      	mov	r0, r8
 800af74:	4649      	mov	r1, r9
 800af76:	f7f5 fb4b 	bl	8000610 <__aeabi_dmul>
 800af7a:	2200      	movs	r2, #0
 800af7c:	4680      	mov	r8, r0
 800af7e:	4689      	mov	r9, r1
 800af80:	4b2d      	ldr	r3, [pc, #180]	; (800b038 <_dtoa_r+0x608>)
 800af82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af86:	f7f5 fb43 	bl	8000610 <__aeabi_dmul>
 800af8a:	e9cd 0100 	strd	r0, r1, [sp]
 800af8e:	e7c5      	b.n	800af1c <_dtoa_r+0x4ec>
 800af90:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800af94:	4642      	mov	r2, r8
 800af96:	464b      	mov	r3, r9
 800af98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af9c:	f7f5 fb38 	bl	8000610 <__aeabi_dmul>
 800afa0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800afa4:	9d02      	ldr	r5, [sp, #8]
 800afa6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afaa:	f7f5 fde1 	bl	8000b70 <__aeabi_d2iz>
 800afae:	4606      	mov	r6, r0
 800afb0:	f7f5 fac8 	bl	8000544 <__aeabi_i2d>
 800afb4:	3630      	adds	r6, #48	; 0x30
 800afb6:	4602      	mov	r2, r0
 800afb8:	460b      	mov	r3, r1
 800afba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afbe:	f7f5 f973 	bl	80002a8 <__aeabi_dsub>
 800afc2:	f805 6b01 	strb.w	r6, [r5], #1
 800afc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800afc8:	42ab      	cmp	r3, r5
 800afca:	4680      	mov	r8, r0
 800afcc:	4689      	mov	r9, r1
 800afce:	f04f 0200 	mov.w	r2, #0
 800afd2:	d125      	bne.n	800b020 <_dtoa_r+0x5f0>
 800afd4:	4b1b      	ldr	r3, [pc, #108]	; (800b044 <_dtoa_r+0x614>)
 800afd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800afda:	f7f5 f967 	bl	80002ac <__adddf3>
 800afde:	4602      	mov	r2, r0
 800afe0:	460b      	mov	r3, r1
 800afe2:	4640      	mov	r0, r8
 800afe4:	4649      	mov	r1, r9
 800afe6:	f7f5 fda3 	bl	8000b30 <__aeabi_dcmpgt>
 800afea:	2800      	cmp	r0, #0
 800afec:	d175      	bne.n	800b0da <_dtoa_r+0x6aa>
 800afee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aff2:	2000      	movs	r0, #0
 800aff4:	4913      	ldr	r1, [pc, #76]	; (800b044 <_dtoa_r+0x614>)
 800aff6:	f7f5 f957 	bl	80002a8 <__aeabi_dsub>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	4640      	mov	r0, r8
 800b000:	4649      	mov	r1, r9
 800b002:	f7f5 fd77 	bl	8000af4 <__aeabi_dcmplt>
 800b006:	2800      	cmp	r0, #0
 800b008:	f43f af2f 	beq.w	800ae6a <_dtoa_r+0x43a>
 800b00c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b010:	2b30      	cmp	r3, #48	; 0x30
 800b012:	f105 32ff 	add.w	r2, r5, #4294967295
 800b016:	d001      	beq.n	800b01c <_dtoa_r+0x5ec>
 800b018:	46bb      	mov	fp, r7
 800b01a:	e04d      	b.n	800b0b8 <_dtoa_r+0x688>
 800b01c:	4615      	mov	r5, r2
 800b01e:	e7f5      	b.n	800b00c <_dtoa_r+0x5dc>
 800b020:	4b05      	ldr	r3, [pc, #20]	; (800b038 <_dtoa_r+0x608>)
 800b022:	f7f5 faf5 	bl	8000610 <__aeabi_dmul>
 800b026:	e9cd 0100 	strd	r0, r1, [sp]
 800b02a:	e7bc      	b.n	800afa6 <_dtoa_r+0x576>
 800b02c:	0800d590 	.word	0x0800d590
 800b030:	0800d568 	.word	0x0800d568
 800b034:	3ff00000 	.word	0x3ff00000
 800b038:	40240000 	.word	0x40240000
 800b03c:	401c0000 	.word	0x401c0000
 800b040:	40140000 	.word	0x40140000
 800b044:	3fe00000 	.word	0x3fe00000
 800b048:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b04c:	9d02      	ldr	r5, [sp, #8]
 800b04e:	4642      	mov	r2, r8
 800b050:	464b      	mov	r3, r9
 800b052:	4630      	mov	r0, r6
 800b054:	4639      	mov	r1, r7
 800b056:	f7f5 fc05 	bl	8000864 <__aeabi_ddiv>
 800b05a:	f7f5 fd89 	bl	8000b70 <__aeabi_d2iz>
 800b05e:	9000      	str	r0, [sp, #0]
 800b060:	f7f5 fa70 	bl	8000544 <__aeabi_i2d>
 800b064:	4642      	mov	r2, r8
 800b066:	464b      	mov	r3, r9
 800b068:	f7f5 fad2 	bl	8000610 <__aeabi_dmul>
 800b06c:	4602      	mov	r2, r0
 800b06e:	460b      	mov	r3, r1
 800b070:	4630      	mov	r0, r6
 800b072:	4639      	mov	r1, r7
 800b074:	f7f5 f918 	bl	80002a8 <__aeabi_dsub>
 800b078:	9e00      	ldr	r6, [sp, #0]
 800b07a:	9f03      	ldr	r7, [sp, #12]
 800b07c:	3630      	adds	r6, #48	; 0x30
 800b07e:	f805 6b01 	strb.w	r6, [r5], #1
 800b082:	9e02      	ldr	r6, [sp, #8]
 800b084:	1bae      	subs	r6, r5, r6
 800b086:	42b7      	cmp	r7, r6
 800b088:	4602      	mov	r2, r0
 800b08a:	460b      	mov	r3, r1
 800b08c:	d138      	bne.n	800b100 <_dtoa_r+0x6d0>
 800b08e:	f7f5 f90d 	bl	80002ac <__adddf3>
 800b092:	4606      	mov	r6, r0
 800b094:	460f      	mov	r7, r1
 800b096:	4602      	mov	r2, r0
 800b098:	460b      	mov	r3, r1
 800b09a:	4640      	mov	r0, r8
 800b09c:	4649      	mov	r1, r9
 800b09e:	f7f5 fd29 	bl	8000af4 <__aeabi_dcmplt>
 800b0a2:	b9c8      	cbnz	r0, 800b0d8 <_dtoa_r+0x6a8>
 800b0a4:	4632      	mov	r2, r6
 800b0a6:	463b      	mov	r3, r7
 800b0a8:	4640      	mov	r0, r8
 800b0aa:	4649      	mov	r1, r9
 800b0ac:	f7f5 fd18 	bl	8000ae0 <__aeabi_dcmpeq>
 800b0b0:	b110      	cbz	r0, 800b0b8 <_dtoa_r+0x688>
 800b0b2:	9b00      	ldr	r3, [sp, #0]
 800b0b4:	07db      	lsls	r3, r3, #31
 800b0b6:	d40f      	bmi.n	800b0d8 <_dtoa_r+0x6a8>
 800b0b8:	4651      	mov	r1, sl
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	f000 ffec 	bl	800c098 <_Bfree>
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b0c4:	702b      	strb	r3, [r5, #0]
 800b0c6:	f10b 0301 	add.w	r3, fp, #1
 800b0ca:	6013      	str	r3, [r2, #0]
 800b0cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	f43f acf8 	beq.w	800aac4 <_dtoa_r+0x94>
 800b0d4:	601d      	str	r5, [r3, #0]
 800b0d6:	e4f5      	b.n	800aac4 <_dtoa_r+0x94>
 800b0d8:	465f      	mov	r7, fp
 800b0da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b0de:	2a39      	cmp	r2, #57	; 0x39
 800b0e0:	f105 33ff 	add.w	r3, r5, #4294967295
 800b0e4:	d106      	bne.n	800b0f4 <_dtoa_r+0x6c4>
 800b0e6:	9a02      	ldr	r2, [sp, #8]
 800b0e8:	429a      	cmp	r2, r3
 800b0ea:	d107      	bne.n	800b0fc <_dtoa_r+0x6cc>
 800b0ec:	2330      	movs	r3, #48	; 0x30
 800b0ee:	7013      	strb	r3, [r2, #0]
 800b0f0:	3701      	adds	r7, #1
 800b0f2:	4613      	mov	r3, r2
 800b0f4:	781a      	ldrb	r2, [r3, #0]
 800b0f6:	3201      	adds	r2, #1
 800b0f8:	701a      	strb	r2, [r3, #0]
 800b0fa:	e78d      	b.n	800b018 <_dtoa_r+0x5e8>
 800b0fc:	461d      	mov	r5, r3
 800b0fe:	e7ec      	b.n	800b0da <_dtoa_r+0x6aa>
 800b100:	2200      	movs	r2, #0
 800b102:	4ba4      	ldr	r3, [pc, #656]	; (800b394 <_dtoa_r+0x964>)
 800b104:	f7f5 fa84 	bl	8000610 <__aeabi_dmul>
 800b108:	2200      	movs	r2, #0
 800b10a:	2300      	movs	r3, #0
 800b10c:	4606      	mov	r6, r0
 800b10e:	460f      	mov	r7, r1
 800b110:	f7f5 fce6 	bl	8000ae0 <__aeabi_dcmpeq>
 800b114:	2800      	cmp	r0, #0
 800b116:	d09a      	beq.n	800b04e <_dtoa_r+0x61e>
 800b118:	e7ce      	b.n	800b0b8 <_dtoa_r+0x688>
 800b11a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b11c:	2a00      	cmp	r2, #0
 800b11e:	f000 80cd 	beq.w	800b2bc <_dtoa_r+0x88c>
 800b122:	9a07      	ldr	r2, [sp, #28]
 800b124:	2a01      	cmp	r2, #1
 800b126:	f300 80af 	bgt.w	800b288 <_dtoa_r+0x858>
 800b12a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b12c:	2a00      	cmp	r2, #0
 800b12e:	f000 80a7 	beq.w	800b280 <_dtoa_r+0x850>
 800b132:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b136:	9e08      	ldr	r6, [sp, #32]
 800b138:	9d05      	ldr	r5, [sp, #20]
 800b13a:	9a05      	ldr	r2, [sp, #20]
 800b13c:	441a      	add	r2, r3
 800b13e:	9205      	str	r2, [sp, #20]
 800b140:	9a06      	ldr	r2, [sp, #24]
 800b142:	2101      	movs	r1, #1
 800b144:	441a      	add	r2, r3
 800b146:	4620      	mov	r0, r4
 800b148:	9206      	str	r2, [sp, #24]
 800b14a:	f001 f883 	bl	800c254 <__i2b>
 800b14e:	4607      	mov	r7, r0
 800b150:	2d00      	cmp	r5, #0
 800b152:	dd0c      	ble.n	800b16e <_dtoa_r+0x73e>
 800b154:	9b06      	ldr	r3, [sp, #24]
 800b156:	2b00      	cmp	r3, #0
 800b158:	dd09      	ble.n	800b16e <_dtoa_r+0x73e>
 800b15a:	42ab      	cmp	r3, r5
 800b15c:	9a05      	ldr	r2, [sp, #20]
 800b15e:	bfa8      	it	ge
 800b160:	462b      	movge	r3, r5
 800b162:	1ad2      	subs	r2, r2, r3
 800b164:	9205      	str	r2, [sp, #20]
 800b166:	9a06      	ldr	r2, [sp, #24]
 800b168:	1aed      	subs	r5, r5, r3
 800b16a:	1ad3      	subs	r3, r2, r3
 800b16c:	9306      	str	r3, [sp, #24]
 800b16e:	9b08      	ldr	r3, [sp, #32]
 800b170:	b1f3      	cbz	r3, 800b1b0 <_dtoa_r+0x780>
 800b172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b174:	2b00      	cmp	r3, #0
 800b176:	f000 80a5 	beq.w	800b2c4 <_dtoa_r+0x894>
 800b17a:	2e00      	cmp	r6, #0
 800b17c:	dd10      	ble.n	800b1a0 <_dtoa_r+0x770>
 800b17e:	4639      	mov	r1, r7
 800b180:	4632      	mov	r2, r6
 800b182:	4620      	mov	r0, r4
 800b184:	f001 f8fc 	bl	800c380 <__pow5mult>
 800b188:	4652      	mov	r2, sl
 800b18a:	4601      	mov	r1, r0
 800b18c:	4607      	mov	r7, r0
 800b18e:	4620      	mov	r0, r4
 800b190:	f001 f869 	bl	800c266 <__multiply>
 800b194:	4651      	mov	r1, sl
 800b196:	4680      	mov	r8, r0
 800b198:	4620      	mov	r0, r4
 800b19a:	f000 ff7d 	bl	800c098 <_Bfree>
 800b19e:	46c2      	mov	sl, r8
 800b1a0:	9b08      	ldr	r3, [sp, #32]
 800b1a2:	1b9a      	subs	r2, r3, r6
 800b1a4:	d004      	beq.n	800b1b0 <_dtoa_r+0x780>
 800b1a6:	4651      	mov	r1, sl
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	f001 f8e9 	bl	800c380 <__pow5mult>
 800b1ae:	4682      	mov	sl, r0
 800b1b0:	2101      	movs	r1, #1
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	f001 f84e 	bl	800c254 <__i2b>
 800b1b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	4606      	mov	r6, r0
 800b1be:	f340 8083 	ble.w	800b2c8 <_dtoa_r+0x898>
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	4601      	mov	r1, r0
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	f001 f8da 	bl	800c380 <__pow5mult>
 800b1cc:	9b07      	ldr	r3, [sp, #28]
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	4606      	mov	r6, r0
 800b1d2:	dd7c      	ble.n	800b2ce <_dtoa_r+0x89e>
 800b1d4:	f04f 0800 	mov.w	r8, #0
 800b1d8:	6933      	ldr	r3, [r6, #16]
 800b1da:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b1de:	6918      	ldr	r0, [r3, #16]
 800b1e0:	f000 ffea 	bl	800c1b8 <__hi0bits>
 800b1e4:	f1c0 0020 	rsb	r0, r0, #32
 800b1e8:	9b06      	ldr	r3, [sp, #24]
 800b1ea:	4418      	add	r0, r3
 800b1ec:	f010 001f 	ands.w	r0, r0, #31
 800b1f0:	f000 8096 	beq.w	800b320 <_dtoa_r+0x8f0>
 800b1f4:	f1c0 0320 	rsb	r3, r0, #32
 800b1f8:	2b04      	cmp	r3, #4
 800b1fa:	f340 8087 	ble.w	800b30c <_dtoa_r+0x8dc>
 800b1fe:	9b05      	ldr	r3, [sp, #20]
 800b200:	f1c0 001c 	rsb	r0, r0, #28
 800b204:	4403      	add	r3, r0
 800b206:	9305      	str	r3, [sp, #20]
 800b208:	9b06      	ldr	r3, [sp, #24]
 800b20a:	4405      	add	r5, r0
 800b20c:	4403      	add	r3, r0
 800b20e:	9306      	str	r3, [sp, #24]
 800b210:	9b05      	ldr	r3, [sp, #20]
 800b212:	2b00      	cmp	r3, #0
 800b214:	dd05      	ble.n	800b222 <_dtoa_r+0x7f2>
 800b216:	4651      	mov	r1, sl
 800b218:	461a      	mov	r2, r3
 800b21a:	4620      	mov	r0, r4
 800b21c:	f001 f8fe 	bl	800c41c <__lshift>
 800b220:	4682      	mov	sl, r0
 800b222:	9b06      	ldr	r3, [sp, #24]
 800b224:	2b00      	cmp	r3, #0
 800b226:	dd05      	ble.n	800b234 <_dtoa_r+0x804>
 800b228:	4631      	mov	r1, r6
 800b22a:	461a      	mov	r2, r3
 800b22c:	4620      	mov	r0, r4
 800b22e:	f001 f8f5 	bl	800c41c <__lshift>
 800b232:	4606      	mov	r6, r0
 800b234:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b236:	2b00      	cmp	r3, #0
 800b238:	d074      	beq.n	800b324 <_dtoa_r+0x8f4>
 800b23a:	4631      	mov	r1, r6
 800b23c:	4650      	mov	r0, sl
 800b23e:	f001 f93e 	bl	800c4be <__mcmp>
 800b242:	2800      	cmp	r0, #0
 800b244:	da6e      	bge.n	800b324 <_dtoa_r+0x8f4>
 800b246:	2300      	movs	r3, #0
 800b248:	4651      	mov	r1, sl
 800b24a:	220a      	movs	r2, #10
 800b24c:	4620      	mov	r0, r4
 800b24e:	f000 ff3a 	bl	800c0c6 <__multadd>
 800b252:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b254:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b258:	4682      	mov	sl, r0
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	f000 81a8 	beq.w	800b5b0 <_dtoa_r+0xb80>
 800b260:	2300      	movs	r3, #0
 800b262:	4639      	mov	r1, r7
 800b264:	220a      	movs	r2, #10
 800b266:	4620      	mov	r0, r4
 800b268:	f000 ff2d 	bl	800c0c6 <__multadd>
 800b26c:	9b04      	ldr	r3, [sp, #16]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	4607      	mov	r7, r0
 800b272:	f300 80c8 	bgt.w	800b406 <_dtoa_r+0x9d6>
 800b276:	9b07      	ldr	r3, [sp, #28]
 800b278:	2b02      	cmp	r3, #2
 800b27a:	f340 80c4 	ble.w	800b406 <_dtoa_r+0x9d6>
 800b27e:	e059      	b.n	800b334 <_dtoa_r+0x904>
 800b280:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b282:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b286:	e756      	b.n	800b136 <_dtoa_r+0x706>
 800b288:	9b03      	ldr	r3, [sp, #12]
 800b28a:	1e5e      	subs	r6, r3, #1
 800b28c:	9b08      	ldr	r3, [sp, #32]
 800b28e:	42b3      	cmp	r3, r6
 800b290:	bfbf      	itttt	lt
 800b292:	9b08      	ldrlt	r3, [sp, #32]
 800b294:	9608      	strlt	r6, [sp, #32]
 800b296:	1af2      	sublt	r2, r6, r3
 800b298:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800b29a:	bfb6      	itet	lt
 800b29c:	189b      	addlt	r3, r3, r2
 800b29e:	1b9e      	subge	r6, r3, r6
 800b2a0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800b2a2:	9b03      	ldr	r3, [sp, #12]
 800b2a4:	bfb8      	it	lt
 800b2a6:	2600      	movlt	r6, #0
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	bfb9      	ittee	lt
 800b2ac:	9b05      	ldrlt	r3, [sp, #20]
 800b2ae:	9a03      	ldrlt	r2, [sp, #12]
 800b2b0:	9d05      	ldrge	r5, [sp, #20]
 800b2b2:	9b03      	ldrge	r3, [sp, #12]
 800b2b4:	bfbc      	itt	lt
 800b2b6:	1a9d      	sublt	r5, r3, r2
 800b2b8:	2300      	movlt	r3, #0
 800b2ba:	e73e      	b.n	800b13a <_dtoa_r+0x70a>
 800b2bc:	9e08      	ldr	r6, [sp, #32]
 800b2be:	9d05      	ldr	r5, [sp, #20]
 800b2c0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b2c2:	e745      	b.n	800b150 <_dtoa_r+0x720>
 800b2c4:	9a08      	ldr	r2, [sp, #32]
 800b2c6:	e76e      	b.n	800b1a6 <_dtoa_r+0x776>
 800b2c8:	9b07      	ldr	r3, [sp, #28]
 800b2ca:	2b01      	cmp	r3, #1
 800b2cc:	dc19      	bgt.n	800b302 <_dtoa_r+0x8d2>
 800b2ce:	9b00      	ldr	r3, [sp, #0]
 800b2d0:	b9bb      	cbnz	r3, 800b302 <_dtoa_r+0x8d2>
 800b2d2:	9b01      	ldr	r3, [sp, #4]
 800b2d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2d8:	b99b      	cbnz	r3, 800b302 <_dtoa_r+0x8d2>
 800b2da:	9b01      	ldr	r3, [sp, #4]
 800b2dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b2e0:	0d1b      	lsrs	r3, r3, #20
 800b2e2:	051b      	lsls	r3, r3, #20
 800b2e4:	b183      	cbz	r3, 800b308 <_dtoa_r+0x8d8>
 800b2e6:	9b05      	ldr	r3, [sp, #20]
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	9305      	str	r3, [sp, #20]
 800b2ec:	9b06      	ldr	r3, [sp, #24]
 800b2ee:	3301      	adds	r3, #1
 800b2f0:	9306      	str	r3, [sp, #24]
 800b2f2:	f04f 0801 	mov.w	r8, #1
 800b2f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	f47f af6d 	bne.w	800b1d8 <_dtoa_r+0x7a8>
 800b2fe:	2001      	movs	r0, #1
 800b300:	e772      	b.n	800b1e8 <_dtoa_r+0x7b8>
 800b302:	f04f 0800 	mov.w	r8, #0
 800b306:	e7f6      	b.n	800b2f6 <_dtoa_r+0x8c6>
 800b308:	4698      	mov	r8, r3
 800b30a:	e7f4      	b.n	800b2f6 <_dtoa_r+0x8c6>
 800b30c:	d080      	beq.n	800b210 <_dtoa_r+0x7e0>
 800b30e:	9a05      	ldr	r2, [sp, #20]
 800b310:	331c      	adds	r3, #28
 800b312:	441a      	add	r2, r3
 800b314:	9205      	str	r2, [sp, #20]
 800b316:	9a06      	ldr	r2, [sp, #24]
 800b318:	441a      	add	r2, r3
 800b31a:	441d      	add	r5, r3
 800b31c:	4613      	mov	r3, r2
 800b31e:	e776      	b.n	800b20e <_dtoa_r+0x7de>
 800b320:	4603      	mov	r3, r0
 800b322:	e7f4      	b.n	800b30e <_dtoa_r+0x8de>
 800b324:	9b03      	ldr	r3, [sp, #12]
 800b326:	2b00      	cmp	r3, #0
 800b328:	dc36      	bgt.n	800b398 <_dtoa_r+0x968>
 800b32a:	9b07      	ldr	r3, [sp, #28]
 800b32c:	2b02      	cmp	r3, #2
 800b32e:	dd33      	ble.n	800b398 <_dtoa_r+0x968>
 800b330:	9b03      	ldr	r3, [sp, #12]
 800b332:	9304      	str	r3, [sp, #16]
 800b334:	9b04      	ldr	r3, [sp, #16]
 800b336:	b963      	cbnz	r3, 800b352 <_dtoa_r+0x922>
 800b338:	4631      	mov	r1, r6
 800b33a:	2205      	movs	r2, #5
 800b33c:	4620      	mov	r0, r4
 800b33e:	f000 fec2 	bl	800c0c6 <__multadd>
 800b342:	4601      	mov	r1, r0
 800b344:	4606      	mov	r6, r0
 800b346:	4650      	mov	r0, sl
 800b348:	f001 f8b9 	bl	800c4be <__mcmp>
 800b34c:	2800      	cmp	r0, #0
 800b34e:	f73f adb6 	bgt.w	800aebe <_dtoa_r+0x48e>
 800b352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b354:	9d02      	ldr	r5, [sp, #8]
 800b356:	ea6f 0b03 	mvn.w	fp, r3
 800b35a:	2300      	movs	r3, #0
 800b35c:	9303      	str	r3, [sp, #12]
 800b35e:	4631      	mov	r1, r6
 800b360:	4620      	mov	r0, r4
 800b362:	f000 fe99 	bl	800c098 <_Bfree>
 800b366:	2f00      	cmp	r7, #0
 800b368:	f43f aea6 	beq.w	800b0b8 <_dtoa_r+0x688>
 800b36c:	9b03      	ldr	r3, [sp, #12]
 800b36e:	b12b      	cbz	r3, 800b37c <_dtoa_r+0x94c>
 800b370:	42bb      	cmp	r3, r7
 800b372:	d003      	beq.n	800b37c <_dtoa_r+0x94c>
 800b374:	4619      	mov	r1, r3
 800b376:	4620      	mov	r0, r4
 800b378:	f000 fe8e 	bl	800c098 <_Bfree>
 800b37c:	4639      	mov	r1, r7
 800b37e:	4620      	mov	r0, r4
 800b380:	f000 fe8a 	bl	800c098 <_Bfree>
 800b384:	e698      	b.n	800b0b8 <_dtoa_r+0x688>
 800b386:	2600      	movs	r6, #0
 800b388:	4637      	mov	r7, r6
 800b38a:	e7e2      	b.n	800b352 <_dtoa_r+0x922>
 800b38c:	46bb      	mov	fp, r7
 800b38e:	4637      	mov	r7, r6
 800b390:	e595      	b.n	800aebe <_dtoa_r+0x48e>
 800b392:	bf00      	nop
 800b394:	40240000 	.word	0x40240000
 800b398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b39a:	bb93      	cbnz	r3, 800b402 <_dtoa_r+0x9d2>
 800b39c:	9b03      	ldr	r3, [sp, #12]
 800b39e:	9304      	str	r3, [sp, #16]
 800b3a0:	9d02      	ldr	r5, [sp, #8]
 800b3a2:	4631      	mov	r1, r6
 800b3a4:	4650      	mov	r0, sl
 800b3a6:	f7ff fab5 	bl	800a914 <quorem>
 800b3aa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b3ae:	f805 9b01 	strb.w	r9, [r5], #1
 800b3b2:	9b02      	ldr	r3, [sp, #8]
 800b3b4:	9a04      	ldr	r2, [sp, #16]
 800b3b6:	1aeb      	subs	r3, r5, r3
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	f300 80dc 	bgt.w	800b576 <_dtoa_r+0xb46>
 800b3be:	9b02      	ldr	r3, [sp, #8]
 800b3c0:	2a01      	cmp	r2, #1
 800b3c2:	bfac      	ite	ge
 800b3c4:	189b      	addge	r3, r3, r2
 800b3c6:	3301      	addlt	r3, #1
 800b3c8:	4698      	mov	r8, r3
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	9303      	str	r3, [sp, #12]
 800b3ce:	4651      	mov	r1, sl
 800b3d0:	2201      	movs	r2, #1
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	f001 f822 	bl	800c41c <__lshift>
 800b3d8:	4631      	mov	r1, r6
 800b3da:	4682      	mov	sl, r0
 800b3dc:	f001 f86f 	bl	800c4be <__mcmp>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	f300 808d 	bgt.w	800b500 <_dtoa_r+0xad0>
 800b3e6:	d103      	bne.n	800b3f0 <_dtoa_r+0x9c0>
 800b3e8:	f019 0f01 	tst.w	r9, #1
 800b3ec:	f040 8088 	bne.w	800b500 <_dtoa_r+0xad0>
 800b3f0:	4645      	mov	r5, r8
 800b3f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b3f6:	2b30      	cmp	r3, #48	; 0x30
 800b3f8:	f105 32ff 	add.w	r2, r5, #4294967295
 800b3fc:	d1af      	bne.n	800b35e <_dtoa_r+0x92e>
 800b3fe:	4615      	mov	r5, r2
 800b400:	e7f7      	b.n	800b3f2 <_dtoa_r+0x9c2>
 800b402:	9b03      	ldr	r3, [sp, #12]
 800b404:	9304      	str	r3, [sp, #16]
 800b406:	2d00      	cmp	r5, #0
 800b408:	dd05      	ble.n	800b416 <_dtoa_r+0x9e6>
 800b40a:	4639      	mov	r1, r7
 800b40c:	462a      	mov	r2, r5
 800b40e:	4620      	mov	r0, r4
 800b410:	f001 f804 	bl	800c41c <__lshift>
 800b414:	4607      	mov	r7, r0
 800b416:	f1b8 0f00 	cmp.w	r8, #0
 800b41a:	d04c      	beq.n	800b4b6 <_dtoa_r+0xa86>
 800b41c:	6879      	ldr	r1, [r7, #4]
 800b41e:	4620      	mov	r0, r4
 800b420:	f000 fe06 	bl	800c030 <_Balloc>
 800b424:	693a      	ldr	r2, [r7, #16]
 800b426:	3202      	adds	r2, #2
 800b428:	4605      	mov	r5, r0
 800b42a:	0092      	lsls	r2, r2, #2
 800b42c:	f107 010c 	add.w	r1, r7, #12
 800b430:	300c      	adds	r0, #12
 800b432:	f7fd fd8d 	bl	8008f50 <memcpy>
 800b436:	2201      	movs	r2, #1
 800b438:	4629      	mov	r1, r5
 800b43a:	4620      	mov	r0, r4
 800b43c:	f000 ffee 	bl	800c41c <__lshift>
 800b440:	9b00      	ldr	r3, [sp, #0]
 800b442:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b446:	9703      	str	r7, [sp, #12]
 800b448:	f003 0301 	and.w	r3, r3, #1
 800b44c:	4607      	mov	r7, r0
 800b44e:	9305      	str	r3, [sp, #20]
 800b450:	4631      	mov	r1, r6
 800b452:	4650      	mov	r0, sl
 800b454:	f7ff fa5e 	bl	800a914 <quorem>
 800b458:	9903      	ldr	r1, [sp, #12]
 800b45a:	4605      	mov	r5, r0
 800b45c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b460:	4650      	mov	r0, sl
 800b462:	f001 f82c 	bl	800c4be <__mcmp>
 800b466:	463a      	mov	r2, r7
 800b468:	9000      	str	r0, [sp, #0]
 800b46a:	4631      	mov	r1, r6
 800b46c:	4620      	mov	r0, r4
 800b46e:	f001 f840 	bl	800c4f2 <__mdiff>
 800b472:	68c3      	ldr	r3, [r0, #12]
 800b474:	4602      	mov	r2, r0
 800b476:	bb03      	cbnz	r3, 800b4ba <_dtoa_r+0xa8a>
 800b478:	4601      	mov	r1, r0
 800b47a:	9006      	str	r0, [sp, #24]
 800b47c:	4650      	mov	r0, sl
 800b47e:	f001 f81e 	bl	800c4be <__mcmp>
 800b482:	9a06      	ldr	r2, [sp, #24]
 800b484:	4603      	mov	r3, r0
 800b486:	4611      	mov	r1, r2
 800b488:	4620      	mov	r0, r4
 800b48a:	9306      	str	r3, [sp, #24]
 800b48c:	f000 fe04 	bl	800c098 <_Bfree>
 800b490:	9b06      	ldr	r3, [sp, #24]
 800b492:	b9a3      	cbnz	r3, 800b4be <_dtoa_r+0xa8e>
 800b494:	9a07      	ldr	r2, [sp, #28]
 800b496:	b992      	cbnz	r2, 800b4be <_dtoa_r+0xa8e>
 800b498:	9a05      	ldr	r2, [sp, #20]
 800b49a:	b982      	cbnz	r2, 800b4be <_dtoa_r+0xa8e>
 800b49c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b4a0:	d029      	beq.n	800b4f6 <_dtoa_r+0xac6>
 800b4a2:	9b00      	ldr	r3, [sp, #0]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	dd01      	ble.n	800b4ac <_dtoa_r+0xa7c>
 800b4a8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800b4ac:	f108 0501 	add.w	r5, r8, #1
 800b4b0:	f888 9000 	strb.w	r9, [r8]
 800b4b4:	e753      	b.n	800b35e <_dtoa_r+0x92e>
 800b4b6:	4638      	mov	r0, r7
 800b4b8:	e7c2      	b.n	800b440 <_dtoa_r+0xa10>
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	e7e3      	b.n	800b486 <_dtoa_r+0xa56>
 800b4be:	9a00      	ldr	r2, [sp, #0]
 800b4c0:	2a00      	cmp	r2, #0
 800b4c2:	db04      	blt.n	800b4ce <_dtoa_r+0xa9e>
 800b4c4:	d125      	bne.n	800b512 <_dtoa_r+0xae2>
 800b4c6:	9a07      	ldr	r2, [sp, #28]
 800b4c8:	bb1a      	cbnz	r2, 800b512 <_dtoa_r+0xae2>
 800b4ca:	9a05      	ldr	r2, [sp, #20]
 800b4cc:	bb0a      	cbnz	r2, 800b512 <_dtoa_r+0xae2>
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	ddec      	ble.n	800b4ac <_dtoa_r+0xa7c>
 800b4d2:	4651      	mov	r1, sl
 800b4d4:	2201      	movs	r2, #1
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	f000 ffa0 	bl	800c41c <__lshift>
 800b4dc:	4631      	mov	r1, r6
 800b4de:	4682      	mov	sl, r0
 800b4e0:	f000 ffed 	bl	800c4be <__mcmp>
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	dc03      	bgt.n	800b4f0 <_dtoa_r+0xac0>
 800b4e8:	d1e0      	bne.n	800b4ac <_dtoa_r+0xa7c>
 800b4ea:	f019 0f01 	tst.w	r9, #1
 800b4ee:	d0dd      	beq.n	800b4ac <_dtoa_r+0xa7c>
 800b4f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b4f4:	d1d8      	bne.n	800b4a8 <_dtoa_r+0xa78>
 800b4f6:	2339      	movs	r3, #57	; 0x39
 800b4f8:	f888 3000 	strb.w	r3, [r8]
 800b4fc:	f108 0801 	add.w	r8, r8, #1
 800b500:	4645      	mov	r5, r8
 800b502:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b506:	2b39      	cmp	r3, #57	; 0x39
 800b508:	f105 32ff 	add.w	r2, r5, #4294967295
 800b50c:	d03b      	beq.n	800b586 <_dtoa_r+0xb56>
 800b50e:	3301      	adds	r3, #1
 800b510:	e040      	b.n	800b594 <_dtoa_r+0xb64>
 800b512:	2b00      	cmp	r3, #0
 800b514:	f108 0501 	add.w	r5, r8, #1
 800b518:	dd05      	ble.n	800b526 <_dtoa_r+0xaf6>
 800b51a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b51e:	d0ea      	beq.n	800b4f6 <_dtoa_r+0xac6>
 800b520:	f109 0901 	add.w	r9, r9, #1
 800b524:	e7c4      	b.n	800b4b0 <_dtoa_r+0xa80>
 800b526:	9b02      	ldr	r3, [sp, #8]
 800b528:	9a04      	ldr	r2, [sp, #16]
 800b52a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800b52e:	1aeb      	subs	r3, r5, r3
 800b530:	4293      	cmp	r3, r2
 800b532:	46a8      	mov	r8, r5
 800b534:	f43f af4b 	beq.w	800b3ce <_dtoa_r+0x99e>
 800b538:	4651      	mov	r1, sl
 800b53a:	2300      	movs	r3, #0
 800b53c:	220a      	movs	r2, #10
 800b53e:	4620      	mov	r0, r4
 800b540:	f000 fdc1 	bl	800c0c6 <__multadd>
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	9903      	ldr	r1, [sp, #12]
 800b548:	42bb      	cmp	r3, r7
 800b54a:	4682      	mov	sl, r0
 800b54c:	f04f 0300 	mov.w	r3, #0
 800b550:	f04f 020a 	mov.w	r2, #10
 800b554:	4620      	mov	r0, r4
 800b556:	d104      	bne.n	800b562 <_dtoa_r+0xb32>
 800b558:	f000 fdb5 	bl	800c0c6 <__multadd>
 800b55c:	9003      	str	r0, [sp, #12]
 800b55e:	4607      	mov	r7, r0
 800b560:	e776      	b.n	800b450 <_dtoa_r+0xa20>
 800b562:	f000 fdb0 	bl	800c0c6 <__multadd>
 800b566:	2300      	movs	r3, #0
 800b568:	9003      	str	r0, [sp, #12]
 800b56a:	220a      	movs	r2, #10
 800b56c:	4639      	mov	r1, r7
 800b56e:	4620      	mov	r0, r4
 800b570:	f000 fda9 	bl	800c0c6 <__multadd>
 800b574:	e7f3      	b.n	800b55e <_dtoa_r+0xb2e>
 800b576:	4651      	mov	r1, sl
 800b578:	2300      	movs	r3, #0
 800b57a:	220a      	movs	r2, #10
 800b57c:	4620      	mov	r0, r4
 800b57e:	f000 fda2 	bl	800c0c6 <__multadd>
 800b582:	4682      	mov	sl, r0
 800b584:	e70d      	b.n	800b3a2 <_dtoa_r+0x972>
 800b586:	9b02      	ldr	r3, [sp, #8]
 800b588:	4293      	cmp	r3, r2
 800b58a:	d105      	bne.n	800b598 <_dtoa_r+0xb68>
 800b58c:	9a02      	ldr	r2, [sp, #8]
 800b58e:	f10b 0b01 	add.w	fp, fp, #1
 800b592:	2331      	movs	r3, #49	; 0x31
 800b594:	7013      	strb	r3, [r2, #0]
 800b596:	e6e2      	b.n	800b35e <_dtoa_r+0x92e>
 800b598:	4615      	mov	r5, r2
 800b59a:	e7b2      	b.n	800b502 <_dtoa_r+0xad2>
 800b59c:	4b09      	ldr	r3, [pc, #36]	; (800b5c4 <_dtoa_r+0xb94>)
 800b59e:	f7ff baae 	b.w	800aafe <_dtoa_r+0xce>
 800b5a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	f47f aa88 	bne.w	800aaba <_dtoa_r+0x8a>
 800b5aa:	4b07      	ldr	r3, [pc, #28]	; (800b5c8 <_dtoa_r+0xb98>)
 800b5ac:	f7ff baa7 	b.w	800aafe <_dtoa_r+0xce>
 800b5b0:	9b04      	ldr	r3, [sp, #16]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	f73f aef4 	bgt.w	800b3a0 <_dtoa_r+0x970>
 800b5b8:	9b07      	ldr	r3, [sp, #28]
 800b5ba:	2b02      	cmp	r3, #2
 800b5bc:	f77f aef0 	ble.w	800b3a0 <_dtoa_r+0x970>
 800b5c0:	e6b8      	b.n	800b334 <_dtoa_r+0x904>
 800b5c2:	bf00      	nop
 800b5c4:	0800d450 	.word	0x0800d450
 800b5c8:	0800d4ed 	.word	0x0800d4ed

0800b5cc <__sflush_r>:
 800b5cc:	898a      	ldrh	r2, [r1, #12]
 800b5ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5d2:	4605      	mov	r5, r0
 800b5d4:	0710      	lsls	r0, r2, #28
 800b5d6:	460c      	mov	r4, r1
 800b5d8:	d45a      	bmi.n	800b690 <__sflush_r+0xc4>
 800b5da:	684b      	ldr	r3, [r1, #4]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	dc05      	bgt.n	800b5ec <__sflush_r+0x20>
 800b5e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	dc02      	bgt.n	800b5ec <__sflush_r+0x20>
 800b5e6:	2000      	movs	r0, #0
 800b5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b5ee:	2e00      	cmp	r6, #0
 800b5f0:	d0f9      	beq.n	800b5e6 <__sflush_r+0x1a>
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b5f8:	682f      	ldr	r7, [r5, #0]
 800b5fa:	602b      	str	r3, [r5, #0]
 800b5fc:	d033      	beq.n	800b666 <__sflush_r+0x9a>
 800b5fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b600:	89a3      	ldrh	r3, [r4, #12]
 800b602:	075a      	lsls	r2, r3, #29
 800b604:	d505      	bpl.n	800b612 <__sflush_r+0x46>
 800b606:	6863      	ldr	r3, [r4, #4]
 800b608:	1ac0      	subs	r0, r0, r3
 800b60a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b60c:	b10b      	cbz	r3, 800b612 <__sflush_r+0x46>
 800b60e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b610:	1ac0      	subs	r0, r0, r3
 800b612:	2300      	movs	r3, #0
 800b614:	4602      	mov	r2, r0
 800b616:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b618:	6a21      	ldr	r1, [r4, #32]
 800b61a:	4628      	mov	r0, r5
 800b61c:	47b0      	blx	r6
 800b61e:	1c43      	adds	r3, r0, #1
 800b620:	89a3      	ldrh	r3, [r4, #12]
 800b622:	d106      	bne.n	800b632 <__sflush_r+0x66>
 800b624:	6829      	ldr	r1, [r5, #0]
 800b626:	291d      	cmp	r1, #29
 800b628:	d84b      	bhi.n	800b6c2 <__sflush_r+0xf6>
 800b62a:	4a2b      	ldr	r2, [pc, #172]	; (800b6d8 <__sflush_r+0x10c>)
 800b62c:	40ca      	lsrs	r2, r1
 800b62e:	07d6      	lsls	r6, r2, #31
 800b630:	d547      	bpl.n	800b6c2 <__sflush_r+0xf6>
 800b632:	2200      	movs	r2, #0
 800b634:	6062      	str	r2, [r4, #4]
 800b636:	04d9      	lsls	r1, r3, #19
 800b638:	6922      	ldr	r2, [r4, #16]
 800b63a:	6022      	str	r2, [r4, #0]
 800b63c:	d504      	bpl.n	800b648 <__sflush_r+0x7c>
 800b63e:	1c42      	adds	r2, r0, #1
 800b640:	d101      	bne.n	800b646 <__sflush_r+0x7a>
 800b642:	682b      	ldr	r3, [r5, #0]
 800b644:	b903      	cbnz	r3, 800b648 <__sflush_r+0x7c>
 800b646:	6560      	str	r0, [r4, #84]	; 0x54
 800b648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b64a:	602f      	str	r7, [r5, #0]
 800b64c:	2900      	cmp	r1, #0
 800b64e:	d0ca      	beq.n	800b5e6 <__sflush_r+0x1a>
 800b650:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b654:	4299      	cmp	r1, r3
 800b656:	d002      	beq.n	800b65e <__sflush_r+0x92>
 800b658:	4628      	mov	r0, r5
 800b65a:	f001 f8e3 	bl	800c824 <_free_r>
 800b65e:	2000      	movs	r0, #0
 800b660:	6360      	str	r0, [r4, #52]	; 0x34
 800b662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b666:	6a21      	ldr	r1, [r4, #32]
 800b668:	2301      	movs	r3, #1
 800b66a:	4628      	mov	r0, r5
 800b66c:	47b0      	blx	r6
 800b66e:	1c41      	adds	r1, r0, #1
 800b670:	d1c6      	bne.n	800b600 <__sflush_r+0x34>
 800b672:	682b      	ldr	r3, [r5, #0]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d0c3      	beq.n	800b600 <__sflush_r+0x34>
 800b678:	2b1d      	cmp	r3, #29
 800b67a:	d001      	beq.n	800b680 <__sflush_r+0xb4>
 800b67c:	2b16      	cmp	r3, #22
 800b67e:	d101      	bne.n	800b684 <__sflush_r+0xb8>
 800b680:	602f      	str	r7, [r5, #0]
 800b682:	e7b0      	b.n	800b5e6 <__sflush_r+0x1a>
 800b684:	89a3      	ldrh	r3, [r4, #12]
 800b686:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b68a:	81a3      	strh	r3, [r4, #12]
 800b68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b690:	690f      	ldr	r7, [r1, #16]
 800b692:	2f00      	cmp	r7, #0
 800b694:	d0a7      	beq.n	800b5e6 <__sflush_r+0x1a>
 800b696:	0793      	lsls	r3, r2, #30
 800b698:	680e      	ldr	r6, [r1, #0]
 800b69a:	bf08      	it	eq
 800b69c:	694b      	ldreq	r3, [r1, #20]
 800b69e:	600f      	str	r7, [r1, #0]
 800b6a0:	bf18      	it	ne
 800b6a2:	2300      	movne	r3, #0
 800b6a4:	eba6 0807 	sub.w	r8, r6, r7
 800b6a8:	608b      	str	r3, [r1, #8]
 800b6aa:	f1b8 0f00 	cmp.w	r8, #0
 800b6ae:	dd9a      	ble.n	800b5e6 <__sflush_r+0x1a>
 800b6b0:	4643      	mov	r3, r8
 800b6b2:	463a      	mov	r2, r7
 800b6b4:	6a21      	ldr	r1, [r4, #32]
 800b6b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	47b0      	blx	r6
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	dc07      	bgt.n	800b6d0 <__sflush_r+0x104>
 800b6c0:	89a3      	ldrh	r3, [r4, #12]
 800b6c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6c6:	81a3      	strh	r3, [r4, #12]
 800b6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6d0:	4407      	add	r7, r0
 800b6d2:	eba8 0800 	sub.w	r8, r8, r0
 800b6d6:	e7e8      	b.n	800b6aa <__sflush_r+0xde>
 800b6d8:	20400001 	.word	0x20400001

0800b6dc <_fflush_r>:
 800b6dc:	b538      	push	{r3, r4, r5, lr}
 800b6de:	690b      	ldr	r3, [r1, #16]
 800b6e0:	4605      	mov	r5, r0
 800b6e2:	460c      	mov	r4, r1
 800b6e4:	b1db      	cbz	r3, 800b71e <_fflush_r+0x42>
 800b6e6:	b118      	cbz	r0, 800b6f0 <_fflush_r+0x14>
 800b6e8:	6983      	ldr	r3, [r0, #24]
 800b6ea:	b90b      	cbnz	r3, 800b6f0 <_fflush_r+0x14>
 800b6ec:	f000 f860 	bl	800b7b0 <__sinit>
 800b6f0:	4b0c      	ldr	r3, [pc, #48]	; (800b724 <_fflush_r+0x48>)
 800b6f2:	429c      	cmp	r4, r3
 800b6f4:	d109      	bne.n	800b70a <_fflush_r+0x2e>
 800b6f6:	686c      	ldr	r4, [r5, #4]
 800b6f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6fc:	b17b      	cbz	r3, 800b71e <_fflush_r+0x42>
 800b6fe:	4621      	mov	r1, r4
 800b700:	4628      	mov	r0, r5
 800b702:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b706:	f7ff bf61 	b.w	800b5cc <__sflush_r>
 800b70a:	4b07      	ldr	r3, [pc, #28]	; (800b728 <_fflush_r+0x4c>)
 800b70c:	429c      	cmp	r4, r3
 800b70e:	d101      	bne.n	800b714 <_fflush_r+0x38>
 800b710:	68ac      	ldr	r4, [r5, #8]
 800b712:	e7f1      	b.n	800b6f8 <_fflush_r+0x1c>
 800b714:	4b05      	ldr	r3, [pc, #20]	; (800b72c <_fflush_r+0x50>)
 800b716:	429c      	cmp	r4, r3
 800b718:	bf08      	it	eq
 800b71a:	68ec      	ldreq	r4, [r5, #12]
 800b71c:	e7ec      	b.n	800b6f8 <_fflush_r+0x1c>
 800b71e:	2000      	movs	r0, #0
 800b720:	bd38      	pop	{r3, r4, r5, pc}
 800b722:	bf00      	nop
 800b724:	0800d51c 	.word	0x0800d51c
 800b728:	0800d53c 	.word	0x0800d53c
 800b72c:	0800d4fc 	.word	0x0800d4fc

0800b730 <_cleanup_r>:
 800b730:	4901      	ldr	r1, [pc, #4]	; (800b738 <_cleanup_r+0x8>)
 800b732:	f000 b8a9 	b.w	800b888 <_fwalk_reent>
 800b736:	bf00      	nop
 800b738:	0800b6dd 	.word	0x0800b6dd

0800b73c <std.isra.0>:
 800b73c:	2300      	movs	r3, #0
 800b73e:	b510      	push	{r4, lr}
 800b740:	4604      	mov	r4, r0
 800b742:	6003      	str	r3, [r0, #0]
 800b744:	6043      	str	r3, [r0, #4]
 800b746:	6083      	str	r3, [r0, #8]
 800b748:	8181      	strh	r1, [r0, #12]
 800b74a:	6643      	str	r3, [r0, #100]	; 0x64
 800b74c:	81c2      	strh	r2, [r0, #14]
 800b74e:	6103      	str	r3, [r0, #16]
 800b750:	6143      	str	r3, [r0, #20]
 800b752:	6183      	str	r3, [r0, #24]
 800b754:	4619      	mov	r1, r3
 800b756:	2208      	movs	r2, #8
 800b758:	305c      	adds	r0, #92	; 0x5c
 800b75a:	f000 fc61 	bl	800c020 <memset>
 800b75e:	4b05      	ldr	r3, [pc, #20]	; (800b774 <std.isra.0+0x38>)
 800b760:	6263      	str	r3, [r4, #36]	; 0x24
 800b762:	4b05      	ldr	r3, [pc, #20]	; (800b778 <std.isra.0+0x3c>)
 800b764:	62a3      	str	r3, [r4, #40]	; 0x28
 800b766:	4b05      	ldr	r3, [pc, #20]	; (800b77c <std.isra.0+0x40>)
 800b768:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b76a:	4b05      	ldr	r3, [pc, #20]	; (800b780 <std.isra.0+0x44>)
 800b76c:	6224      	str	r4, [r4, #32]
 800b76e:	6323      	str	r3, [r4, #48]	; 0x30
 800b770:	bd10      	pop	{r4, pc}
 800b772:	bf00      	nop
 800b774:	0800cebd 	.word	0x0800cebd
 800b778:	0800cedf 	.word	0x0800cedf
 800b77c:	0800cf17 	.word	0x0800cf17
 800b780:	0800cf3b 	.word	0x0800cf3b

0800b784 <__sfmoreglue>:
 800b784:	b570      	push	{r4, r5, r6, lr}
 800b786:	1e4a      	subs	r2, r1, #1
 800b788:	2568      	movs	r5, #104	; 0x68
 800b78a:	4355      	muls	r5, r2
 800b78c:	460e      	mov	r6, r1
 800b78e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b792:	f001 f895 	bl	800c8c0 <_malloc_r>
 800b796:	4604      	mov	r4, r0
 800b798:	b140      	cbz	r0, 800b7ac <__sfmoreglue+0x28>
 800b79a:	2100      	movs	r1, #0
 800b79c:	e880 0042 	stmia.w	r0, {r1, r6}
 800b7a0:	300c      	adds	r0, #12
 800b7a2:	60a0      	str	r0, [r4, #8]
 800b7a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b7a8:	f000 fc3a 	bl	800c020 <memset>
 800b7ac:	4620      	mov	r0, r4
 800b7ae:	bd70      	pop	{r4, r5, r6, pc}

0800b7b0 <__sinit>:
 800b7b0:	6983      	ldr	r3, [r0, #24]
 800b7b2:	b510      	push	{r4, lr}
 800b7b4:	4604      	mov	r4, r0
 800b7b6:	bb33      	cbnz	r3, 800b806 <__sinit+0x56>
 800b7b8:	6483      	str	r3, [r0, #72]	; 0x48
 800b7ba:	64c3      	str	r3, [r0, #76]	; 0x4c
 800b7bc:	6503      	str	r3, [r0, #80]	; 0x50
 800b7be:	4b12      	ldr	r3, [pc, #72]	; (800b808 <__sinit+0x58>)
 800b7c0:	4a12      	ldr	r2, [pc, #72]	; (800b80c <__sinit+0x5c>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	6282      	str	r2, [r0, #40]	; 0x28
 800b7c6:	4298      	cmp	r0, r3
 800b7c8:	bf04      	itt	eq
 800b7ca:	2301      	moveq	r3, #1
 800b7cc:	6183      	streq	r3, [r0, #24]
 800b7ce:	f000 f81f 	bl	800b810 <__sfp>
 800b7d2:	6060      	str	r0, [r4, #4]
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f000 f81b 	bl	800b810 <__sfp>
 800b7da:	60a0      	str	r0, [r4, #8]
 800b7dc:	4620      	mov	r0, r4
 800b7de:	f000 f817 	bl	800b810 <__sfp>
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	60e0      	str	r0, [r4, #12]
 800b7e6:	2104      	movs	r1, #4
 800b7e8:	6860      	ldr	r0, [r4, #4]
 800b7ea:	f7ff ffa7 	bl	800b73c <std.isra.0>
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	2109      	movs	r1, #9
 800b7f2:	68a0      	ldr	r0, [r4, #8]
 800b7f4:	f7ff ffa2 	bl	800b73c <std.isra.0>
 800b7f8:	2202      	movs	r2, #2
 800b7fa:	2112      	movs	r1, #18
 800b7fc:	68e0      	ldr	r0, [r4, #12]
 800b7fe:	f7ff ff9d 	bl	800b73c <std.isra.0>
 800b802:	2301      	movs	r3, #1
 800b804:	61a3      	str	r3, [r4, #24]
 800b806:	bd10      	pop	{r4, pc}
 800b808:	0800d43c 	.word	0x0800d43c
 800b80c:	0800b731 	.word	0x0800b731

0800b810 <__sfp>:
 800b810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b812:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <__sfp+0x74>)
 800b814:	681e      	ldr	r6, [r3, #0]
 800b816:	69b3      	ldr	r3, [r6, #24]
 800b818:	4607      	mov	r7, r0
 800b81a:	b913      	cbnz	r3, 800b822 <__sfp+0x12>
 800b81c:	4630      	mov	r0, r6
 800b81e:	f7ff ffc7 	bl	800b7b0 <__sinit>
 800b822:	3648      	adds	r6, #72	; 0x48
 800b824:	68b4      	ldr	r4, [r6, #8]
 800b826:	6873      	ldr	r3, [r6, #4]
 800b828:	3b01      	subs	r3, #1
 800b82a:	d503      	bpl.n	800b834 <__sfp+0x24>
 800b82c:	6833      	ldr	r3, [r6, #0]
 800b82e:	b133      	cbz	r3, 800b83e <__sfp+0x2e>
 800b830:	6836      	ldr	r6, [r6, #0]
 800b832:	e7f7      	b.n	800b824 <__sfp+0x14>
 800b834:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b838:	b16d      	cbz	r5, 800b856 <__sfp+0x46>
 800b83a:	3468      	adds	r4, #104	; 0x68
 800b83c:	e7f4      	b.n	800b828 <__sfp+0x18>
 800b83e:	2104      	movs	r1, #4
 800b840:	4638      	mov	r0, r7
 800b842:	f7ff ff9f 	bl	800b784 <__sfmoreglue>
 800b846:	6030      	str	r0, [r6, #0]
 800b848:	2800      	cmp	r0, #0
 800b84a:	d1f1      	bne.n	800b830 <__sfp+0x20>
 800b84c:	230c      	movs	r3, #12
 800b84e:	603b      	str	r3, [r7, #0]
 800b850:	4604      	mov	r4, r0
 800b852:	4620      	mov	r0, r4
 800b854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b856:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b85a:	81e3      	strh	r3, [r4, #14]
 800b85c:	2301      	movs	r3, #1
 800b85e:	81a3      	strh	r3, [r4, #12]
 800b860:	6665      	str	r5, [r4, #100]	; 0x64
 800b862:	6025      	str	r5, [r4, #0]
 800b864:	60a5      	str	r5, [r4, #8]
 800b866:	6065      	str	r5, [r4, #4]
 800b868:	6125      	str	r5, [r4, #16]
 800b86a:	6165      	str	r5, [r4, #20]
 800b86c:	61a5      	str	r5, [r4, #24]
 800b86e:	2208      	movs	r2, #8
 800b870:	4629      	mov	r1, r5
 800b872:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b876:	f000 fbd3 	bl	800c020 <memset>
 800b87a:	6365      	str	r5, [r4, #52]	; 0x34
 800b87c:	63a5      	str	r5, [r4, #56]	; 0x38
 800b87e:	64a5      	str	r5, [r4, #72]	; 0x48
 800b880:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b882:	e7e6      	b.n	800b852 <__sfp+0x42>
 800b884:	0800d43c 	.word	0x0800d43c

0800b888 <_fwalk_reent>:
 800b888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b88c:	4680      	mov	r8, r0
 800b88e:	4689      	mov	r9, r1
 800b890:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b894:	2600      	movs	r6, #0
 800b896:	b914      	cbnz	r4, 800b89e <_fwalk_reent+0x16>
 800b898:	4630      	mov	r0, r6
 800b89a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b89e:	68a5      	ldr	r5, [r4, #8]
 800b8a0:	6867      	ldr	r7, [r4, #4]
 800b8a2:	3f01      	subs	r7, #1
 800b8a4:	d501      	bpl.n	800b8aa <_fwalk_reent+0x22>
 800b8a6:	6824      	ldr	r4, [r4, #0]
 800b8a8:	e7f5      	b.n	800b896 <_fwalk_reent+0xe>
 800b8aa:	89ab      	ldrh	r3, [r5, #12]
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d907      	bls.n	800b8c0 <_fwalk_reent+0x38>
 800b8b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b8b4:	3301      	adds	r3, #1
 800b8b6:	d003      	beq.n	800b8c0 <_fwalk_reent+0x38>
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	4640      	mov	r0, r8
 800b8bc:	47c8      	blx	r9
 800b8be:	4306      	orrs	r6, r0
 800b8c0:	3568      	adds	r5, #104	; 0x68
 800b8c2:	e7ee      	b.n	800b8a2 <_fwalk_reent+0x1a>

0800b8c4 <rshift>:
 800b8c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8c6:	6906      	ldr	r6, [r0, #16]
 800b8c8:	114b      	asrs	r3, r1, #5
 800b8ca:	42b3      	cmp	r3, r6
 800b8cc:	f100 0514 	add.w	r5, r0, #20
 800b8d0:	da2b      	bge.n	800b92a <rshift+0x66>
 800b8d2:	f011 011f 	ands.w	r1, r1, #31
 800b8d6:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800b8da:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800b8de:	d108      	bne.n	800b8f2 <rshift+0x2e>
 800b8e0:	4629      	mov	r1, r5
 800b8e2:	42b2      	cmp	r2, r6
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	d210      	bcs.n	800b90a <rshift+0x46>
 800b8e8:	f852 3b04 	ldr.w	r3, [r2], #4
 800b8ec:	f841 3b04 	str.w	r3, [r1], #4
 800b8f0:	e7f7      	b.n	800b8e2 <rshift+0x1e>
 800b8f2:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800b8f6:	f1c1 0e20 	rsb	lr, r1, #32
 800b8fa:	3204      	adds	r2, #4
 800b8fc:	40cc      	lsrs	r4, r1
 800b8fe:	462b      	mov	r3, r5
 800b900:	42b2      	cmp	r2, r6
 800b902:	d308      	bcc.n	800b916 <rshift+0x52>
 800b904:	601c      	str	r4, [r3, #0]
 800b906:	b104      	cbz	r4, 800b90a <rshift+0x46>
 800b908:	3304      	adds	r3, #4
 800b90a:	1b5b      	subs	r3, r3, r5
 800b90c:	109b      	asrs	r3, r3, #2
 800b90e:	6103      	str	r3, [r0, #16]
 800b910:	b903      	cbnz	r3, 800b914 <rshift+0x50>
 800b912:	6143      	str	r3, [r0, #20]
 800b914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b916:	6817      	ldr	r7, [r2, #0]
 800b918:	fa07 f70e 	lsl.w	r7, r7, lr
 800b91c:	433c      	orrs	r4, r7
 800b91e:	f843 4b04 	str.w	r4, [r3], #4
 800b922:	f852 4b04 	ldr.w	r4, [r2], #4
 800b926:	40cc      	lsrs	r4, r1
 800b928:	e7ea      	b.n	800b900 <rshift+0x3c>
 800b92a:	462b      	mov	r3, r5
 800b92c:	e7ed      	b.n	800b90a <rshift+0x46>

0800b92e <__hexdig_fun>:
 800b92e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b932:	2b09      	cmp	r3, #9
 800b934:	d802      	bhi.n	800b93c <__hexdig_fun+0xe>
 800b936:	3820      	subs	r0, #32
 800b938:	b2c0      	uxtb	r0, r0
 800b93a:	4770      	bx	lr
 800b93c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b940:	2b05      	cmp	r3, #5
 800b942:	d801      	bhi.n	800b948 <__hexdig_fun+0x1a>
 800b944:	3847      	subs	r0, #71	; 0x47
 800b946:	e7f7      	b.n	800b938 <__hexdig_fun+0xa>
 800b948:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b94c:	2b05      	cmp	r3, #5
 800b94e:	d801      	bhi.n	800b954 <__hexdig_fun+0x26>
 800b950:	3827      	subs	r0, #39	; 0x27
 800b952:	e7f1      	b.n	800b938 <__hexdig_fun+0xa>
 800b954:	2000      	movs	r0, #0
 800b956:	4770      	bx	lr

0800b958 <__gethex>:
 800b958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b95c:	b08b      	sub	sp, #44	; 0x2c
 800b95e:	468a      	mov	sl, r1
 800b960:	9002      	str	r0, [sp, #8]
 800b962:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b964:	9306      	str	r3, [sp, #24]
 800b966:	4690      	mov	r8, r2
 800b968:	f000 facc 	bl	800bf04 <__localeconv_l>
 800b96c:	6803      	ldr	r3, [r0, #0]
 800b96e:	9303      	str	r3, [sp, #12]
 800b970:	4618      	mov	r0, r3
 800b972:	f7f4 fc37 	bl	80001e4 <strlen>
 800b976:	9b03      	ldr	r3, [sp, #12]
 800b978:	9001      	str	r0, [sp, #4]
 800b97a:	4403      	add	r3, r0
 800b97c:	f04f 0b00 	mov.w	fp, #0
 800b980:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b984:	9307      	str	r3, [sp, #28]
 800b986:	f8da 3000 	ldr.w	r3, [sl]
 800b98a:	3302      	adds	r3, #2
 800b98c:	461f      	mov	r7, r3
 800b98e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b992:	2830      	cmp	r0, #48	; 0x30
 800b994:	d06c      	beq.n	800ba70 <__gethex+0x118>
 800b996:	f7ff ffca 	bl	800b92e <__hexdig_fun>
 800b99a:	4604      	mov	r4, r0
 800b99c:	2800      	cmp	r0, #0
 800b99e:	d16a      	bne.n	800ba76 <__gethex+0x11e>
 800b9a0:	9a01      	ldr	r2, [sp, #4]
 800b9a2:	9903      	ldr	r1, [sp, #12]
 800b9a4:	4638      	mov	r0, r7
 800b9a6:	f001 facc 	bl	800cf42 <strncmp>
 800b9aa:	2800      	cmp	r0, #0
 800b9ac:	d166      	bne.n	800ba7c <__gethex+0x124>
 800b9ae:	9b01      	ldr	r3, [sp, #4]
 800b9b0:	5cf8      	ldrb	r0, [r7, r3]
 800b9b2:	18fe      	adds	r6, r7, r3
 800b9b4:	f7ff ffbb 	bl	800b92e <__hexdig_fun>
 800b9b8:	2800      	cmp	r0, #0
 800b9ba:	d062      	beq.n	800ba82 <__gethex+0x12a>
 800b9bc:	4633      	mov	r3, r6
 800b9be:	7818      	ldrb	r0, [r3, #0]
 800b9c0:	2830      	cmp	r0, #48	; 0x30
 800b9c2:	461f      	mov	r7, r3
 800b9c4:	f103 0301 	add.w	r3, r3, #1
 800b9c8:	d0f9      	beq.n	800b9be <__gethex+0x66>
 800b9ca:	f7ff ffb0 	bl	800b92e <__hexdig_fun>
 800b9ce:	fab0 f580 	clz	r5, r0
 800b9d2:	096d      	lsrs	r5, r5, #5
 800b9d4:	4634      	mov	r4, r6
 800b9d6:	f04f 0b01 	mov.w	fp, #1
 800b9da:	463a      	mov	r2, r7
 800b9dc:	4616      	mov	r6, r2
 800b9de:	3201      	adds	r2, #1
 800b9e0:	7830      	ldrb	r0, [r6, #0]
 800b9e2:	f7ff ffa4 	bl	800b92e <__hexdig_fun>
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	d1f8      	bne.n	800b9dc <__gethex+0x84>
 800b9ea:	9a01      	ldr	r2, [sp, #4]
 800b9ec:	9903      	ldr	r1, [sp, #12]
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	f001 faa7 	bl	800cf42 <strncmp>
 800b9f4:	b950      	cbnz	r0, 800ba0c <__gethex+0xb4>
 800b9f6:	b954      	cbnz	r4, 800ba0e <__gethex+0xb6>
 800b9f8:	9b01      	ldr	r3, [sp, #4]
 800b9fa:	18f4      	adds	r4, r6, r3
 800b9fc:	4622      	mov	r2, r4
 800b9fe:	4616      	mov	r6, r2
 800ba00:	3201      	adds	r2, #1
 800ba02:	7830      	ldrb	r0, [r6, #0]
 800ba04:	f7ff ff93 	bl	800b92e <__hexdig_fun>
 800ba08:	2800      	cmp	r0, #0
 800ba0a:	d1f8      	bne.n	800b9fe <__gethex+0xa6>
 800ba0c:	b10c      	cbz	r4, 800ba12 <__gethex+0xba>
 800ba0e:	1ba4      	subs	r4, r4, r6
 800ba10:	00a4      	lsls	r4, r4, #2
 800ba12:	7833      	ldrb	r3, [r6, #0]
 800ba14:	2b50      	cmp	r3, #80	; 0x50
 800ba16:	d001      	beq.n	800ba1c <__gethex+0xc4>
 800ba18:	2b70      	cmp	r3, #112	; 0x70
 800ba1a:	d140      	bne.n	800ba9e <__gethex+0x146>
 800ba1c:	7873      	ldrb	r3, [r6, #1]
 800ba1e:	2b2b      	cmp	r3, #43	; 0x2b
 800ba20:	d035      	beq.n	800ba8e <__gethex+0x136>
 800ba22:	2b2d      	cmp	r3, #45	; 0x2d
 800ba24:	d02f      	beq.n	800ba86 <__gethex+0x12e>
 800ba26:	1c71      	adds	r1, r6, #1
 800ba28:	f04f 0900 	mov.w	r9, #0
 800ba2c:	7808      	ldrb	r0, [r1, #0]
 800ba2e:	f7ff ff7e 	bl	800b92e <__hexdig_fun>
 800ba32:	1e43      	subs	r3, r0, #1
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	2b18      	cmp	r3, #24
 800ba38:	d831      	bhi.n	800ba9e <__gethex+0x146>
 800ba3a:	f1a0 0210 	sub.w	r2, r0, #16
 800ba3e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ba42:	f7ff ff74 	bl	800b92e <__hexdig_fun>
 800ba46:	1e43      	subs	r3, r0, #1
 800ba48:	b2db      	uxtb	r3, r3
 800ba4a:	2b18      	cmp	r3, #24
 800ba4c:	d922      	bls.n	800ba94 <__gethex+0x13c>
 800ba4e:	f1b9 0f00 	cmp.w	r9, #0
 800ba52:	d000      	beq.n	800ba56 <__gethex+0xfe>
 800ba54:	4252      	negs	r2, r2
 800ba56:	4414      	add	r4, r2
 800ba58:	f8ca 1000 	str.w	r1, [sl]
 800ba5c:	b30d      	cbz	r5, 800baa2 <__gethex+0x14a>
 800ba5e:	f1bb 0f00 	cmp.w	fp, #0
 800ba62:	bf14      	ite	ne
 800ba64:	2700      	movne	r7, #0
 800ba66:	2706      	moveq	r7, #6
 800ba68:	4638      	mov	r0, r7
 800ba6a:	b00b      	add	sp, #44	; 0x2c
 800ba6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba70:	f10b 0b01 	add.w	fp, fp, #1
 800ba74:	e78a      	b.n	800b98c <__gethex+0x34>
 800ba76:	2500      	movs	r5, #0
 800ba78:	462c      	mov	r4, r5
 800ba7a:	e7ae      	b.n	800b9da <__gethex+0x82>
 800ba7c:	463e      	mov	r6, r7
 800ba7e:	2501      	movs	r5, #1
 800ba80:	e7c7      	b.n	800ba12 <__gethex+0xba>
 800ba82:	4604      	mov	r4, r0
 800ba84:	e7fb      	b.n	800ba7e <__gethex+0x126>
 800ba86:	f04f 0901 	mov.w	r9, #1
 800ba8a:	1cb1      	adds	r1, r6, #2
 800ba8c:	e7ce      	b.n	800ba2c <__gethex+0xd4>
 800ba8e:	f04f 0900 	mov.w	r9, #0
 800ba92:	e7fa      	b.n	800ba8a <__gethex+0x132>
 800ba94:	230a      	movs	r3, #10
 800ba96:	fb03 0202 	mla	r2, r3, r2, r0
 800ba9a:	3a10      	subs	r2, #16
 800ba9c:	e7cf      	b.n	800ba3e <__gethex+0xe6>
 800ba9e:	4631      	mov	r1, r6
 800baa0:	e7da      	b.n	800ba58 <__gethex+0x100>
 800baa2:	1bf3      	subs	r3, r6, r7
 800baa4:	3b01      	subs	r3, #1
 800baa6:	4629      	mov	r1, r5
 800baa8:	2b07      	cmp	r3, #7
 800baaa:	dc49      	bgt.n	800bb40 <__gethex+0x1e8>
 800baac:	9802      	ldr	r0, [sp, #8]
 800baae:	f000 fabf 	bl	800c030 <_Balloc>
 800bab2:	9b01      	ldr	r3, [sp, #4]
 800bab4:	f100 0914 	add.w	r9, r0, #20
 800bab8:	f04f 0b00 	mov.w	fp, #0
 800babc:	f1c3 0301 	rsb	r3, r3, #1
 800bac0:	4605      	mov	r5, r0
 800bac2:	f8cd 9010 	str.w	r9, [sp, #16]
 800bac6:	46da      	mov	sl, fp
 800bac8:	9308      	str	r3, [sp, #32]
 800baca:	42b7      	cmp	r7, r6
 800bacc:	d33b      	bcc.n	800bb46 <__gethex+0x1ee>
 800bace:	9804      	ldr	r0, [sp, #16]
 800bad0:	f840 ab04 	str.w	sl, [r0], #4
 800bad4:	eba0 0009 	sub.w	r0, r0, r9
 800bad8:	1080      	asrs	r0, r0, #2
 800bada:	6128      	str	r0, [r5, #16]
 800badc:	0147      	lsls	r7, r0, #5
 800bade:	4650      	mov	r0, sl
 800bae0:	f000 fb6a 	bl	800c1b8 <__hi0bits>
 800bae4:	f8d8 6000 	ldr.w	r6, [r8]
 800bae8:	1a3f      	subs	r7, r7, r0
 800baea:	42b7      	cmp	r7, r6
 800baec:	dd64      	ble.n	800bbb8 <__gethex+0x260>
 800baee:	1bbf      	subs	r7, r7, r6
 800baf0:	4639      	mov	r1, r7
 800baf2:	4628      	mov	r0, r5
 800baf4:	f000 fe67 	bl	800c7c6 <__any_on>
 800baf8:	4682      	mov	sl, r0
 800bafa:	b178      	cbz	r0, 800bb1c <__gethex+0x1c4>
 800bafc:	1e7b      	subs	r3, r7, #1
 800bafe:	1159      	asrs	r1, r3, #5
 800bb00:	f003 021f 	and.w	r2, r3, #31
 800bb04:	f04f 0a01 	mov.w	sl, #1
 800bb08:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bb0c:	fa0a f202 	lsl.w	r2, sl, r2
 800bb10:	420a      	tst	r2, r1
 800bb12:	d003      	beq.n	800bb1c <__gethex+0x1c4>
 800bb14:	4553      	cmp	r3, sl
 800bb16:	dc46      	bgt.n	800bba6 <__gethex+0x24e>
 800bb18:	f04f 0a02 	mov.w	sl, #2
 800bb1c:	4639      	mov	r1, r7
 800bb1e:	4628      	mov	r0, r5
 800bb20:	f7ff fed0 	bl	800b8c4 <rshift>
 800bb24:	443c      	add	r4, r7
 800bb26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bb2a:	429c      	cmp	r4, r3
 800bb2c:	dd52      	ble.n	800bbd4 <__gethex+0x27c>
 800bb2e:	4629      	mov	r1, r5
 800bb30:	9802      	ldr	r0, [sp, #8]
 800bb32:	f000 fab1 	bl	800c098 <_Bfree>
 800bb36:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bb38:	2300      	movs	r3, #0
 800bb3a:	6013      	str	r3, [r2, #0]
 800bb3c:	27a3      	movs	r7, #163	; 0xa3
 800bb3e:	e793      	b.n	800ba68 <__gethex+0x110>
 800bb40:	3101      	adds	r1, #1
 800bb42:	105b      	asrs	r3, r3, #1
 800bb44:	e7b0      	b.n	800baa8 <__gethex+0x150>
 800bb46:	1e73      	subs	r3, r6, #1
 800bb48:	9305      	str	r3, [sp, #20]
 800bb4a:	9a07      	ldr	r2, [sp, #28]
 800bb4c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d018      	beq.n	800bb86 <__gethex+0x22e>
 800bb54:	f1bb 0f20 	cmp.w	fp, #32
 800bb58:	d107      	bne.n	800bb6a <__gethex+0x212>
 800bb5a:	9b04      	ldr	r3, [sp, #16]
 800bb5c:	f8c3 a000 	str.w	sl, [r3]
 800bb60:	3304      	adds	r3, #4
 800bb62:	f04f 0a00 	mov.w	sl, #0
 800bb66:	9304      	str	r3, [sp, #16]
 800bb68:	46d3      	mov	fp, sl
 800bb6a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bb6e:	f7ff fede 	bl	800b92e <__hexdig_fun>
 800bb72:	f000 000f 	and.w	r0, r0, #15
 800bb76:	fa00 f00b 	lsl.w	r0, r0, fp
 800bb7a:	ea4a 0a00 	orr.w	sl, sl, r0
 800bb7e:	f10b 0b04 	add.w	fp, fp, #4
 800bb82:	9b05      	ldr	r3, [sp, #20]
 800bb84:	e00d      	b.n	800bba2 <__gethex+0x24a>
 800bb86:	9b05      	ldr	r3, [sp, #20]
 800bb88:	9a08      	ldr	r2, [sp, #32]
 800bb8a:	4413      	add	r3, r2
 800bb8c:	429f      	cmp	r7, r3
 800bb8e:	d8e1      	bhi.n	800bb54 <__gethex+0x1fc>
 800bb90:	4618      	mov	r0, r3
 800bb92:	9a01      	ldr	r2, [sp, #4]
 800bb94:	9903      	ldr	r1, [sp, #12]
 800bb96:	9309      	str	r3, [sp, #36]	; 0x24
 800bb98:	f001 f9d3 	bl	800cf42 <strncmp>
 800bb9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d1d8      	bne.n	800bb54 <__gethex+0x1fc>
 800bba2:	461e      	mov	r6, r3
 800bba4:	e791      	b.n	800baca <__gethex+0x172>
 800bba6:	1eb9      	subs	r1, r7, #2
 800bba8:	4628      	mov	r0, r5
 800bbaa:	f000 fe0c 	bl	800c7c6 <__any_on>
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	d0b2      	beq.n	800bb18 <__gethex+0x1c0>
 800bbb2:	f04f 0a03 	mov.w	sl, #3
 800bbb6:	e7b1      	b.n	800bb1c <__gethex+0x1c4>
 800bbb8:	da09      	bge.n	800bbce <__gethex+0x276>
 800bbba:	1bf7      	subs	r7, r6, r7
 800bbbc:	4629      	mov	r1, r5
 800bbbe:	463a      	mov	r2, r7
 800bbc0:	9802      	ldr	r0, [sp, #8]
 800bbc2:	f000 fc2b 	bl	800c41c <__lshift>
 800bbc6:	1be4      	subs	r4, r4, r7
 800bbc8:	4605      	mov	r5, r0
 800bbca:	f100 0914 	add.w	r9, r0, #20
 800bbce:	f04f 0a00 	mov.w	sl, #0
 800bbd2:	e7a8      	b.n	800bb26 <__gethex+0x1ce>
 800bbd4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bbd8:	4284      	cmp	r4, r0
 800bbda:	da6a      	bge.n	800bcb2 <__gethex+0x35a>
 800bbdc:	1b04      	subs	r4, r0, r4
 800bbde:	42a6      	cmp	r6, r4
 800bbe0:	dc2e      	bgt.n	800bc40 <__gethex+0x2e8>
 800bbe2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bbe6:	2b02      	cmp	r3, #2
 800bbe8:	d022      	beq.n	800bc30 <__gethex+0x2d8>
 800bbea:	2b03      	cmp	r3, #3
 800bbec:	d024      	beq.n	800bc38 <__gethex+0x2e0>
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	d115      	bne.n	800bc1e <__gethex+0x2c6>
 800bbf2:	42a6      	cmp	r6, r4
 800bbf4:	d113      	bne.n	800bc1e <__gethex+0x2c6>
 800bbf6:	2e01      	cmp	r6, #1
 800bbf8:	dc0b      	bgt.n	800bc12 <__gethex+0x2ba>
 800bbfa:	9a06      	ldr	r2, [sp, #24]
 800bbfc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bc00:	6013      	str	r3, [r2, #0]
 800bc02:	2301      	movs	r3, #1
 800bc04:	612b      	str	r3, [r5, #16]
 800bc06:	f8c9 3000 	str.w	r3, [r9]
 800bc0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bc0c:	2762      	movs	r7, #98	; 0x62
 800bc0e:	601d      	str	r5, [r3, #0]
 800bc10:	e72a      	b.n	800ba68 <__gethex+0x110>
 800bc12:	1e71      	subs	r1, r6, #1
 800bc14:	4628      	mov	r0, r5
 800bc16:	f000 fdd6 	bl	800c7c6 <__any_on>
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d1ed      	bne.n	800bbfa <__gethex+0x2a2>
 800bc1e:	4629      	mov	r1, r5
 800bc20:	9802      	ldr	r0, [sp, #8]
 800bc22:	f000 fa39 	bl	800c098 <_Bfree>
 800bc26:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc28:	2300      	movs	r3, #0
 800bc2a:	6013      	str	r3, [r2, #0]
 800bc2c:	2750      	movs	r7, #80	; 0x50
 800bc2e:	e71b      	b.n	800ba68 <__gethex+0x110>
 800bc30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d0e1      	beq.n	800bbfa <__gethex+0x2a2>
 800bc36:	e7f2      	b.n	800bc1e <__gethex+0x2c6>
 800bc38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d1dd      	bne.n	800bbfa <__gethex+0x2a2>
 800bc3e:	e7ee      	b.n	800bc1e <__gethex+0x2c6>
 800bc40:	1e67      	subs	r7, r4, #1
 800bc42:	f1ba 0f00 	cmp.w	sl, #0
 800bc46:	d131      	bne.n	800bcac <__gethex+0x354>
 800bc48:	b127      	cbz	r7, 800bc54 <__gethex+0x2fc>
 800bc4a:	4639      	mov	r1, r7
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	f000 fdba 	bl	800c7c6 <__any_on>
 800bc52:	4682      	mov	sl, r0
 800bc54:	117a      	asrs	r2, r7, #5
 800bc56:	2301      	movs	r3, #1
 800bc58:	f007 071f 	and.w	r7, r7, #31
 800bc5c:	fa03 f707 	lsl.w	r7, r3, r7
 800bc60:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800bc64:	4621      	mov	r1, r4
 800bc66:	421f      	tst	r7, r3
 800bc68:	4628      	mov	r0, r5
 800bc6a:	bf18      	it	ne
 800bc6c:	f04a 0a02 	orrne.w	sl, sl, #2
 800bc70:	1b36      	subs	r6, r6, r4
 800bc72:	f7ff fe27 	bl	800b8c4 <rshift>
 800bc76:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800bc7a:	2702      	movs	r7, #2
 800bc7c:	f1ba 0f00 	cmp.w	sl, #0
 800bc80:	d045      	beq.n	800bd0e <__gethex+0x3b6>
 800bc82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d015      	beq.n	800bcb6 <__gethex+0x35e>
 800bc8a:	2b03      	cmp	r3, #3
 800bc8c:	d017      	beq.n	800bcbe <__gethex+0x366>
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d109      	bne.n	800bca6 <__gethex+0x34e>
 800bc92:	f01a 0f02 	tst.w	sl, #2
 800bc96:	d006      	beq.n	800bca6 <__gethex+0x34e>
 800bc98:	f8d9 3000 	ldr.w	r3, [r9]
 800bc9c:	ea4a 0a03 	orr.w	sl, sl, r3
 800bca0:	f01a 0f01 	tst.w	sl, #1
 800bca4:	d10e      	bne.n	800bcc4 <__gethex+0x36c>
 800bca6:	f047 0710 	orr.w	r7, r7, #16
 800bcaa:	e030      	b.n	800bd0e <__gethex+0x3b6>
 800bcac:	f04f 0a01 	mov.w	sl, #1
 800bcb0:	e7d0      	b.n	800bc54 <__gethex+0x2fc>
 800bcb2:	2701      	movs	r7, #1
 800bcb4:	e7e2      	b.n	800bc7c <__gethex+0x324>
 800bcb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bcb8:	f1c3 0301 	rsb	r3, r3, #1
 800bcbc:	9315      	str	r3, [sp, #84]	; 0x54
 800bcbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d0f0      	beq.n	800bca6 <__gethex+0x34e>
 800bcc4:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800bcc8:	f105 0314 	add.w	r3, r5, #20
 800bccc:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800bcd0:	eb03 010a 	add.w	r1, r3, sl
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	681a      	ldr	r2, [r3, #0]
 800bcd8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bcdc:	d01c      	beq.n	800bd18 <__gethex+0x3c0>
 800bcde:	3201      	adds	r2, #1
 800bce0:	601a      	str	r2, [r3, #0]
 800bce2:	2f02      	cmp	r7, #2
 800bce4:	f105 0314 	add.w	r3, r5, #20
 800bce8:	d138      	bne.n	800bd5c <__gethex+0x404>
 800bcea:	f8d8 2000 	ldr.w	r2, [r8]
 800bcee:	3a01      	subs	r2, #1
 800bcf0:	4296      	cmp	r6, r2
 800bcf2:	d10a      	bne.n	800bd0a <__gethex+0x3b2>
 800bcf4:	1171      	asrs	r1, r6, #5
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	f006 061f 	and.w	r6, r6, #31
 800bcfc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bd00:	fa02 f606 	lsl.w	r6, r2, r6
 800bd04:	421e      	tst	r6, r3
 800bd06:	bf18      	it	ne
 800bd08:	4617      	movne	r7, r2
 800bd0a:	f047 0720 	orr.w	r7, r7, #32
 800bd0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd10:	601d      	str	r5, [r3, #0]
 800bd12:	9b06      	ldr	r3, [sp, #24]
 800bd14:	601c      	str	r4, [r3, #0]
 800bd16:	e6a7      	b.n	800ba68 <__gethex+0x110>
 800bd18:	f843 0b04 	str.w	r0, [r3], #4
 800bd1c:	4299      	cmp	r1, r3
 800bd1e:	d8da      	bhi.n	800bcd6 <__gethex+0x37e>
 800bd20:	68ab      	ldr	r3, [r5, #8]
 800bd22:	4599      	cmp	r9, r3
 800bd24:	db12      	blt.n	800bd4c <__gethex+0x3f4>
 800bd26:	6869      	ldr	r1, [r5, #4]
 800bd28:	9802      	ldr	r0, [sp, #8]
 800bd2a:	3101      	adds	r1, #1
 800bd2c:	f000 f980 	bl	800c030 <_Balloc>
 800bd30:	692a      	ldr	r2, [r5, #16]
 800bd32:	3202      	adds	r2, #2
 800bd34:	f105 010c 	add.w	r1, r5, #12
 800bd38:	4683      	mov	fp, r0
 800bd3a:	0092      	lsls	r2, r2, #2
 800bd3c:	300c      	adds	r0, #12
 800bd3e:	f7fd f907 	bl	8008f50 <memcpy>
 800bd42:	4629      	mov	r1, r5
 800bd44:	9802      	ldr	r0, [sp, #8]
 800bd46:	f000 f9a7 	bl	800c098 <_Bfree>
 800bd4a:	465d      	mov	r5, fp
 800bd4c:	692b      	ldr	r3, [r5, #16]
 800bd4e:	1c5a      	adds	r2, r3, #1
 800bd50:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800bd54:	612a      	str	r2, [r5, #16]
 800bd56:	2201      	movs	r2, #1
 800bd58:	615a      	str	r2, [r3, #20]
 800bd5a:	e7c2      	b.n	800bce2 <__gethex+0x38a>
 800bd5c:	692a      	ldr	r2, [r5, #16]
 800bd5e:	4591      	cmp	r9, r2
 800bd60:	da0b      	bge.n	800bd7a <__gethex+0x422>
 800bd62:	2101      	movs	r1, #1
 800bd64:	4628      	mov	r0, r5
 800bd66:	f7ff fdad 	bl	800b8c4 <rshift>
 800bd6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd6e:	3401      	adds	r4, #1
 800bd70:	429c      	cmp	r4, r3
 800bd72:	f73f aedc 	bgt.w	800bb2e <__gethex+0x1d6>
 800bd76:	2701      	movs	r7, #1
 800bd78:	e7c7      	b.n	800bd0a <__gethex+0x3b2>
 800bd7a:	f016 061f 	ands.w	r6, r6, #31
 800bd7e:	d0fa      	beq.n	800bd76 <__gethex+0x41e>
 800bd80:	449a      	add	sl, r3
 800bd82:	f1c6 0620 	rsb	r6, r6, #32
 800bd86:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bd8a:	f000 fa15 	bl	800c1b8 <__hi0bits>
 800bd8e:	42b0      	cmp	r0, r6
 800bd90:	dbe7      	blt.n	800bd62 <__gethex+0x40a>
 800bd92:	e7f0      	b.n	800bd76 <__gethex+0x41e>

0800bd94 <L_shift>:
 800bd94:	f1c2 0208 	rsb	r2, r2, #8
 800bd98:	0092      	lsls	r2, r2, #2
 800bd9a:	b570      	push	{r4, r5, r6, lr}
 800bd9c:	f1c2 0620 	rsb	r6, r2, #32
 800bda0:	6843      	ldr	r3, [r0, #4]
 800bda2:	6804      	ldr	r4, [r0, #0]
 800bda4:	fa03 f506 	lsl.w	r5, r3, r6
 800bda8:	432c      	orrs	r4, r5
 800bdaa:	40d3      	lsrs	r3, r2
 800bdac:	6004      	str	r4, [r0, #0]
 800bdae:	f840 3f04 	str.w	r3, [r0, #4]!
 800bdb2:	4288      	cmp	r0, r1
 800bdb4:	d3f4      	bcc.n	800bda0 <L_shift+0xc>
 800bdb6:	bd70      	pop	{r4, r5, r6, pc}

0800bdb8 <__match>:
 800bdb8:	b530      	push	{r4, r5, lr}
 800bdba:	6803      	ldr	r3, [r0, #0]
 800bdbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	b914      	cbnz	r4, 800bdca <__match+0x12>
 800bdc4:	6003      	str	r3, [r0, #0]
 800bdc6:	2001      	movs	r0, #1
 800bdc8:	bd30      	pop	{r4, r5, pc}
 800bdca:	781a      	ldrb	r2, [r3, #0]
 800bdcc:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bdd0:	2d19      	cmp	r5, #25
 800bdd2:	bf98      	it	ls
 800bdd4:	3220      	addls	r2, #32
 800bdd6:	42a2      	cmp	r2, r4
 800bdd8:	d0f0      	beq.n	800bdbc <__match+0x4>
 800bdda:	2000      	movs	r0, #0
 800bddc:	bd30      	pop	{r4, r5, pc}

0800bdde <__hexnan>:
 800bdde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde2:	680b      	ldr	r3, [r1, #0]
 800bde4:	6801      	ldr	r1, [r0, #0]
 800bde6:	115f      	asrs	r7, r3, #5
 800bde8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800bdec:	f013 031f 	ands.w	r3, r3, #31
 800bdf0:	b087      	sub	sp, #28
 800bdf2:	bf18      	it	ne
 800bdf4:	3704      	addne	r7, #4
 800bdf6:	2500      	movs	r5, #0
 800bdf8:	1f3e      	subs	r6, r7, #4
 800bdfa:	4682      	mov	sl, r0
 800bdfc:	4690      	mov	r8, r2
 800bdfe:	9302      	str	r3, [sp, #8]
 800be00:	f847 5c04 	str.w	r5, [r7, #-4]
 800be04:	46b1      	mov	r9, r6
 800be06:	4634      	mov	r4, r6
 800be08:	9501      	str	r5, [sp, #4]
 800be0a:	46ab      	mov	fp, r5
 800be0c:	784a      	ldrb	r2, [r1, #1]
 800be0e:	1c4b      	adds	r3, r1, #1
 800be10:	9303      	str	r3, [sp, #12]
 800be12:	b342      	cbz	r2, 800be66 <__hexnan+0x88>
 800be14:	4610      	mov	r0, r2
 800be16:	9105      	str	r1, [sp, #20]
 800be18:	9204      	str	r2, [sp, #16]
 800be1a:	f7ff fd88 	bl	800b92e <__hexdig_fun>
 800be1e:	2800      	cmp	r0, #0
 800be20:	d143      	bne.n	800beaa <__hexnan+0xcc>
 800be22:	9a04      	ldr	r2, [sp, #16]
 800be24:	9905      	ldr	r1, [sp, #20]
 800be26:	2a20      	cmp	r2, #32
 800be28:	d818      	bhi.n	800be5c <__hexnan+0x7e>
 800be2a:	9b01      	ldr	r3, [sp, #4]
 800be2c:	459b      	cmp	fp, r3
 800be2e:	dd13      	ble.n	800be58 <__hexnan+0x7a>
 800be30:	454c      	cmp	r4, r9
 800be32:	d206      	bcs.n	800be42 <__hexnan+0x64>
 800be34:	2d07      	cmp	r5, #7
 800be36:	dc04      	bgt.n	800be42 <__hexnan+0x64>
 800be38:	462a      	mov	r2, r5
 800be3a:	4649      	mov	r1, r9
 800be3c:	4620      	mov	r0, r4
 800be3e:	f7ff ffa9 	bl	800bd94 <L_shift>
 800be42:	4544      	cmp	r4, r8
 800be44:	d944      	bls.n	800bed0 <__hexnan+0xf2>
 800be46:	2300      	movs	r3, #0
 800be48:	f1a4 0904 	sub.w	r9, r4, #4
 800be4c:	f844 3c04 	str.w	r3, [r4, #-4]
 800be50:	f8cd b004 	str.w	fp, [sp, #4]
 800be54:	464c      	mov	r4, r9
 800be56:	461d      	mov	r5, r3
 800be58:	9903      	ldr	r1, [sp, #12]
 800be5a:	e7d7      	b.n	800be0c <__hexnan+0x2e>
 800be5c:	2a29      	cmp	r2, #41	; 0x29
 800be5e:	d14a      	bne.n	800bef6 <__hexnan+0x118>
 800be60:	3102      	adds	r1, #2
 800be62:	f8ca 1000 	str.w	r1, [sl]
 800be66:	f1bb 0f00 	cmp.w	fp, #0
 800be6a:	d044      	beq.n	800bef6 <__hexnan+0x118>
 800be6c:	454c      	cmp	r4, r9
 800be6e:	d206      	bcs.n	800be7e <__hexnan+0xa0>
 800be70:	2d07      	cmp	r5, #7
 800be72:	dc04      	bgt.n	800be7e <__hexnan+0xa0>
 800be74:	462a      	mov	r2, r5
 800be76:	4649      	mov	r1, r9
 800be78:	4620      	mov	r0, r4
 800be7a:	f7ff ff8b 	bl	800bd94 <L_shift>
 800be7e:	4544      	cmp	r4, r8
 800be80:	d928      	bls.n	800bed4 <__hexnan+0xf6>
 800be82:	4643      	mov	r3, r8
 800be84:	f854 2b04 	ldr.w	r2, [r4], #4
 800be88:	f843 2b04 	str.w	r2, [r3], #4
 800be8c:	42a6      	cmp	r6, r4
 800be8e:	d2f9      	bcs.n	800be84 <__hexnan+0xa6>
 800be90:	2200      	movs	r2, #0
 800be92:	f843 2b04 	str.w	r2, [r3], #4
 800be96:	429e      	cmp	r6, r3
 800be98:	d2fb      	bcs.n	800be92 <__hexnan+0xb4>
 800be9a:	6833      	ldr	r3, [r6, #0]
 800be9c:	b91b      	cbnz	r3, 800bea6 <__hexnan+0xc8>
 800be9e:	4546      	cmp	r6, r8
 800bea0:	d127      	bne.n	800bef2 <__hexnan+0x114>
 800bea2:	2301      	movs	r3, #1
 800bea4:	6033      	str	r3, [r6, #0]
 800bea6:	2005      	movs	r0, #5
 800bea8:	e026      	b.n	800bef8 <__hexnan+0x11a>
 800beaa:	3501      	adds	r5, #1
 800beac:	2d08      	cmp	r5, #8
 800beae:	f10b 0b01 	add.w	fp, fp, #1
 800beb2:	dd06      	ble.n	800bec2 <__hexnan+0xe4>
 800beb4:	4544      	cmp	r4, r8
 800beb6:	d9cf      	bls.n	800be58 <__hexnan+0x7a>
 800beb8:	2300      	movs	r3, #0
 800beba:	f844 3c04 	str.w	r3, [r4, #-4]
 800bebe:	2501      	movs	r5, #1
 800bec0:	3c04      	subs	r4, #4
 800bec2:	6822      	ldr	r2, [r4, #0]
 800bec4:	f000 000f 	and.w	r0, r0, #15
 800bec8:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800becc:	6020      	str	r0, [r4, #0]
 800bece:	e7c3      	b.n	800be58 <__hexnan+0x7a>
 800bed0:	2508      	movs	r5, #8
 800bed2:	e7c1      	b.n	800be58 <__hexnan+0x7a>
 800bed4:	9b02      	ldr	r3, [sp, #8]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d0df      	beq.n	800be9a <__hexnan+0xbc>
 800beda:	f04f 32ff 	mov.w	r2, #4294967295
 800bede:	f1c3 0320 	rsb	r3, r3, #32
 800bee2:	fa22 f303 	lsr.w	r3, r2, r3
 800bee6:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800beea:	401a      	ands	r2, r3
 800beec:	f847 2c04 	str.w	r2, [r7, #-4]
 800bef0:	e7d3      	b.n	800be9a <__hexnan+0xbc>
 800bef2:	3e04      	subs	r6, #4
 800bef4:	e7d1      	b.n	800be9a <__hexnan+0xbc>
 800bef6:	2004      	movs	r0, #4
 800bef8:	b007      	add	sp, #28
 800befa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800befe <__locale_ctype_ptr_l>:
 800befe:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800bf02:	4770      	bx	lr

0800bf04 <__localeconv_l>:
 800bf04:	30f0      	adds	r0, #240	; 0xf0
 800bf06:	4770      	bx	lr

0800bf08 <_localeconv_r>:
 800bf08:	4b04      	ldr	r3, [pc, #16]	; (800bf1c <_localeconv_r+0x14>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	6a18      	ldr	r0, [r3, #32]
 800bf0e:	4b04      	ldr	r3, [pc, #16]	; (800bf20 <_localeconv_r+0x18>)
 800bf10:	2800      	cmp	r0, #0
 800bf12:	bf08      	it	eq
 800bf14:	4618      	moveq	r0, r3
 800bf16:	30f0      	adds	r0, #240	; 0xf0
 800bf18:	4770      	bx	lr
 800bf1a:	bf00      	nop
 800bf1c:	2000000c 	.word	0x2000000c
 800bf20:	20000070 	.word	0x20000070

0800bf24 <__swhatbuf_r>:
 800bf24:	b570      	push	{r4, r5, r6, lr}
 800bf26:	460e      	mov	r6, r1
 800bf28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf2c:	2900      	cmp	r1, #0
 800bf2e:	b090      	sub	sp, #64	; 0x40
 800bf30:	4614      	mov	r4, r2
 800bf32:	461d      	mov	r5, r3
 800bf34:	da07      	bge.n	800bf46 <__swhatbuf_r+0x22>
 800bf36:	2300      	movs	r3, #0
 800bf38:	602b      	str	r3, [r5, #0]
 800bf3a:	89b3      	ldrh	r3, [r6, #12]
 800bf3c:	061a      	lsls	r2, r3, #24
 800bf3e:	d410      	bmi.n	800bf62 <__swhatbuf_r+0x3e>
 800bf40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf44:	e00e      	b.n	800bf64 <__swhatbuf_r+0x40>
 800bf46:	aa01      	add	r2, sp, #4
 800bf48:	f001 f83c 	bl	800cfc4 <_fstat_r>
 800bf4c:	2800      	cmp	r0, #0
 800bf4e:	dbf2      	blt.n	800bf36 <__swhatbuf_r+0x12>
 800bf50:	9a02      	ldr	r2, [sp, #8]
 800bf52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bf56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bf5a:	425a      	negs	r2, r3
 800bf5c:	415a      	adcs	r2, r3
 800bf5e:	602a      	str	r2, [r5, #0]
 800bf60:	e7ee      	b.n	800bf40 <__swhatbuf_r+0x1c>
 800bf62:	2340      	movs	r3, #64	; 0x40
 800bf64:	2000      	movs	r0, #0
 800bf66:	6023      	str	r3, [r4, #0]
 800bf68:	b010      	add	sp, #64	; 0x40
 800bf6a:	bd70      	pop	{r4, r5, r6, pc}

0800bf6c <__smakebuf_r>:
 800bf6c:	898b      	ldrh	r3, [r1, #12]
 800bf6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf70:	079d      	lsls	r5, r3, #30
 800bf72:	4606      	mov	r6, r0
 800bf74:	460c      	mov	r4, r1
 800bf76:	d507      	bpl.n	800bf88 <__smakebuf_r+0x1c>
 800bf78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bf7c:	6023      	str	r3, [r4, #0]
 800bf7e:	6123      	str	r3, [r4, #16]
 800bf80:	2301      	movs	r3, #1
 800bf82:	6163      	str	r3, [r4, #20]
 800bf84:	b002      	add	sp, #8
 800bf86:	bd70      	pop	{r4, r5, r6, pc}
 800bf88:	ab01      	add	r3, sp, #4
 800bf8a:	466a      	mov	r2, sp
 800bf8c:	f7ff ffca 	bl	800bf24 <__swhatbuf_r>
 800bf90:	9900      	ldr	r1, [sp, #0]
 800bf92:	4605      	mov	r5, r0
 800bf94:	4630      	mov	r0, r6
 800bf96:	f000 fc93 	bl	800c8c0 <_malloc_r>
 800bf9a:	b948      	cbnz	r0, 800bfb0 <__smakebuf_r+0x44>
 800bf9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfa0:	059a      	lsls	r2, r3, #22
 800bfa2:	d4ef      	bmi.n	800bf84 <__smakebuf_r+0x18>
 800bfa4:	f023 0303 	bic.w	r3, r3, #3
 800bfa8:	f043 0302 	orr.w	r3, r3, #2
 800bfac:	81a3      	strh	r3, [r4, #12]
 800bfae:	e7e3      	b.n	800bf78 <__smakebuf_r+0xc>
 800bfb0:	4b0d      	ldr	r3, [pc, #52]	; (800bfe8 <__smakebuf_r+0x7c>)
 800bfb2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bfb4:	89a3      	ldrh	r3, [r4, #12]
 800bfb6:	6020      	str	r0, [r4, #0]
 800bfb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfbc:	81a3      	strh	r3, [r4, #12]
 800bfbe:	9b00      	ldr	r3, [sp, #0]
 800bfc0:	6163      	str	r3, [r4, #20]
 800bfc2:	9b01      	ldr	r3, [sp, #4]
 800bfc4:	6120      	str	r0, [r4, #16]
 800bfc6:	b15b      	cbz	r3, 800bfe0 <__smakebuf_r+0x74>
 800bfc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfcc:	4630      	mov	r0, r6
 800bfce:	f001 f80b 	bl	800cfe8 <_isatty_r>
 800bfd2:	b128      	cbz	r0, 800bfe0 <__smakebuf_r+0x74>
 800bfd4:	89a3      	ldrh	r3, [r4, #12]
 800bfd6:	f023 0303 	bic.w	r3, r3, #3
 800bfda:	f043 0301 	orr.w	r3, r3, #1
 800bfde:	81a3      	strh	r3, [r4, #12]
 800bfe0:	89a3      	ldrh	r3, [r4, #12]
 800bfe2:	431d      	orrs	r5, r3
 800bfe4:	81a5      	strh	r5, [r4, #12]
 800bfe6:	e7cd      	b.n	800bf84 <__smakebuf_r+0x18>
 800bfe8:	0800b731 	.word	0x0800b731

0800bfec <malloc>:
 800bfec:	4b02      	ldr	r3, [pc, #8]	; (800bff8 <malloc+0xc>)
 800bfee:	4601      	mov	r1, r0
 800bff0:	6818      	ldr	r0, [r3, #0]
 800bff2:	f000 bc65 	b.w	800c8c0 <_malloc_r>
 800bff6:	bf00      	nop
 800bff8:	2000000c 	.word	0x2000000c

0800bffc <__ascii_mbtowc>:
 800bffc:	b082      	sub	sp, #8
 800bffe:	b901      	cbnz	r1, 800c002 <__ascii_mbtowc+0x6>
 800c000:	a901      	add	r1, sp, #4
 800c002:	b142      	cbz	r2, 800c016 <__ascii_mbtowc+0x1a>
 800c004:	b14b      	cbz	r3, 800c01a <__ascii_mbtowc+0x1e>
 800c006:	7813      	ldrb	r3, [r2, #0]
 800c008:	600b      	str	r3, [r1, #0]
 800c00a:	7812      	ldrb	r2, [r2, #0]
 800c00c:	1c10      	adds	r0, r2, #0
 800c00e:	bf18      	it	ne
 800c010:	2001      	movne	r0, #1
 800c012:	b002      	add	sp, #8
 800c014:	4770      	bx	lr
 800c016:	4610      	mov	r0, r2
 800c018:	e7fb      	b.n	800c012 <__ascii_mbtowc+0x16>
 800c01a:	f06f 0001 	mvn.w	r0, #1
 800c01e:	e7f8      	b.n	800c012 <__ascii_mbtowc+0x16>

0800c020 <memset>:
 800c020:	4402      	add	r2, r0
 800c022:	4603      	mov	r3, r0
 800c024:	4293      	cmp	r3, r2
 800c026:	d100      	bne.n	800c02a <memset+0xa>
 800c028:	4770      	bx	lr
 800c02a:	f803 1b01 	strb.w	r1, [r3], #1
 800c02e:	e7f9      	b.n	800c024 <memset+0x4>

0800c030 <_Balloc>:
 800c030:	b570      	push	{r4, r5, r6, lr}
 800c032:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c034:	4604      	mov	r4, r0
 800c036:	460e      	mov	r6, r1
 800c038:	b93d      	cbnz	r5, 800c04a <_Balloc+0x1a>
 800c03a:	2010      	movs	r0, #16
 800c03c:	f7ff ffd6 	bl	800bfec <malloc>
 800c040:	6260      	str	r0, [r4, #36]	; 0x24
 800c042:	6045      	str	r5, [r0, #4]
 800c044:	6085      	str	r5, [r0, #8]
 800c046:	6005      	str	r5, [r0, #0]
 800c048:	60c5      	str	r5, [r0, #12]
 800c04a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c04c:	68eb      	ldr	r3, [r5, #12]
 800c04e:	b183      	cbz	r3, 800c072 <_Balloc+0x42>
 800c050:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c052:	68db      	ldr	r3, [r3, #12]
 800c054:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c058:	b9b8      	cbnz	r0, 800c08a <_Balloc+0x5a>
 800c05a:	2101      	movs	r1, #1
 800c05c:	fa01 f506 	lsl.w	r5, r1, r6
 800c060:	1d6a      	adds	r2, r5, #5
 800c062:	0092      	lsls	r2, r2, #2
 800c064:	4620      	mov	r0, r4
 800c066:	f000 fbcf 	bl	800c808 <_calloc_r>
 800c06a:	b160      	cbz	r0, 800c086 <_Balloc+0x56>
 800c06c:	6046      	str	r6, [r0, #4]
 800c06e:	6085      	str	r5, [r0, #8]
 800c070:	e00e      	b.n	800c090 <_Balloc+0x60>
 800c072:	2221      	movs	r2, #33	; 0x21
 800c074:	2104      	movs	r1, #4
 800c076:	4620      	mov	r0, r4
 800c078:	f000 fbc6 	bl	800c808 <_calloc_r>
 800c07c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c07e:	60e8      	str	r0, [r5, #12]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d1e4      	bne.n	800c050 <_Balloc+0x20>
 800c086:	2000      	movs	r0, #0
 800c088:	bd70      	pop	{r4, r5, r6, pc}
 800c08a:	6802      	ldr	r2, [r0, #0]
 800c08c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c090:	2300      	movs	r3, #0
 800c092:	6103      	str	r3, [r0, #16]
 800c094:	60c3      	str	r3, [r0, #12]
 800c096:	bd70      	pop	{r4, r5, r6, pc}

0800c098 <_Bfree>:
 800c098:	b570      	push	{r4, r5, r6, lr}
 800c09a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c09c:	4606      	mov	r6, r0
 800c09e:	460d      	mov	r5, r1
 800c0a0:	b93c      	cbnz	r4, 800c0b2 <_Bfree+0x1a>
 800c0a2:	2010      	movs	r0, #16
 800c0a4:	f7ff ffa2 	bl	800bfec <malloc>
 800c0a8:	6270      	str	r0, [r6, #36]	; 0x24
 800c0aa:	6044      	str	r4, [r0, #4]
 800c0ac:	6084      	str	r4, [r0, #8]
 800c0ae:	6004      	str	r4, [r0, #0]
 800c0b0:	60c4      	str	r4, [r0, #12]
 800c0b2:	b13d      	cbz	r5, 800c0c4 <_Bfree+0x2c>
 800c0b4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c0b6:	686a      	ldr	r2, [r5, #4]
 800c0b8:	68db      	ldr	r3, [r3, #12]
 800c0ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0be:	6029      	str	r1, [r5, #0]
 800c0c0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c0c4:	bd70      	pop	{r4, r5, r6, pc}

0800c0c6 <__multadd>:
 800c0c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0ca:	690d      	ldr	r5, [r1, #16]
 800c0cc:	461f      	mov	r7, r3
 800c0ce:	4606      	mov	r6, r0
 800c0d0:	460c      	mov	r4, r1
 800c0d2:	f101 0e14 	add.w	lr, r1, #20
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	f8de 0000 	ldr.w	r0, [lr]
 800c0dc:	b281      	uxth	r1, r0
 800c0de:	fb02 7101 	mla	r1, r2, r1, r7
 800c0e2:	0c0f      	lsrs	r7, r1, #16
 800c0e4:	0c00      	lsrs	r0, r0, #16
 800c0e6:	fb02 7000 	mla	r0, r2, r0, r7
 800c0ea:	b289      	uxth	r1, r1
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c0f2:	429d      	cmp	r5, r3
 800c0f4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c0f8:	f84e 1b04 	str.w	r1, [lr], #4
 800c0fc:	dcec      	bgt.n	800c0d8 <__multadd+0x12>
 800c0fe:	b1d7      	cbz	r7, 800c136 <__multadd+0x70>
 800c100:	68a3      	ldr	r3, [r4, #8]
 800c102:	429d      	cmp	r5, r3
 800c104:	db12      	blt.n	800c12c <__multadd+0x66>
 800c106:	6861      	ldr	r1, [r4, #4]
 800c108:	4630      	mov	r0, r6
 800c10a:	3101      	adds	r1, #1
 800c10c:	f7ff ff90 	bl	800c030 <_Balloc>
 800c110:	6922      	ldr	r2, [r4, #16]
 800c112:	3202      	adds	r2, #2
 800c114:	f104 010c 	add.w	r1, r4, #12
 800c118:	4680      	mov	r8, r0
 800c11a:	0092      	lsls	r2, r2, #2
 800c11c:	300c      	adds	r0, #12
 800c11e:	f7fc ff17 	bl	8008f50 <memcpy>
 800c122:	4621      	mov	r1, r4
 800c124:	4630      	mov	r0, r6
 800c126:	f7ff ffb7 	bl	800c098 <_Bfree>
 800c12a:	4644      	mov	r4, r8
 800c12c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c130:	3501      	adds	r5, #1
 800c132:	615f      	str	r7, [r3, #20]
 800c134:	6125      	str	r5, [r4, #16]
 800c136:	4620      	mov	r0, r4
 800c138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c13c <__s2b>:
 800c13c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c140:	460c      	mov	r4, r1
 800c142:	4615      	mov	r5, r2
 800c144:	461f      	mov	r7, r3
 800c146:	2209      	movs	r2, #9
 800c148:	3308      	adds	r3, #8
 800c14a:	4606      	mov	r6, r0
 800c14c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c150:	2100      	movs	r1, #0
 800c152:	2201      	movs	r2, #1
 800c154:	429a      	cmp	r2, r3
 800c156:	db20      	blt.n	800c19a <__s2b+0x5e>
 800c158:	4630      	mov	r0, r6
 800c15a:	f7ff ff69 	bl	800c030 <_Balloc>
 800c15e:	9b08      	ldr	r3, [sp, #32]
 800c160:	6143      	str	r3, [r0, #20]
 800c162:	2d09      	cmp	r5, #9
 800c164:	f04f 0301 	mov.w	r3, #1
 800c168:	6103      	str	r3, [r0, #16]
 800c16a:	dd19      	ble.n	800c1a0 <__s2b+0x64>
 800c16c:	f104 0909 	add.w	r9, r4, #9
 800c170:	46c8      	mov	r8, r9
 800c172:	442c      	add	r4, r5
 800c174:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c178:	4601      	mov	r1, r0
 800c17a:	3b30      	subs	r3, #48	; 0x30
 800c17c:	220a      	movs	r2, #10
 800c17e:	4630      	mov	r0, r6
 800c180:	f7ff ffa1 	bl	800c0c6 <__multadd>
 800c184:	45a0      	cmp	r8, r4
 800c186:	d1f5      	bne.n	800c174 <__s2b+0x38>
 800c188:	f1a5 0408 	sub.w	r4, r5, #8
 800c18c:	444c      	add	r4, r9
 800c18e:	1b2d      	subs	r5, r5, r4
 800c190:	1963      	adds	r3, r4, r5
 800c192:	42bb      	cmp	r3, r7
 800c194:	db07      	blt.n	800c1a6 <__s2b+0x6a>
 800c196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c19a:	0052      	lsls	r2, r2, #1
 800c19c:	3101      	adds	r1, #1
 800c19e:	e7d9      	b.n	800c154 <__s2b+0x18>
 800c1a0:	340a      	adds	r4, #10
 800c1a2:	2509      	movs	r5, #9
 800c1a4:	e7f3      	b.n	800c18e <__s2b+0x52>
 800c1a6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c1aa:	4601      	mov	r1, r0
 800c1ac:	3b30      	subs	r3, #48	; 0x30
 800c1ae:	220a      	movs	r2, #10
 800c1b0:	4630      	mov	r0, r6
 800c1b2:	f7ff ff88 	bl	800c0c6 <__multadd>
 800c1b6:	e7eb      	b.n	800c190 <__s2b+0x54>

0800c1b8 <__hi0bits>:
 800c1b8:	0c02      	lsrs	r2, r0, #16
 800c1ba:	0412      	lsls	r2, r2, #16
 800c1bc:	4603      	mov	r3, r0
 800c1be:	b9b2      	cbnz	r2, 800c1ee <__hi0bits+0x36>
 800c1c0:	0403      	lsls	r3, r0, #16
 800c1c2:	2010      	movs	r0, #16
 800c1c4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c1c8:	bf04      	itt	eq
 800c1ca:	021b      	lsleq	r3, r3, #8
 800c1cc:	3008      	addeq	r0, #8
 800c1ce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c1d2:	bf04      	itt	eq
 800c1d4:	011b      	lsleq	r3, r3, #4
 800c1d6:	3004      	addeq	r0, #4
 800c1d8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c1dc:	bf04      	itt	eq
 800c1de:	009b      	lsleq	r3, r3, #2
 800c1e0:	3002      	addeq	r0, #2
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	db06      	blt.n	800c1f4 <__hi0bits+0x3c>
 800c1e6:	005b      	lsls	r3, r3, #1
 800c1e8:	d503      	bpl.n	800c1f2 <__hi0bits+0x3a>
 800c1ea:	3001      	adds	r0, #1
 800c1ec:	4770      	bx	lr
 800c1ee:	2000      	movs	r0, #0
 800c1f0:	e7e8      	b.n	800c1c4 <__hi0bits+0xc>
 800c1f2:	2020      	movs	r0, #32
 800c1f4:	4770      	bx	lr

0800c1f6 <__lo0bits>:
 800c1f6:	6803      	ldr	r3, [r0, #0]
 800c1f8:	f013 0207 	ands.w	r2, r3, #7
 800c1fc:	4601      	mov	r1, r0
 800c1fe:	d00b      	beq.n	800c218 <__lo0bits+0x22>
 800c200:	07da      	lsls	r2, r3, #31
 800c202:	d423      	bmi.n	800c24c <__lo0bits+0x56>
 800c204:	0798      	lsls	r0, r3, #30
 800c206:	bf49      	itett	mi
 800c208:	085b      	lsrmi	r3, r3, #1
 800c20a:	089b      	lsrpl	r3, r3, #2
 800c20c:	2001      	movmi	r0, #1
 800c20e:	600b      	strmi	r3, [r1, #0]
 800c210:	bf5c      	itt	pl
 800c212:	600b      	strpl	r3, [r1, #0]
 800c214:	2002      	movpl	r0, #2
 800c216:	4770      	bx	lr
 800c218:	b298      	uxth	r0, r3
 800c21a:	b9a8      	cbnz	r0, 800c248 <__lo0bits+0x52>
 800c21c:	0c1b      	lsrs	r3, r3, #16
 800c21e:	2010      	movs	r0, #16
 800c220:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c224:	bf04      	itt	eq
 800c226:	0a1b      	lsreq	r3, r3, #8
 800c228:	3008      	addeq	r0, #8
 800c22a:	071a      	lsls	r2, r3, #28
 800c22c:	bf04      	itt	eq
 800c22e:	091b      	lsreq	r3, r3, #4
 800c230:	3004      	addeq	r0, #4
 800c232:	079a      	lsls	r2, r3, #30
 800c234:	bf04      	itt	eq
 800c236:	089b      	lsreq	r3, r3, #2
 800c238:	3002      	addeq	r0, #2
 800c23a:	07da      	lsls	r2, r3, #31
 800c23c:	d402      	bmi.n	800c244 <__lo0bits+0x4e>
 800c23e:	085b      	lsrs	r3, r3, #1
 800c240:	d006      	beq.n	800c250 <__lo0bits+0x5a>
 800c242:	3001      	adds	r0, #1
 800c244:	600b      	str	r3, [r1, #0]
 800c246:	4770      	bx	lr
 800c248:	4610      	mov	r0, r2
 800c24a:	e7e9      	b.n	800c220 <__lo0bits+0x2a>
 800c24c:	2000      	movs	r0, #0
 800c24e:	4770      	bx	lr
 800c250:	2020      	movs	r0, #32
 800c252:	4770      	bx	lr

0800c254 <__i2b>:
 800c254:	b510      	push	{r4, lr}
 800c256:	460c      	mov	r4, r1
 800c258:	2101      	movs	r1, #1
 800c25a:	f7ff fee9 	bl	800c030 <_Balloc>
 800c25e:	2201      	movs	r2, #1
 800c260:	6144      	str	r4, [r0, #20]
 800c262:	6102      	str	r2, [r0, #16]
 800c264:	bd10      	pop	{r4, pc}

0800c266 <__multiply>:
 800c266:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c26a:	4614      	mov	r4, r2
 800c26c:	690a      	ldr	r2, [r1, #16]
 800c26e:	6923      	ldr	r3, [r4, #16]
 800c270:	429a      	cmp	r2, r3
 800c272:	bfb8      	it	lt
 800c274:	460b      	movlt	r3, r1
 800c276:	4689      	mov	r9, r1
 800c278:	bfbc      	itt	lt
 800c27a:	46a1      	movlt	r9, r4
 800c27c:	461c      	movlt	r4, r3
 800c27e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c282:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c286:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c28a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c28e:	eb07 060a 	add.w	r6, r7, sl
 800c292:	429e      	cmp	r6, r3
 800c294:	bfc8      	it	gt
 800c296:	3101      	addgt	r1, #1
 800c298:	f7ff feca 	bl	800c030 <_Balloc>
 800c29c:	f100 0514 	add.w	r5, r0, #20
 800c2a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c2a4:	462b      	mov	r3, r5
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	4543      	cmp	r3, r8
 800c2aa:	d316      	bcc.n	800c2da <__multiply+0x74>
 800c2ac:	f104 0214 	add.w	r2, r4, #20
 800c2b0:	f109 0114 	add.w	r1, r9, #20
 800c2b4:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800c2b8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c2bc:	9301      	str	r3, [sp, #4]
 800c2be:	9c01      	ldr	r4, [sp, #4]
 800c2c0:	4294      	cmp	r4, r2
 800c2c2:	4613      	mov	r3, r2
 800c2c4:	d80c      	bhi.n	800c2e0 <__multiply+0x7a>
 800c2c6:	2e00      	cmp	r6, #0
 800c2c8:	dd03      	ble.n	800c2d2 <__multiply+0x6c>
 800c2ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d054      	beq.n	800c37c <__multiply+0x116>
 800c2d2:	6106      	str	r6, [r0, #16]
 800c2d4:	b003      	add	sp, #12
 800c2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2da:	f843 2b04 	str.w	r2, [r3], #4
 800c2de:	e7e3      	b.n	800c2a8 <__multiply+0x42>
 800c2e0:	f8b3 a000 	ldrh.w	sl, [r3]
 800c2e4:	3204      	adds	r2, #4
 800c2e6:	f1ba 0f00 	cmp.w	sl, #0
 800c2ea:	d020      	beq.n	800c32e <__multiply+0xc8>
 800c2ec:	46ae      	mov	lr, r5
 800c2ee:	4689      	mov	r9, r1
 800c2f0:	f04f 0c00 	mov.w	ip, #0
 800c2f4:	f859 4b04 	ldr.w	r4, [r9], #4
 800c2f8:	f8be b000 	ldrh.w	fp, [lr]
 800c2fc:	b2a3      	uxth	r3, r4
 800c2fe:	fb0a b303 	mla	r3, sl, r3, fp
 800c302:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800c306:	f8de 4000 	ldr.w	r4, [lr]
 800c30a:	4463      	add	r3, ip
 800c30c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c310:	fb0a c40b 	mla	r4, sl, fp, ip
 800c314:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c318:	b29b      	uxth	r3, r3
 800c31a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c31e:	454f      	cmp	r7, r9
 800c320:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c324:	f84e 3b04 	str.w	r3, [lr], #4
 800c328:	d8e4      	bhi.n	800c2f4 <__multiply+0x8e>
 800c32a:	f8ce c000 	str.w	ip, [lr]
 800c32e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800c332:	f1b9 0f00 	cmp.w	r9, #0
 800c336:	d01f      	beq.n	800c378 <__multiply+0x112>
 800c338:	682b      	ldr	r3, [r5, #0]
 800c33a:	46ae      	mov	lr, r5
 800c33c:	468c      	mov	ip, r1
 800c33e:	f04f 0a00 	mov.w	sl, #0
 800c342:	f8bc 4000 	ldrh.w	r4, [ip]
 800c346:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c34a:	fb09 b404 	mla	r4, r9, r4, fp
 800c34e:	44a2      	add	sl, r4
 800c350:	b29b      	uxth	r3, r3
 800c352:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800c356:	f84e 3b04 	str.w	r3, [lr], #4
 800c35a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c35e:	f8be 4000 	ldrh.w	r4, [lr]
 800c362:	0c1b      	lsrs	r3, r3, #16
 800c364:	fb09 4303 	mla	r3, r9, r3, r4
 800c368:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800c36c:	4567      	cmp	r7, ip
 800c36e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c372:	d8e6      	bhi.n	800c342 <__multiply+0xdc>
 800c374:	f8ce 3000 	str.w	r3, [lr]
 800c378:	3504      	adds	r5, #4
 800c37a:	e7a0      	b.n	800c2be <__multiply+0x58>
 800c37c:	3e01      	subs	r6, #1
 800c37e:	e7a2      	b.n	800c2c6 <__multiply+0x60>

0800c380 <__pow5mult>:
 800c380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c384:	4615      	mov	r5, r2
 800c386:	f012 0203 	ands.w	r2, r2, #3
 800c38a:	4606      	mov	r6, r0
 800c38c:	460f      	mov	r7, r1
 800c38e:	d007      	beq.n	800c3a0 <__pow5mult+0x20>
 800c390:	3a01      	subs	r2, #1
 800c392:	4c21      	ldr	r4, [pc, #132]	; (800c418 <__pow5mult+0x98>)
 800c394:	2300      	movs	r3, #0
 800c396:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c39a:	f7ff fe94 	bl	800c0c6 <__multadd>
 800c39e:	4607      	mov	r7, r0
 800c3a0:	10ad      	asrs	r5, r5, #2
 800c3a2:	d035      	beq.n	800c410 <__pow5mult+0x90>
 800c3a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c3a6:	b93c      	cbnz	r4, 800c3b8 <__pow5mult+0x38>
 800c3a8:	2010      	movs	r0, #16
 800c3aa:	f7ff fe1f 	bl	800bfec <malloc>
 800c3ae:	6270      	str	r0, [r6, #36]	; 0x24
 800c3b0:	6044      	str	r4, [r0, #4]
 800c3b2:	6084      	str	r4, [r0, #8]
 800c3b4:	6004      	str	r4, [r0, #0]
 800c3b6:	60c4      	str	r4, [r0, #12]
 800c3b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c3bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3c0:	b94c      	cbnz	r4, 800c3d6 <__pow5mult+0x56>
 800c3c2:	f240 2171 	movw	r1, #625	; 0x271
 800c3c6:	4630      	mov	r0, r6
 800c3c8:	f7ff ff44 	bl	800c254 <__i2b>
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	6003      	str	r3, [r0, #0]
 800c3d6:	f04f 0800 	mov.w	r8, #0
 800c3da:	07eb      	lsls	r3, r5, #31
 800c3dc:	d50a      	bpl.n	800c3f4 <__pow5mult+0x74>
 800c3de:	4639      	mov	r1, r7
 800c3e0:	4622      	mov	r2, r4
 800c3e2:	4630      	mov	r0, r6
 800c3e4:	f7ff ff3f 	bl	800c266 <__multiply>
 800c3e8:	4639      	mov	r1, r7
 800c3ea:	4681      	mov	r9, r0
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	f7ff fe53 	bl	800c098 <_Bfree>
 800c3f2:	464f      	mov	r7, r9
 800c3f4:	106d      	asrs	r5, r5, #1
 800c3f6:	d00b      	beq.n	800c410 <__pow5mult+0x90>
 800c3f8:	6820      	ldr	r0, [r4, #0]
 800c3fa:	b938      	cbnz	r0, 800c40c <__pow5mult+0x8c>
 800c3fc:	4622      	mov	r2, r4
 800c3fe:	4621      	mov	r1, r4
 800c400:	4630      	mov	r0, r6
 800c402:	f7ff ff30 	bl	800c266 <__multiply>
 800c406:	6020      	str	r0, [r4, #0]
 800c408:	f8c0 8000 	str.w	r8, [r0]
 800c40c:	4604      	mov	r4, r0
 800c40e:	e7e4      	b.n	800c3da <__pow5mult+0x5a>
 800c410:	4638      	mov	r0, r7
 800c412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c416:	bf00      	nop
 800c418:	0800d658 	.word	0x0800d658

0800c41c <__lshift>:
 800c41c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c420:	460c      	mov	r4, r1
 800c422:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c426:	6923      	ldr	r3, [r4, #16]
 800c428:	6849      	ldr	r1, [r1, #4]
 800c42a:	eb0a 0903 	add.w	r9, sl, r3
 800c42e:	68a3      	ldr	r3, [r4, #8]
 800c430:	4607      	mov	r7, r0
 800c432:	4616      	mov	r6, r2
 800c434:	f109 0501 	add.w	r5, r9, #1
 800c438:	42ab      	cmp	r3, r5
 800c43a:	db31      	blt.n	800c4a0 <__lshift+0x84>
 800c43c:	4638      	mov	r0, r7
 800c43e:	f7ff fdf7 	bl	800c030 <_Balloc>
 800c442:	2200      	movs	r2, #0
 800c444:	4680      	mov	r8, r0
 800c446:	f100 0314 	add.w	r3, r0, #20
 800c44a:	4611      	mov	r1, r2
 800c44c:	4552      	cmp	r2, sl
 800c44e:	db2a      	blt.n	800c4a6 <__lshift+0x8a>
 800c450:	6920      	ldr	r0, [r4, #16]
 800c452:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c456:	f104 0114 	add.w	r1, r4, #20
 800c45a:	f016 021f 	ands.w	r2, r6, #31
 800c45e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800c462:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800c466:	d022      	beq.n	800c4ae <__lshift+0x92>
 800c468:	f1c2 0c20 	rsb	ip, r2, #32
 800c46c:	2000      	movs	r0, #0
 800c46e:	680e      	ldr	r6, [r1, #0]
 800c470:	4096      	lsls	r6, r2
 800c472:	4330      	orrs	r0, r6
 800c474:	f843 0b04 	str.w	r0, [r3], #4
 800c478:	f851 0b04 	ldr.w	r0, [r1], #4
 800c47c:	458e      	cmp	lr, r1
 800c47e:	fa20 f00c 	lsr.w	r0, r0, ip
 800c482:	d8f4      	bhi.n	800c46e <__lshift+0x52>
 800c484:	6018      	str	r0, [r3, #0]
 800c486:	b108      	cbz	r0, 800c48c <__lshift+0x70>
 800c488:	f109 0502 	add.w	r5, r9, #2
 800c48c:	3d01      	subs	r5, #1
 800c48e:	4638      	mov	r0, r7
 800c490:	f8c8 5010 	str.w	r5, [r8, #16]
 800c494:	4621      	mov	r1, r4
 800c496:	f7ff fdff 	bl	800c098 <_Bfree>
 800c49a:	4640      	mov	r0, r8
 800c49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4a0:	3101      	adds	r1, #1
 800c4a2:	005b      	lsls	r3, r3, #1
 800c4a4:	e7c8      	b.n	800c438 <__lshift+0x1c>
 800c4a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c4aa:	3201      	adds	r2, #1
 800c4ac:	e7ce      	b.n	800c44c <__lshift+0x30>
 800c4ae:	3b04      	subs	r3, #4
 800c4b0:	f851 2b04 	ldr.w	r2, [r1], #4
 800c4b4:	f843 2f04 	str.w	r2, [r3, #4]!
 800c4b8:	458e      	cmp	lr, r1
 800c4ba:	d8f9      	bhi.n	800c4b0 <__lshift+0x94>
 800c4bc:	e7e6      	b.n	800c48c <__lshift+0x70>

0800c4be <__mcmp>:
 800c4be:	6903      	ldr	r3, [r0, #16]
 800c4c0:	690a      	ldr	r2, [r1, #16]
 800c4c2:	1a9b      	subs	r3, r3, r2
 800c4c4:	b530      	push	{r4, r5, lr}
 800c4c6:	d10c      	bne.n	800c4e2 <__mcmp+0x24>
 800c4c8:	0092      	lsls	r2, r2, #2
 800c4ca:	3014      	adds	r0, #20
 800c4cc:	3114      	adds	r1, #20
 800c4ce:	1884      	adds	r4, r0, r2
 800c4d0:	4411      	add	r1, r2
 800c4d2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c4d6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c4da:	4295      	cmp	r5, r2
 800c4dc:	d003      	beq.n	800c4e6 <__mcmp+0x28>
 800c4de:	d305      	bcc.n	800c4ec <__mcmp+0x2e>
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	bd30      	pop	{r4, r5, pc}
 800c4e6:	42a0      	cmp	r0, r4
 800c4e8:	d3f3      	bcc.n	800c4d2 <__mcmp+0x14>
 800c4ea:	e7fa      	b.n	800c4e2 <__mcmp+0x24>
 800c4ec:	f04f 33ff 	mov.w	r3, #4294967295
 800c4f0:	e7f7      	b.n	800c4e2 <__mcmp+0x24>

0800c4f2 <__mdiff>:
 800c4f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4f6:	460d      	mov	r5, r1
 800c4f8:	4607      	mov	r7, r0
 800c4fa:	4611      	mov	r1, r2
 800c4fc:	4628      	mov	r0, r5
 800c4fe:	4614      	mov	r4, r2
 800c500:	f7ff ffdd 	bl	800c4be <__mcmp>
 800c504:	1e06      	subs	r6, r0, #0
 800c506:	d108      	bne.n	800c51a <__mdiff+0x28>
 800c508:	4631      	mov	r1, r6
 800c50a:	4638      	mov	r0, r7
 800c50c:	f7ff fd90 	bl	800c030 <_Balloc>
 800c510:	2301      	movs	r3, #1
 800c512:	6103      	str	r3, [r0, #16]
 800c514:	6146      	str	r6, [r0, #20]
 800c516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c51a:	bfa4      	itt	ge
 800c51c:	4623      	movge	r3, r4
 800c51e:	462c      	movge	r4, r5
 800c520:	4638      	mov	r0, r7
 800c522:	6861      	ldr	r1, [r4, #4]
 800c524:	bfa6      	itte	ge
 800c526:	461d      	movge	r5, r3
 800c528:	2600      	movge	r6, #0
 800c52a:	2601      	movlt	r6, #1
 800c52c:	f7ff fd80 	bl	800c030 <_Balloc>
 800c530:	692b      	ldr	r3, [r5, #16]
 800c532:	60c6      	str	r6, [r0, #12]
 800c534:	6926      	ldr	r6, [r4, #16]
 800c536:	f105 0914 	add.w	r9, r5, #20
 800c53a:	f104 0214 	add.w	r2, r4, #20
 800c53e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c542:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c546:	f100 0514 	add.w	r5, r0, #20
 800c54a:	f04f 0c00 	mov.w	ip, #0
 800c54e:	f852 ab04 	ldr.w	sl, [r2], #4
 800c552:	f859 4b04 	ldr.w	r4, [r9], #4
 800c556:	fa1c f18a 	uxtah	r1, ip, sl
 800c55a:	b2a3      	uxth	r3, r4
 800c55c:	1ac9      	subs	r1, r1, r3
 800c55e:	0c23      	lsrs	r3, r4, #16
 800c560:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c564:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c568:	b289      	uxth	r1, r1
 800c56a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c56e:	45c8      	cmp	r8, r9
 800c570:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c574:	4696      	mov	lr, r2
 800c576:	f845 3b04 	str.w	r3, [r5], #4
 800c57a:	d8e8      	bhi.n	800c54e <__mdiff+0x5c>
 800c57c:	45be      	cmp	lr, r7
 800c57e:	d305      	bcc.n	800c58c <__mdiff+0x9a>
 800c580:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c584:	b18b      	cbz	r3, 800c5aa <__mdiff+0xb8>
 800c586:	6106      	str	r6, [r0, #16]
 800c588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c58c:	f85e 1b04 	ldr.w	r1, [lr], #4
 800c590:	fa1c f381 	uxtah	r3, ip, r1
 800c594:	141a      	asrs	r2, r3, #16
 800c596:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c59a:	b29b      	uxth	r3, r3
 800c59c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c5a4:	f845 3b04 	str.w	r3, [r5], #4
 800c5a8:	e7e8      	b.n	800c57c <__mdiff+0x8a>
 800c5aa:	3e01      	subs	r6, #1
 800c5ac:	e7e8      	b.n	800c580 <__mdiff+0x8e>
	...

0800c5b0 <__ulp>:
 800c5b0:	4b12      	ldr	r3, [pc, #72]	; (800c5fc <__ulp+0x4c>)
 800c5b2:	ee10 2a90 	vmov	r2, s1
 800c5b6:	401a      	ands	r2, r3
 800c5b8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	dd04      	ble.n	800c5ca <__ulp+0x1a>
 800c5c0:	2000      	movs	r0, #0
 800c5c2:	4619      	mov	r1, r3
 800c5c4:	ec41 0b10 	vmov	d0, r0, r1
 800c5c8:	4770      	bx	lr
 800c5ca:	425b      	negs	r3, r3
 800c5cc:	151b      	asrs	r3, r3, #20
 800c5ce:	2b13      	cmp	r3, #19
 800c5d0:	f04f 0000 	mov.w	r0, #0
 800c5d4:	f04f 0100 	mov.w	r1, #0
 800c5d8:	dc04      	bgt.n	800c5e4 <__ulp+0x34>
 800c5da:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c5de:	fa42 f103 	asr.w	r1, r2, r3
 800c5e2:	e7ef      	b.n	800c5c4 <__ulp+0x14>
 800c5e4:	3b14      	subs	r3, #20
 800c5e6:	2b1e      	cmp	r3, #30
 800c5e8:	f04f 0201 	mov.w	r2, #1
 800c5ec:	bfda      	itte	le
 800c5ee:	f1c3 031f 	rsble	r3, r3, #31
 800c5f2:	fa02 f303 	lslle.w	r3, r2, r3
 800c5f6:	4613      	movgt	r3, r2
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	e7e3      	b.n	800c5c4 <__ulp+0x14>
 800c5fc:	7ff00000 	.word	0x7ff00000

0800c600 <__b2d>:
 800c600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c602:	6905      	ldr	r5, [r0, #16]
 800c604:	f100 0714 	add.w	r7, r0, #20
 800c608:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c60c:	1f2e      	subs	r6, r5, #4
 800c60e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c612:	4620      	mov	r0, r4
 800c614:	f7ff fdd0 	bl	800c1b8 <__hi0bits>
 800c618:	f1c0 0320 	rsb	r3, r0, #32
 800c61c:	280a      	cmp	r0, #10
 800c61e:	600b      	str	r3, [r1, #0]
 800c620:	f8df e074 	ldr.w	lr, [pc, #116]	; 800c698 <__b2d+0x98>
 800c624:	dc14      	bgt.n	800c650 <__b2d+0x50>
 800c626:	f1c0 0c0b 	rsb	ip, r0, #11
 800c62a:	fa24 f10c 	lsr.w	r1, r4, ip
 800c62e:	42b7      	cmp	r7, r6
 800c630:	ea41 030e 	orr.w	r3, r1, lr
 800c634:	bf34      	ite	cc
 800c636:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c63a:	2100      	movcs	r1, #0
 800c63c:	3015      	adds	r0, #21
 800c63e:	fa04 f000 	lsl.w	r0, r4, r0
 800c642:	fa21 f10c 	lsr.w	r1, r1, ip
 800c646:	ea40 0201 	orr.w	r2, r0, r1
 800c64a:	ec43 2b10 	vmov	d0, r2, r3
 800c64e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c650:	42b7      	cmp	r7, r6
 800c652:	bf3a      	itte	cc
 800c654:	f1a5 0608 	subcc.w	r6, r5, #8
 800c658:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c65c:	2100      	movcs	r1, #0
 800c65e:	380b      	subs	r0, #11
 800c660:	d015      	beq.n	800c68e <__b2d+0x8e>
 800c662:	4084      	lsls	r4, r0
 800c664:	f1c0 0520 	rsb	r5, r0, #32
 800c668:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800c66c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800c670:	42be      	cmp	r6, r7
 800c672:	fa21 fe05 	lsr.w	lr, r1, r5
 800c676:	ea44 030e 	orr.w	r3, r4, lr
 800c67a:	bf8c      	ite	hi
 800c67c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c680:	2400      	movls	r4, #0
 800c682:	fa01 f000 	lsl.w	r0, r1, r0
 800c686:	40ec      	lsrs	r4, r5
 800c688:	ea40 0204 	orr.w	r2, r0, r4
 800c68c:	e7dd      	b.n	800c64a <__b2d+0x4a>
 800c68e:	ea44 030e 	orr.w	r3, r4, lr
 800c692:	460a      	mov	r2, r1
 800c694:	e7d9      	b.n	800c64a <__b2d+0x4a>
 800c696:	bf00      	nop
 800c698:	3ff00000 	.word	0x3ff00000

0800c69c <__d2b>:
 800c69c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6a0:	460e      	mov	r6, r1
 800c6a2:	2101      	movs	r1, #1
 800c6a4:	ec59 8b10 	vmov	r8, r9, d0
 800c6a8:	4615      	mov	r5, r2
 800c6aa:	f7ff fcc1 	bl	800c030 <_Balloc>
 800c6ae:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c6b2:	4607      	mov	r7, r0
 800c6b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6b8:	bb34      	cbnz	r4, 800c708 <__d2b+0x6c>
 800c6ba:	9301      	str	r3, [sp, #4]
 800c6bc:	f1b8 0f00 	cmp.w	r8, #0
 800c6c0:	d027      	beq.n	800c712 <__d2b+0x76>
 800c6c2:	a802      	add	r0, sp, #8
 800c6c4:	f840 8d08 	str.w	r8, [r0, #-8]!
 800c6c8:	f7ff fd95 	bl	800c1f6 <__lo0bits>
 800c6cc:	9900      	ldr	r1, [sp, #0]
 800c6ce:	b1f0      	cbz	r0, 800c70e <__d2b+0x72>
 800c6d0:	9a01      	ldr	r2, [sp, #4]
 800c6d2:	f1c0 0320 	rsb	r3, r0, #32
 800c6d6:	fa02 f303 	lsl.w	r3, r2, r3
 800c6da:	430b      	orrs	r3, r1
 800c6dc:	40c2      	lsrs	r2, r0
 800c6de:	617b      	str	r3, [r7, #20]
 800c6e0:	9201      	str	r2, [sp, #4]
 800c6e2:	9b01      	ldr	r3, [sp, #4]
 800c6e4:	61bb      	str	r3, [r7, #24]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	bf14      	ite	ne
 800c6ea:	2102      	movne	r1, #2
 800c6ec:	2101      	moveq	r1, #1
 800c6ee:	6139      	str	r1, [r7, #16]
 800c6f0:	b1c4      	cbz	r4, 800c724 <__d2b+0x88>
 800c6f2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c6f6:	4404      	add	r4, r0
 800c6f8:	6034      	str	r4, [r6, #0]
 800c6fa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c6fe:	6028      	str	r0, [r5, #0]
 800c700:	4638      	mov	r0, r7
 800c702:	b003      	add	sp, #12
 800c704:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c708:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c70c:	e7d5      	b.n	800c6ba <__d2b+0x1e>
 800c70e:	6179      	str	r1, [r7, #20]
 800c710:	e7e7      	b.n	800c6e2 <__d2b+0x46>
 800c712:	a801      	add	r0, sp, #4
 800c714:	f7ff fd6f 	bl	800c1f6 <__lo0bits>
 800c718:	9b01      	ldr	r3, [sp, #4]
 800c71a:	617b      	str	r3, [r7, #20]
 800c71c:	2101      	movs	r1, #1
 800c71e:	6139      	str	r1, [r7, #16]
 800c720:	3020      	adds	r0, #32
 800c722:	e7e5      	b.n	800c6f0 <__d2b+0x54>
 800c724:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c728:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c72c:	6030      	str	r0, [r6, #0]
 800c72e:	6918      	ldr	r0, [r3, #16]
 800c730:	f7ff fd42 	bl	800c1b8 <__hi0bits>
 800c734:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c738:	e7e1      	b.n	800c6fe <__d2b+0x62>

0800c73a <__ratio>:
 800c73a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c73e:	4688      	mov	r8, r1
 800c740:	4669      	mov	r1, sp
 800c742:	4681      	mov	r9, r0
 800c744:	f7ff ff5c 	bl	800c600 <__b2d>
 800c748:	a901      	add	r1, sp, #4
 800c74a:	4640      	mov	r0, r8
 800c74c:	ec55 4b10 	vmov	r4, r5, d0
 800c750:	f7ff ff56 	bl	800c600 <__b2d>
 800c754:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c758:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c75c:	1a9a      	subs	r2, r3, r2
 800c75e:	e89d 000a 	ldmia.w	sp, {r1, r3}
 800c762:	1acb      	subs	r3, r1, r3
 800c764:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c768:	ec57 6b10 	vmov	r6, r7, d0
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	bfd6      	itet	le
 800c770:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c774:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 800c778:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 800c77c:	4632      	mov	r2, r6
 800c77e:	463b      	mov	r3, r7
 800c780:	4620      	mov	r0, r4
 800c782:	4629      	mov	r1, r5
 800c784:	f7f4 f86e 	bl	8000864 <__aeabi_ddiv>
 800c788:	ec41 0b10 	vmov	d0, r0, r1
 800c78c:	b003      	add	sp, #12
 800c78e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c792 <__copybits>:
 800c792:	3901      	subs	r1, #1
 800c794:	b510      	push	{r4, lr}
 800c796:	1149      	asrs	r1, r1, #5
 800c798:	6914      	ldr	r4, [r2, #16]
 800c79a:	3101      	adds	r1, #1
 800c79c:	f102 0314 	add.w	r3, r2, #20
 800c7a0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c7a4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c7a8:	42a3      	cmp	r3, r4
 800c7aa:	4602      	mov	r2, r0
 800c7ac:	d303      	bcc.n	800c7b6 <__copybits+0x24>
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	428a      	cmp	r2, r1
 800c7b2:	d305      	bcc.n	800c7c0 <__copybits+0x2e>
 800c7b4:	bd10      	pop	{r4, pc}
 800c7b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7ba:	f840 2b04 	str.w	r2, [r0], #4
 800c7be:	e7f3      	b.n	800c7a8 <__copybits+0x16>
 800c7c0:	f842 3b04 	str.w	r3, [r2], #4
 800c7c4:	e7f4      	b.n	800c7b0 <__copybits+0x1e>

0800c7c6 <__any_on>:
 800c7c6:	f100 0214 	add.w	r2, r0, #20
 800c7ca:	6900      	ldr	r0, [r0, #16]
 800c7cc:	114b      	asrs	r3, r1, #5
 800c7ce:	4298      	cmp	r0, r3
 800c7d0:	b510      	push	{r4, lr}
 800c7d2:	db11      	blt.n	800c7f8 <__any_on+0x32>
 800c7d4:	dd0a      	ble.n	800c7ec <__any_on+0x26>
 800c7d6:	f011 011f 	ands.w	r1, r1, #31
 800c7da:	d007      	beq.n	800c7ec <__any_on+0x26>
 800c7dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c7e0:	fa24 f001 	lsr.w	r0, r4, r1
 800c7e4:	fa00 f101 	lsl.w	r1, r0, r1
 800c7e8:	428c      	cmp	r4, r1
 800c7ea:	d10b      	bne.n	800c804 <__any_on+0x3e>
 800c7ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d803      	bhi.n	800c7fc <__any_on+0x36>
 800c7f4:	2000      	movs	r0, #0
 800c7f6:	bd10      	pop	{r4, pc}
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	e7f7      	b.n	800c7ec <__any_on+0x26>
 800c7fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c800:	2900      	cmp	r1, #0
 800c802:	d0f5      	beq.n	800c7f0 <__any_on+0x2a>
 800c804:	2001      	movs	r0, #1
 800c806:	bd10      	pop	{r4, pc}

0800c808 <_calloc_r>:
 800c808:	b538      	push	{r3, r4, r5, lr}
 800c80a:	fb02 f401 	mul.w	r4, r2, r1
 800c80e:	4621      	mov	r1, r4
 800c810:	f000 f856 	bl	800c8c0 <_malloc_r>
 800c814:	4605      	mov	r5, r0
 800c816:	b118      	cbz	r0, 800c820 <_calloc_r+0x18>
 800c818:	4622      	mov	r2, r4
 800c81a:	2100      	movs	r1, #0
 800c81c:	f7ff fc00 	bl	800c020 <memset>
 800c820:	4628      	mov	r0, r5
 800c822:	bd38      	pop	{r3, r4, r5, pc}

0800c824 <_free_r>:
 800c824:	b538      	push	{r3, r4, r5, lr}
 800c826:	4605      	mov	r5, r0
 800c828:	2900      	cmp	r1, #0
 800c82a:	d045      	beq.n	800c8b8 <_free_r+0x94>
 800c82c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c830:	1f0c      	subs	r4, r1, #4
 800c832:	2b00      	cmp	r3, #0
 800c834:	bfb8      	it	lt
 800c836:	18e4      	addlt	r4, r4, r3
 800c838:	f000 fc12 	bl	800d060 <__malloc_lock>
 800c83c:	4a1f      	ldr	r2, [pc, #124]	; (800c8bc <_free_r+0x98>)
 800c83e:	6813      	ldr	r3, [r2, #0]
 800c840:	4610      	mov	r0, r2
 800c842:	b933      	cbnz	r3, 800c852 <_free_r+0x2e>
 800c844:	6063      	str	r3, [r4, #4]
 800c846:	6014      	str	r4, [r2, #0]
 800c848:	4628      	mov	r0, r5
 800c84a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c84e:	f000 bc08 	b.w	800d062 <__malloc_unlock>
 800c852:	42a3      	cmp	r3, r4
 800c854:	d90c      	bls.n	800c870 <_free_r+0x4c>
 800c856:	6821      	ldr	r1, [r4, #0]
 800c858:	1862      	adds	r2, r4, r1
 800c85a:	4293      	cmp	r3, r2
 800c85c:	bf04      	itt	eq
 800c85e:	681a      	ldreq	r2, [r3, #0]
 800c860:	685b      	ldreq	r3, [r3, #4]
 800c862:	6063      	str	r3, [r4, #4]
 800c864:	bf04      	itt	eq
 800c866:	1852      	addeq	r2, r2, r1
 800c868:	6022      	streq	r2, [r4, #0]
 800c86a:	6004      	str	r4, [r0, #0]
 800c86c:	e7ec      	b.n	800c848 <_free_r+0x24>
 800c86e:	4613      	mov	r3, r2
 800c870:	685a      	ldr	r2, [r3, #4]
 800c872:	b10a      	cbz	r2, 800c878 <_free_r+0x54>
 800c874:	42a2      	cmp	r2, r4
 800c876:	d9fa      	bls.n	800c86e <_free_r+0x4a>
 800c878:	6819      	ldr	r1, [r3, #0]
 800c87a:	1858      	adds	r0, r3, r1
 800c87c:	42a0      	cmp	r0, r4
 800c87e:	d10b      	bne.n	800c898 <_free_r+0x74>
 800c880:	6820      	ldr	r0, [r4, #0]
 800c882:	4401      	add	r1, r0
 800c884:	1858      	adds	r0, r3, r1
 800c886:	4282      	cmp	r2, r0
 800c888:	6019      	str	r1, [r3, #0]
 800c88a:	d1dd      	bne.n	800c848 <_free_r+0x24>
 800c88c:	6810      	ldr	r0, [r2, #0]
 800c88e:	6852      	ldr	r2, [r2, #4]
 800c890:	605a      	str	r2, [r3, #4]
 800c892:	4401      	add	r1, r0
 800c894:	6019      	str	r1, [r3, #0]
 800c896:	e7d7      	b.n	800c848 <_free_r+0x24>
 800c898:	d902      	bls.n	800c8a0 <_free_r+0x7c>
 800c89a:	230c      	movs	r3, #12
 800c89c:	602b      	str	r3, [r5, #0]
 800c89e:	e7d3      	b.n	800c848 <_free_r+0x24>
 800c8a0:	6820      	ldr	r0, [r4, #0]
 800c8a2:	1821      	adds	r1, r4, r0
 800c8a4:	428a      	cmp	r2, r1
 800c8a6:	bf04      	itt	eq
 800c8a8:	6811      	ldreq	r1, [r2, #0]
 800c8aa:	6852      	ldreq	r2, [r2, #4]
 800c8ac:	6062      	str	r2, [r4, #4]
 800c8ae:	bf04      	itt	eq
 800c8b0:	1809      	addeq	r1, r1, r0
 800c8b2:	6021      	streq	r1, [r4, #0]
 800c8b4:	605c      	str	r4, [r3, #4]
 800c8b6:	e7c7      	b.n	800c848 <_free_r+0x24>
 800c8b8:	bd38      	pop	{r3, r4, r5, pc}
 800c8ba:	bf00      	nop
 800c8bc:	20000254 	.word	0x20000254

0800c8c0 <_malloc_r>:
 800c8c0:	b570      	push	{r4, r5, r6, lr}
 800c8c2:	1ccd      	adds	r5, r1, #3
 800c8c4:	f025 0503 	bic.w	r5, r5, #3
 800c8c8:	3508      	adds	r5, #8
 800c8ca:	2d0c      	cmp	r5, #12
 800c8cc:	bf38      	it	cc
 800c8ce:	250c      	movcc	r5, #12
 800c8d0:	2d00      	cmp	r5, #0
 800c8d2:	4606      	mov	r6, r0
 800c8d4:	db01      	blt.n	800c8da <_malloc_r+0x1a>
 800c8d6:	42a9      	cmp	r1, r5
 800c8d8:	d903      	bls.n	800c8e2 <_malloc_r+0x22>
 800c8da:	230c      	movs	r3, #12
 800c8dc:	6033      	str	r3, [r6, #0]
 800c8de:	2000      	movs	r0, #0
 800c8e0:	bd70      	pop	{r4, r5, r6, pc}
 800c8e2:	f000 fbbd 	bl	800d060 <__malloc_lock>
 800c8e6:	4a23      	ldr	r2, [pc, #140]	; (800c974 <_malloc_r+0xb4>)
 800c8e8:	6814      	ldr	r4, [r2, #0]
 800c8ea:	4621      	mov	r1, r4
 800c8ec:	b991      	cbnz	r1, 800c914 <_malloc_r+0x54>
 800c8ee:	4c22      	ldr	r4, [pc, #136]	; (800c978 <_malloc_r+0xb8>)
 800c8f0:	6823      	ldr	r3, [r4, #0]
 800c8f2:	b91b      	cbnz	r3, 800c8fc <_malloc_r+0x3c>
 800c8f4:	4630      	mov	r0, r6
 800c8f6:	f000 fad1 	bl	800ce9c <_sbrk_r>
 800c8fa:	6020      	str	r0, [r4, #0]
 800c8fc:	4629      	mov	r1, r5
 800c8fe:	4630      	mov	r0, r6
 800c900:	f000 facc 	bl	800ce9c <_sbrk_r>
 800c904:	1c43      	adds	r3, r0, #1
 800c906:	d126      	bne.n	800c956 <_malloc_r+0x96>
 800c908:	230c      	movs	r3, #12
 800c90a:	6033      	str	r3, [r6, #0]
 800c90c:	4630      	mov	r0, r6
 800c90e:	f000 fba8 	bl	800d062 <__malloc_unlock>
 800c912:	e7e4      	b.n	800c8de <_malloc_r+0x1e>
 800c914:	680b      	ldr	r3, [r1, #0]
 800c916:	1b5b      	subs	r3, r3, r5
 800c918:	d41a      	bmi.n	800c950 <_malloc_r+0x90>
 800c91a:	2b0b      	cmp	r3, #11
 800c91c:	d90f      	bls.n	800c93e <_malloc_r+0x7e>
 800c91e:	600b      	str	r3, [r1, #0]
 800c920:	50cd      	str	r5, [r1, r3]
 800c922:	18cc      	adds	r4, r1, r3
 800c924:	4630      	mov	r0, r6
 800c926:	f000 fb9c 	bl	800d062 <__malloc_unlock>
 800c92a:	f104 000b 	add.w	r0, r4, #11
 800c92e:	1d23      	adds	r3, r4, #4
 800c930:	f020 0007 	bic.w	r0, r0, #7
 800c934:	1ac3      	subs	r3, r0, r3
 800c936:	d01b      	beq.n	800c970 <_malloc_r+0xb0>
 800c938:	425a      	negs	r2, r3
 800c93a:	50e2      	str	r2, [r4, r3]
 800c93c:	bd70      	pop	{r4, r5, r6, pc}
 800c93e:	428c      	cmp	r4, r1
 800c940:	bf0d      	iteet	eq
 800c942:	6863      	ldreq	r3, [r4, #4]
 800c944:	684b      	ldrne	r3, [r1, #4]
 800c946:	6063      	strne	r3, [r4, #4]
 800c948:	6013      	streq	r3, [r2, #0]
 800c94a:	bf18      	it	ne
 800c94c:	460c      	movne	r4, r1
 800c94e:	e7e9      	b.n	800c924 <_malloc_r+0x64>
 800c950:	460c      	mov	r4, r1
 800c952:	6849      	ldr	r1, [r1, #4]
 800c954:	e7ca      	b.n	800c8ec <_malloc_r+0x2c>
 800c956:	1cc4      	adds	r4, r0, #3
 800c958:	f024 0403 	bic.w	r4, r4, #3
 800c95c:	42a0      	cmp	r0, r4
 800c95e:	d005      	beq.n	800c96c <_malloc_r+0xac>
 800c960:	1a21      	subs	r1, r4, r0
 800c962:	4630      	mov	r0, r6
 800c964:	f000 fa9a 	bl	800ce9c <_sbrk_r>
 800c968:	3001      	adds	r0, #1
 800c96a:	d0cd      	beq.n	800c908 <_malloc_r+0x48>
 800c96c:	6025      	str	r5, [r4, #0]
 800c96e:	e7d9      	b.n	800c924 <_malloc_r+0x64>
 800c970:	bd70      	pop	{r4, r5, r6, pc}
 800c972:	bf00      	nop
 800c974:	20000254 	.word	0x20000254
 800c978:	20000258 	.word	0x20000258

0800c97c <__ssputs_r>:
 800c97c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c980:	688e      	ldr	r6, [r1, #8]
 800c982:	429e      	cmp	r6, r3
 800c984:	4682      	mov	sl, r0
 800c986:	460c      	mov	r4, r1
 800c988:	4691      	mov	r9, r2
 800c98a:	4698      	mov	r8, r3
 800c98c:	d835      	bhi.n	800c9fa <__ssputs_r+0x7e>
 800c98e:	898a      	ldrh	r2, [r1, #12]
 800c990:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c994:	d031      	beq.n	800c9fa <__ssputs_r+0x7e>
 800c996:	6825      	ldr	r5, [r4, #0]
 800c998:	6909      	ldr	r1, [r1, #16]
 800c99a:	1a6f      	subs	r7, r5, r1
 800c99c:	6965      	ldr	r5, [r4, #20]
 800c99e:	2302      	movs	r3, #2
 800c9a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c9a4:	fb95 f5f3 	sdiv	r5, r5, r3
 800c9a8:	f108 0301 	add.w	r3, r8, #1
 800c9ac:	443b      	add	r3, r7
 800c9ae:	429d      	cmp	r5, r3
 800c9b0:	bf38      	it	cc
 800c9b2:	461d      	movcc	r5, r3
 800c9b4:	0553      	lsls	r3, r2, #21
 800c9b6:	d531      	bpl.n	800ca1c <__ssputs_r+0xa0>
 800c9b8:	4629      	mov	r1, r5
 800c9ba:	f7ff ff81 	bl	800c8c0 <_malloc_r>
 800c9be:	4606      	mov	r6, r0
 800c9c0:	b950      	cbnz	r0, 800c9d8 <__ssputs_r+0x5c>
 800c9c2:	230c      	movs	r3, #12
 800c9c4:	f8ca 3000 	str.w	r3, [sl]
 800c9c8:	89a3      	ldrh	r3, [r4, #12]
 800c9ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9ce:	81a3      	strh	r3, [r4, #12]
 800c9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9d8:	463a      	mov	r2, r7
 800c9da:	6921      	ldr	r1, [r4, #16]
 800c9dc:	f7fc fab8 	bl	8008f50 <memcpy>
 800c9e0:	89a3      	ldrh	r3, [r4, #12]
 800c9e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c9e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9ea:	81a3      	strh	r3, [r4, #12]
 800c9ec:	6126      	str	r6, [r4, #16]
 800c9ee:	6165      	str	r5, [r4, #20]
 800c9f0:	443e      	add	r6, r7
 800c9f2:	1bed      	subs	r5, r5, r7
 800c9f4:	6026      	str	r6, [r4, #0]
 800c9f6:	60a5      	str	r5, [r4, #8]
 800c9f8:	4646      	mov	r6, r8
 800c9fa:	4546      	cmp	r6, r8
 800c9fc:	bf28      	it	cs
 800c9fe:	4646      	movcs	r6, r8
 800ca00:	4632      	mov	r2, r6
 800ca02:	4649      	mov	r1, r9
 800ca04:	6820      	ldr	r0, [r4, #0]
 800ca06:	f000 fb11 	bl	800d02c <memmove>
 800ca0a:	68a3      	ldr	r3, [r4, #8]
 800ca0c:	1b9b      	subs	r3, r3, r6
 800ca0e:	60a3      	str	r3, [r4, #8]
 800ca10:	6823      	ldr	r3, [r4, #0]
 800ca12:	441e      	add	r6, r3
 800ca14:	6026      	str	r6, [r4, #0]
 800ca16:	2000      	movs	r0, #0
 800ca18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca1c:	462a      	mov	r2, r5
 800ca1e:	f000 fb21 	bl	800d064 <_realloc_r>
 800ca22:	4606      	mov	r6, r0
 800ca24:	2800      	cmp	r0, #0
 800ca26:	d1e1      	bne.n	800c9ec <__ssputs_r+0x70>
 800ca28:	6921      	ldr	r1, [r4, #16]
 800ca2a:	4650      	mov	r0, sl
 800ca2c:	f7ff fefa 	bl	800c824 <_free_r>
 800ca30:	e7c7      	b.n	800c9c2 <__ssputs_r+0x46>
	...

0800ca34 <_svfiprintf_r>:
 800ca34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca38:	b09d      	sub	sp, #116	; 0x74
 800ca3a:	4680      	mov	r8, r0
 800ca3c:	9303      	str	r3, [sp, #12]
 800ca3e:	898b      	ldrh	r3, [r1, #12]
 800ca40:	061c      	lsls	r4, r3, #24
 800ca42:	460d      	mov	r5, r1
 800ca44:	4616      	mov	r6, r2
 800ca46:	d50f      	bpl.n	800ca68 <_svfiprintf_r+0x34>
 800ca48:	690b      	ldr	r3, [r1, #16]
 800ca4a:	b96b      	cbnz	r3, 800ca68 <_svfiprintf_r+0x34>
 800ca4c:	2140      	movs	r1, #64	; 0x40
 800ca4e:	f7ff ff37 	bl	800c8c0 <_malloc_r>
 800ca52:	6028      	str	r0, [r5, #0]
 800ca54:	6128      	str	r0, [r5, #16]
 800ca56:	b928      	cbnz	r0, 800ca64 <_svfiprintf_r+0x30>
 800ca58:	230c      	movs	r3, #12
 800ca5a:	f8c8 3000 	str.w	r3, [r8]
 800ca5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca62:	e0c5      	b.n	800cbf0 <_svfiprintf_r+0x1bc>
 800ca64:	2340      	movs	r3, #64	; 0x40
 800ca66:	616b      	str	r3, [r5, #20]
 800ca68:	2300      	movs	r3, #0
 800ca6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ca6c:	2320      	movs	r3, #32
 800ca6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ca72:	2330      	movs	r3, #48	; 0x30
 800ca74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ca78:	f04f 0b01 	mov.w	fp, #1
 800ca7c:	4637      	mov	r7, r6
 800ca7e:	463c      	mov	r4, r7
 800ca80:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d13c      	bne.n	800cb02 <_svfiprintf_r+0xce>
 800ca88:	ebb7 0a06 	subs.w	sl, r7, r6
 800ca8c:	d00b      	beq.n	800caa6 <_svfiprintf_r+0x72>
 800ca8e:	4653      	mov	r3, sl
 800ca90:	4632      	mov	r2, r6
 800ca92:	4629      	mov	r1, r5
 800ca94:	4640      	mov	r0, r8
 800ca96:	f7ff ff71 	bl	800c97c <__ssputs_r>
 800ca9a:	3001      	adds	r0, #1
 800ca9c:	f000 80a3 	beq.w	800cbe6 <_svfiprintf_r+0x1b2>
 800caa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caa2:	4453      	add	r3, sl
 800caa4:	9309      	str	r3, [sp, #36]	; 0x24
 800caa6:	783b      	ldrb	r3, [r7, #0]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	f000 809c 	beq.w	800cbe6 <_svfiprintf_r+0x1b2>
 800caae:	2300      	movs	r3, #0
 800cab0:	f04f 32ff 	mov.w	r2, #4294967295
 800cab4:	9304      	str	r3, [sp, #16]
 800cab6:	9307      	str	r3, [sp, #28]
 800cab8:	9205      	str	r2, [sp, #20]
 800caba:	9306      	str	r3, [sp, #24]
 800cabc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cac0:	931a      	str	r3, [sp, #104]	; 0x68
 800cac2:	2205      	movs	r2, #5
 800cac4:	7821      	ldrb	r1, [r4, #0]
 800cac6:	4850      	ldr	r0, [pc, #320]	; (800cc08 <_svfiprintf_r+0x1d4>)
 800cac8:	f7f3 fb9a 	bl	8000200 <memchr>
 800cacc:	1c67      	adds	r7, r4, #1
 800cace:	9b04      	ldr	r3, [sp, #16]
 800cad0:	b9d8      	cbnz	r0, 800cb0a <_svfiprintf_r+0xd6>
 800cad2:	06d9      	lsls	r1, r3, #27
 800cad4:	bf44      	itt	mi
 800cad6:	2220      	movmi	r2, #32
 800cad8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cadc:	071a      	lsls	r2, r3, #28
 800cade:	bf44      	itt	mi
 800cae0:	222b      	movmi	r2, #43	; 0x2b
 800cae2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cae6:	7822      	ldrb	r2, [r4, #0]
 800cae8:	2a2a      	cmp	r2, #42	; 0x2a
 800caea:	d016      	beq.n	800cb1a <_svfiprintf_r+0xe6>
 800caec:	9a07      	ldr	r2, [sp, #28]
 800caee:	2100      	movs	r1, #0
 800caf0:	200a      	movs	r0, #10
 800caf2:	4627      	mov	r7, r4
 800caf4:	3401      	adds	r4, #1
 800caf6:	783b      	ldrb	r3, [r7, #0]
 800caf8:	3b30      	subs	r3, #48	; 0x30
 800cafa:	2b09      	cmp	r3, #9
 800cafc:	d951      	bls.n	800cba2 <_svfiprintf_r+0x16e>
 800cafe:	b1c9      	cbz	r1, 800cb34 <_svfiprintf_r+0x100>
 800cb00:	e011      	b.n	800cb26 <_svfiprintf_r+0xf2>
 800cb02:	2b25      	cmp	r3, #37	; 0x25
 800cb04:	d0c0      	beq.n	800ca88 <_svfiprintf_r+0x54>
 800cb06:	4627      	mov	r7, r4
 800cb08:	e7b9      	b.n	800ca7e <_svfiprintf_r+0x4a>
 800cb0a:	4a3f      	ldr	r2, [pc, #252]	; (800cc08 <_svfiprintf_r+0x1d4>)
 800cb0c:	1a80      	subs	r0, r0, r2
 800cb0e:	fa0b f000 	lsl.w	r0, fp, r0
 800cb12:	4318      	orrs	r0, r3
 800cb14:	9004      	str	r0, [sp, #16]
 800cb16:	463c      	mov	r4, r7
 800cb18:	e7d3      	b.n	800cac2 <_svfiprintf_r+0x8e>
 800cb1a:	9a03      	ldr	r2, [sp, #12]
 800cb1c:	1d11      	adds	r1, r2, #4
 800cb1e:	6812      	ldr	r2, [r2, #0]
 800cb20:	9103      	str	r1, [sp, #12]
 800cb22:	2a00      	cmp	r2, #0
 800cb24:	db01      	blt.n	800cb2a <_svfiprintf_r+0xf6>
 800cb26:	9207      	str	r2, [sp, #28]
 800cb28:	e004      	b.n	800cb34 <_svfiprintf_r+0x100>
 800cb2a:	4252      	negs	r2, r2
 800cb2c:	f043 0302 	orr.w	r3, r3, #2
 800cb30:	9207      	str	r2, [sp, #28]
 800cb32:	9304      	str	r3, [sp, #16]
 800cb34:	783b      	ldrb	r3, [r7, #0]
 800cb36:	2b2e      	cmp	r3, #46	; 0x2e
 800cb38:	d10e      	bne.n	800cb58 <_svfiprintf_r+0x124>
 800cb3a:	787b      	ldrb	r3, [r7, #1]
 800cb3c:	2b2a      	cmp	r3, #42	; 0x2a
 800cb3e:	f107 0101 	add.w	r1, r7, #1
 800cb42:	d132      	bne.n	800cbaa <_svfiprintf_r+0x176>
 800cb44:	9b03      	ldr	r3, [sp, #12]
 800cb46:	1d1a      	adds	r2, r3, #4
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	9203      	str	r2, [sp, #12]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	bfb8      	it	lt
 800cb50:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb54:	3702      	adds	r7, #2
 800cb56:	9305      	str	r3, [sp, #20]
 800cb58:	4c2c      	ldr	r4, [pc, #176]	; (800cc0c <_svfiprintf_r+0x1d8>)
 800cb5a:	7839      	ldrb	r1, [r7, #0]
 800cb5c:	2203      	movs	r2, #3
 800cb5e:	4620      	mov	r0, r4
 800cb60:	f7f3 fb4e 	bl	8000200 <memchr>
 800cb64:	b138      	cbz	r0, 800cb76 <_svfiprintf_r+0x142>
 800cb66:	2340      	movs	r3, #64	; 0x40
 800cb68:	1b00      	subs	r0, r0, r4
 800cb6a:	fa03 f000 	lsl.w	r0, r3, r0
 800cb6e:	9b04      	ldr	r3, [sp, #16]
 800cb70:	4303      	orrs	r3, r0
 800cb72:	9304      	str	r3, [sp, #16]
 800cb74:	3701      	adds	r7, #1
 800cb76:	7839      	ldrb	r1, [r7, #0]
 800cb78:	4825      	ldr	r0, [pc, #148]	; (800cc10 <_svfiprintf_r+0x1dc>)
 800cb7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cb7e:	2206      	movs	r2, #6
 800cb80:	1c7e      	adds	r6, r7, #1
 800cb82:	f7f3 fb3d 	bl	8000200 <memchr>
 800cb86:	2800      	cmp	r0, #0
 800cb88:	d035      	beq.n	800cbf6 <_svfiprintf_r+0x1c2>
 800cb8a:	4b22      	ldr	r3, [pc, #136]	; (800cc14 <_svfiprintf_r+0x1e0>)
 800cb8c:	b9fb      	cbnz	r3, 800cbce <_svfiprintf_r+0x19a>
 800cb8e:	9b03      	ldr	r3, [sp, #12]
 800cb90:	3307      	adds	r3, #7
 800cb92:	f023 0307 	bic.w	r3, r3, #7
 800cb96:	3308      	adds	r3, #8
 800cb98:	9303      	str	r3, [sp, #12]
 800cb9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb9c:	444b      	add	r3, r9
 800cb9e:	9309      	str	r3, [sp, #36]	; 0x24
 800cba0:	e76c      	b.n	800ca7c <_svfiprintf_r+0x48>
 800cba2:	fb00 3202 	mla	r2, r0, r2, r3
 800cba6:	2101      	movs	r1, #1
 800cba8:	e7a3      	b.n	800caf2 <_svfiprintf_r+0xbe>
 800cbaa:	2300      	movs	r3, #0
 800cbac:	9305      	str	r3, [sp, #20]
 800cbae:	4618      	mov	r0, r3
 800cbb0:	240a      	movs	r4, #10
 800cbb2:	460f      	mov	r7, r1
 800cbb4:	3101      	adds	r1, #1
 800cbb6:	783a      	ldrb	r2, [r7, #0]
 800cbb8:	3a30      	subs	r2, #48	; 0x30
 800cbba:	2a09      	cmp	r2, #9
 800cbbc:	d903      	bls.n	800cbc6 <_svfiprintf_r+0x192>
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d0ca      	beq.n	800cb58 <_svfiprintf_r+0x124>
 800cbc2:	9005      	str	r0, [sp, #20]
 800cbc4:	e7c8      	b.n	800cb58 <_svfiprintf_r+0x124>
 800cbc6:	fb04 2000 	mla	r0, r4, r0, r2
 800cbca:	2301      	movs	r3, #1
 800cbcc:	e7f1      	b.n	800cbb2 <_svfiprintf_r+0x17e>
 800cbce:	ab03      	add	r3, sp, #12
 800cbd0:	9300      	str	r3, [sp, #0]
 800cbd2:	462a      	mov	r2, r5
 800cbd4:	4b10      	ldr	r3, [pc, #64]	; (800cc18 <_svfiprintf_r+0x1e4>)
 800cbd6:	a904      	add	r1, sp, #16
 800cbd8:	4640      	mov	r0, r8
 800cbda:	f7fc fa5b 	bl	8009094 <_printf_float>
 800cbde:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cbe2:	4681      	mov	r9, r0
 800cbe4:	d1d9      	bne.n	800cb9a <_svfiprintf_r+0x166>
 800cbe6:	89ab      	ldrh	r3, [r5, #12]
 800cbe8:	065b      	lsls	r3, r3, #25
 800cbea:	f53f af38 	bmi.w	800ca5e <_svfiprintf_r+0x2a>
 800cbee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cbf0:	b01d      	add	sp, #116	; 0x74
 800cbf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf6:	ab03      	add	r3, sp, #12
 800cbf8:	9300      	str	r3, [sp, #0]
 800cbfa:	462a      	mov	r2, r5
 800cbfc:	4b06      	ldr	r3, [pc, #24]	; (800cc18 <_svfiprintf_r+0x1e4>)
 800cbfe:	a904      	add	r1, sp, #16
 800cc00:	4640      	mov	r0, r8
 800cc02:	f7fc fcfd 	bl	8009600 <_printf_i>
 800cc06:	e7ea      	b.n	800cbde <_svfiprintf_r+0x1aa>
 800cc08:	0800d664 	.word	0x0800d664
 800cc0c:	0800d66a 	.word	0x0800d66a
 800cc10:	0800d66e 	.word	0x0800d66e
 800cc14:	08009095 	.word	0x08009095
 800cc18:	0800c97d 	.word	0x0800c97d

0800cc1c <__sfputc_r>:
 800cc1c:	6893      	ldr	r3, [r2, #8]
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	b410      	push	{r4}
 800cc24:	6093      	str	r3, [r2, #8]
 800cc26:	da09      	bge.n	800cc3c <__sfputc_r+0x20>
 800cc28:	6994      	ldr	r4, [r2, #24]
 800cc2a:	42a3      	cmp	r3, r4
 800cc2c:	db02      	blt.n	800cc34 <__sfputc_r+0x18>
 800cc2e:	b2cb      	uxtb	r3, r1
 800cc30:	2b0a      	cmp	r3, #10
 800cc32:	d103      	bne.n	800cc3c <__sfputc_r+0x20>
 800cc34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc38:	f7fd bdac 	b.w	800a794 <__swbuf_r>
 800cc3c:	6813      	ldr	r3, [r2, #0]
 800cc3e:	1c58      	adds	r0, r3, #1
 800cc40:	6010      	str	r0, [r2, #0]
 800cc42:	7019      	strb	r1, [r3, #0]
 800cc44:	b2c8      	uxtb	r0, r1
 800cc46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc4a:	4770      	bx	lr

0800cc4c <__sfputs_r>:
 800cc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc4e:	4606      	mov	r6, r0
 800cc50:	460f      	mov	r7, r1
 800cc52:	4614      	mov	r4, r2
 800cc54:	18d5      	adds	r5, r2, r3
 800cc56:	42ac      	cmp	r4, r5
 800cc58:	d101      	bne.n	800cc5e <__sfputs_r+0x12>
 800cc5a:	2000      	movs	r0, #0
 800cc5c:	e007      	b.n	800cc6e <__sfputs_r+0x22>
 800cc5e:	463a      	mov	r2, r7
 800cc60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc64:	4630      	mov	r0, r6
 800cc66:	f7ff ffd9 	bl	800cc1c <__sfputc_r>
 800cc6a:	1c43      	adds	r3, r0, #1
 800cc6c:	d1f3      	bne.n	800cc56 <__sfputs_r+0xa>
 800cc6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cc70 <_vfiprintf_r>:
 800cc70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc74:	b09d      	sub	sp, #116	; 0x74
 800cc76:	460c      	mov	r4, r1
 800cc78:	4617      	mov	r7, r2
 800cc7a:	9303      	str	r3, [sp, #12]
 800cc7c:	4606      	mov	r6, r0
 800cc7e:	b118      	cbz	r0, 800cc88 <_vfiprintf_r+0x18>
 800cc80:	6983      	ldr	r3, [r0, #24]
 800cc82:	b90b      	cbnz	r3, 800cc88 <_vfiprintf_r+0x18>
 800cc84:	f7fe fd94 	bl	800b7b0 <__sinit>
 800cc88:	4b7c      	ldr	r3, [pc, #496]	; (800ce7c <_vfiprintf_r+0x20c>)
 800cc8a:	429c      	cmp	r4, r3
 800cc8c:	d157      	bne.n	800cd3e <_vfiprintf_r+0xce>
 800cc8e:	6874      	ldr	r4, [r6, #4]
 800cc90:	89a3      	ldrh	r3, [r4, #12]
 800cc92:	0718      	lsls	r0, r3, #28
 800cc94:	d55d      	bpl.n	800cd52 <_vfiprintf_r+0xe2>
 800cc96:	6923      	ldr	r3, [r4, #16]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d05a      	beq.n	800cd52 <_vfiprintf_r+0xe2>
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	9309      	str	r3, [sp, #36]	; 0x24
 800cca0:	2320      	movs	r3, #32
 800cca2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cca6:	2330      	movs	r3, #48	; 0x30
 800cca8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ccac:	f04f 0b01 	mov.w	fp, #1
 800ccb0:	46b8      	mov	r8, r7
 800ccb2:	4645      	mov	r5, r8
 800ccb4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d155      	bne.n	800cd68 <_vfiprintf_r+0xf8>
 800ccbc:	ebb8 0a07 	subs.w	sl, r8, r7
 800ccc0:	d00b      	beq.n	800ccda <_vfiprintf_r+0x6a>
 800ccc2:	4653      	mov	r3, sl
 800ccc4:	463a      	mov	r2, r7
 800ccc6:	4621      	mov	r1, r4
 800ccc8:	4630      	mov	r0, r6
 800ccca:	f7ff ffbf 	bl	800cc4c <__sfputs_r>
 800ccce:	3001      	adds	r0, #1
 800ccd0:	f000 80c4 	beq.w	800ce5c <_vfiprintf_r+0x1ec>
 800ccd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccd6:	4453      	add	r3, sl
 800ccd8:	9309      	str	r3, [sp, #36]	; 0x24
 800ccda:	f898 3000 	ldrb.w	r3, [r8]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	f000 80bc 	beq.w	800ce5c <_vfiprintf_r+0x1ec>
 800cce4:	2300      	movs	r3, #0
 800cce6:	f04f 32ff 	mov.w	r2, #4294967295
 800ccea:	9304      	str	r3, [sp, #16]
 800ccec:	9307      	str	r3, [sp, #28]
 800ccee:	9205      	str	r2, [sp, #20]
 800ccf0:	9306      	str	r3, [sp, #24]
 800ccf2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ccf6:	931a      	str	r3, [sp, #104]	; 0x68
 800ccf8:	2205      	movs	r2, #5
 800ccfa:	7829      	ldrb	r1, [r5, #0]
 800ccfc:	4860      	ldr	r0, [pc, #384]	; (800ce80 <_vfiprintf_r+0x210>)
 800ccfe:	f7f3 fa7f 	bl	8000200 <memchr>
 800cd02:	f105 0801 	add.w	r8, r5, #1
 800cd06:	9b04      	ldr	r3, [sp, #16]
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d131      	bne.n	800cd70 <_vfiprintf_r+0x100>
 800cd0c:	06d9      	lsls	r1, r3, #27
 800cd0e:	bf44      	itt	mi
 800cd10:	2220      	movmi	r2, #32
 800cd12:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cd16:	071a      	lsls	r2, r3, #28
 800cd18:	bf44      	itt	mi
 800cd1a:	222b      	movmi	r2, #43	; 0x2b
 800cd1c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cd20:	782a      	ldrb	r2, [r5, #0]
 800cd22:	2a2a      	cmp	r2, #42	; 0x2a
 800cd24:	d02c      	beq.n	800cd80 <_vfiprintf_r+0x110>
 800cd26:	9a07      	ldr	r2, [sp, #28]
 800cd28:	2100      	movs	r1, #0
 800cd2a:	200a      	movs	r0, #10
 800cd2c:	46a8      	mov	r8, r5
 800cd2e:	3501      	adds	r5, #1
 800cd30:	f898 3000 	ldrb.w	r3, [r8]
 800cd34:	3b30      	subs	r3, #48	; 0x30
 800cd36:	2b09      	cmp	r3, #9
 800cd38:	d96d      	bls.n	800ce16 <_vfiprintf_r+0x1a6>
 800cd3a:	b371      	cbz	r1, 800cd9a <_vfiprintf_r+0x12a>
 800cd3c:	e026      	b.n	800cd8c <_vfiprintf_r+0x11c>
 800cd3e:	4b51      	ldr	r3, [pc, #324]	; (800ce84 <_vfiprintf_r+0x214>)
 800cd40:	429c      	cmp	r4, r3
 800cd42:	d101      	bne.n	800cd48 <_vfiprintf_r+0xd8>
 800cd44:	68b4      	ldr	r4, [r6, #8]
 800cd46:	e7a3      	b.n	800cc90 <_vfiprintf_r+0x20>
 800cd48:	4b4f      	ldr	r3, [pc, #316]	; (800ce88 <_vfiprintf_r+0x218>)
 800cd4a:	429c      	cmp	r4, r3
 800cd4c:	bf08      	it	eq
 800cd4e:	68f4      	ldreq	r4, [r6, #12]
 800cd50:	e79e      	b.n	800cc90 <_vfiprintf_r+0x20>
 800cd52:	4621      	mov	r1, r4
 800cd54:	4630      	mov	r0, r6
 800cd56:	f7fd fd6f 	bl	800a838 <__swsetup_r>
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	d09e      	beq.n	800cc9c <_vfiprintf_r+0x2c>
 800cd5e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd62:	b01d      	add	sp, #116	; 0x74
 800cd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd68:	2b25      	cmp	r3, #37	; 0x25
 800cd6a:	d0a7      	beq.n	800ccbc <_vfiprintf_r+0x4c>
 800cd6c:	46a8      	mov	r8, r5
 800cd6e:	e7a0      	b.n	800ccb2 <_vfiprintf_r+0x42>
 800cd70:	4a43      	ldr	r2, [pc, #268]	; (800ce80 <_vfiprintf_r+0x210>)
 800cd72:	1a80      	subs	r0, r0, r2
 800cd74:	fa0b f000 	lsl.w	r0, fp, r0
 800cd78:	4318      	orrs	r0, r3
 800cd7a:	9004      	str	r0, [sp, #16]
 800cd7c:	4645      	mov	r5, r8
 800cd7e:	e7bb      	b.n	800ccf8 <_vfiprintf_r+0x88>
 800cd80:	9a03      	ldr	r2, [sp, #12]
 800cd82:	1d11      	adds	r1, r2, #4
 800cd84:	6812      	ldr	r2, [r2, #0]
 800cd86:	9103      	str	r1, [sp, #12]
 800cd88:	2a00      	cmp	r2, #0
 800cd8a:	db01      	blt.n	800cd90 <_vfiprintf_r+0x120>
 800cd8c:	9207      	str	r2, [sp, #28]
 800cd8e:	e004      	b.n	800cd9a <_vfiprintf_r+0x12a>
 800cd90:	4252      	negs	r2, r2
 800cd92:	f043 0302 	orr.w	r3, r3, #2
 800cd96:	9207      	str	r2, [sp, #28]
 800cd98:	9304      	str	r3, [sp, #16]
 800cd9a:	f898 3000 	ldrb.w	r3, [r8]
 800cd9e:	2b2e      	cmp	r3, #46	; 0x2e
 800cda0:	d110      	bne.n	800cdc4 <_vfiprintf_r+0x154>
 800cda2:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cda6:	2b2a      	cmp	r3, #42	; 0x2a
 800cda8:	f108 0101 	add.w	r1, r8, #1
 800cdac:	d137      	bne.n	800ce1e <_vfiprintf_r+0x1ae>
 800cdae:	9b03      	ldr	r3, [sp, #12]
 800cdb0:	1d1a      	adds	r2, r3, #4
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	9203      	str	r2, [sp, #12]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	bfb8      	it	lt
 800cdba:	f04f 33ff 	movlt.w	r3, #4294967295
 800cdbe:	f108 0802 	add.w	r8, r8, #2
 800cdc2:	9305      	str	r3, [sp, #20]
 800cdc4:	4d31      	ldr	r5, [pc, #196]	; (800ce8c <_vfiprintf_r+0x21c>)
 800cdc6:	f898 1000 	ldrb.w	r1, [r8]
 800cdca:	2203      	movs	r2, #3
 800cdcc:	4628      	mov	r0, r5
 800cdce:	f7f3 fa17 	bl	8000200 <memchr>
 800cdd2:	b140      	cbz	r0, 800cde6 <_vfiprintf_r+0x176>
 800cdd4:	2340      	movs	r3, #64	; 0x40
 800cdd6:	1b40      	subs	r0, r0, r5
 800cdd8:	fa03 f000 	lsl.w	r0, r3, r0
 800cddc:	9b04      	ldr	r3, [sp, #16]
 800cdde:	4303      	orrs	r3, r0
 800cde0:	9304      	str	r3, [sp, #16]
 800cde2:	f108 0801 	add.w	r8, r8, #1
 800cde6:	f898 1000 	ldrb.w	r1, [r8]
 800cdea:	4829      	ldr	r0, [pc, #164]	; (800ce90 <_vfiprintf_r+0x220>)
 800cdec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cdf0:	2206      	movs	r2, #6
 800cdf2:	f108 0701 	add.w	r7, r8, #1
 800cdf6:	f7f3 fa03 	bl	8000200 <memchr>
 800cdfa:	2800      	cmp	r0, #0
 800cdfc:	d034      	beq.n	800ce68 <_vfiprintf_r+0x1f8>
 800cdfe:	4b25      	ldr	r3, [pc, #148]	; (800ce94 <_vfiprintf_r+0x224>)
 800ce00:	bb03      	cbnz	r3, 800ce44 <_vfiprintf_r+0x1d4>
 800ce02:	9b03      	ldr	r3, [sp, #12]
 800ce04:	3307      	adds	r3, #7
 800ce06:	f023 0307 	bic.w	r3, r3, #7
 800ce0a:	3308      	adds	r3, #8
 800ce0c:	9303      	str	r3, [sp, #12]
 800ce0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce10:	444b      	add	r3, r9
 800ce12:	9309      	str	r3, [sp, #36]	; 0x24
 800ce14:	e74c      	b.n	800ccb0 <_vfiprintf_r+0x40>
 800ce16:	fb00 3202 	mla	r2, r0, r2, r3
 800ce1a:	2101      	movs	r1, #1
 800ce1c:	e786      	b.n	800cd2c <_vfiprintf_r+0xbc>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	9305      	str	r3, [sp, #20]
 800ce22:	4618      	mov	r0, r3
 800ce24:	250a      	movs	r5, #10
 800ce26:	4688      	mov	r8, r1
 800ce28:	3101      	adds	r1, #1
 800ce2a:	f898 2000 	ldrb.w	r2, [r8]
 800ce2e:	3a30      	subs	r2, #48	; 0x30
 800ce30:	2a09      	cmp	r2, #9
 800ce32:	d903      	bls.n	800ce3c <_vfiprintf_r+0x1cc>
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d0c5      	beq.n	800cdc4 <_vfiprintf_r+0x154>
 800ce38:	9005      	str	r0, [sp, #20]
 800ce3a:	e7c3      	b.n	800cdc4 <_vfiprintf_r+0x154>
 800ce3c:	fb05 2000 	mla	r0, r5, r0, r2
 800ce40:	2301      	movs	r3, #1
 800ce42:	e7f0      	b.n	800ce26 <_vfiprintf_r+0x1b6>
 800ce44:	ab03      	add	r3, sp, #12
 800ce46:	9300      	str	r3, [sp, #0]
 800ce48:	4622      	mov	r2, r4
 800ce4a:	4b13      	ldr	r3, [pc, #76]	; (800ce98 <_vfiprintf_r+0x228>)
 800ce4c:	a904      	add	r1, sp, #16
 800ce4e:	4630      	mov	r0, r6
 800ce50:	f7fc f920 	bl	8009094 <_printf_float>
 800ce54:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ce58:	4681      	mov	r9, r0
 800ce5a:	d1d8      	bne.n	800ce0e <_vfiprintf_r+0x19e>
 800ce5c:	89a3      	ldrh	r3, [r4, #12]
 800ce5e:	065b      	lsls	r3, r3, #25
 800ce60:	f53f af7d 	bmi.w	800cd5e <_vfiprintf_r+0xee>
 800ce64:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ce66:	e77c      	b.n	800cd62 <_vfiprintf_r+0xf2>
 800ce68:	ab03      	add	r3, sp, #12
 800ce6a:	9300      	str	r3, [sp, #0]
 800ce6c:	4622      	mov	r2, r4
 800ce6e:	4b0a      	ldr	r3, [pc, #40]	; (800ce98 <_vfiprintf_r+0x228>)
 800ce70:	a904      	add	r1, sp, #16
 800ce72:	4630      	mov	r0, r6
 800ce74:	f7fc fbc4 	bl	8009600 <_printf_i>
 800ce78:	e7ec      	b.n	800ce54 <_vfiprintf_r+0x1e4>
 800ce7a:	bf00      	nop
 800ce7c:	0800d51c 	.word	0x0800d51c
 800ce80:	0800d664 	.word	0x0800d664
 800ce84:	0800d53c 	.word	0x0800d53c
 800ce88:	0800d4fc 	.word	0x0800d4fc
 800ce8c:	0800d66a 	.word	0x0800d66a
 800ce90:	0800d66e 	.word	0x0800d66e
 800ce94:	08009095 	.word	0x08009095
 800ce98:	0800cc4d 	.word	0x0800cc4d

0800ce9c <_sbrk_r>:
 800ce9c:	b538      	push	{r3, r4, r5, lr}
 800ce9e:	4c06      	ldr	r4, [pc, #24]	; (800ceb8 <_sbrk_r+0x1c>)
 800cea0:	2300      	movs	r3, #0
 800cea2:	4605      	mov	r5, r0
 800cea4:	4608      	mov	r0, r1
 800cea6:	6023      	str	r3, [r4, #0]
 800cea8:	f7fb ffa8 	bl	8008dfc <_sbrk>
 800ceac:	1c43      	adds	r3, r0, #1
 800ceae:	d102      	bne.n	800ceb6 <_sbrk_r+0x1a>
 800ceb0:	6823      	ldr	r3, [r4, #0]
 800ceb2:	b103      	cbz	r3, 800ceb6 <_sbrk_r+0x1a>
 800ceb4:	602b      	str	r3, [r5, #0]
 800ceb6:	bd38      	pop	{r3, r4, r5, pc}
 800ceb8:	200015e4 	.word	0x200015e4

0800cebc <__sread>:
 800cebc:	b510      	push	{r4, lr}
 800cebe:	460c      	mov	r4, r1
 800cec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cec4:	f000 f8f4 	bl	800d0b0 <_read_r>
 800cec8:	2800      	cmp	r0, #0
 800ceca:	bfab      	itete	ge
 800cecc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cece:	89a3      	ldrhlt	r3, [r4, #12]
 800ced0:	181b      	addge	r3, r3, r0
 800ced2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ced6:	bfac      	ite	ge
 800ced8:	6563      	strge	r3, [r4, #84]	; 0x54
 800ceda:	81a3      	strhlt	r3, [r4, #12]
 800cedc:	bd10      	pop	{r4, pc}

0800cede <__swrite>:
 800cede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cee2:	461f      	mov	r7, r3
 800cee4:	898b      	ldrh	r3, [r1, #12]
 800cee6:	05db      	lsls	r3, r3, #23
 800cee8:	4605      	mov	r5, r0
 800ceea:	460c      	mov	r4, r1
 800ceec:	4616      	mov	r6, r2
 800ceee:	d505      	bpl.n	800cefc <__swrite+0x1e>
 800cef0:	2302      	movs	r3, #2
 800cef2:	2200      	movs	r2, #0
 800cef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cef8:	f000 f886 	bl	800d008 <_lseek_r>
 800cefc:	89a3      	ldrh	r3, [r4, #12]
 800cefe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cf06:	81a3      	strh	r3, [r4, #12]
 800cf08:	4632      	mov	r2, r6
 800cf0a:	463b      	mov	r3, r7
 800cf0c:	4628      	mov	r0, r5
 800cf0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf12:	f000 b835 	b.w	800cf80 <_write_r>

0800cf16 <__sseek>:
 800cf16:	b510      	push	{r4, lr}
 800cf18:	460c      	mov	r4, r1
 800cf1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf1e:	f000 f873 	bl	800d008 <_lseek_r>
 800cf22:	1c43      	adds	r3, r0, #1
 800cf24:	89a3      	ldrh	r3, [r4, #12]
 800cf26:	bf15      	itete	ne
 800cf28:	6560      	strne	r0, [r4, #84]	; 0x54
 800cf2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cf2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cf32:	81a3      	strheq	r3, [r4, #12]
 800cf34:	bf18      	it	ne
 800cf36:	81a3      	strhne	r3, [r4, #12]
 800cf38:	bd10      	pop	{r4, pc}

0800cf3a <__sclose>:
 800cf3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf3e:	f000 b831 	b.w	800cfa4 <_close_r>

0800cf42 <strncmp>:
 800cf42:	b510      	push	{r4, lr}
 800cf44:	b16a      	cbz	r2, 800cf62 <strncmp+0x20>
 800cf46:	3901      	subs	r1, #1
 800cf48:	1884      	adds	r4, r0, r2
 800cf4a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800cf4e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d103      	bne.n	800cf5e <strncmp+0x1c>
 800cf56:	42a0      	cmp	r0, r4
 800cf58:	d001      	beq.n	800cf5e <strncmp+0x1c>
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d1f5      	bne.n	800cf4a <strncmp+0x8>
 800cf5e:	1a98      	subs	r0, r3, r2
 800cf60:	bd10      	pop	{r4, pc}
 800cf62:	4610      	mov	r0, r2
 800cf64:	bd10      	pop	{r4, pc}

0800cf66 <__ascii_wctomb>:
 800cf66:	b149      	cbz	r1, 800cf7c <__ascii_wctomb+0x16>
 800cf68:	2aff      	cmp	r2, #255	; 0xff
 800cf6a:	bf85      	ittet	hi
 800cf6c:	238a      	movhi	r3, #138	; 0x8a
 800cf6e:	6003      	strhi	r3, [r0, #0]
 800cf70:	700a      	strbls	r2, [r1, #0]
 800cf72:	f04f 30ff 	movhi.w	r0, #4294967295
 800cf76:	bf98      	it	ls
 800cf78:	2001      	movls	r0, #1
 800cf7a:	4770      	bx	lr
 800cf7c:	4608      	mov	r0, r1
 800cf7e:	4770      	bx	lr

0800cf80 <_write_r>:
 800cf80:	b538      	push	{r3, r4, r5, lr}
 800cf82:	4c07      	ldr	r4, [pc, #28]	; (800cfa0 <_write_r+0x20>)
 800cf84:	4605      	mov	r5, r0
 800cf86:	4608      	mov	r0, r1
 800cf88:	4611      	mov	r1, r2
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	6022      	str	r2, [r4, #0]
 800cf8e:	461a      	mov	r2, r3
 800cf90:	f7fb f808 	bl	8007fa4 <_write>
 800cf94:	1c43      	adds	r3, r0, #1
 800cf96:	d102      	bne.n	800cf9e <_write_r+0x1e>
 800cf98:	6823      	ldr	r3, [r4, #0]
 800cf9a:	b103      	cbz	r3, 800cf9e <_write_r+0x1e>
 800cf9c:	602b      	str	r3, [r5, #0]
 800cf9e:	bd38      	pop	{r3, r4, r5, pc}
 800cfa0:	200015e4 	.word	0x200015e4

0800cfa4 <_close_r>:
 800cfa4:	b538      	push	{r3, r4, r5, lr}
 800cfa6:	4c06      	ldr	r4, [pc, #24]	; (800cfc0 <_close_r+0x1c>)
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	4605      	mov	r5, r0
 800cfac:	4608      	mov	r0, r1
 800cfae:	6023      	str	r3, [r4, #0]
 800cfb0:	f7fb ff42 	bl	8008e38 <_close>
 800cfb4:	1c43      	adds	r3, r0, #1
 800cfb6:	d102      	bne.n	800cfbe <_close_r+0x1a>
 800cfb8:	6823      	ldr	r3, [r4, #0]
 800cfba:	b103      	cbz	r3, 800cfbe <_close_r+0x1a>
 800cfbc:	602b      	str	r3, [r5, #0]
 800cfbe:	bd38      	pop	{r3, r4, r5, pc}
 800cfc0:	200015e4 	.word	0x200015e4

0800cfc4 <_fstat_r>:
 800cfc4:	b538      	push	{r3, r4, r5, lr}
 800cfc6:	4c07      	ldr	r4, [pc, #28]	; (800cfe4 <_fstat_r+0x20>)
 800cfc8:	2300      	movs	r3, #0
 800cfca:	4605      	mov	r5, r0
 800cfcc:	4608      	mov	r0, r1
 800cfce:	4611      	mov	r1, r2
 800cfd0:	6023      	str	r3, [r4, #0]
 800cfd2:	f7fb ff34 	bl	8008e3e <_fstat>
 800cfd6:	1c43      	adds	r3, r0, #1
 800cfd8:	d102      	bne.n	800cfe0 <_fstat_r+0x1c>
 800cfda:	6823      	ldr	r3, [r4, #0]
 800cfdc:	b103      	cbz	r3, 800cfe0 <_fstat_r+0x1c>
 800cfde:	602b      	str	r3, [r5, #0]
 800cfe0:	bd38      	pop	{r3, r4, r5, pc}
 800cfe2:	bf00      	nop
 800cfe4:	200015e4 	.word	0x200015e4

0800cfe8 <_isatty_r>:
 800cfe8:	b538      	push	{r3, r4, r5, lr}
 800cfea:	4c06      	ldr	r4, [pc, #24]	; (800d004 <_isatty_r+0x1c>)
 800cfec:	2300      	movs	r3, #0
 800cfee:	4605      	mov	r5, r0
 800cff0:	4608      	mov	r0, r1
 800cff2:	6023      	str	r3, [r4, #0]
 800cff4:	f7fb ff28 	bl	8008e48 <_isatty>
 800cff8:	1c43      	adds	r3, r0, #1
 800cffa:	d102      	bne.n	800d002 <_isatty_r+0x1a>
 800cffc:	6823      	ldr	r3, [r4, #0]
 800cffe:	b103      	cbz	r3, 800d002 <_isatty_r+0x1a>
 800d000:	602b      	str	r3, [r5, #0]
 800d002:	bd38      	pop	{r3, r4, r5, pc}
 800d004:	200015e4 	.word	0x200015e4

0800d008 <_lseek_r>:
 800d008:	b538      	push	{r3, r4, r5, lr}
 800d00a:	4c07      	ldr	r4, [pc, #28]	; (800d028 <_lseek_r+0x20>)
 800d00c:	4605      	mov	r5, r0
 800d00e:	4608      	mov	r0, r1
 800d010:	4611      	mov	r1, r2
 800d012:	2200      	movs	r2, #0
 800d014:	6022      	str	r2, [r4, #0]
 800d016:	461a      	mov	r2, r3
 800d018:	f7fb ff18 	bl	8008e4c <_lseek>
 800d01c:	1c43      	adds	r3, r0, #1
 800d01e:	d102      	bne.n	800d026 <_lseek_r+0x1e>
 800d020:	6823      	ldr	r3, [r4, #0]
 800d022:	b103      	cbz	r3, 800d026 <_lseek_r+0x1e>
 800d024:	602b      	str	r3, [r5, #0]
 800d026:	bd38      	pop	{r3, r4, r5, pc}
 800d028:	200015e4 	.word	0x200015e4

0800d02c <memmove>:
 800d02c:	4288      	cmp	r0, r1
 800d02e:	b510      	push	{r4, lr}
 800d030:	eb01 0302 	add.w	r3, r1, r2
 800d034:	d803      	bhi.n	800d03e <memmove+0x12>
 800d036:	1e42      	subs	r2, r0, #1
 800d038:	4299      	cmp	r1, r3
 800d03a:	d10c      	bne.n	800d056 <memmove+0x2a>
 800d03c:	bd10      	pop	{r4, pc}
 800d03e:	4298      	cmp	r0, r3
 800d040:	d2f9      	bcs.n	800d036 <memmove+0xa>
 800d042:	1881      	adds	r1, r0, r2
 800d044:	1ad2      	subs	r2, r2, r3
 800d046:	42d3      	cmn	r3, r2
 800d048:	d100      	bne.n	800d04c <memmove+0x20>
 800d04a:	bd10      	pop	{r4, pc}
 800d04c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d050:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d054:	e7f7      	b.n	800d046 <memmove+0x1a>
 800d056:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d05a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800d05e:	e7eb      	b.n	800d038 <memmove+0xc>

0800d060 <__malloc_lock>:
 800d060:	4770      	bx	lr

0800d062 <__malloc_unlock>:
 800d062:	4770      	bx	lr

0800d064 <_realloc_r>:
 800d064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d066:	4607      	mov	r7, r0
 800d068:	4614      	mov	r4, r2
 800d06a:	460e      	mov	r6, r1
 800d06c:	b921      	cbnz	r1, 800d078 <_realloc_r+0x14>
 800d06e:	4611      	mov	r1, r2
 800d070:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d074:	f7ff bc24 	b.w	800c8c0 <_malloc_r>
 800d078:	b922      	cbnz	r2, 800d084 <_realloc_r+0x20>
 800d07a:	f7ff fbd3 	bl	800c824 <_free_r>
 800d07e:	4625      	mov	r5, r4
 800d080:	4628      	mov	r0, r5
 800d082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d084:	f000 f826 	bl	800d0d4 <_malloc_usable_size_r>
 800d088:	4284      	cmp	r4, r0
 800d08a:	d90f      	bls.n	800d0ac <_realloc_r+0x48>
 800d08c:	4621      	mov	r1, r4
 800d08e:	4638      	mov	r0, r7
 800d090:	f7ff fc16 	bl	800c8c0 <_malloc_r>
 800d094:	4605      	mov	r5, r0
 800d096:	2800      	cmp	r0, #0
 800d098:	d0f2      	beq.n	800d080 <_realloc_r+0x1c>
 800d09a:	4631      	mov	r1, r6
 800d09c:	4622      	mov	r2, r4
 800d09e:	f7fb ff57 	bl	8008f50 <memcpy>
 800d0a2:	4631      	mov	r1, r6
 800d0a4:	4638      	mov	r0, r7
 800d0a6:	f7ff fbbd 	bl	800c824 <_free_r>
 800d0aa:	e7e9      	b.n	800d080 <_realloc_r+0x1c>
 800d0ac:	4635      	mov	r5, r6
 800d0ae:	e7e7      	b.n	800d080 <_realloc_r+0x1c>

0800d0b0 <_read_r>:
 800d0b0:	b538      	push	{r3, r4, r5, lr}
 800d0b2:	4c07      	ldr	r4, [pc, #28]	; (800d0d0 <_read_r+0x20>)
 800d0b4:	4605      	mov	r5, r0
 800d0b6:	4608      	mov	r0, r1
 800d0b8:	4611      	mov	r1, r2
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	6022      	str	r2, [r4, #0]
 800d0be:	461a      	mov	r2, r3
 800d0c0:	f7fb fe8c 	bl	8008ddc <_read>
 800d0c4:	1c43      	adds	r3, r0, #1
 800d0c6:	d102      	bne.n	800d0ce <_read_r+0x1e>
 800d0c8:	6823      	ldr	r3, [r4, #0]
 800d0ca:	b103      	cbz	r3, 800d0ce <_read_r+0x1e>
 800d0cc:	602b      	str	r3, [r5, #0]
 800d0ce:	bd38      	pop	{r3, r4, r5, pc}
 800d0d0:	200015e4 	.word	0x200015e4

0800d0d4 <_malloc_usable_size_r>:
 800d0d4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800d0d8:	2800      	cmp	r0, #0
 800d0da:	f1a0 0004 	sub.w	r0, r0, #4
 800d0de:	bfbc      	itt	lt
 800d0e0:	580b      	ldrlt	r3, [r1, r0]
 800d0e2:	18c0      	addlt	r0, r0, r3
 800d0e4:	4770      	bx	lr
	...

0800d0e8 <_init>:
 800d0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ea:	bf00      	nop
 800d0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ee:	bc08      	pop	{r3}
 800d0f0:	469e      	mov	lr, r3
 800d0f2:	4770      	bx	lr

0800d0f4 <_fini>:
 800d0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f6:	bf00      	nop
 800d0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0fa:	bc08      	pop	{r3}
 800d0fc:	469e      	mov	lr, r3
 800d0fe:	4770      	bx	lr
