{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678112992362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678112992371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 15:29:51 2023 " "Processing started: Mon Mar  6 15:29:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678112992371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678112992371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon -c DE1_SoC_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon -c DE1_SoC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678112992378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678112993984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678112993984 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_system.qsys " "Elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113009997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:15 Progress: Loading eda/qsys_system.qsys " "2023.03.06.15:30:15 Progress: Loading eda/qsys_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113015890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:16 Progress: Reading input file " "2023.03.06.15:30:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113016403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:16 Progress: Adding avalon_bus_bridge_0 \[avalon_bus_bridge 1.0\] " "2023.03.06.15:30:16 Progress: Adding avalon_bus_bridge_0 \[avalon_bus_bridge 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113016513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:17 Progress: Parameterizing module avalon_bus_bridge_0 " "2023.03.06.15:30:17 Progress: Parameterizing module avalon_bus_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113017843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:17 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.03.06.15:30:17 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113017845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:18 Progress: Parameterizing module clk_0 " "2023.03.06.15:30:18 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113018004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:18 Progress: Adding hps_0 \[altera_hps 18.1\] " "2023.03.06.15:30:18 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113018006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:20 Progress: Parameterizing module hps_0 " "2023.03.06.15:30:20 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113020130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:20 Progress: Adding pio_id \[altera_avalon_pio 18.1\] " "2023.03.06.15:30:20 Progress: Adding pio_id \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113020152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:20 Progress: Parameterizing module pio_id " "2023.03.06.15:30:20 Progress: Parameterizing module pio_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113020185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:20 Progress: Building connections " "2023.03.06.15:30:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113020186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:20 Progress: Parameterizing connections " "2023.03.06.15:30:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113020225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:20 Progress: Validating " "2023.03.06.15:30:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113020226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.15:30:32 Progress: Done reading input file " "2023.03.06.15:30:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113032690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Qsys_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113034280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Qsys_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113034281 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Qsys_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113034281 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Qsys_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113034281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.pio_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.pio_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113034283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH " "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113046663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0: \"qsys_system\" instantiated avalon_bus_bridge \"avalon_bus_bridge_0\" " "Avalon_bus_bridge_0: \"qsys_system\" instantiated avalon_bus_bridge \"avalon_bus_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113058193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113058193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113058793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113059123 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113059126 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113059127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"qsys_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"qsys_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113061867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id: Starting RTL generation for module 'qsys_system_pio_id' " "Pio_id: Starting RTL generation for module 'qsys_system_pio_id'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113061975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_pio_id --dir=/tmp/alt9422_3561246096914664336.dir/0003_pio_id_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9422_3561246096914664336.dir/0003_pio_id_gen//qsys_system_pio_id_component_configuration.pl  --do_build_sim=0  \] " "Pio_id:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_pio_id --dir=/tmp/alt9422_3561246096914664336.dir/0003_pio_id_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9422_3561246096914664336.dir/0003_pio_id_gen//qsys_system_pio_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113061977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id: Done RTL generation for module 'qsys_system_pio_id' " "Pio_id: Done RTL generation for module 'qsys_system_pio_id'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113062125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id: \"qsys_system\" instantiated altera_avalon_pio \"pio_id\" " "Pio_id: \"qsys_system\" instantiated altera_avalon_pio \"pio_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113062127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113062667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113062756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113063636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113063646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113063682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"avalon_bus_bridge_0_hps_avl_bus_translator\" " "Avalon_bus_bridge_0_hps_avl_bus_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"avalon_bus_bridge_0_hps_avl_bus_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"avalon_bus_bridge_0_hps_avl_bus_agent\" " "Avalon_bus_bridge_0_hps_avl_bus_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"avalon_bus_bridge_0_hps_avl_bus_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo\" " "Avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"avalon_bus_bridge_0_hps_avl_bus_burst_adapter\" " "Avalon_bus_bridge_0_hps_avl_bus_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"avalon_bus_bridge_0_hps_avl_bus_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113064304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113093965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113093973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Done \"qsys_system\" with 23 modules, 80 files " "Qsys_system: Done \"qsys_system\" with 23 modules, 80 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113093973 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_system.qsys " "Finished elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113095745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top-top " "Found design unit 1: DE1_SoC_top-top" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099437 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top " "Found entity 1: DE1_SoC_top" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avl_counter-behave " "Found design unit 1: avl_counter-behave" {  } { { "../src_vhdl/avl_counter.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099440 ""} { "Info" "ISGN_ENTITY_NAME" "1 avl_counter " "Found entity 1: avl_counter" {  } { { "../src_vhdl/avl_counter.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "db/ip/qsys_system/qsys_system.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_default_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099461 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099468 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099468 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099468 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099468 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678113099471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099475 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678113099482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/avalon_bus_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_bus_bridge-rtl " "Found design unit 1: avalon_bus_bridge-rtl" {  } { { "db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099484 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_bus_bridge " "Found entity 1: avalon_bus_bridge" {  } { { "db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_reset.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0 " "Found entity 1: qsys_system_hps_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0_fpga_interfaces " "Found entity 1: qsys_system_hps_0_fpga_interfaces" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0_hps_io " "Found entity 1: qsys_system_hps_0_hps_io" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0_hps_io_border " "Found entity 1: qsys_system_hps_0_hps_io_border" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678113099546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678113099546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099546 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678113099550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678113099550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099551 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_pio_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_pio_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_pio_id " "Found entity 1: qsys_system_pio_id" {  } { { "db/ip/qsys_system/submodules/qsys_system_pio_id.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_pio_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113099556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678113099558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top " "Elaborating entity \"DE1_SoC_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678113099682 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CS_N_o DE1_SoC_top.vhd(39) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(39): used implicit default value for signal \"ADC_CS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN_o DE1_SoC_top.vhd(40) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(40): used implicit default value for signal \"ADC_DIN_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK_o DE1_SoC_top.vhd(42) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(42): used implicit default value for signal \"ADC_SCLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT_o DE1_SoC_top.vhd(48) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(48): used implicit default value for signal \"AUD_DACDAT_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK_o DE1_SoC_top.vhd(49) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(49): used implicit default value for signal \"AUD_XCK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR_o DE1_SoC_top.vhd(53) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(53): used implicit default value for signal \"DRAM_ADDR_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_o DE1_SoC_top.vhd(54) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(54): used implicit default value for signal \"DRAM_BA_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N_o DE1_SoC_top.vhd(55) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(55): used implicit default value for signal \"DRAM_CAS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE_o DE1_SoC_top.vhd(56) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(56): used implicit default value for signal \"DRAM_CKE_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK_o DE1_SoC_top.vhd(57) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(57): used implicit default value for signal \"DRAM_CLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N_o DE1_SoC_top.vhd(58) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(58): used implicit default value for signal \"DRAM_CS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM_o DE1_SoC_top.vhd(60) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(60): used implicit default value for signal \"DRAM_LDQM_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N_o DE1_SoC_top.vhd(61) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(61): used implicit default value for signal \"DRAM_RAS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM_o DE1_SoC_top.vhd(62) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(62): used implicit default value for signal \"DRAM_UDQM_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N_o DE1_SoC_top.vhd(63) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(63): used implicit default value for signal \"DRAM_WE_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK_o DE1_SoC_top.vhd(66) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(66): used implicit default value for signal \"FPGA_I2C_SCLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_o DE1_SoC_top.vhd(74) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(74): used implicit default value for signal \"HEX0_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_o DE1_SoC_top.vhd(75) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(75): used implicit default value for signal \"HEX1_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_o DE1_SoC_top.vhd(76) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(76): used implicit default value for signal \"HEX2_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_o DE1_SoC_top.vhd(77) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(77): used implicit default value for signal \"HEX3_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_o DE1_SoC_top.vhd(78) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(78): used implicit default value for signal \"HEX4_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_o DE1_SoC_top.vhd(79) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(79): used implicit default value for signal \"HEX5_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD_o DE1_SoC_top.vhd(83) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(83): used implicit default value for signal \"IRDA_TXD_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N_o DE1_SoC_top.vhd(104) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(104): used implicit default value for signal \"TD_RESET_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099684 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R_o DE1_SoC_top.vhd(108) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(108): used implicit default value for signal \"VGA_R_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G_o DE1_SoC_top.vhd(109) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(109): used implicit default value for signal \"VGA_G_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B_o DE1_SoC_top.vhd(110) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(110): used implicit default value for signal \"VGA_B_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK_o DE1_SoC_top.vhd(111) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(111): used implicit default value for signal \"VGA_CLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N_o DE1_SoC_top.vhd(112) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(112): used implicit default value for signal \"VGA_SYNC_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N_o DE1_SoC_top.vhd(113) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(113): used implicit default value for signal \"VGA_BLANK_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS_o DE1_SoC_top.vhd(114) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(114): used implicit default value for signal \"VGA_HS_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS_o DE1_SoC_top.vhd(115) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(115): used implicit default value for signal \"VGA_VS_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_CTRL_o DE1_SoC_top.vhd(197) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(197): used implicit default value for signal \"FAN_CTRL_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113099685 "|DE1_SoC_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system qsys_system:System " "Elaborating entity \"qsys_system\" for hierarchy \"qsys_system:System\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "System" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_bus_bridge qsys_system:System\|avalon_bus_bridge:avalon_bus_bridge_0 " "Elaborating entity \"avalon_bus_bridge\" for hierarchy \"qsys_system:System\|avalon_bus_bridge:avalon_bus_bridge_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "avalon_bus_bridge_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0 qsys_system:System\|qsys_system_hps_0:hps_0 " "Elaborating entity \"qsys_system_hps_0\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "hps_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0_fpga_interfaces qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"qsys_system_hps_0_fpga_interfaces\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0.v" "fpga_interfaces" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0_hps_io qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io " "Elaborating entity \"qsys_system_hps_0_hps_io\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0.v" "hps_io" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0_hps_io_border qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border " "Elaborating entity \"qsys_system_hps_0_hps_io_border\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" "border" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "pll" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678113099830 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678113099830 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "p0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099832 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113099840 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099841 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1678113099855 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678113099857 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678113099857 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678113099857 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678113099860 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678113099861 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099862 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678113099867 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678113099868 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678113099868 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678113099868 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113099941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678113100013 ""}  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678113100013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678113100053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113100053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "seq" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "c0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678113100161 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678113100161 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678113100161 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678113100161 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678113100161 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678113100161 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "oct" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "dll" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_pio_id qsys_system:System\|qsys_system_pio_id:pio_id " "Elaborating entity \"qsys_system_pio_id\" for hierarchy \"qsys_system:System\|qsys_system_pio_id:pio_id\"" {  } { { "db/ip/qsys_system/qsys_system.v" "pio_id" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "mm_interconnect_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_translator" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_id_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_id_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "pio_id_s1_translator" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_agent" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_burst_adapter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller_001" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avl_counter avl_counter:avl_counter_inst " "Elaborating entity \"avl_counter\" for hierarchy \"avl_counter:avl_counter_inst\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "avl_counter_inst" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113100323 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678113103661 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK_io " "bidirectional pin \"AUD_ADCLRCK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK_io " "bidirectional pin \"AUD_DACLRCK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK_io " "bidirectional pin \"AUD_BCLK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[0\] " "bidirectional pin \"DRAM_DQ_io\[0\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[1\] " "bidirectional pin \"DRAM_DQ_io\[1\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[2\] " "bidirectional pin \"DRAM_DQ_io\[2\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[3\] " "bidirectional pin \"DRAM_DQ_io\[3\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[4\] " "bidirectional pin \"DRAM_DQ_io\[4\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[5\] " "bidirectional pin \"DRAM_DQ_io\[5\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[6\] " "bidirectional pin \"DRAM_DQ_io\[6\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[7\] " "bidirectional pin \"DRAM_DQ_io\[7\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[8\] " "bidirectional pin \"DRAM_DQ_io\[8\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[9\] " "bidirectional pin \"DRAM_DQ_io\[9\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[10\] " "bidirectional pin \"DRAM_DQ_io\[10\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[11\] " "bidirectional pin \"DRAM_DQ_io\[11\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[12\] " "bidirectional pin \"DRAM_DQ_io\[12\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[13\] " "bidirectional pin \"DRAM_DQ_io\[13\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[14\] " "bidirectional pin \"DRAM_DQ_io\[14\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[15\] " "bidirectional pin \"DRAM_DQ_io\[15\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT_io " "bidirectional pin \"FPGA_I2C_SDAT_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[0\] " "bidirectional pin \"GPIO_0_io\[0\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[1\] " "bidirectional pin \"GPIO_0_io\[1\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[2\] " "bidirectional pin \"GPIO_0_io\[2\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[3\] " "bidirectional pin \"GPIO_0_io\[3\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[4\] " "bidirectional pin \"GPIO_0_io\[4\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[5\] " "bidirectional pin \"GPIO_0_io\[5\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[6\] " "bidirectional pin \"GPIO_0_io\[6\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[7\] " "bidirectional pin \"GPIO_0_io\[7\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[8\] " "bidirectional pin \"GPIO_0_io\[8\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[9\] " "bidirectional pin \"GPIO_0_io\[9\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[10\] " "bidirectional pin \"GPIO_0_io\[10\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[11\] " "bidirectional pin \"GPIO_0_io\[11\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[12\] " "bidirectional pin \"GPIO_0_io\[12\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[13\] " "bidirectional pin \"GPIO_0_io\[13\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[14\] " "bidirectional pin \"GPIO_0_io\[14\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[15\] " "bidirectional pin \"GPIO_0_io\[15\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[16\] " "bidirectional pin \"GPIO_0_io\[16\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[17\] " "bidirectional pin \"GPIO_0_io\[17\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[18\] " "bidirectional pin \"GPIO_0_io\[18\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[19\] " "bidirectional pin \"GPIO_0_io\[19\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[20\] " "bidirectional pin \"GPIO_0_io\[20\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[21\] " "bidirectional pin \"GPIO_0_io\[21\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[22\] " "bidirectional pin \"GPIO_0_io\[22\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[23\] " "bidirectional pin \"GPIO_0_io\[23\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[24\] " "bidirectional pin \"GPIO_0_io\[24\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[25\] " "bidirectional pin \"GPIO_0_io\[25\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[26\] " "bidirectional pin \"GPIO_0_io\[26\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[27\] " "bidirectional pin \"GPIO_0_io\[27\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[28\] " "bidirectional pin \"GPIO_0_io\[28\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[29\] " "bidirectional pin \"GPIO_0_io\[29\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[30\] " "bidirectional pin \"GPIO_0_io\[30\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[31\] " "bidirectional pin \"GPIO_0_io\[31\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[32\] " "bidirectional pin \"GPIO_0_io\[32\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[33\] " "bidirectional pin \"GPIO_0_io\[33\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[34\] " "bidirectional pin \"GPIO_0_io\[34\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[35\] " "bidirectional pin \"GPIO_0_io\[35\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[0\] " "bidirectional pin \"GPIO_1_io\[0\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[1\] " "bidirectional pin \"GPIO_1_io\[1\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[2\] " "bidirectional pin \"GPIO_1_io\[2\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[3\] " "bidirectional pin \"GPIO_1_io\[3\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[4\] " "bidirectional pin \"GPIO_1_io\[4\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[5\] " "bidirectional pin \"GPIO_1_io\[5\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[6\] " "bidirectional pin \"GPIO_1_io\[6\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[7\] " "bidirectional pin \"GPIO_1_io\[7\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[8\] " "bidirectional pin \"GPIO_1_io\[8\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[9\] " "bidirectional pin \"GPIO_1_io\[9\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[10\] " "bidirectional pin \"GPIO_1_io\[10\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[11\] " "bidirectional pin \"GPIO_1_io\[11\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[12\] " "bidirectional pin \"GPIO_1_io\[12\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[13\] " "bidirectional pin \"GPIO_1_io\[13\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[14\] " "bidirectional pin \"GPIO_1_io\[14\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[15\] " "bidirectional pin \"GPIO_1_io\[15\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[16\] " "bidirectional pin \"GPIO_1_io\[16\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[17\] " "bidirectional pin \"GPIO_1_io\[17\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[18\] " "bidirectional pin \"GPIO_1_io\[18\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[19\] " "bidirectional pin \"GPIO_1_io\[19\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[20\] " "bidirectional pin \"GPIO_1_io\[20\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[21\] " "bidirectional pin \"GPIO_1_io\[21\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[22\] " "bidirectional pin \"GPIO_1_io\[22\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[23\] " "bidirectional pin \"GPIO_1_io\[23\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[24\] " "bidirectional pin \"GPIO_1_io\[24\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[25\] " "bidirectional pin \"GPIO_1_io\[25\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[26\] " "bidirectional pin \"GPIO_1_io\[26\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[27\] " "bidirectional pin \"GPIO_1_io\[27\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[28\] " "bidirectional pin \"GPIO_1_io\[28\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[29\] " "bidirectional pin \"GPIO_1_io\[29\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[30\] " "bidirectional pin \"GPIO_1_io\[30\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[31\] " "bidirectional pin \"GPIO_1_io\[31\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[32\] " "bidirectional pin \"GPIO_1_io\[32\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[33\] " "bidirectional pin \"GPIO_1_io\[33\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[34\] " "bidirectional pin \"GPIO_1_io\[34\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[35\] " "bidirectional pin \"GPIO_1_io\[35\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK_io " "bidirectional pin \"PS2_CLK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT_io " "bidirectional pin \"PS2_DAT_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2_io " "bidirectional pin \"PS2_CLK2_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2_io " "bidirectional pin \"PS2_DAT2_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678113103724 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678113103724 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[0\]~synth " "Node \"HPS_DDR3_DQ_io\[0\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[1\]~synth " "Node \"HPS_DDR3_DQ_io\[1\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[2\]~synth " "Node \"HPS_DDR3_DQ_io\[2\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[3\]~synth " "Node \"HPS_DDR3_DQ_io\[3\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[4\]~synth " "Node \"HPS_DDR3_DQ_io\[4\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[5\]~synth " "Node \"HPS_DDR3_DQ_io\[5\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[6\]~synth " "Node \"HPS_DDR3_DQ_io\[6\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[7\]~synth " "Node \"HPS_DDR3_DQ_io\[7\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[8\]~synth " "Node \"HPS_DDR3_DQ_io\[8\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[9\]~synth " "Node \"HPS_DDR3_DQ_io\[9\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[10\]~synth " "Node \"HPS_DDR3_DQ_io\[10\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[11\]~synth " "Node \"HPS_DDR3_DQ_io\[11\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[12\]~synth " "Node \"HPS_DDR3_DQ_io\[12\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[13\]~synth " "Node \"HPS_DDR3_DQ_io\[13\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[14\]~synth " "Node \"HPS_DDR3_DQ_io\[14\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[15\]~synth " "Node \"HPS_DDR3_DQ_io\[15\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[16\]~synth " "Node \"HPS_DDR3_DQ_io\[16\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[17\]~synth " "Node \"HPS_DDR3_DQ_io\[17\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[18\]~synth " "Node \"HPS_DDR3_DQ_io\[18\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[19\]~synth " "Node \"HPS_DDR3_DQ_io\[19\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[20\]~synth " "Node \"HPS_DDR3_DQ_io\[20\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[21\]~synth " "Node \"HPS_DDR3_DQ_io\[21\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[22\]~synth " "Node \"HPS_DDR3_DQ_io\[22\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[23\]~synth " "Node \"HPS_DDR3_DQ_io\[23\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[24\]~synth " "Node \"HPS_DDR3_DQ_io\[24\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[25\]~synth " "Node \"HPS_DDR3_DQ_io\[25\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[26\]~synth " "Node \"HPS_DDR3_DQ_io\[26\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[27\]~synth " "Node \"HPS_DDR3_DQ_io\[27\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[28\]~synth " "Node \"HPS_DDR3_DQ_io\[28\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[29\]~synth " "Node \"HPS_DDR3_DQ_io\[29\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[30\]~synth " "Node \"HPS_DDR3_DQ_io\[30\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[31\]~synth " "Node \"HPS_DDR3_DQ_io\[31\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[0\]~synth " "Node \"HPS_DDR3_DQS_N_io\[0\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[1\]~synth " "Node \"HPS_DDR3_DQS_N_io\[1\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[2\]~synth " "Node \"HPS_DDR3_DQS_N_io\[2\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[3\]~synth " "Node \"HPS_DDR3_DQS_N_io\[3\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[0\]~synth " "Node \"HPS_DDR3_DQS_P_io\[0\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[1\]~synth " "Node \"HPS_DDR3_DQS_P_io\[1\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[2\]~synth " "Node \"HPS_DDR3_DQS_P_io\[2\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[3\]~synth " "Node \"HPS_DDR3_DQS_P_io\[3\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_io~synth " "Node \"HPS_KEY_io~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 165 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED_io~synth " "Node \"HPS_LED_io~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113106337 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1678113106337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N_o GND " "Pin \"ADC_CS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|ADC_CS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN_o GND " "Pin \"ADC_DIN_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|ADC_DIN_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK_o GND " "Pin \"ADC_SCLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|ADC_SCLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT_o GND " "Pin \"AUD_DACDAT_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|AUD_DACDAT_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK_o GND " "Pin \"AUD_XCK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|AUD_XCK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[0\] GND " "Pin \"DRAM_ADDR_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[1\] GND " "Pin \"DRAM_ADDR_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[2\] GND " "Pin \"DRAM_ADDR_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[3\] GND " "Pin \"DRAM_ADDR_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[4\] GND " "Pin \"DRAM_ADDR_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[5\] GND " "Pin \"DRAM_ADDR_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[6\] GND " "Pin \"DRAM_ADDR_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[7\] GND " "Pin \"DRAM_ADDR_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[8\] GND " "Pin \"DRAM_ADDR_o\[8\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[9\] GND " "Pin \"DRAM_ADDR_o\[9\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[10\] GND " "Pin \"DRAM_ADDR_o\[10\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[11\] GND " "Pin \"DRAM_ADDR_o\[11\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[12\] GND " "Pin \"DRAM_ADDR_o\[12\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_ADDR_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_o\[0\] GND " "Pin \"DRAM_BA_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_BA_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_o\[1\] GND " "Pin \"DRAM_BA_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_BA_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N_o GND " "Pin \"DRAM_CAS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_CAS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE_o GND " "Pin \"DRAM_CKE_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_CKE_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK_o GND " "Pin \"DRAM_CLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_CLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N_o GND " "Pin \"DRAM_CS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_CS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM_o GND " "Pin \"DRAM_LDQM_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_LDQM_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N_o GND " "Pin \"DRAM_RAS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_RAS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM_o GND " "Pin \"DRAM_UDQM_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_UDQM_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N_o GND " "Pin \"DRAM_WE_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|DRAM_WE_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK_o GND " "Pin \"FPGA_I2C_SCLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|FPGA_I2C_SCLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[0\] GND " "Pin \"HEX0_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX0_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[1\] GND " "Pin \"HEX0_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX0_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[2\] GND " "Pin \"HEX0_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX0_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[3\] GND " "Pin \"HEX0_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX0_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[4\] GND " "Pin \"HEX0_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX0_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[5\] GND " "Pin \"HEX0_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX0_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[6\] GND " "Pin \"HEX0_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX0_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[0\] GND " "Pin \"HEX1_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX1_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[1\] GND " "Pin \"HEX1_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX1_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[2\] GND " "Pin \"HEX1_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX1_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[3\] GND " "Pin \"HEX1_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX1_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[4\] GND " "Pin \"HEX1_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX1_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[5\] GND " "Pin \"HEX1_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX1_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[6\] GND " "Pin \"HEX1_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX1_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[0\] GND " "Pin \"HEX2_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX2_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[1\] GND " "Pin \"HEX2_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX2_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[2\] GND " "Pin \"HEX2_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX2_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[3\] GND " "Pin \"HEX2_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX2_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[4\] GND " "Pin \"HEX2_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX2_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[5\] GND " "Pin \"HEX2_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX2_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[6\] GND " "Pin \"HEX2_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX2_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[0\] GND " "Pin \"HEX3_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX3_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[1\] GND " "Pin \"HEX3_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX3_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[2\] GND " "Pin \"HEX3_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX3_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[3\] GND " "Pin \"HEX3_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX3_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[4\] GND " "Pin \"HEX3_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX3_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[5\] GND " "Pin \"HEX3_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX3_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[6\] GND " "Pin \"HEX3_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX3_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[0\] GND " "Pin \"HEX4_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX4_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[1\] GND " "Pin \"HEX4_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX4_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[2\] GND " "Pin \"HEX4_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX4_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[3\] GND " "Pin \"HEX4_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX4_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[4\] GND " "Pin \"HEX4_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX4_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[5\] GND " "Pin \"HEX4_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX4_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[6\] GND " "Pin \"HEX4_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX4_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[0\] GND " "Pin \"HEX5_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX5_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[1\] GND " "Pin \"HEX5_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX5_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[2\] GND " "Pin \"HEX5_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX5_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[3\] GND " "Pin \"HEX5_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX5_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[4\] GND " "Pin \"HEX5_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX5_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[5\] GND " "Pin \"HEX5_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX5_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[6\] GND " "Pin \"HEX5_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|HEX5_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD_o GND " "Pin \"IRDA_TXD_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|IRDA_TXD_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[0\] GND " "Pin \"LEDR_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[1\] VCC " "Pin \"LEDR_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[2\] GND " "Pin \"LEDR_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[3\] VCC " "Pin \"LEDR_o\[3\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[4\] GND " "Pin \"LEDR_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[5\] VCC " "Pin \"LEDR_o\[5\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[6\] GND " "Pin \"LEDR_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[7\] VCC " "Pin \"LEDR_o\[7\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[8\] GND " "Pin \"LEDR_o\[8\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[9\] VCC " "Pin \"LEDR_o\[9\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|LEDR_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N_o GND " "Pin \"TD_RESET_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|TD_RESET_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[0\] GND " "Pin \"VGA_R_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[1\] GND " "Pin \"VGA_R_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[2\] GND " "Pin \"VGA_R_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[3\] GND " "Pin \"VGA_R_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[4\] GND " "Pin \"VGA_R_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[5\] GND " "Pin \"VGA_R_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[6\] GND " "Pin \"VGA_R_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[7\] GND " "Pin \"VGA_R_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_R_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[0\] GND " "Pin \"VGA_G_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[1\] GND " "Pin \"VGA_G_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[2\] GND " "Pin \"VGA_G_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[3\] GND " "Pin \"VGA_G_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[4\] GND " "Pin \"VGA_G_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[5\] GND " "Pin \"VGA_G_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[6\] GND " "Pin \"VGA_G_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[7\] GND " "Pin \"VGA_G_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_G_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[0\] GND " "Pin \"VGA_B_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[1\] GND " "Pin \"VGA_B_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[2\] GND " "Pin \"VGA_B_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[3\] GND " "Pin \"VGA_B_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[4\] GND " "Pin \"VGA_B_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[5\] GND " "Pin \"VGA_B_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[6\] GND " "Pin \"VGA_B_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[7\] GND " "Pin \"VGA_B_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_B_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK_o GND " "Pin \"VGA_CLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_CLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N_o GND " "Pin \"VGA_SYNC_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_SYNC_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N_o GND " "Pin \"VGA_BLANK_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_BLANK_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS_o GND " "Pin \"VGA_HS_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_HS_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS_o GND " "Pin \"VGA_VS_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|VGA_VS_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL_o GND " "Pin \"FAN_CTRL_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678113106339 "|DE1_SoC_top|FAN_CTRL_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678113106339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113106617 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "avl_counter:avl_counter_inst\|state_s\[31\] Low " "Register avl_counter:avl_counter_inst\|state_s\[31\] will power up to Low" {  } { { "../src_vhdl/avl_counter.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1678113106790 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1678113106790 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "93 " "93 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678113107299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "qsys_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"qsys_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113107467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.map.smsg " "Generated suppressed messages file /home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113108158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678113109496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678113109496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50_i " "No output dependent on input pin \"CLOCK2_50_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|CLOCK2_50_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50_i " "No output dependent on input pin \"CLOCK3_50_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|CLOCK3_50_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50_i " "No output dependent on input pin \"CLOCK4_50_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|CLOCK4_50_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_i " "No output dependent on input pin \"ADC_DOUT_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|ADC_DOUT_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT_i " "No output dependent on input pin \"AUD_ADCDAT_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|AUD_ADCDAT_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD_i " "No output dependent on input pin \"IRDA_RXD_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|IRDA_RXD_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[0\] " "No output dependent on input pin \"KEY_i\[0\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|KEY_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[1\] " "No output dependent on input pin \"KEY_i\[1\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|KEY_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[2\] " "No output dependent on input pin \"KEY_i\[2\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|KEY_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[3\] " "No output dependent on input pin \"KEY_i\[3\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|KEY_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[0\] " "No output dependent on input pin \"SW_i\[0\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[1\] " "No output dependent on input pin \"SW_i\[1\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[2\] " "No output dependent on input pin \"SW_i\[2\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[3\] " "No output dependent on input pin \"SW_i\[3\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[4\] " "No output dependent on input pin \"SW_i\[4\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[5\] " "No output dependent on input pin \"SW_i\[5\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[6\] " "No output dependent on input pin \"SW_i\[6\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[7\] " "No output dependent on input pin \"SW_i\[7\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[8\] " "No output dependent on input pin \"SW_i\[8\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[9\] " "No output dependent on input pin \"SW_i\[9\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|SW_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27_i " "No output dependent on input pin \"TD_CLK27_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_CLK27_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[0\] " "No output dependent on input pin \"TD_DATA_i\[0\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[1\] " "No output dependent on input pin \"TD_DATA_i\[1\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[2\] " "No output dependent on input pin \"TD_DATA_i\[2\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[3\] " "No output dependent on input pin \"TD_DATA_i\[3\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[4\] " "No output dependent on input pin \"TD_DATA_i\[4\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[5\] " "No output dependent on input pin \"TD_DATA_i\[5\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[6\] " "No output dependent on input pin \"TD_DATA_i\[6\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[7\] " "No output dependent on input pin \"TD_DATA_i\[7\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_DATA_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS_i " "No output dependent on input pin \"TD_HS_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_HS_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS_i " "No output dependent on input pin \"TD_VS_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678113109736 "|DE1_SoC_top|TD_VS_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678113109736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2082 " "Implemented 2082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678113109743 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678113109743 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "138 " "Implemented 138 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678113109743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1125 " "Implemented 1125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678113109743 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1678113109743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678113109743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 345 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 345 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1212 " "Peak virtual memory: 1212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678113109789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 15:31:49 2023 " "Processing ended: Mon Mar  6 15:31:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678113109789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678113109789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678113109789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678113109789 ""}
