set_min_delay 4.0 -from port* -rise_from clk1 -rise_to core_clock -ignore_clock_latency -probe
