// Seed: 958633822
module module_0 ();
  wire [1 : -1] id_1 = id_1;
  assign module_2.id_2  = 0;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input supply0 id_11
);
  logic id_13;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd10
) (
    input supply0 id_0,
    input tri _id_1,
    input wor id_2,
    output wire id_3,
    input wor id_4,
    output uwire id_5
);
  initial cover (1);
  module_0 modCall_1 ();
  logic [-1 : !  id_1] id_7, id_8, id_9 = 1;
  logic id_10 = id_4;
  assign id_8 = 1;
  wire id_11;
endmodule
