

================================================================
== Vivado HLS Report for 'Write_O_ALL'
================================================================
* Date:           Sun Feb 28 11:05:45 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.460 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|      161| 0.170 us | 1.610 us |   17|  161|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       16|      160|        16|          -|          -| 1 ~ 10 |    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      9|       0|     523|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     448|    -|
|Register         |        -|      -|     783|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      9|     783|     971|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln108_1_fu_405_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln108_2_fu_440_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln108_fu_371_p2     |     *    |      3|  0|  20|          32|          32|
    |add_ln108_10_fu_513_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_11_fu_522_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_12_fu_531_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_13_fu_540_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_14_fu_549_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_15_fu_553_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_16_fu_557_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_17_fu_561_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_18_fu_565_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln108_1_fu_359_p2   |     +    |      0|  0|  17|           2|          10|
    |add_ln108_2_fu_365_p2   |     +    |      0|  0|  17|           2|          10|
    |add_ln108_3_fu_449_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln108_4_fu_459_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln108_5_fu_464_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln108_6_fu_469_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln108_7_fu_486_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln108_8_fu_495_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln108_9_fu_504_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln108_fu_353_p2     |     +    |      0|  0|  17|           1|          10|
    |col_fu_424_p2           |     +    |      0|  0|  38|          31|           1|
    |sub_ln108_1_fu_434_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln108_fu_399_p2     |     -    |      0|  0|  39|          32|          32|
    |icmp_ln103_fu_419_p2    |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2         |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0| 523|         390|         385|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |O_0_0_V_blk_n      |   9|          2|    1|          2|
    |O_0_1_V_blk_n      |   9|          2|    1|          2|
    |O_0_2_V_blk_n      |   9|          2|    1|          2|
    |O_0_3_V_blk_n      |   9|          2|    1|          2|
    |O_1_0_V_blk_n      |   9|          2|    1|          2|
    |O_1_1_V_blk_n      |   9|          2|    1|          2|
    |O_1_2_V_blk_n      |   9|          2|    1|          2|
    |O_1_3_V_blk_n      |   9|          2|    1|          2|
    |O_2_0_V_blk_n      |   9|          2|    1|          2|
    |O_2_1_V_blk_n      |   9|          2|    1|          2|
    |O_2_2_V_blk_n      |   9|          2|    1|          2|
    |O_2_3_V_blk_n      |   9|          2|    1|          2|
    |O_3_0_V_blk_n      |   9|          2|    1|          2|
    |O_3_1_V_blk_n      |   9|          2|    1|          2|
    |O_3_2_V_blk_n      |   9|          2|    1|          2|
    |O_3_3_V_blk_n      |   9|          2|    1|          2|
    |Out_buf_address0   |  85|         17|    9|        153|
    |Out_buf_d0         |  85|         17|   32|        544|
    |ap_NS_fsm          |  89|         18|    1|         18|
    |ap_done            |   9|          2|    1|          2|
    |cho_blk_n          |   9|          2|    1|          2|
    |col_0_i_i_reg_338  |   9|          2|   31|         62|
    |p_c_s_blk_n        |   9|          2|    1|          2|
    |p_chout_s_blk_n    |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 448|         94|   93|        817|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln108_14_reg_757   |  10|   0|   10|          0|
    |add_ln108_15_reg_762   |  10|   0|   10|          0|
    |add_ln108_16_reg_767   |  10|   0|   10|          0|
    |add_ln108_17_reg_772   |  10|   0|   10|          0|
    |add_ln108_18_reg_777   |  10|   0|   10|          0|
    |add_ln108_1_reg_609    |  10|   0|   10|          0|
    |add_ln108_2_reg_614    |  10|   0|   10|          0|
    |add_ln108_3_reg_651    |  10|   0|   10|          0|
    |add_ln108_4_reg_663    |  10|   0|   10|          0|
    |add_ln108_5_reg_676    |  10|   0|   10|          0|
    |add_ln108_6_reg_689    |  10|   0|   10|          0|
    |add_ln108_reg_604      |  10|   0|   10|          0|
    |ap_CS_fsm              |  17|   0|   17|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |col_0_i_i_reg_338      |  31|   0|   31|          0|
    |col_reg_646            |  31|   0|   31|          0|
    |p_c_read_reg_599       |  32|   0|   32|          0|
    |p_chout_read_reg_589   |  32|   0|   32|          0|
    |shl_ln_reg_627         |   9|   0|   10|          1|
    |tmp_10_reg_727         |  32|   0|   32|          0|
    |tmp_11_reg_732         |  32|   0|   32|          0|
    |tmp_12_reg_737         |  32|   0|   32|          0|
    |tmp_13_reg_742         |  32|   0|   32|          0|
    |tmp_14_reg_747         |  32|   0|   32|          0|
    |tmp_15_reg_752         |  32|   0|   32|          0|
    |tmp_1_reg_658          |  32|   0|   32|          0|
    |tmp_2_reg_671          |  32|   0|   32|          0|
    |tmp_3_reg_684          |  32|   0|   32|          0|
    |tmp_4_reg_697          |  32|   0|   32|          0|
    |tmp_5_reg_702          |  32|   0|   32|          0|
    |tmp_6_reg_707          |  32|   0|   32|          0|
    |tmp_7_reg_712          |  32|   0|   32|          0|
    |tmp_8_reg_717          |  32|   0|   32|          0|
    |tmp_9_reg_722          |  32|   0|   32|          0|
    |trunc_ln103_reg_594    |  10|   0|   10|          0|
    |trunc_ln108_2_reg_635  |  10|   0|   10|          0|
    |trunc_ln108_reg_619    |  10|   0|   10|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 783|   0|  784|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  Write_O_ALL | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  Write_O_ALL | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  Write_O_ALL | return value |
|ap_done            | out |    1| ap_ctrl_hs |  Write_O_ALL | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  Write_O_ALL | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  Write_O_ALL | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  Write_O_ALL | return value |
|Out_buf_address0   | out |    9|  ap_memory |    Out_buf   |     array    |
|Out_buf_ce0        | out |    1|  ap_memory |    Out_buf   |     array    |
|Out_buf_we0        | out |    1|  ap_memory |    Out_buf   |     array    |
|Out_buf_d0         | out |   32|  ap_memory |    Out_buf   |     array    |
|O_0_0_V_dout       |  in |   32|   ap_fifo  |    O_0_0_V   |    pointer   |
|O_0_0_V_empty_n    |  in |    1|   ap_fifo  |    O_0_0_V   |    pointer   |
|O_0_0_V_read       | out |    1|   ap_fifo  |    O_0_0_V   |    pointer   |
|O_0_1_V_dout       |  in |   32|   ap_fifo  |    O_0_1_V   |    pointer   |
|O_0_1_V_empty_n    |  in |    1|   ap_fifo  |    O_0_1_V   |    pointer   |
|O_0_1_V_read       | out |    1|   ap_fifo  |    O_0_1_V   |    pointer   |
|O_0_2_V_dout       |  in |   32|   ap_fifo  |    O_0_2_V   |    pointer   |
|O_0_2_V_empty_n    |  in |    1|   ap_fifo  |    O_0_2_V   |    pointer   |
|O_0_2_V_read       | out |    1|   ap_fifo  |    O_0_2_V   |    pointer   |
|O_0_3_V_dout       |  in |   32|   ap_fifo  |    O_0_3_V   |    pointer   |
|O_0_3_V_empty_n    |  in |    1|   ap_fifo  |    O_0_3_V   |    pointer   |
|O_0_3_V_read       | out |    1|   ap_fifo  |    O_0_3_V   |    pointer   |
|O_1_0_V_dout       |  in |   32|   ap_fifo  |    O_1_0_V   |    pointer   |
|O_1_0_V_empty_n    |  in |    1|   ap_fifo  |    O_1_0_V   |    pointer   |
|O_1_0_V_read       | out |    1|   ap_fifo  |    O_1_0_V   |    pointer   |
|O_1_1_V_dout       |  in |   32|   ap_fifo  |    O_1_1_V   |    pointer   |
|O_1_1_V_empty_n    |  in |    1|   ap_fifo  |    O_1_1_V   |    pointer   |
|O_1_1_V_read       | out |    1|   ap_fifo  |    O_1_1_V   |    pointer   |
|O_1_2_V_dout       |  in |   32|   ap_fifo  |    O_1_2_V   |    pointer   |
|O_1_2_V_empty_n    |  in |    1|   ap_fifo  |    O_1_2_V   |    pointer   |
|O_1_2_V_read       | out |    1|   ap_fifo  |    O_1_2_V   |    pointer   |
|O_1_3_V_dout       |  in |   32|   ap_fifo  |    O_1_3_V   |    pointer   |
|O_1_3_V_empty_n    |  in |    1|   ap_fifo  |    O_1_3_V   |    pointer   |
|O_1_3_V_read       | out |    1|   ap_fifo  |    O_1_3_V   |    pointer   |
|O_2_0_V_dout       |  in |   32|   ap_fifo  |    O_2_0_V   |    pointer   |
|O_2_0_V_empty_n    |  in |    1|   ap_fifo  |    O_2_0_V   |    pointer   |
|O_2_0_V_read       | out |    1|   ap_fifo  |    O_2_0_V   |    pointer   |
|O_2_1_V_dout       |  in |   32|   ap_fifo  |    O_2_1_V   |    pointer   |
|O_2_1_V_empty_n    |  in |    1|   ap_fifo  |    O_2_1_V   |    pointer   |
|O_2_1_V_read       | out |    1|   ap_fifo  |    O_2_1_V   |    pointer   |
|O_2_2_V_dout       |  in |   32|   ap_fifo  |    O_2_2_V   |    pointer   |
|O_2_2_V_empty_n    |  in |    1|   ap_fifo  |    O_2_2_V   |    pointer   |
|O_2_2_V_read       | out |    1|   ap_fifo  |    O_2_2_V   |    pointer   |
|O_2_3_V_dout       |  in |   32|   ap_fifo  |    O_2_3_V   |    pointer   |
|O_2_3_V_empty_n    |  in |    1|   ap_fifo  |    O_2_3_V   |    pointer   |
|O_2_3_V_read       | out |    1|   ap_fifo  |    O_2_3_V   |    pointer   |
|O_3_0_V_dout       |  in |   32|   ap_fifo  |    O_3_0_V   |    pointer   |
|O_3_0_V_empty_n    |  in |    1|   ap_fifo  |    O_3_0_V   |    pointer   |
|O_3_0_V_read       | out |    1|   ap_fifo  |    O_3_0_V   |    pointer   |
|O_3_1_V_dout       |  in |   32|   ap_fifo  |    O_3_1_V   |    pointer   |
|O_3_1_V_empty_n    |  in |    1|   ap_fifo  |    O_3_1_V   |    pointer   |
|O_3_1_V_read       | out |    1|   ap_fifo  |    O_3_1_V   |    pointer   |
|O_3_2_V_dout       |  in |   32|   ap_fifo  |    O_3_2_V   |    pointer   |
|O_3_2_V_empty_n    |  in |    1|   ap_fifo  |    O_3_2_V   |    pointer   |
|O_3_2_V_read       | out |    1|   ap_fifo  |    O_3_2_V   |    pointer   |
|O_3_3_V_dout       |  in |   32|   ap_fifo  |    O_3_3_V   |    pointer   |
|O_3_3_V_empty_n    |  in |    1|   ap_fifo  |    O_3_3_V   |    pointer   |
|O_3_3_V_read       | out |    1|   ap_fifo  |    O_3_3_V   |    pointer   |
|cho_dout           |  in |   32|   ap_fifo  |      cho     |    pointer   |
|cho_empty_n        |  in |    1|   ap_fifo  |      cho     |    pointer   |
|cho_read           | out |    1|   ap_fifo  |      cho     |    pointer   |
|p_c_s_dout         |  in |   32|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_empty_n      |  in |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_read         | out |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_chout_s_dout     |  in |   32|   ap_fifo  |   p_chout_s  |    pointer   |
|p_chout_s_empty_n  |  in |    1|   ap_fifo  |   p_chout_s  |    pointer   |
|p_chout_s_read     | out |    1|   ap_fifo  |   p_chout_s  |    pointer   |
|Out_buf_cho        |  in |   32|   ap_none  |  Out_buf_cho |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.27>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chout_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.83ns)   --->   "%cho_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cho)" [conv_v1.cpp:101]   --->   Operation 37 'read' 'cho_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (1.83ns)   --->   "%p_chout_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chout_s)" [conv_v1.cpp:108]   --->   Operation 38 'read' 'p_chout_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %cho_read to i10" [conv_v1.cpp:103]   --->   Operation 39 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:103]   --->   Operation 40 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln108 = add i10 1, %trunc_ln103" [conv_v1.cpp:108]   --->   Operation 41 'add' 'add_ln108' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln108_1 = add i10 2, %trunc_ln103" [conv_v1.cpp:108]   --->   Operation 42 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln108_2 = add i10 3, %trunc_ln103" [conv_v1.cpp:108]   --->   Operation 43 'add' 'add_ln108_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (3.42ns)   --->   "%mul_ln108 = mul i32 %p_c_read, %p_chout_read" [conv_v1.cpp:108]   --->   Operation 44 'mul' 'mul_ln108' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %mul_ln108 to i10" [conv_v1.cpp:108]   --->   Operation 45 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i32 %mul_ln108 to i9" [conv_v1.cpp:108]   --->   Operation 46 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln108_1, i1 false)" [conv_v1.cpp:108]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln108)   --->   "%shl_ln108 = shl i32 %p_c_read, 2" [conv_v1.cpp:108]   --->   Operation 48 'shl' 'shl_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln108 = sub i32 %shl_ln108, %p_c_read" [conv_v1.cpp:108]   --->   Operation 49 'sub' 'sub_ln108' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (3.42ns)   --->   "%mul_ln108_1 = mul i32 %sub_ln108, %p_chout_read" [conv_v1.cpp:108]   --->   Operation 50 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln108_2 = trunc i32 %mul_ln108_1 to i10" [conv_v1.cpp:108]   --->   Operation 51 'trunc' 'trunc_ln108_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:103]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%col_0_i_i = phi i31 [ 0, %entry ], [ %col, %hls_label_4 ]"   --->   Operation 53 'phi' 'col_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i31 %col_0_i_i to i32" [conv_v1.cpp:103]   --->   Operation 54 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%icmp_ln103 = icmp slt i32 %zext_ln103, %p_c_read" [conv_v1.cpp:103]   --->   Operation 55 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.00ns)   --->   "%col = add i31 %col_0_i_i, 1" [conv_v1.cpp:103]   --->   Operation 56 'add' 'col' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %hls_label_4, label %.exit" [conv_v1.cpp:103]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.83ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_0_V)" [conv_v1.cpp:107]   --->   Operation 58 'read' 'tmp' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%Out_buf_cho_load = load i32* @Out_buf_cho, align 4" [conv_v1.cpp:108]   --->   Operation 59 'load' 'Out_buf_cho_load' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.01ns)   --->   "%sub_ln108_1 = sub nsw i32 %zext_ln103, %Out_buf_cho_load" [conv_v1.cpp:108]   --->   Operation 60 'sub' 'sub_ln108_1' <Predicate = (icmp_ln103)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (3.42ns)   --->   "%mul_ln108_2 = mul nsw i32 %p_chout_read, %sub_ln108_1" [conv_v1.cpp:108]   --->   Operation 61 'mul' 'mul_ln108_2' <Predicate = (icmp_ln103)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln108_3 = trunc i32 %mul_ln108_2 to i10" [conv_v1.cpp:108]   --->   Operation 62 'trunc' 'trunc_ln108_3' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%add_ln108_3 = add i10 %trunc_ln108_3, %trunc_ln103" [conv_v1.cpp:108]   --->   Operation 63 'add' 'add_ln108_3' <Predicate = (icmp_ln103)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i10 %add_ln108_3 to i64" [conv_v1.cpp:108]   --->   Operation 64 'sext' 'sext_ln108' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%Out_buf_addr = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108" [conv_v1.cpp:108]   --->   Operation 65 'getelementptr' 'Out_buf_addr' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.23ns)   --->   "store float %tmp, float* %Out_buf_addr, align 4" [conv_v1.cpp:108]   --->   Operation 66 'store' <Predicate = (icmp_ln103)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_2 : Operation 67 [1/1] (1.83ns)   --->   "%tmp_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_1_V)" [conv_v1.cpp:107]   --->   Operation 67 'read' 'tmp_1' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln108_4 = add i10 %trunc_ln108_3, %add_ln108" [conv_v1.cpp:108]   --->   Operation 68 'add' 'add_ln108_4' <Predicate = (icmp_ln103)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.83ns)   --->   "%tmp_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_2_V)" [conv_v1.cpp:107]   --->   Operation 69 'read' 'tmp_2' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln108_5 = add i10 %trunc_ln108_3, %add_ln108_1" [conv_v1.cpp:108]   --->   Operation 70 'add' 'add_ln108_5' <Predicate = (icmp_ln103)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.83ns)   --->   "%tmp_3 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_3_V)" [conv_v1.cpp:107]   --->   Operation 71 'read' 'tmp_3' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln108_6 = add i10 %trunc_ln108_3, %add_ln108_2" [conv_v1.cpp:108]   --->   Operation 72 'add' 'add_ln108_6' <Predicate = (icmp_ln103)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.83ns)   --->   "%tmp_4 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_0_V)" [conv_v1.cpp:107]   --->   Operation 73 'read' 'tmp_4' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (1.83ns)   --->   "%tmp_5 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_1_V)" [conv_v1.cpp:107]   --->   Operation 74 'read' 'tmp_5' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (1.83ns)   --->   "%tmp_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_2_V)" [conv_v1.cpp:107]   --->   Operation 75 'read' 'tmp_6' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 76 [1/1] (1.83ns)   --->   "%tmp_7 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_3_V)" [conv_v1.cpp:107]   --->   Operation 76 'read' 'tmp_7' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (1.83ns)   --->   "%tmp_8 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_0_V)" [conv_v1.cpp:107]   --->   Operation 77 'read' 'tmp_8' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (1.83ns)   --->   "%tmp_9 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_1_V)" [conv_v1.cpp:107]   --->   Operation 78 'read' 'tmp_9' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (1.83ns)   --->   "%tmp_10 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_2_V)" [conv_v1.cpp:107]   --->   Operation 79 'read' 'tmp_10' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 80 [1/1] (1.83ns)   --->   "%tmp_11 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_3_V)" [conv_v1.cpp:107]   --->   Operation 80 'read' 'tmp_11' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (1.83ns)   --->   "%tmp_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_0_V)" [conv_v1.cpp:107]   --->   Operation 81 'read' 'tmp_12' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/1] (1.83ns)   --->   "%tmp_13 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_1_V)" [conv_v1.cpp:107]   --->   Operation 82 'read' 'tmp_13' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (1.83ns)   --->   "%tmp_14 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_2_V)" [conv_v1.cpp:107]   --->   Operation 83 'read' 'tmp_14' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (1.83ns)   --->   "%tmp_15 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_3_V)" [conv_v1.cpp:107]   --->   Operation 84 'read' 'tmp_15' <Predicate = (icmp_ln103)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 85 'ret' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i10 %add_ln108_4 to i64" [conv_v1.cpp:108]   --->   Operation 86 'sext' 'sext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%Out_buf_addr_1 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_1" [conv_v1.cpp:108]   --->   Operation 87 'getelementptr' 'Out_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.23ns)   --->   "store float %tmp_1, float* %Out_buf_addr_1, align 4" [conv_v1.cpp:108]   --->   Operation 88 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i10 %add_ln108_5 to i64" [conv_v1.cpp:108]   --->   Operation 89 'sext' 'sext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%Out_buf_addr_2 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_2" [conv_v1.cpp:108]   --->   Operation 90 'getelementptr' 'Out_buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.23ns)   --->   "store float %tmp_2, float* %Out_buf_addr_2, align 4" [conv_v1.cpp:108]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i10 %add_ln108_6 to i64" [conv_v1.cpp:108]   --->   Operation 92 'sext' 'sext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%Out_buf_addr_3 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_3" [conv_v1.cpp:108]   --->   Operation 93 'getelementptr' 'Out_buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.23ns)   --->   "store float %tmp_3, float* %Out_buf_addr_3, align 4" [conv_v1.cpp:108]   --->   Operation 94 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln108_7 = add i10 %add_ln108_3, %trunc_ln108" [conv_v1.cpp:108]   --->   Operation 95 'add' 'add_ln108_7' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln108_4 = sext i10 %add_ln108_7 to i64" [conv_v1.cpp:108]   --->   Operation 96 'sext' 'sext_ln108_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%Out_buf_addr_4 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_4" [conv_v1.cpp:108]   --->   Operation 97 'getelementptr' 'Out_buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.23ns)   --->   "store float %tmp_4, float* %Out_buf_addr_4, align 4" [conv_v1.cpp:108]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln108_8 = add i10 %add_ln108_4, %trunc_ln108" [conv_v1.cpp:108]   --->   Operation 99 'add' 'add_ln108_8' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln108_5 = sext i10 %add_ln108_8 to i64" [conv_v1.cpp:108]   --->   Operation 100 'sext' 'sext_ln108_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%Out_buf_addr_5 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_5" [conv_v1.cpp:108]   --->   Operation 101 'getelementptr' 'Out_buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.23ns)   --->   "store float %tmp_5, float* %Out_buf_addr_5, align 4" [conv_v1.cpp:108]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln108_9 = add i10 %add_ln108_5, %trunc_ln108" [conv_v1.cpp:108]   --->   Operation 103 'add' 'add_ln108_9' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln108_6 = sext i10 %add_ln108_9 to i64" [conv_v1.cpp:108]   --->   Operation 104 'sext' 'sext_ln108_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%Out_buf_addr_6 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_6" [conv_v1.cpp:108]   --->   Operation 105 'getelementptr' 'Out_buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.23ns)   --->   "store float %tmp_6, float* %Out_buf_addr_6, align 4" [conv_v1.cpp:108]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln108_10 = add i10 %add_ln108_6, %trunc_ln108" [conv_v1.cpp:108]   --->   Operation 107 'add' 'add_ln108_10' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln108_7 = sext i10 %add_ln108_10 to i64" [conv_v1.cpp:108]   --->   Operation 108 'sext' 'sext_ln108_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%Out_buf_addr_7 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_7" [conv_v1.cpp:108]   --->   Operation 109 'getelementptr' 'Out_buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (1.23ns)   --->   "store float %tmp_7, float* %Out_buf_addr_7, align 4" [conv_v1.cpp:108]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln108_11 = add i10 %add_ln108_3, %shl_ln" [conv_v1.cpp:108]   --->   Operation 111 'add' 'add_ln108_11' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln108_8 = sext i10 %add_ln108_11 to i64" [conv_v1.cpp:108]   --->   Operation 112 'sext' 'sext_ln108_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%Out_buf_addr_8 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_8" [conv_v1.cpp:108]   --->   Operation 113 'getelementptr' 'Out_buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.23ns)   --->   "store float %tmp_8, float* %Out_buf_addr_8, align 4" [conv_v1.cpp:108]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 11 <SV = 10> <Delay = 2.02>
ST_11 : Operation 115 [1/1] (0.78ns)   --->   "%add_ln108_12 = add i10 %add_ln108_4, %shl_ln" [conv_v1.cpp:108]   --->   Operation 115 'add' 'add_ln108_12' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln108_9 = sext i10 %add_ln108_12 to i64" [conv_v1.cpp:108]   --->   Operation 116 'sext' 'sext_ln108_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%Out_buf_addr_9 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_9" [conv_v1.cpp:108]   --->   Operation 117 'getelementptr' 'Out_buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (1.23ns)   --->   "store float %tmp_9, float* %Out_buf_addr_9, align 4" [conv_v1.cpp:108]   --->   Operation 118 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 12 <SV = 11> <Delay = 2.02>
ST_12 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln108_13 = add i10 %add_ln108_5, %shl_ln" [conv_v1.cpp:108]   --->   Operation 119 'add' 'add_ln108_13' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln108_10 = sext i10 %add_ln108_13 to i64" [conv_v1.cpp:108]   --->   Operation 120 'sext' 'sext_ln108_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%Out_buf_addr_10 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_10" [conv_v1.cpp:108]   --->   Operation 121 'getelementptr' 'Out_buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.23ns)   --->   "store float %tmp_10, float* %Out_buf_addr_10, align 4" [conv_v1.cpp:108]   --->   Operation 122 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_12 : Operation 123 [1/1] (0.78ns)   --->   "%add_ln108_14 = add i10 %add_ln108_6, %shl_ln" [conv_v1.cpp:108]   --->   Operation 123 'add' 'add_ln108_14' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln108_15 = add i10 %add_ln108_3, %trunc_ln108_2" [conv_v1.cpp:108]   --->   Operation 124 'add' 'add_ln108_15' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln108_16 = add i10 %add_ln108_4, %trunc_ln108_2" [conv_v1.cpp:108]   --->   Operation 125 'add' 'add_ln108_16' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.78ns)   --->   "%add_ln108_17 = add i10 %add_ln108_5, %trunc_ln108_2" [conv_v1.cpp:108]   --->   Operation 126 'add' 'add_ln108_17' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.78ns)   --->   "%add_ln108_18 = add i10 %add_ln108_6, %trunc_ln108_2" [conv_v1.cpp:108]   --->   Operation 127 'add' 'add_ln108_18' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln108_11 = sext i10 %add_ln108_14 to i64" [conv_v1.cpp:108]   --->   Operation 128 'sext' 'sext_ln108_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%Out_buf_addr_11 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_11" [conv_v1.cpp:108]   --->   Operation 129 'getelementptr' 'Out_buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (1.23ns)   --->   "store float %tmp_11, float* %Out_buf_addr_11, align 4" [conv_v1.cpp:108]   --->   Operation 130 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln108_12 = sext i10 %add_ln108_15 to i64" [conv_v1.cpp:108]   --->   Operation 131 'sext' 'sext_ln108_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%Out_buf_addr_12 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_12" [conv_v1.cpp:108]   --->   Operation 132 'getelementptr' 'Out_buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (1.23ns)   --->   "store float %tmp_12, float* %Out_buf_addr_12, align 4" [conv_v1.cpp:108]   --->   Operation 133 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln108_13 = sext i10 %add_ln108_16 to i64" [conv_v1.cpp:108]   --->   Operation 134 'sext' 'sext_ln108_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%Out_buf_addr_13 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_13" [conv_v1.cpp:108]   --->   Operation 135 'getelementptr' 'Out_buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.23ns)   --->   "store float %tmp_13, float* %Out_buf_addr_13, align 4" [conv_v1.cpp:108]   --->   Operation 136 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln108_14 = sext i10 %add_ln108_17 to i64" [conv_v1.cpp:108]   --->   Operation 137 'sext' 'sext_ln108_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%Out_buf_addr_14 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_14" [conv_v1.cpp:108]   --->   Operation 138 'getelementptr' 'Out_buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (1.23ns)   --->   "store float %tmp_14, float* %Out_buf_addr_14, align 4" [conv_v1.cpp:108]   --->   Operation 139 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [conv_v1.cpp:103]   --->   Operation 140 'specregionbegin' 'tmp_1_i_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:104]   --->   Operation 141 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln108_15 = sext i10 %add_ln108_18 to i64" [conv_v1.cpp:108]   --->   Operation 142 'sext' 'sext_ln108_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%Out_buf_addr_15 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108_15" [conv_v1.cpp:108]   --->   Operation 143 'getelementptr' 'Out_buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (1.23ns)   --->   "store float %tmp_15, float* %Out_buf_addr_15, align 4" [conv_v1.cpp:108]   --->   Operation 144 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_1_i_i)" [conv_v1.cpp:111]   --->   Operation 145 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:103]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ O_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_0_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_1_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_2_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_3_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_3_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_3_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_3_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chout_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Out_buf_cho]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
cho_read                (read             ) [ 000000000000000000]
p_chout_read            (read             ) [ 001111111111111111]
trunc_ln103             (trunc            ) [ 001111111111111111]
p_c_read                (read             ) [ 001111111111111111]
add_ln108               (add              ) [ 001111111111111111]
add_ln108_1             (add              ) [ 001111111111111111]
add_ln108_2             (add              ) [ 001111111111111111]
mul_ln108               (mul              ) [ 000000000000000000]
trunc_ln108             (trunc            ) [ 001111111111111111]
trunc_ln108_1           (trunc            ) [ 000000000000000000]
shl_ln                  (bitconcatenate   ) [ 001111111111111111]
shl_ln108               (shl              ) [ 000000000000000000]
sub_ln108               (sub              ) [ 000000000000000000]
mul_ln108_1             (mul              ) [ 000000000000000000]
trunc_ln108_2           (trunc            ) [ 001111111111111111]
br_ln103                (br               ) [ 011111111111111111]
col_0_i_i               (phi              ) [ 001000000000000000]
zext_ln103              (zext             ) [ 000000000000000000]
icmp_ln103              (icmp             ) [ 001111111111111111]
col                     (add              ) [ 011111111111111111]
br_ln103                (br               ) [ 000000000000000000]
tmp                     (read             ) [ 000000000000000000]
Out_buf_cho_load        (load             ) [ 000000000000000000]
sub_ln108_1             (sub              ) [ 000000000000000000]
mul_ln108_2             (mul              ) [ 000000000000000000]
trunc_ln108_3           (trunc            ) [ 000000000000000000]
add_ln108_3             (add              ) [ 000111111111100000]
sext_ln108              (sext             ) [ 000000000000000000]
Out_buf_addr            (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
tmp_1                   (read             ) [ 000100000000000000]
add_ln108_4             (add              ) [ 000111111111100000]
tmp_2                   (read             ) [ 000110000000000000]
add_ln108_5             (add              ) [ 000111111111100000]
tmp_3                   (read             ) [ 000111000000000000]
add_ln108_6             (add              ) [ 000111111111100000]
tmp_4                   (read             ) [ 000111100000000000]
tmp_5                   (read             ) [ 000111110000000000]
tmp_6                   (read             ) [ 000111111000000000]
tmp_7                   (read             ) [ 000111111100000000]
tmp_8                   (read             ) [ 000111111110000000]
tmp_9                   (read             ) [ 000111111111000000]
tmp_10                  (read             ) [ 000111111111100000]
tmp_11                  (read             ) [ 000111111111110000]
tmp_12                  (read             ) [ 000111111111111000]
tmp_13                  (read             ) [ 000111111111111100]
tmp_14                  (read             ) [ 000111111111111110]
tmp_15                  (read             ) [ 000111111111111111]
ret_ln0                 (ret              ) [ 000000000000000000]
sext_ln108_1            (sext             ) [ 000000000000000000]
Out_buf_addr_1          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
sext_ln108_2            (sext             ) [ 000000000000000000]
Out_buf_addr_2          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
sext_ln108_3            (sext             ) [ 000000000000000000]
Out_buf_addr_3          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_7             (add              ) [ 000000000000000000]
sext_ln108_4            (sext             ) [ 000000000000000000]
Out_buf_addr_4          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_8             (add              ) [ 000000000000000000]
sext_ln108_5            (sext             ) [ 000000000000000000]
Out_buf_addr_5          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_9             (add              ) [ 000000000000000000]
sext_ln108_6            (sext             ) [ 000000000000000000]
Out_buf_addr_6          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_10            (add              ) [ 000000000000000000]
sext_ln108_7            (sext             ) [ 000000000000000000]
Out_buf_addr_7          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_11            (add              ) [ 000000000000000000]
sext_ln108_8            (sext             ) [ 000000000000000000]
Out_buf_addr_8          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_12            (add              ) [ 000000000000000000]
sext_ln108_9            (sext             ) [ 000000000000000000]
Out_buf_addr_9          (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_13            (add              ) [ 000000000000000000]
sext_ln108_10           (sext             ) [ 000000000000000000]
Out_buf_addr_10         (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
add_ln108_14            (add              ) [ 000000000000010000]
add_ln108_15            (add              ) [ 000000000000011000]
add_ln108_16            (add              ) [ 000000000000011100]
add_ln108_17            (add              ) [ 000000000000011110]
add_ln108_18            (add              ) [ 000000000000011111]
sext_ln108_11           (sext             ) [ 000000000000000000]
Out_buf_addr_11         (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
sext_ln108_12           (sext             ) [ 000000000000000000]
Out_buf_addr_12         (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
sext_ln108_13           (sext             ) [ 000000000000000000]
Out_buf_addr_13         (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
sext_ln108_14           (sext             ) [ 000000000000000000]
Out_buf_addr_14         (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
tmp_1_i_i               (specregionbegin  ) [ 000000000000000000]
speclooptripcount_ln104 (speclooptripcount) [ 000000000000000000]
sext_ln108_15           (sext             ) [ 000000000000000000]
Out_buf_addr_15         (getelementptr    ) [ 000000000000000000]
store_ln108             (store            ) [ 000000000000000000]
empty                   (specregionend    ) [ 000000000000000000]
br_ln103                (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Out_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="O_0_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_0_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="O_0_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_0_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="O_0_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="O_0_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_0_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="O_1_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_1_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="O_1_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_1_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="O_1_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_1_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="O_1_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_1_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="O_2_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_2_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="O_2_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_2_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="O_2_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_2_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="O_2_3_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_2_3_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="O_3_0_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_3_0_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="O_3_1_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_3_1_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="O_3_2_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_3_2_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="O_3_3_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_3_3_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cho">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cho"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_c_s">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_chout_s">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_s"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Out_buf_cho">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_buf_cho"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="cho_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cho_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_chout_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_chout_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_c_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_c_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_2_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_4_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_5_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_6_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_7_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_8_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_9_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_10_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_11_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_12_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_13_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_14_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_15_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Out_buf_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 store_ln108/3 store_ln108/4 store_ln108/5 store_ln108/6 store_ln108/7 store_ln108/8 store_ln108/9 store_ln108/10 store_ln108/11 store_ln108/12 store_ln108/13 store_ln108/14 store_ln108/15 store_ln108/16 store_ln108/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Out_buf_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Out_buf_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_2/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="Out_buf_addr_3_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_3/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="Out_buf_addr_4_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_4/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Out_buf_addr_5_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="10" slack="0"/>
<pin id="254" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_5/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="Out_buf_addr_6_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="0"/>
<pin id="262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_6/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="Out_buf_addr_7_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_7/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="Out_buf_addr_8_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="10" slack="0"/>
<pin id="278" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_8/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="Out_buf_addr_9_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_9/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="Out_buf_addr_10_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_10/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Out_buf_addr_11_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_11/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="Out_buf_addr_12_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_12/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Out_buf_addr_13_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="10" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_13/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Out_buf_addr_14_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_14/16 "/>
</bind>
</comp>

<comp id="330" class="1004" name="Out_buf_addr_15_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_15/17 "/>
</bind>
</comp>

<comp id="338" class="1005" name="col_0_i_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="1"/>
<pin id="340" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="col_0_i_i_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="31" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0_i_i/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln103_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln108_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln108_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="10" slack="0"/>
<pin id="362" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln108_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_2/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="mul_ln108_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln108_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln108_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="shl_ln108_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln108/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sub_ln108_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mul_ln108_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108_1/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln108_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="10" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108_2/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln103_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln103_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="col_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="Out_buf_cho_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Out_buf_cho_load/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sub_ln108_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mul_ln108_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108_2/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln108_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108_3/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln108_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="10" slack="1"/>
<pin id="452" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_3/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln108_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln108_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="10" slack="1"/>
<pin id="462" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_4/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln108_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="1"/>
<pin id="467" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_5/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln108_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="10" slack="1"/>
<pin id="472" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_6/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln108_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_1/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln108_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="2"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_2/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln108_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="3"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_3/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln108_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="4"/>
<pin id="488" dir="0" index="1" bw="10" slack="5"/>
<pin id="489" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_7/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln108_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_4/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln108_8_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="5"/>
<pin id="497" dir="0" index="1" bw="10" slack="6"/>
<pin id="498" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_8/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln108_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_5/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln108_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="6"/>
<pin id="506" dir="0" index="1" bw="10" slack="7"/>
<pin id="507" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_9/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln108_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_6/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln108_10_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="7"/>
<pin id="515" dir="0" index="1" bw="10" slack="8"/>
<pin id="516" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_10/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln108_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_7/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln108_11_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="8"/>
<pin id="524" dir="0" index="1" bw="10" slack="9"/>
<pin id="525" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_11/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln108_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_8/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln108_12_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="9"/>
<pin id="533" dir="0" index="1" bw="10" slack="10"/>
<pin id="534" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_12/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln108_9_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_9/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln108_13_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="10"/>
<pin id="542" dir="0" index="1" bw="10" slack="11"/>
<pin id="543" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_13/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln108_10_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_10/12 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln108_14_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="10"/>
<pin id="551" dir="0" index="1" bw="10" slack="11"/>
<pin id="552" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_14/12 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln108_15_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="10"/>
<pin id="555" dir="0" index="1" bw="10" slack="11"/>
<pin id="556" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_15/12 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln108_16_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="10"/>
<pin id="559" dir="0" index="1" bw="10" slack="11"/>
<pin id="560" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_16/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln108_17_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="10"/>
<pin id="563" dir="0" index="1" bw="10" slack="11"/>
<pin id="564" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_17/12 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln108_18_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="10"/>
<pin id="567" dir="0" index="1" bw="10" slack="11"/>
<pin id="568" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_18/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln108_11_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_11/13 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln108_12_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="2"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_12/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln108_13_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="3"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_13/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln108_14_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="4"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_14/16 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln108_15_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="5"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_15/17 "/>
</bind>
</comp>

<comp id="589" class="1005" name="p_chout_read_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_chout_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="trunc_ln103_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="1"/>
<pin id="596" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln103 "/>
</bind>
</comp>

<comp id="599" class="1005" name="p_c_read_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_c_read "/>
</bind>
</comp>

<comp id="604" class="1005" name="add_ln108_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="1"/>
<pin id="606" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="609" class="1005" name="add_ln108_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="1"/>
<pin id="611" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="add_ln108_2_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="1"/>
<pin id="616" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108_2 "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln108_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="5"/>
<pin id="621" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln108 "/>
</bind>
</comp>

<comp id="627" class="1005" name="shl_ln_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="9"/>
<pin id="629" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="635" class="1005" name="trunc_ln108_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="11"/>
<pin id="637" dir="1" index="1" bw="10" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln108_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="col_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="31" slack="0"/>
<pin id="648" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln108_3_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="4"/>
<pin id="653" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln108_3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="add_ln108_4_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="1"/>
<pin id="665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108_4 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln108_5_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="2"/>
<pin id="678" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln108_5 "/>
</bind>
</comp>

<comp id="684" class="1005" name="tmp_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="3"/>
<pin id="686" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln108_6_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="3"/>
<pin id="691" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln108_6 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_4_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="4"/>
<pin id="699" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_5_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="5"/>
<pin id="704" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_6_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="6"/>
<pin id="709" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_7_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="7"/>
<pin id="714" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_8_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="8"/>
<pin id="719" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_9_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="9"/>
<pin id="724" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_10_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="10"/>
<pin id="729" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_11_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="11"/>
<pin id="734" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_12_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="12"/>
<pin id="739" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_13_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="13"/>
<pin id="744" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_14_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="14"/>
<pin id="749" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_15_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="15"/>
<pin id="754" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="757" class="1005" name="add_ln108_14_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="1"/>
<pin id="759" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108_14 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln108_15_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="10" slack="2"/>
<pin id="764" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln108_15 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln108_16_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="3"/>
<pin id="769" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln108_16 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln108_17_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="4"/>
<pin id="774" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln108_17 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln108_18_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="10" slack="5"/>
<pin id="779" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="add_ln108_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="72" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="72" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="108" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="74" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="74" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="74" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="74" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="74" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="335"><net_src comp="0" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="90" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="349" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="349" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="102" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="96" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="371" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="102" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="102" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="96" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="342" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="342" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="415" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="463"><net_src comp="445" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="445" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="445" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="493"><net_src comp="486" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="502"><net_src comp="495" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="511"><net_src comp="504" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="520"><net_src comp="513" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="529"><net_src comp="522" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="538"><net_src comp="531" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="547"><net_src comp="540" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="576"><net_src comp="573" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="592"><net_src comp="96" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="597"><net_src comp="349" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="602"><net_src comp="102" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="607"><net_src comp="353" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="612"><net_src comp="359" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="617"><net_src comp="365" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="622"><net_src comp="377" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="630"><net_src comp="385" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="638"><net_src comp="411" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="649"><net_src comp="424" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="654"><net_src comp="449" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="661"><net_src comp="114" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="666"><net_src comp="459" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="674"><net_src comp="120" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="679"><net_src comp="464" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="687"><net_src comp="126" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="692"><net_src comp="469" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="700"><net_src comp="132" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="705"><net_src comp="138" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="710"><net_src comp="144" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="715"><net_src comp="150" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="720"><net_src comp="156" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="725"><net_src comp="162" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="730"><net_src comp="168" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="735"><net_src comp="174" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="740"><net_src comp="180" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="745"><net_src comp="186" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="750"><net_src comp="192" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="755"><net_src comp="198" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="760"><net_src comp="549" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="765"><net_src comp="553" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="770"><net_src comp="557" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="775"><net_src comp="561" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="780"><net_src comp="565" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="585" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_buf | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: Out_buf_cho | {}
 - Input state : 
	Port: Write_O_ALL : Out_buf | {}
	Port: Write_O_ALL : O_0_0_V | {2 }
	Port: Write_O_ALL : O_0_1_V | {2 }
	Port: Write_O_ALL : O_0_2_V | {2 }
	Port: Write_O_ALL : O_0_3_V | {2 }
	Port: Write_O_ALL : O_1_0_V | {2 }
	Port: Write_O_ALL : O_1_1_V | {2 }
	Port: Write_O_ALL : O_1_2_V | {2 }
	Port: Write_O_ALL : O_1_3_V | {2 }
	Port: Write_O_ALL : O_2_0_V | {2 }
	Port: Write_O_ALL : O_2_1_V | {2 }
	Port: Write_O_ALL : O_2_2_V | {2 }
	Port: Write_O_ALL : O_2_3_V | {2 }
	Port: Write_O_ALL : O_3_0_V | {2 }
	Port: Write_O_ALL : O_3_1_V | {2 }
	Port: Write_O_ALL : O_3_2_V | {2 }
	Port: Write_O_ALL : O_3_3_V | {2 }
	Port: Write_O_ALL : cho | {1 }
	Port: Write_O_ALL : p_c_s | {1 }
	Port: Write_O_ALL : p_chout_s | {1 }
	Port: Write_O_ALL : Out_buf_cho | {2 }
  - Chain level:
	State 1
		add_ln108 : 1
		add_ln108_1 : 1
		add_ln108_2 : 1
		trunc_ln108 : 1
		trunc_ln108_1 : 1
		shl_ln : 2
		mul_ln108_1 : 1
		trunc_ln108_2 : 2
	State 2
		zext_ln103 : 1
		icmp_ln103 : 2
		col : 1
		br_ln103 : 3
		sub_ln108_1 : 2
		mul_ln108_2 : 3
		trunc_ln108_3 : 4
		add_ln108_3 : 5
		sext_ln108 : 6
		Out_buf_addr : 7
		store_ln108 : 8
		add_ln108_4 : 5
		add_ln108_5 : 5
		add_ln108_6 : 5
	State 3
		Out_buf_addr_1 : 1
		store_ln108 : 2
	State 4
		Out_buf_addr_2 : 1
		store_ln108 : 2
	State 5
		Out_buf_addr_3 : 1
		store_ln108 : 2
	State 6
		sext_ln108_4 : 1
		Out_buf_addr_4 : 2
		store_ln108 : 3
	State 7
		sext_ln108_5 : 1
		Out_buf_addr_5 : 2
		store_ln108 : 3
	State 8
		sext_ln108_6 : 1
		Out_buf_addr_6 : 2
		store_ln108 : 3
	State 9
		sext_ln108_7 : 1
		Out_buf_addr_7 : 2
		store_ln108 : 3
	State 10
		sext_ln108_8 : 1
		Out_buf_addr_8 : 2
		store_ln108 : 3
	State 11
		sext_ln108_9 : 1
		Out_buf_addr_9 : 2
		store_ln108 : 3
	State 12
		sext_ln108_10 : 1
		Out_buf_addr_10 : 2
		store_ln108 : 3
	State 13
		Out_buf_addr_11 : 1
		store_ln108 : 2
	State 14
		Out_buf_addr_12 : 1
		store_ln108 : 2
	State 15
		Out_buf_addr_13 : 1
		store_ln108 : 2
	State 16
		Out_buf_addr_14 : 1
		store_ln108 : 2
	State 17
		Out_buf_addr_15 : 1
		store_ln108 : 2
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln108_fu_353    |    0    |    0    |    17   |
|          |    add_ln108_1_fu_359   |    0    |    0    |    17   |
|          |    add_ln108_2_fu_365   |    0    |    0    |    17   |
|          |        col_fu_424       |    0    |    0    |    38   |
|          |    add_ln108_3_fu_449   |    0    |    0    |    17   |
|          |    add_ln108_4_fu_459   |    0    |    0    |    17   |
|          |    add_ln108_5_fu_464   |    0    |    0    |    17   |
|          |    add_ln108_6_fu_469   |    0    |    0    |    17   |
|          |    add_ln108_7_fu_486   |    0    |    0    |    17   |
|    add   |    add_ln108_8_fu_495   |    0    |    0    |    17   |
|          |    add_ln108_9_fu_504   |    0    |    0    |    17   |
|          |   add_ln108_10_fu_513   |    0    |    0    |    17   |
|          |   add_ln108_11_fu_522   |    0    |    0    |    17   |
|          |   add_ln108_12_fu_531   |    0    |    0    |    17   |
|          |   add_ln108_13_fu_540   |    0    |    0    |    17   |
|          |   add_ln108_14_fu_549   |    0    |    0    |    17   |
|          |   add_ln108_15_fu_553   |    0    |    0    |    17   |
|          |   add_ln108_16_fu_557   |    0    |    0    |    17   |
|          |   add_ln108_17_fu_561   |    0    |    0    |    17   |
|          |   add_ln108_18_fu_565   |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln108_fu_399    |    0    |    0    |    39   |
|          |    sub_ln108_1_fu_434   |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln108_fu_371    |    3    |    0    |    20   |
|    mul   |    mul_ln108_1_fu_405   |    3    |    0    |    20   |
|          |    mul_ln108_2_fu_440   |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln103_fu_419    |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |   cho_read_read_fu_90   |    0    |    0    |    0    |
|          | p_chout_read_read_fu_96 |    0    |    0    |    0    |
|          |   p_c_read_read_fu_102  |    0    |    0    |    0    |
|          |     tmp_read_fu_108     |    0    |    0    |    0    |
|          |    tmp_1_read_fu_114    |    0    |    0    |    0    |
|          |    tmp_2_read_fu_120    |    0    |    0    |    0    |
|          |    tmp_3_read_fu_126    |    0    |    0    |    0    |
|          |    tmp_4_read_fu_132    |    0    |    0    |    0    |
|          |    tmp_5_read_fu_138    |    0    |    0    |    0    |
|   read   |    tmp_6_read_fu_144    |    0    |    0    |    0    |
|          |    tmp_7_read_fu_150    |    0    |    0    |    0    |
|          |    tmp_8_read_fu_156    |    0    |    0    |    0    |
|          |    tmp_9_read_fu_162    |    0    |    0    |    0    |
|          |    tmp_10_read_fu_168   |    0    |    0    |    0    |
|          |    tmp_11_read_fu_174   |    0    |    0    |    0    |
|          |    tmp_12_read_fu_180   |    0    |    0    |    0    |
|          |    tmp_13_read_fu_186   |    0    |    0    |    0    |
|          |    tmp_14_read_fu_192   |    0    |    0    |    0    |
|          |    tmp_15_read_fu_198   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln103_fu_349   |    0    |    0    |    0    |
|          |    trunc_ln108_fu_377   |    0    |    0    |    0    |
|   trunc  |   trunc_ln108_1_fu_381  |    0    |    0    |    0    |
|          |   trunc_ln108_2_fu_411  |    0    |    0    |    0    |
|          |   trunc_ln108_3_fu_445  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_385      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |     shl_ln108_fu_393    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln103_fu_415    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln108_fu_454    |    0    |    0    |    0    |
|          |   sext_ln108_1_fu_474   |    0    |    0    |    0    |
|          |   sext_ln108_2_fu_478   |    0    |    0    |    0    |
|          |   sext_ln108_3_fu_482   |    0    |    0    |    0    |
|          |   sext_ln108_4_fu_490   |    0    |    0    |    0    |
|          |   sext_ln108_5_fu_499   |    0    |    0    |    0    |
|          |   sext_ln108_6_fu_508   |    0    |    0    |    0    |
|   sext   |   sext_ln108_7_fu_517   |    0    |    0    |    0    |
|          |   sext_ln108_8_fu_526   |    0    |    0    |    0    |
|          |   sext_ln108_9_fu_535   |    0    |    0    |    0    |
|          |   sext_ln108_10_fu_544  |    0    |    0    |    0    |
|          |   sext_ln108_11_fu_569  |    0    |    0    |    0    |
|          |   sext_ln108_12_fu_573  |    0    |    0    |    0    |
|          |   sext_ln108_13_fu_577  |    0    |    0    |    0    |
|          |   sext_ln108_14_fu_581  |    0    |    0    |    0    |
|          |   sext_ln108_15_fu_585  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    9    |    0    |   519   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln108_14_reg_757|   10   |
| add_ln108_15_reg_762|   10   |
| add_ln108_16_reg_767|   10   |
| add_ln108_17_reg_772|   10   |
| add_ln108_18_reg_777|   10   |
| add_ln108_1_reg_609 |   10   |
| add_ln108_2_reg_614 |   10   |
| add_ln108_3_reg_651 |   10   |
| add_ln108_4_reg_663 |   10   |
| add_ln108_5_reg_676 |   10   |
| add_ln108_6_reg_689 |   10   |
|  add_ln108_reg_604  |   10   |
|  col_0_i_i_reg_338  |   31   |
|     col_reg_646     |   31   |
|   p_c_read_reg_599  |   32   |
| p_chout_read_reg_589|   32   |
|    shl_ln_reg_627   |   10   |
|    tmp_10_reg_727   |   32   |
|    tmp_11_reg_732   |   32   |
|    tmp_12_reg_737   |   32   |
|    tmp_13_reg_742   |   32   |
|    tmp_14_reg_747   |   32   |
|    tmp_15_reg_752   |   32   |
|    tmp_1_reg_658    |   32   |
|    tmp_2_reg_671    |   32   |
|    tmp_3_reg_684    |   32   |
|    tmp_4_reg_697    |   32   |
|    tmp_5_reg_702    |   32   |
|    tmp_6_reg_707    |   32   |
|    tmp_7_reg_712    |   32   |
|    tmp_8_reg_717    |   32   |
|    tmp_9_reg_722    |   32   |
| trunc_ln103_reg_594 |   10   |
|trunc_ln108_2_reg_635|   10   |
| trunc_ln108_reg_619 |   10   |
+---------------------+--------+
|        Total        |   766  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |  16  |   9  |   144  ||    65   |
| grp_access_fu_211 |  p1  |  16  |  32  |   512  ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   656  ||  2.244  ||   130   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   519  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   130  |
|  Register |    -   |    -   |   766  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |   766  |   649  |
+-----------+--------+--------+--------+--------+
