#Timing report of worst 33 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: cnt_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_23.QCK[0] (Q_FRAG)                                                 13.988    13.988
cnt_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    15.380
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                       3.785    19.165
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                        0.909    20.074
cnt_dff_Q_22.QD[0] (Q_FRAG)                                                   0.000    20.074
data arrival time                                                                      20.074

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_22.QCK[0] (Q_FRAG)                                                 15.721    15.721
clock uncertainty                                                             0.000    15.721
cell hold time                                                                0.571    16.292
data required time                                                                     16.292
---------------------------------------------------------------------------------------------
data required time                                                                    -16.292
data arrival time                                                                      20.074
---------------------------------------------------------------------------------------------
slack (MET)                                                                             3.782


#Path 2
Startpoint: cnt_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
cnt_dff_Q_8.QCK[0] (Q_FRAG)                                                13.972    13.972
cnt_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    15.365
led_dffe_Q_EN_LUT3_I2_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.487    17.852
led_dffe_Q_EN_LUT3_I2_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    18.761
cnt_dff_Q_8.QD[0] (Q_FRAG)                                                  0.000    18.761
data arrival time                                                                    18.761

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
cnt_dff_Q_8.QCK[0] (Q_FRAG)                                                13.972    13.972
clock uncertainty                                                           0.000    13.972
cell hold time                                                              0.571    14.543
data required time                                                                   14.543
-------------------------------------------------------------------------------------------
data required time                                                                  -14.543
data arrival time                                                                    18.761
-------------------------------------------------------------------------------------------
slack (MET)                                                                           4.218


#Path 3
Startpoint: cnt_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_20.QCK[0] (Q_FRAG)                                                 16.630    16.630
cnt_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    18.023
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                       2.386    20.408
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                        1.041    21.450
cnt_dff_Q_20.QD[0] (Q_FRAG)                                                   0.000    21.450
data arrival time                                                                      21.450

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_20.QCK[0] (Q_FRAG)                                                 16.630    16.630
clock uncertainty                                                             0.000    16.630
cell hold time                                                                0.571    17.201
data required time                                                                     17.201
---------------------------------------------------------------------------------------------
data required time                                                                    -17.201
data arrival time                                                                      21.450
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.248


#Path 4
Startpoint: cnt_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_19.QCK[0] (Q_FRAG)                                                 14.577    14.577
cnt_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    15.970
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                       2.386    18.356
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                        1.041    19.397
cnt_dff_Q_19.QD[0] (Q_FRAG)                                                   0.000    19.397
data arrival time                                                                      19.397

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_19.QCK[0] (Q_FRAG)                                                 14.577    14.577
clock uncertainty                                                             0.000    14.577
cell hold time                                                                0.571    15.148
data required time                                                                     15.148
---------------------------------------------------------------------------------------------
data required time                                                                    -15.148
data arrival time                                                                      19.397
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.248


#Path 5
Startpoint: cnt_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_18.QCK[0] (Q_FRAG)                                                 13.100    13.100
cnt_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    14.493
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                       2.508    17.001
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                        1.041    18.042
cnt_dff_Q_18.QD[0] (Q_FRAG)                                                   0.000    18.042
data arrival time                                                                      18.042

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_18.QCK[0] (Q_FRAG)                                                 13.100    13.100
clock uncertainty                                                             0.000    13.100
cell hold time                                                                0.571    13.671
data required time                                                                     13.671
---------------------------------------------------------------------------------------------
data required time                                                                    -13.671
data arrival time                                                                      18.042
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.371


#Path 6
Startpoint: cnt_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_11.QCK[0] (Q_FRAG)                                                 15.757    15.757
cnt_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    17.149
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                       2.508    19.657
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        1.041    20.698
cnt_dff_Q_11.QD[0] (Q_FRAG)                                                   0.000    20.698
data arrival time                                                                      20.698

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_11.QCK[0] (Q_FRAG)                                                 15.757    15.757
clock uncertainty                                                             0.000    15.757
cell hold time                                                                0.571    16.328
data required time                                                                     16.328
---------------------------------------------------------------------------------------------
data required time                                                                    -16.328
data arrival time                                                                      20.698
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.371


#Path 7
Startpoint: cnt_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_16.QCK[0] (Q_FRAG)                                                 14.848    14.848
cnt_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    16.241
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                       2.508    18.749
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                        1.041    19.790
cnt_dff_Q_16.QD[0] (Q_FRAG)                                                   0.000    19.790
data arrival time                                                                      19.790

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_16.QCK[0] (Q_FRAG)                                                 14.848    14.848
clock uncertainty                                                             0.000    14.848
cell hold time                                                                0.571    15.419
data required time                                                                     15.419
---------------------------------------------------------------------------------------------
data required time                                                                    -15.419
data arrival time                                                                      19.790
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.371


#Path 8
Startpoint: cnt_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
cnt_dff_Q_23.QCK[0] (Q_FRAG)                                      13.988    13.988
cnt_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.380
led_dffe_Q_EN_LUT2_I1.t_frag.XSL[0] (T_FRAG)                       2.508    17.888
led_dffe_Q_EN_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.041    18.930
cnt_dff_Q_23.QD[0] (Q_FRAG)                                        0.000    18.930
data arrival time                                                           18.930

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
cnt_dff_Q_23.QCK[0] (Q_FRAG)                                      13.988    13.988
clock uncertainty                                                  0.000    13.988
cell hold time                                                     0.571    14.559
data required time                                                          14.559
----------------------------------------------------------------------------------
data required time                                                         -14.559
data arrival time                                                           18.930
----------------------------------------------------------------------------------
slack (MET)                                                                  4.371


#Path 9
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                 14.614    14.614
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    16.007
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       2.508    18.515
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    19.556
cnt_dff_Q_10.QD[0] (Q_FRAG)                                                   0.000    19.556
data arrival time                                                                      19.556

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                 14.614    14.614
clock uncertainty                                                             0.000    14.614
cell hold time                                                                0.571    15.185
data required time                                                                     15.185
---------------------------------------------------------------------------------------------
data required time                                                                    -15.185
data arrival time                                                                      19.556
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.371


#Path 10
Startpoint: cnt_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_13.QCK[0] (Q_FRAG)                                                 15.681    15.681
cnt_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    17.074
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                       2.508    19.582
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        1.041    20.623
cnt_dff_Q_13.QD[0] (Q_FRAG)                                                   0.000    20.623
data arrival time                                                                      20.623

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_13.QCK[0] (Q_FRAG)                                                 15.681    15.681
clock uncertainty                                                             0.000    15.681
cell hold time                                                                0.571    16.252
data required time                                                                     16.252
---------------------------------------------------------------------------------------------
data required time                                                                    -16.252
data arrival time                                                                      20.623
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.371


#Path 11
Startpoint: cnt_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
cnt_dff_Q.QCK[0] (Q_FRAG)                                                  13.727    13.727
cnt_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    15.119
led_dffe_Q_EN_LUT3_I2_O_LUT4_O.c_frag.BB2[0] (C_FRAG)                       2.246    17.365
led_dffe_Q_EN_LUT3_I2_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.378    18.744
cnt_dff_Q.QD[0] (Q_FRAG)                                                    0.000    18.744
data arrival time                                                                    18.744

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
cnt_dff_Q.QCK[0] (Q_FRAG)                                                  13.727    13.727
clock uncertainty                                                           0.000    13.727
cell hold time                                                              0.571    14.298
data required time                                                                   14.298
-------------------------------------------------------------------------------------------
data required time                                                                  -14.298
data arrival time                                                                    18.744
-------------------------------------------------------------------------------------------
slack (MET)                                                                           4.446


#Path 12
Startpoint: cnt_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_9.QCK[0] (Q_FRAG)                                                  14.896    14.896
cnt_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    16.289
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_2.t_frag.XB2[0] (T_FRAG)                       2.246    18.534
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.378    19.913
cnt_dff_Q_9.QD[0] (Q_FRAG)                                                    0.000    19.913
data arrival time                                                                      19.913

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_9.QCK[0] (Q_FRAG)                                                  14.896    14.896
clock uncertainty                                                             0.000    14.896
cell hold time                                                                0.571    15.467
data required time                                                                     15.467
---------------------------------------------------------------------------------------------
data required time                                                                    -15.467
data arrival time                                                                      19.913
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.446


#Path 13
Startpoint: cnt_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_6.QCK[0] (Q_FRAG)                                                  12.963    12.963
cnt_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    14.355
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_1.t_frag.XB2[0] (T_FRAG)                       2.246    16.601
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.378    17.979
cnt_dff_Q_6.QD[0] (Q_FRAG)                                                    0.000    17.979
data arrival time                                                                      17.979

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_6.QCK[0] (Q_FRAG)                                                  12.963    12.963
clock uncertainty                                                             0.000    12.963
cell hold time                                                                0.571    13.534
data required time                                                                     13.534
---------------------------------------------------------------------------------------------
data required time                                                                    -13.534
data arrival time                                                                      17.979
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.446


#Path 14
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                 15.713    15.713
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    17.106
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_5.t_frag.XB2[0] (T_FRAG)                       2.288    19.394
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.378    20.773
cnt_dff_Q_21.QD[0] (Q_FRAG)                                                   0.000    20.773
data arrival time                                                                      20.773

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                 15.713    15.713
clock uncertainty                                                             0.000    15.713
cell hold time                                                                0.571    16.284
data required time                                                                     16.284
---------------------------------------------------------------------------------------------
data required time                                                                    -16.284
data arrival time                                                                      20.773
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.489


#Path 15
Startpoint: cnt_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_14.QCK[0] (Q_FRAG)                                                 15.650    15.650
cnt_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    17.042
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_3.t_frag.XB2[0] (T_FRAG)                       2.288    19.331
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.378    20.709
cnt_dff_Q_14.QD[0] (Q_FRAG)                                                   0.000    20.709
data arrival time                                                                      20.709

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_14.QCK[0] (Q_FRAG)                                                 15.650    15.650
clock uncertainty                                                             0.000    15.650
cell hold time                                                                0.571    16.221
data required time                                                                     16.221
---------------------------------------------------------------------------------------------
data required time                                                                    -16.221
data arrival time                                                                      20.709
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.489


#Path 16
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                       13.823    13.823
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.216
led_dffe_Q_EN_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       2.280    17.496
led_dffe_Q_EN_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.392    18.887
cnt_dff_Q_2.QD[0] (Q_FRAG)                                         0.000    18.887
data arrival time                                                           18.887

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                       13.823    13.823
clock uncertainty                                                  0.000    13.823
cell hold time                                                     0.571    14.394
data required time                                                          14.394
----------------------------------------------------------------------------------
data required time                                                         -14.394
data arrival time                                                           18.887
----------------------------------------------------------------------------------
slack (MET)                                                                  4.493


#Path 17
Startpoint: cnt_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_15.QCK[0] (Q_FRAG)                                        14.550    14.550
cnt_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    15.943
led_dffe_Q_EN_LUT3_I2_6.t_frag.XA1[0] (T_FRAG)                       2.280    18.223
led_dffe_Q_EN_LUT3_I2_6.t_frag.XZ[0] (T_FRAG)                        1.392    19.614
cnt_dff_Q_15.QD[0] (Q_FRAG)                                          0.000    19.614
data arrival time                                                             19.614

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_15.QCK[0] (Q_FRAG)                                        14.550    14.550
clock uncertainty                                                    0.000    14.550
cell hold time                                                       0.571    15.121
data required time                                                            15.121
------------------------------------------------------------------------------------
data required time                                                           -15.121
data arrival time                                                             19.614
------------------------------------------------------------------------------------
slack (MET)                                                                    4.493


#Path 18
Startpoint: cnt_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_7.QCK[0] (Q_FRAG)                                         14.833    14.833
cnt_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                         1.393    16.225
led_dffe_Q_EN_LUT3_I2_4.t_frag.XA1[0] (T_FRAG)                       2.280    18.505
led_dffe_Q_EN_LUT3_I2_4.t_frag.XZ[0] (T_FRAG)                        1.392    19.897
cnt_dff_Q_7.QD[0] (Q_FRAG)                                           0.000    19.897
data arrival time                                                             19.897

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_7.QCK[0] (Q_FRAG)                                         14.833    14.833
clock uncertainty                                                    0.000    14.833
cell hold time                                                       0.571    15.404
data required time                                                            15.404
------------------------------------------------------------------------------------
data required time                                                           -15.404
data arrival time                                                             19.897
------------------------------------------------------------------------------------
slack (MET)                                                                    4.493


#Path 19
Startpoint: cnt_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_12.QCK[0] (Q_FRAG)                                        15.475    15.475
cnt_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    16.867
led_dffe_Q_EN_LUT3_I2_5.t_frag.XA1[0] (T_FRAG)                       2.280    19.147
led_dffe_Q_EN_LUT3_I2_5.t_frag.XZ[0] (T_FRAG)                        1.392    20.539
cnt_dff_Q_12.QD[0] (Q_FRAG)                                          0.000    20.539
data arrival time                                                             20.539

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_12.QCK[0] (Q_FRAG)                                        15.475    15.475
clock uncertainty                                                    0.000    15.475
cell hold time                                                       0.571    16.045
data required time                                                            16.045
------------------------------------------------------------------------------------
data required time                                                           -16.045
data arrival time                                                             20.539
------------------------------------------------------------------------------------
slack (MET)                                                                    4.493


#Path 20
Startpoint: cnt_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_4.QCK[0] (Q_FRAG)                                         12.894    12.894
cnt_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                         1.393    14.286
led_dffe_Q_EN_LUT3_I2_2.t_frag.XA1[0] (T_FRAG)                       2.280    16.566
led_dffe_Q_EN_LUT3_I2_2.t_frag.XZ[0] (T_FRAG)                        1.392    17.958
cnt_dff_Q_4.QD[0] (Q_FRAG)                                           0.000    17.958
data arrival time                                                             17.958

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_4.QCK[0] (Q_FRAG)                                         12.894    12.894
clock uncertainty                                                    0.000    12.894
cell hold time                                                       0.571    13.465
data required time                                                            13.465
------------------------------------------------------------------------------------
data required time                                                           -13.465
data arrival time                                                             17.958
------------------------------------------------------------------------------------
slack (MET)                                                                    4.493


#Path 21
Startpoint: cnt_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
cnt_dff_Q_1.QCK[0] (Q_FRAG)                                                12.988    12.988
cnt_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    14.380
led_dffe_Q_EN_LUT3_I2_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.280    16.660
led_dffe_Q_EN_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    18.052
cnt_dff_Q_1.QD[0] (Q_FRAG)                                                  0.000    18.052
data arrival time                                                                    18.052

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
cnt_dff_Q_1.QCK[0] (Q_FRAG)                                                12.988    12.988
clock uncertainty                                                           0.000    12.988
cell hold time                                                              0.571    13.559
data required time                                                                   13.559
-------------------------------------------------------------------------------------------
data required time                                                                  -13.559
data arrival time                                                                    18.052
-------------------------------------------------------------------------------------------
slack (MET)                                                                           4.493


#Path 22
Startpoint: cnt_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_5.QCK[0] (Q_FRAG)                                         13.960    13.960
cnt_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                         1.393    15.353
led_dffe_Q_EN_LUT3_I2_3.t_frag.XA2[0] (T_FRAG)                       2.277    17.630
led_dffe_Q_EN_LUT3_I2_3.t_frag.XZ[0] (T_FRAG)                        1.435    19.065
cnt_dff_Q_5.QD[0] (Q_FRAG)                                           0.000    19.065
data arrival time                                                             19.065

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_5.QCK[0] (Q_FRAG)                                         13.960    13.960
clock uncertainty                                                    0.000    13.960
cell hold time                                                       0.571    14.531
data required time                                                            14.531
------------------------------------------------------------------------------------
data required time                                                           -14.531
data arrival time                                                             19.065
------------------------------------------------------------------------------------
slack (MET)                                                                    4.534


#Path 23
Startpoint: cnt_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_17.QCK[0] (Q_FRAG)                                                 13.127    13.127
cnt_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    14.520
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_4.t_frag.XB2[0] (T_FRAG)                       2.335    16.855
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.378    18.233
cnt_dff_Q_17.QD[0] (Q_FRAG)                                                   0.000    18.233
data arrival time                                                                      18.233

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_17.QCK[0] (Q_FRAG)                                                 13.127    13.127
clock uncertainty                                                             0.000    13.127
cell hold time                                                                0.571    13.698
data required time                                                                     13.698
---------------------------------------------------------------------------------------------
data required time                                                                    -13.698
data arrival time                                                                      18.233
---------------------------------------------------------------------------------------------
slack (MET)                                                                             4.535


#Path 24
Startpoint: cnt_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_3.QCK[0] (Q_FRAG)                                         12.189    12.189
cnt_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                         1.393    13.581
led_dffe_Q_EN_LUT3_I2_1.t_frag.XA1[0] (T_FRAG)                       2.354    15.935
led_dffe_Q_EN_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                        1.392    17.327
cnt_dff_Q_3.QD[0] (Q_FRAG)                                           0.000    17.327
data arrival time                                                             17.327

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
cnt_dff_Q_3.QCK[0] (Q_FRAG)                                         12.189    12.189
clock uncertainty                                                    0.000    12.189
cell hold time                                                       0.571    12.760
data required time                                                            12.760
------------------------------------------------------------------------------------
data required time                                                           -12.760
data arrival time                                                             17.327
------------------------------------------------------------------------------------
slack (MET)                                                                    4.567


#Path 25
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.803
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                5.126    21.929
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.698    22.627
led_dffe_Q.QD[0] (Q_FRAG)                                        3.563    26.190
data arrival time                                                         26.190

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      15.410    15.410
clock uncertainty                                                0.000    15.410
cell hold time                                                   0.571    15.981
data required time                                                        15.981
--------------------------------------------------------------------------------
data required time                                                       -15.981
data arrival time                                                         26.190
--------------------------------------------------------------------------------
slack (MET)                                                               10.209


#Path 26
Startpoint: cnt_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
cnt_dff_Q_17.QCK[0] (Q_FRAG)                                               13.127    13.127
cnt_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                               1.393    14.520
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519    17.039
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.013
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.818    21.832
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.852    22.684
led_dffe_Q.QEN[0] (Q_FRAG)                                                  4.568    27.252
data arrival time                                                                    27.252

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                 15.410    15.410
clock uncertainty                                                           0.000    15.410
cell hold time                                                             -0.394    15.016
data required time                                                                   15.016
-------------------------------------------------------------------------------------------
data required time                                                                  -15.016
data arrival time                                                                    27.252
-------------------------------------------------------------------------------------------
slack (MET)                                                                          12.236


#Path 27
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledf.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                    15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    16.803
$iopadmap$helloworldfpga.ledf.O_DAT[0] (BIDIR_CELL)                            6.109    22.912
$iopadmap$helloworldfpga.ledf.O_PAD_$out[0] (BIDIR_CELL)                       9.726    32.638
out:ledf.outpad[0] (.output)                                                   0.000    32.638
data arrival time                                                                       32.638

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                      -0.000
data arrival time                                                                       32.638
----------------------------------------------------------------------------------------------
slack (MET)                                                                             32.638


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledd.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                    15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    16.803
$iopadmap$helloworldfpga.ledd.O_DAT[0] (BIDIR_CELL)                            7.521    24.325
$iopadmap$helloworldfpga.ledd.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.051
out:ledd.outpad[0] (.output)                                                   0.000    34.051
data arrival time                                                                       34.051

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                      -0.000
data arrival time                                                                       34.051
----------------------------------------------------------------------------------------------
slack (MET)                                                                             34.051


#Path 29
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:lede.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                    15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    16.803
$iopadmap$helloworldfpga.lede.O_DAT[0] (BIDIR_CELL)                            7.581    24.384
$iopadmap$helloworldfpga.lede.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.110
out:lede.outpad[0] (.output)                                                   0.000    34.110
data arrival time                                                                       34.110

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                      -0.000
data arrival time                                                                       34.110
----------------------------------------------------------------------------------------------
slack (MET)                                                                             34.110


#Path 30
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledc.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                    15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    16.803
$iopadmap$helloworldfpga.ledc.O_DAT[0] (BIDIR_CELL)                            8.391    25.194
$iopadmap$helloworldfpga.ledc.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.920
out:ledc.outpad[0] (.output)                                                   0.000    34.920
data arrival time                                                                       34.920

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                      -0.000
data arrival time                                                                       34.920
----------------------------------------------------------------------------------------------
slack (MET)                                                                             34.920


#Path 31
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:blueled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                       15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.393    16.803
$iopadmap$helloworldfpga.blueled.O_DAT[0] (BIDIR_CELL)                            9.074    25.877
$iopadmap$helloworldfpga.blueled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    35.603
out:blueled.outpad[0] (.output)                                                   0.000    35.603
data arrival time                                                                          35.603

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.000
data arrival time                                                                          35.603
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                35.603


#Path 32
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledb.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                    15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    16.803
$iopadmap$helloworldfpga.ledb.O_DAT[0] (BIDIR_CELL)                            9.385    26.188
$iopadmap$helloworldfpga.ledb.O_PAD_$out[0] (BIDIR_CELL)                       9.726    35.914
out:ledb.outpad[0] (.output)                                                   0.000    35.914
data arrival time                                                                       35.914

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                      -0.000
data arrival time                                                                       35.914
----------------------------------------------------------------------------------------------
slack (MET)                                                                             35.914


#Path 33
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:leda.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                    15.410    15.410
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    16.803
$iopadmap$helloworldfpga.leda.O_DAT[0] (BIDIR_CELL)                           10.183    26.986
$iopadmap$helloworldfpga.leda.O_PAD_$out[0] (BIDIR_CELL)                       9.726    36.712
out:leda.outpad[0] (.output)                                                   0.000    36.712
data arrival time                                                                       36.712

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                      -0.000
data arrival time                                                                       36.712
----------------------------------------------------------------------------------------------
slack (MET)                                                                             36.712


#End of timing report
