
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Apr 29 22:01:12 2022
Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> set init_pwr_net vdd
<CMD> set init_gnd_net vss
<CMD> set init_assign_buffer 1
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set init_verilog ./Subsystem.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell Subsystem
<CMD> set init_lef_file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef
<CMD> create_library_set -name WC_LIB -timing [list $libdir/lib/tcbn65gplustc.lib]
<CMD> create_library_set -name BC_LIB -timing [list $libdir/lib/tcbn65gplustc.lib] 
<CMD> create_rc_corner -name Cmax -cap_table $libdir/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable
<CMD> create_rc_corner -name Cmin -cap_table $libdir/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file $sdc
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.

Loading LEF file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 26.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 865.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 875.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1012.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1022.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1159.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1169.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1306.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1316.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1370.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1381.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1602.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1612.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1767.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1769.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1770.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1774.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1776.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1777.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260csp22/public/data/libraries/lef/tcbn65gplus_m8T2.lef at line 1781.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Apr 29 22:01:37 2022
viaInitial ends at Fri Apr 29 22:01:37 2022
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in  tcbn65gplustc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.42min, fe_mem=498.2M) ***
*** Begin netlist parsing (mem=498.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './Subsystem.v'

*** Memory Usage v#1 (Current mem = 498.152M, initial mem = 149.207M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=498.2M) ***
Set top cell to Subsystem.
Hooked 811 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Subsystem ...
*** Netlist is unique.
** info: there are 824 modules.
** info: there are 4975 stdCell insts.

*** Memory Usage v#1 (Current mem = 509.652M, initial mem = 149.207M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260csp22/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260csp22/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260csp22/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260csp22/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './Subsystem.sdc' ...
Current (total cpu=0:00:12.4, real=0:00:26.0, peak res=296.5M, current mem=639.8M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./Subsystem.sdc, Line 35).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File ./Subsystem.sdc, Line 81).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File ./Subsystem.sdc, Line 82).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File ./Subsystem.sdc, Line 83).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File ./Subsystem.sdc, Line 84).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File ./Subsystem.sdc, Line 85).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File ./Subsystem.sdc, Line 86).

INFO (CTE): Reading of timing constraints file ./Subsystem.sdc completed, with 7 WARNING
WARNING (CTE-25): Line: 9 of File ./Subsystem.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ./Subsystem.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=313.2M, current mem=657.0M)
Current (total cpu=0:00:12.5, real=0:00:26.0, peak res=313.2M, current mem=657.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           3  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1635 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> floorPlan -site core -r 1.0 0.7 0 0 0 0
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=1593.77 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 1593.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:00.0 totSessionCpu=0:00:14.4 mem=1593.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.391  | -1.391  | -0.361  |
|           TNS (ns):|-155.243 |-121.395 | -33.848 |
|    Violating Paths:|   266   |   112   |   154   |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 2.11 sec
Total Real time: 2.0 sec
Total Memory Usage: 1031.90625 Mbytes
<CMD> checkDesign -all
Creating directory checkDesign.
Estimated cell power/ground rail width = 0.225 um
Begin checking placement ... (start mem=1031.9M, init mem=1032.9M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 4975        
Placement Density:69.96%(13830/19768)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1032.9M)
############################################################################
# Innovus Netlist Design Rule Check
# Fri Apr 29 22:01:40 2022

############################################################################
Design: Subsystem

------ Design Summary:
Total Standard Cell Number   (cells) : 4975
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13830.48
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 4975
Number of Nets                 : 5190
Average number of Pins per Net : 2.90
Maximum number of Pins in Net  : 134

------ I/O Port summary

Number of Primary I/O Ports    : 46
Number of Input Ports          : 23
Number of Output Ports         : 23
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 46

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 24
Number of High Fanout nets (>50)               : 3
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 46 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/Subsystem.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> check_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=1503.94 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1503.9M) ***
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        1 | 
     | no_drive             | No drive assertion      |       23 | 
     +-----------------------------------------------------------+ 
<CMD> setOptMode -powerEffort low -leakageToDynamicRatio 0.5
<CMD> setPlaceMode -placeIoPins true
<CMD> place_opt_design -prefix place
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -placeIoPins true
**INFO: user set opt options
setOptMode -leakageToDynamicRatio 0.5 -powerEffort low
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.2833 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=1542.09 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1542.1M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 259 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4754 (0 fixed + 4754 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4943 #term=14602 #term/net=2.95, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=46
stdCell: 4754 single + 0 double + 0 multi
Total standard cell length = 7.4662 (mm), area = 0.0134 (mm^2)
Average module density = 0.680.
Density for the design = 0.680.
       = stdcell_area 37331 sites (13439 um^2) / alloc_area 54912 sites (19768 um^2).
Pin Density = 0.2659.
            = total # of pins 14602 / total area 54912.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 8 
End delay calculation. (MEM=1599.33 CPU=0:00:00.5 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.528e-10 (0.00e+00 1.53e-10)
              Est.  stn bbox = 1.588e-10 (0.00e+00 1.59e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1655.4M
Iteration  2: Total net bbox = 1.528e-10 (0.00e+00 1.53e-10)
              Est.  stn bbox = 1.588e-10 (0.00e+00 1.59e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1655.4M
Iteration  3: Total net bbox = 2.479e+03 (1.28e+03 1.20e+03)
              Est.  stn bbox = 2.681e+03 (1.39e+03 1.29e+03)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1655.4M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1669.65 CPU=0:00:00.5 REAL=0:00:00.0)
Iteration  4: Total net bbox = 3.248e+04 (1.92e+04 1.33e+04)
              Est.  stn bbox = 3.612e+04 (2.11e+04 1.50e+04)
              cpu = 0:00:32.7 real = 0:00:23.0 mem = 1805.7M
Iteration  5: Total net bbox = 3.248e+04 (1.92e+04 1.33e+04)
              Est.  stn bbox = 3.612e+04 (2.11e+04 1.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1805.7M
Iteration  6: Total net bbox = 3.575e+04 (1.98e+04 1.59e+04)
              Est.  stn bbox = 4.002e+04 (2.19e+04 1.81e+04)
              cpu = 0:00:18.6 real = 0:00:13.0 mem = 1837.7M
Iteration  7: Total net bbox = 3.973e+04 (2.19e+04 1.79e+04)
              Est.  stn bbox = 4.421e+04 (2.41e+04 2.01e+04)
              cpu = 0:00:16.4 real = 0:00:12.0 mem = 1829.7M
Iteration  8: Total net bbox = 3.973e+04 (2.19e+04 1.79e+04)
              Est.  stn bbox = 4.421e+04 (2.41e+04 2.01e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1829.7M
Iteration  9: Total net bbox = 4.065e+04 (2.22e+04 1.84e+04)
              Est.  stn bbox = 4.516e+04 (2.44e+04 2.07e+04)
              cpu = 0:00:23.7 real = 0:00:16.0 mem = 1829.7M
Iteration 10: Total net bbox = 4.065e+04 (2.22e+04 1.84e+04)
              Est.  stn bbox = 4.516e+04 (2.44e+04 2.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1829.7M
Iteration 11: Total net bbox = 4.081e+04 (2.22e+04 1.86e+04)
              Est.  stn bbox = 4.514e+04 (2.43e+04 2.08e+04)
              cpu = 0:00:33.3 real = 0:00:22.0 mem = 1837.7M
Iteration 12: Total net bbox = 4.081e+04 (2.22e+04 1.86e+04)
              Est.  stn bbox = 4.514e+04 (2.43e+04 2.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1837.7M
Finished Global Placement (cpu=0:02:06, real=0:01:27, mem=1837.7M)
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:24 mem=1060.0M) ***
Total net bbox length = 4.094e+04 (2.233e+04 1.861e+04) (ext = 1.058e+03)
Move report: Detail placement moves 4754 insts, mean move: 0.92 um, max move: 12.01 um
	Max move on inst (DP_OP_102J1_129_5087_U417): (108.58, 13.59) --> (119.60, 12.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1066.2MB
Summary Report:
Instances move: 4754 (out of 4754 movable)
Mean displacement: 0.92 um
Max displacement: 12.01 um (Instance: DP_OP_102J1_129_5087_U417) (108.579, 13.5915) -> (119.6, 12.6)
	Length: 16 sites, height: 1 rows, site name: core, cell type: HA1D0
Total net bbox length = 3.881e+04 (1.987e+04 1.894e+04) (ext = 9.572e+02)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1066.2MB
*** Finished refinePlace (0:02:25 mem=1066.2M) ***
*** Finished Initial Placement (cpu=0:02:08, real=0:01:29, mem=1066.2M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4943  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4943 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4943 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.186980e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 14556
[NR-eagl] Layer2(M2)(V) length: 2.019997e+04um, number of vias: 18608
[NR-eagl] Layer3(M3)(H) length: 2.172920e+04um, number of vias: 269
[NR-eagl] Layer4(M4)(V) length: 1.579479e+03um, number of vias: 13
[NR-eagl] Layer5(M5)(H) length: 1.591000e+02um, number of vias: 3
[NR-eagl] Layer6(M6)(V) length: 2.000000e+00um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.366975e+04um, number of vias: 33449
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
**placeDesign ... cpu = 0: 2: 9, real = 0: 1:31, mem = 1061.5M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1071.5M, totSessionCpu=0:02:26 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1071.5M)
Extraction called for design 'Subsystem' of instances=4754 and nets=4970 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1061.031M)
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=1741.4 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1741.4M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:28 mem=1741.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.218  |
|           TNS (ns):|-267.302 |
|    Violating Paths:|   350   |
|          All Paths:|   413   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.183   |      2 (2)       |
|   max_tran     |     2 (146)      |   -0.568   |     2 (146)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.983%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1314.2M, totSessionCpu=0:02:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1315.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1315.2M) ***
The useful skew maximum allowed delay is: 0.15
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 17 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 236 out of 4754 instances
     #inst not ok to resize: 1
     #inst with no smaller cells: 1207
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.23%|        -|  -2.597|-531.921|   0:00:00.0| 2147.4M|
|    67.23%|        -|  -2.597|-531.921|   0:00:00.0| 2179.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2179.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4   |   186   |     4   |      4  |     0   |     0   |     0   |     0   | -2.60 |          0|          0|          0|  67.23  |            |           |
|     1   |    71   |     0   |      0  |     0   |     0   |     0   |     0   | -2.24 |          2|          0|          4|  67.27  |   0:00:00.0|    2180.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.24 |          0|          0|          1|  67.27  |   0:00:00.0|    2181.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2181.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 1453.6M, totSessionCpu=0:02:35 **
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.240  TNS Slack -227.258 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.240|-227.258|    67.27%|   0:00:00.0| 2226.3M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_4_/D                          |
|  -2.169|-198.482|    67.39%|   0:00:01.0| 2270.3M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_4_/D                          |
|  -2.076|-185.908|    67.75%|   0:00:00.0| 2276.1M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_4_/D                          |
|  -2.076|-185.908|    67.75%|   0:00:00.0| 2276.1M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_4_/D                          |
|  -1.859|-162.584|    69.14%|   0:00:01.0| 2276.1M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.837|-161.465|    69.25%|   0:00:01.0| 2288.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.827|-158.775|    69.35%|   0:00:00.0| 2289.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.827|-158.775|    69.35%|   0:00:00.0| 2289.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.800|-154.504|    69.96%|   0:00:00.0| 2289.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.800|-154.504|    69.96%|   0:00:01.0| 2290.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.794|-153.795|    70.02%|   0:00:00.0| 2291.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.794|-153.795|    70.02%|   0:00:00.0| 2291.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_17_/D                         |
|  -1.784|-153.120|    70.49%|   0:00:00.0| 2291.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_14_/D                         |
|  -1.784|-153.120|    70.49%|   0:00:00.0| 2291.4M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |        |          |            |        |          |         | _0_99_Delay_out1_reg_14_/D                         |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:14.0 real=0:00:04.0 mem=2291.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.0 real=0:00:04.0 mem=2291.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.784  TNS Slack -153.120 
End: GigaOpt Global Optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.784
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.784  TNS Slack -153.120 Density 70.49
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.49%|        -|  -1.784|-153.120|   0:00:00.0| 2264.6M|
|    70.35%|       19|  -1.775|-152.637|   0:00:00.0| 2266.4M|
|    70.35%|        0|  -1.775|-152.637|   0:00:00.0| 2266.4M|
|    70.28%|        4|  -1.775|-152.652|   0:00:00.0| 2266.4M|
|    68.44%|      443|  -1.752|-151.413|   0:00:02.0| 2266.4M|
|    68.36%|       14|  -1.752|-151.410|   0:00:01.0| 2266.4M|
|    68.36%|        0|  -1.752|-151.410|   0:00:00.0| 2266.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.752  TNS Slack -151.410 Density 68.36
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.4) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:04, mem=1542.43M, totSessionCpu=0:03:02).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0093
real setup target slack: 0.0093
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1542.4 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4970  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4970 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4970 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.234500e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1542.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.06 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:02 mem=1542.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 4781 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 4710 insts, mean move: 3.92 um, max move: 29.80 um
	Max move on inst (FE_OFC64_Out1_0_): (72.00, 27.00) --> (74.80, 0.00)
	Runtime: CPU: 0:01:11 REAL: 0:00:50.0 MEM: 1541.6MB
Move report: Detail placement moves 1334 insts, mean move: 1.07 um, max move: 7.40 um
	Max move on inst (U1027): (117.00, 23.40) --> (109.60, 23.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1541.6MB
Summary Report:
Instances move: 4717 (out of 4781 movable)
Mean displacement: 3.94 um
Max displacement: 29.80 um (Instance: FE_OFC64_Out1_0_) (72, 27) -> (74.8, 0)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Runtime: CPU: 0:01:11 REAL: 0:00:50.0 MEM: 1541.6MB
*** Finished refinePlace (0:04:14 mem=1541.6M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4970  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4970 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4970 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.217760e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 14604
[NR-eagl] Layer2(M2)(V) length: 2.043027e+04um, number of vias: 18849
[NR-eagl] Layer3(M3)(H) length: 2.209580e+04um, number of vias: 256
[NR-eagl] Layer4(M4)(V) length: 1.528215e+03um, number of vias: 5
[NR-eagl] Layer5(M5)(H) length: 2.300000e+00um, number of vias: 0
[NR-eagl] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.405658e+04um, number of vias: 33714
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1402.5M)
Extraction called for design 'Subsystem' of instances=4781 and nets=4997 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1402.512M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:48, real = 0:01:11, mem = 1402.5M, totSessionCpu=0:04:14 **
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=1974.7 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 1974.7M) ***
*** Timing NOT met, worst failing slack is -1.775
*** Check timing (0:00:01.2)
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.775 TNS Slack -153.461 Density 68.36
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.775|   -1.775|-148.031| -153.461|    68.36%|   0:00:00.0| 2247.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.774|   -1.774|-147.977| -153.407|    68.38%|   0:00:00.0| 2256.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.765|   -1.765|-147.600| -153.030|    68.40%|   0:00:00.0| 2262.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.757|   -1.757|-147.221| -152.651|    68.40%|   0:00:00.0| 2263.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.750|   -1.750|-146.887| -152.317|    68.40%|   0:00:00.0| 2270.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.741|   -1.741|-146.491| -151.921|    68.40%|   0:00:01.0| 2275.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.734|   -1.734|-146.138| -151.568|    68.41%|   0:00:00.0| 2276.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.727|   -1.727|-145.874| -151.304|    68.46%|   0:00:00.0| 2278.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.724|   -1.724|-145.608| -151.038|    68.49%|   0:00:00.0| 2278.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.717|   -1.717|-145.399| -150.832|    68.56%|   0:00:00.0| 2280.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.711|   -1.711|-145.130| -150.563|    68.58%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_20_/D                         |
|  -1.701|   -1.701|-144.679| -150.111|    68.58%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_20_/D                         |
|  -1.697|   -1.697|-144.548| -149.981|    68.61%|   0:00:00.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_20_/D                         |
|  -1.690|   -1.690|-144.296| -149.733|    68.64%|   0:00:00.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_20_/D                         |
|  -1.685|   -1.685|-144.183| -149.620|    68.67%|   0:00:01.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_20_/D                         |
|  -1.682|   -1.682|-144.075| -149.512|    68.70%|   0:00:00.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_16_/D                         |
|  -1.680|   -1.680|-143.983| -149.420|    68.72%|   0:00:00.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_14_/D                         |
|  -1.676|   -1.676|-143.866| -149.303|    68.75%|   0:00:00.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_16_/D                         |
|  -1.671|   -1.671|-143.590| -149.028|    68.81%|   0:00:00.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_16_/D                         |
|  -1.667|   -1.667|-143.460| -148.897|    68.84%|   0:00:00.0| 2288.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_14_/D                         |
|  -1.663|   -1.663|-143.337| -148.774|    68.97%|   0:00:00.0| 2289.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_16_/D                         |
|  -1.659|   -1.659|-143.244| -148.681|    69.06%|   0:00:00.0| 2289.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.657|   -1.657|-143.199| -148.636|    69.21%|   0:00:00.0| 2292.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.656|   -1.656|-143.142| -148.579|    69.31%|   0:00:00.0| 2292.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.654|   -1.654|-143.023| -148.460|    69.37%|   0:00:01.0| 2292.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.652|   -1.652|-142.983| -148.422|    69.43%|   0:00:00.0| 2292.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.650|   -1.650|-142.917| -148.356|    69.48%|   0:00:00.0| 2292.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.650|   -1.650|-142.886| -148.325|    69.56%|   0:00:00.0| 2292.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.647|   -1.647|-142.820| -148.258|    69.61%|   0:00:00.0| 2293.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.644|   -1.644|-142.678| -148.117|    69.68%|   0:00:00.0| 2293.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.643|   -1.643|-142.591| -148.030|    69.76%|   0:00:00.0| 2293.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.641|   -1.641|-142.494| -147.933|    69.86%|   0:00:00.0| 2294.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.642|   -1.642|-142.157| -147.596|    69.95%|   0:00:01.0| 2295.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_23_/D                         |
|  -1.642|   -1.642|-141.583| -147.022|    69.99%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_23_/D                         |
|  -1.642|   -1.642|-141.533| -146.971|    69.99%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.642|   -1.642|-141.324| -146.764|    69.99%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.642|   -1.642|-141.100| -146.540|    70.01%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.642|   -1.642|-140.726| -146.165|    70.02%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.642|   -1.642|-140.647| -146.086|    70.04%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -1.642|   -1.642|-140.423| -145.862|    70.04%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-140.101| -145.540|    70.07%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -1.642|   -1.642|-140.038| -145.483|    70.06%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -1.642|   -1.642|-139.888| -145.333|    70.09%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -1.642|   -1.642|-139.777| -145.223|    70.11%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -1.642|   -1.642|-139.705| -145.157|    70.12%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-139.675| -145.127|    70.12%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-139.590| -145.041|    70.14%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-139.471| -144.923|    70.17%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-139.377| -144.829|    70.18%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-138.889| -144.341|    70.19%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-138.187| -143.639|    70.23%|   0:00:01.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-137.833| -143.284|    70.25%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-137.339| -142.791|    70.27%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-137.252| -142.704|    70.31%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-137.062| -142.513|    70.35%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-136.935| -142.387|    70.38%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-136.851| -142.312|    70.41%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-136.727| -142.191|    70.43%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-136.382| -141.847|    70.52%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -1.642|   -1.642|-136.253| -141.723|    70.61%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -1.642|   -1.642|-135.852| -141.322|    70.68%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -1.642|   -1.642|-135.672| -141.148|    70.67%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -1.642|   -1.642|-135.406| -140.883|    70.71%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -1.642|   -1.642|-135.262| -140.739|    70.72%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -1.642|   -1.642|-135.044| -140.525|    70.82%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
|  -1.642|   -1.642|-134.941| -140.435|    70.90%|   0:00:01.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
|  -1.642|   -1.642|-134.921| -140.415|    70.93%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
|  -1.642|   -1.642|-134.886| -140.389|    70.94%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
|  -1.642|   -1.642|-134.755| -140.267|    70.95%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.642|   -1.642|-134.703| -140.226|    70.96%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.642|   -1.642|-134.636| -140.152|    70.97%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.642|   -1.642|-134.541| -140.063|    70.98%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-134.428| -139.943|    71.00%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.642|   -1.642|-134.356| -139.885|    71.02%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-134.310| -139.838|    71.03%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-134.265| -139.794|    71.03%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.642|   -1.642|-134.215| -139.744|    71.04%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-134.160| -139.688|    71.05%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-134.096| -139.624|    71.06%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-134.058| -139.587|    71.09%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.985| -139.514|    71.12%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.923| -139.452|    71.13%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.914| -139.443|    71.17%|   0:00:00.0| 2295.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.816| -139.344|    71.19%|   0:00:00.0| 2297.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.756| -139.290|    71.21%|   0:00:00.0| 2297.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.684| -139.218|    71.22%|   0:00:00.0| 2297.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.652| -139.186|    71.25%|   0:00:01.0| 2297.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.587| -139.121|    71.34%|   0:00:00.0| 2297.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.642|   -1.642|-133.548| -139.079|    71.35%|   0:00:00.0| 2297.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.642|   -1.642|-133.498| -139.030|    71.38%|   0:00:00.0| 2297.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.643|   -1.643|-133.436| -138.961|    71.41%|   0:00:00.0| 2298.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.643|   -1.643|-133.405| -138.930|    71.45%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.643|   -1.643|-133.346| -138.871|    71.45%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -1.643|   -1.643|-133.321| -138.845|    71.48%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -1.643|   -1.643|-133.312| -138.837|    71.50%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -1.643|   -1.643|-133.291| -138.815|    71.52%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_0_/D                           |
|  -1.643|   -1.643|-133.288| -138.812|    71.52%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_0_/D                           |
|  -1.643|   -1.643|-133.281| -138.811|    71.57%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_2_/D                           |
|  -1.643|   -1.643|-133.278| -138.808|    71.59%|   0:00:01.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_2_/D                           |
|  -1.643|   -1.643|-133.271| -138.801|    71.60%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_2_/D                           |
|  -1.643|   -1.643|-133.215| -138.752|    71.78%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.643|   -1.643|-133.170| -138.730|    71.97%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.643|   -1.643|-133.169| -138.721|    71.98%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.643|   -1.643|-133.167| -138.715|    72.00%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.643|   -1.643|-133.158| -138.716|    71.99%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -1.643|   -1.643|-133.156| -138.722|    72.00%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_12_/D                          |
|  -1.643|   -1.643|-133.148| -138.721|    72.06%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_12_/D                          |
|  -1.643|   -1.643|-133.141| -138.709|    72.08%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_16_/D             |
|  -1.643|   -1.643|-133.132| -138.699|    72.18%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_16_/D             |
|  -1.643|   -1.643|-133.120| -138.689|    72.20%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_15_/D             |
|  -1.643|   -1.643|-133.115| -138.684|    72.21%|   0:00:00.0| 2299.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_9_/D                           |
|  -1.643|   -1.643|-133.104| -138.673|    72.22%|   0:00:01.0| 2299.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_13_/D             |
|  -1.643|   -1.643|-133.079| -138.655|    72.26%|   0:00:00.0| 2300.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_12_/D             |
|  -1.643|   -1.643|-133.073| -138.649|    72.27%|   0:00:00.0| 2300.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_12_/D             |
|  -1.643|   -1.643|-133.068| -138.650|    72.29%|   0:00:00.0| 2300.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_11_/D             |
|  -1.643|   -1.643|-133.064| -138.646|    72.29%|   0:00:00.0| 2300.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_10_/D             |
|  -1.643|   -1.643|-133.059| -138.641|    72.30%|   0:00:00.0| 2302.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_Delay1_out1_reg_1_/D              |
|  -1.643|   -1.643|-133.028| -138.610|    72.37%|   0:00:00.0| 2303.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_Delay1_out1_reg_1_/D              |
|  -1.643|   -1.643|-132.999| -138.587|    72.39%|   0:00:00.0| 2304.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.643|   -1.643|-132.994| -138.582|    72.40%|   0:00:00.0| 2305.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.643|   -1.643|-132.988| -138.576|    72.41%|   0:00:00.0| 2305.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.643|   -1.643|-132.982| -138.570|    72.42%|   0:00:00.0| 2305.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.643|   -1.643|-132.993| -138.579|    72.46%|   0:00:01.0| 2305.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_1_/D              |
|  -1.643|   -1.643|-132.962| -138.548|    72.46%|   0:00:00.0| 2305.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_4_/D                                           |
|  -1.643|   -1.643|-132.955| -138.545|    72.48%|   0:00:00.0| 2305.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_u_current_pr |
|        |         |        |         |          |            |        |          |         | evious_Delay_out1_reg_19_/D                        |
|  -1.643|   -1.643|-132.955| -138.545|    72.48%|   0:00:00.0| 2305.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.9 real=0:00:10.0 mem=2305.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.9 real=0:00:10.0 mem=2305.6M) ***
** GigaOpt Optimizer WNS Slack -1.643 TNS Slack -138.545 Density 72.48
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.643  TNS Slack -138.545 Density 72.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.48%|        -|  -1.643|-138.545|   0:00:00.0| 2305.6M|
|    72.12%|       24|  -1.643|-138.441|   0:00:00.0| 2305.6M|
|    70.99%|      264|  -1.632|-138.208|   0:00:02.0| 2305.6M|
|    70.99%|        0|  -1.632|-138.208|   0:00:00.0| 2305.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.632  TNS Slack -138.208 Density 70.99
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2305.57M, totSessionCpu=0:04:54).
** GigaOpt Optimizer WNS Slack -1.632 TNS Slack -138.208 Density 70.99
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:34.7 real=0:00:12.0 mem=2305.6M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0093
real setup target slack: 0.0093
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1592.4 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=5072  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 5072 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 5072 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.328640e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eagl] End Peak syMemory usage = 1592.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:54 mem=1592.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 4885 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 4815 insts, mean move: 3.42 um, max move: 60.40 um
	Max move on inst (FE_OCPC200_n2175): (6.40, 104.40) --> (41.60, 129.60)
	Runtime: CPU: 0:01:07 REAL: 0:00:46.0 MEM: 1592.4MB
Move report: Detail placement moves 2012 insts, mean move: 0.99 um, max move: 11.80 um
	Max move on inst (U3599): (117.20, 32.40) --> (107.20, 30.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1592.4MB
Summary Report:
Instances move: 4812 (out of 4885 movable)
Mean displacement: 3.47 um
Max displacement: 60.20 um (Instance: FE_OCPC200_n2175) (6.4, 104.4) -> (41.4, 129.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Runtime: CPU: 0:01:07 REAL: 0:00:47.0 MEM: 1592.4MB
*** Finished refinePlace (0:06:01 mem=1592.4M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=5072  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 5072 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 5072 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.133700e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 14842
[NR-eagl] Layer2(M2)(V) length: 2.004460e+04um, number of vias: 19202
[NR-eagl] Layer3(M3)(H) length: 2.161160e+04um, number of vias: 302
[NR-eagl] Layer4(M4)(V) length: 1.698759e+03um, number of vias: 9
[NR-eagl] Layer5(M5)(H) length: 6.050000e+01um, number of vias: 0
[NR-eagl] Layer6(M6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.341546e+04um, number of vias: 34355
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1473.1M)
Extraction called for design 'Subsystem' of instances=4885 and nets=5099 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1473.074M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:36, real = 0:02:14, mem = 1473.1M, totSessionCpu=0:06:02 **
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2027.16 CPU=0:00:00.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2027.2M) ***
*** Timing NOT met, worst failing slack is -1.640
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.640 TNS Slack -138.898 Density 70.99
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.640|   -1.640|-133.260| -138.898|    70.99%|   0:00:00.0| 2280.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_12_/D                         |
|  -1.629|   -1.629|-132.895| -138.533|    71.08%|   0:00:01.0| 2280.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_12_/D                         |
|  -1.628|   -1.628|-132.898| -138.540|    71.19%|   0:00:00.0| 2280.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_12_/D                         |
|  -1.625|   -1.625|-132.762| -138.404|    71.28%|   0:00:00.0| 2282.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_12_/D                         |
|  -1.618|   -1.618|-132.462| -138.105|    71.37%|   0:00:00.0| 2282.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_15_/D                         |
|  -1.618|   -1.618|-132.457| -138.110|    71.59%|   0:00:00.0| 2291.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_15_/D                         |
|  -1.614|   -1.614|-132.308| -137.961|    71.67%|   0:00:01.0| 2292.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_15_/D                         |
|  -1.612|   -1.612|-132.218| -137.871|    71.85%|   0:00:00.0| 2294.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_15_/D                         |
|  -1.607|   -1.607|-132.126| -137.778|    72.55%|   0:00:01.0| 2306.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.607|   -1.607|-132.033| -137.686|    72.59%|   0:00:00.0| 2306.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.604|   -1.604|-131.913| -137.565|    72.64%|   0:00:00.0| 2306.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.601|   -1.601|-131.804| -137.457|    72.79%|   0:00:01.0| 2306.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.600|   -1.600|-131.767| -137.419|    72.96%|   0:00:00.0| 2306.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.599|   -1.599|-131.725| -137.377|    73.03%|   0:00:00.0| 2316.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.597|   -1.597|-131.621| -137.274|    73.19%|   0:00:01.0| 2343.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.595|   -1.595|-131.569| -137.222|    73.33%|   0:00:00.0| 2343.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.593|   -1.593|-131.463| -137.116|    73.50%|   0:00:02.0| 2362.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.591|   -1.591|-131.368| -137.020|    73.59%|   0:00:00.0| 2362.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.589|   -1.589|-131.324| -136.977|    73.71%|   0:00:01.0| 2362.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.586|   -1.586|-131.202| -136.854|    73.91%|   0:00:01.0| 2362.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.585|   -1.585|-131.155| -136.807|    73.99%|   0:00:00.0| 2362.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.583|   -1.583|-131.098| -136.751|    74.17%|   0:00:01.0| 2362.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_10_/D                         |
|  -1.583|   -1.583|-131.131| -136.794|    75.02%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_3_/D                          |
|  -1.581|   -1.581|-131.043| -136.705|    75.06%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.579|   -1.579|-131.007| -136.669|    75.10%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.578|   -1.578|-130.895| -136.557|    75.24%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.578|   -1.578|-130.872| -136.535|    75.30%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.575|   -1.575|-130.778| -136.441|    75.38%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.574|   -1.574|-130.765| -136.430|    76.67%|   0:00:03.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.573|   -1.573|-130.751| -136.417|    76.77%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.573|   -1.573|-130.723| -136.388|    76.79%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.571|   -1.571|-130.695| -136.360|    76.84%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.571|   -1.571|-130.628| -136.294|    76.96%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.570|   -1.570|-130.620| -136.285|    77.01%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.569|   -1.569|-130.584| -136.249|    77.14%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.569|   -1.569|-130.543| -136.208|    77.24%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.565|   -1.565|-130.392| -136.057|    77.37%|   0:00:00.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.565|   -1.565|-130.379| -136.044|    77.60%|   0:00:01.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.570|   -1.570|-130.614| -136.279|    78.71%|   0:00:02.0| 2362.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:26 real=0:00:22.0 mem=2362.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.094|   -1.570|  -5.924| -136.279|    78.71%|   0:00:00.0| 2362.2M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -0.072|   -1.569|  -4.543| -135.001|    78.72%|   0:00:01.0| 2363.2M|   WC_VIEW|  default| Out2[0]                                            |
|  -0.066|   -1.569|  -4.527| -134.986|    78.73%|   0:00:00.0| 2363.2M|   WC_VIEW|  default| Out2[0]                                            |
|  -0.063|   -1.569|  -4.392| -134.840|    78.70%|   0:00:01.0| 2363.2M|   WC_VIEW|  default| Out2[0]                                            |
|  -0.059|   -1.569|  -4.393| -134.839|    78.71%|   0:00:00.0| 2363.2M|   WC_VIEW|  default| Out2[0]                                            |
|  -0.059|   -1.569|  -4.393| -134.824|    78.67%|   0:00:00.0| 2363.2M|   WC_VIEW|  default| Out2[0]                                            |
|  -0.059|   -1.569|  -4.393| -134.824|    78.67%|   0:00:00.0| 2363.2M|   WC_VIEW|  default| Out2[0]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:02.0 mem=2363.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:00:24.0 mem=2363.2M) ***
** GigaOpt Optimizer WNS Slack -1.569 TNS Slack -134.824 Density 78.67
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.569  TNS Slack -134.824 Density 78.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.67%|        -|  -1.569|-134.824|   0:00:00.0| 2363.2M|
|    78.52%|       11|  -1.569|-134.820|   0:00:00.0| 2363.2M|
|    76.98%|      330|  -1.558|-134.372|   0:00:02.0| 2363.2M|
|    76.98%|        1|  -1.558|-134.372|   0:00:00.0| 2363.2M|
|    76.98%|        0|  -1.558|-134.372|   0:00:00.0| 2363.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.558  TNS Slack -134.372 Density 76.98
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2361.13M, totSessionCpu=0:07:43).
*** Starting refinePlace (0:07:43 mem=2393.1M) ***
Total net bbox length = 4.045e+04 (2.095e+04 1.951e+04) (ext = 1.061e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 4981 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 2489 insts, mean move: 3.21 um, max move: 49.20 um
	Max move on inst (FE_OCPC222_n2175): (7.60, 104.40) --> (33.40, 127.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2393.1MB
Move report: Detail placement moves 1843 insts, mean move: 0.56 um, max move: 5.40 um
	Max move on inst (U2373): (103.80, 113.40) --> (102.00, 109.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2393.1MB
Summary Report:
Instances move: 2950 (out of 4981 movable)
Mean displacement: 2.88 um
Max displacement: 48.80 um (Instance: FE_OCPC222_n2175) (7.6, 104.4) -> (33, 127.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 4.175e+04 (2.206e+04 1.969e+04) (ext = 1.024e+03)
Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2393.1MB
*** Finished refinePlace (0:07:45 mem=2393.1M) ***
*** maximum move = 48.80 um ***
*** Finished re-routing un-routed nets (2393.1M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:01.0 mem=2393.1M) ***
** GigaOpt Optimizer WNS Slack -1.561 TNS Slack -134.439 Density 76.99
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.561|   -1.561|-130.179| -134.439|    76.99%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.566|   -1.566|-130.515| -134.775|    78.46%|   0:00:05.0| 2396.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_8_/D                          |
|  -1.567|   -1.567|-130.509| -134.769|    78.84%|   0:00:00.0| 2396.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_8_/D                          |
|  -1.569|   -1.569|-130.498| -134.758|    78.86%|   0:00:00.0| 2396.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_8_/D                          |
|  -1.569|   -1.569|-130.498| -134.758|    78.86%|   0:00:00.0| 2396.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_8_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.3 real=0:00:05.0 mem=2396.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -1.569|  -4.414| -134.758|    78.86%|   0:00:00.0| 2396.6M|   WC_VIEW|  default| Out2[0]                                            |
|  -0.059|   -1.569|  -4.389| -134.732|    78.89%|   0:00:01.0| 2396.6M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2396.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.9 real=0:00:06.0 mem=2396.6M) ***
** GigaOpt Optimizer WNS Slack -1.569 TNS Slack -134.732 Density 78.89
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.569  TNS Slack -134.732 Density 78.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.89%|        -|  -1.569|-134.732|   0:00:00.0| 2396.6M|
|    78.79%|        7|  -1.569|-134.741|   0:00:00.0| 2396.6M|
|    77.64%|      289|  -1.553|-134.374|   0:00:01.0| 2396.6M|
|    77.63%|        2|  -1.553|-134.372|   0:00:00.0| 2396.6M|
|    77.63%|        0|  -1.553|-134.372|   0:00:00.0| 2396.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.553  TNS Slack -134.372 Density 77.63
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 34 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:01, mem=2393.14M, totSessionCpu=0:08:20).
*** Starting refinePlace (0:08:21 mem=2393.1M) ***
Total net bbox length = 4.231e+04 (2.237e+04 1.993e+04) (ext = 1.030e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5012 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2393.1MB
Move report: Detail placement moves 1107 insts, mean move: 0.61 um, max move: 4.80 um
	Max move on inst (U1351): (6.60, 57.60) --> (3.60, 55.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2393.1MB
Summary Report:
Instances move: 1107 (out of 5012 movable)
Mean displacement: 0.61 um
Max displacement: 4.80 um (Instance: U1351) (6.6, 57.6) -> (3.6, 55.8)
	Length: 22 sites, height: 1 rows, site name: core, cell type: ND2D8
Total net bbox length = 4.266e+04 (2.261e+04 2.005e+04) (ext = 1.033e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2393.1MB
*** Finished refinePlace (0:08:21 mem=2393.1M) ***
*** maximum move = 4.80 um ***
*** Finished re-routing un-routed nets (2393.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2393.1M) ***
** GigaOpt Optimizer WNS Slack -1.553 TNS Slack -134.372 Density 77.63
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.553|   -1.553|-130.128| -134.372|    77.63%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_15_/D                         |
|  -1.553|   -1.553|-130.223| -134.466|    79.39%|   0:00:04.0| 2395.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.552|   -1.552|-130.204| -134.447|    79.46%|   0:00:00.0| 2395.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.551|   -1.551|-130.135| -134.378|    79.57%|   0:00:01.0| 2395.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.548|   -1.548|-130.082| -134.325|    79.62%|   0:00:00.0| 2395.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.548|   -1.548|-130.138| -134.381|    80.60%|   0:00:02.0| 2395.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.548|   -1.548|-130.157| -134.400|    80.79%|   0:00:00.0| 2395.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.548|   -1.548|-130.146| -134.389|    80.80%|   0:00:00.0| 2395.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.548|   -1.548|-130.143| -134.386|    80.96%|   0:00:01.0| 2395.0M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/CP                        |
Analyzing useful skew in preCTS mode ...
|  -1.546|   -1.546|-130.076| -134.319|    81.02%|   0:00:01.0| 2397.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.546|   -1.546|-130.066| -134.309|    81.10%|   0:00:01.0| 2397.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.544|   -1.544|-130.061| -134.304|    81.10%|   0:00:00.0| 2397.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.544|   -1.544|-130.021| -134.264|    81.21%|   0:00:00.0| 2397.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.551|   -1.551|-130.271| -134.514|    82.46%|   0:00:04.0| 2397.0M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/CP                         |
Analyzing useful skew in preCTS mode ...
|  -1.553|   -1.553|-130.320| -134.563|    82.87%|   0:00:01.0| 2397.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:32 real=0:00:15.0 mem=2397.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.069|   -1.553|  -4.396| -134.563|    82.87%|   0:00:00.0| 2397.0M|   WC_VIEW|  default| Out2[1]                                            |
Analyzing useful skew in preCTS mode ...
|  -0.059|   -1.553|  -4.386| -134.553|    82.88%|   0:00:00.0| 2393.2M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2393.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:33 real=0:00:15.0 mem=2393.2M) ***
** GigaOpt Optimizer WNS Slack -1.553 TNS Slack -134.553 Density 82.88
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.553  TNS Slack -134.553 Density 82.88
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    82.88%|        -|  -1.553|-134.553|   0:00:00.0| 2393.2M|
|    82.73%|        8|  -1.551|-134.515|   0:00:00.0| 2393.2M|
|    81.28%|      318|  -1.539|-134.104|   0:00:02.0| 2393.2M|
|    81.27%|        4|  -1.539|-134.104|   0:00:00.0| 2393.2M|
|    81.27%|        0|  -1.539|-134.104|   0:00:00.0| 2393.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.539  TNS Slack -134.104 Density 81.27
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 40 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2393.21M, totSessionCpu=0:09:58).
*** Starting refinePlace (0:09:59 mem=2393.2M) ***
Total net bbox length = 4.362e+04 (2.319e+04 2.043e+04) (ext = 1.033e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5096 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 3246 insts, mean move: 3.89 um, max move: 50.40 um
	Max move on inst (FE_OCPC310_n2175): (7.00, 104.40) --> (37.60, 124.20)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 2393.2MB
Move report: Detail placement moves 2072 insts, mean move: 0.56 um, max move: 4.40 um
	Max move on inst (U2654): (71.20, 46.80) --> (73.80, 48.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2397.2MB
Summary Report:
Instances move: 3444 (out of 5096 movable)
Mean displacement: 3.76 um
Max displacement: 49.80 um (Instance: FE_OCPC310_n2175) (7, 104.4) -> (37, 124.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 4.315e+04 (2.308e+04 2.007e+04) (ext = 1.033e+03)
Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2397.2MB
*** Finished refinePlace (0:10:01 mem=2397.2M) ***
*** maximum move = 49.80 um ***
*** Finished re-routing un-routed nets (2397.2M) ***

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:01.0 mem=2399.2M) ***
** GigaOpt Optimizer WNS Slack -1.540 TNS Slack -134.199 Density 81.27
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.540|   -1.540|-129.955| -134.199|    81.27%|   0:00:00.0| 2399.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_18_/D                         |
|  -1.540|   -1.540|-129.865| -134.098|    84.26%|   0:00:10.0| 2402.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.539|   -1.539|-129.840| -134.074|    84.29%|   0:00:00.0| 2402.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
Analyzing useful skew in preCTS mode ...
|  -1.543|   -1.543|-130.048| -134.282|    84.90%|   0:00:02.0| 2402.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_12_/D                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:19 real=0:00:12.0 mem=2402.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.069|   -1.543|  -4.386| -134.282|    84.90%|   0:00:00.0| 2402.7M|   WC_VIEW|  default| Out2[1]                                            |
Analyzing useful skew in preCTS mode ...
|  -0.059|   -1.543|  -4.376| -134.272|    84.90%|   0:00:00.0| 2402.7M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2402.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:19 real=0:00:12.0 mem=2402.7M) ***
** GigaOpt Optimizer WNS Slack -1.543 TNS Slack -134.272 Density 84.90
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.543  TNS Slack -134.272 Density 84.90
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.90%|        -|  -1.543|-134.272|   0:00:00.0| 2402.7M|
|    84.81%|        7|  -1.543|-134.223|   0:00:00.0| 2402.7M|
|    83.29%|      339|  -1.529|-133.847|   0:00:02.0| 2402.7M|
|    83.28%|        2|  -1.529|-133.847|   0:00:00.0| 2402.7M|
|    83.28%|        0|  -1.529|-133.847|   0:00:00.0| 2402.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.529  TNS Slack -133.847 Density 83.28
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 44 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2398.21M, totSessionCpu=0:11:25).
*** Starting refinePlace (0:11:26 mem=2398.2M) ***
Total net bbox length = 4.412e+04 (2.356e+04 2.056e+04) (ext = 1.033e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5147 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 4038 insts, mean move: 3.43 um, max move: 47.60 um
	Max move on inst (FE_OCPC422_n2323): (21.20, 79.20) --> (9.60, 43.20)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 2398.2MB
Move report: Detail placement moves 2243 insts, mean move: 0.50 um, max move: 4.40 um
	Max move on inst (U1142): (11.40, 117.00) --> (14.00, 118.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2400.2MB
Summary Report:
Instances move: 4091 (out of 5147 movable)
Mean displacement: 3.43 um
Max displacement: 47.60 um (Instance: FE_OCPC422_n2323) (21.2, 79.2) -> (9.6, 43.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 4.376e+04 (2.339e+04 2.037e+04) (ext = 9.790e+02)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 2400.2MB
*** Finished refinePlace (0:11:29 mem=2400.2M) ***
*** maximum move = 47.60 um ***
*** Finished re-routing un-routed nets (2400.2M) ***

*** Finish Physical Update (cpu=0:00:03.3 real=0:00:02.0 mem=2400.2M) ***
** GigaOpt Optimizer WNS Slack -1.532 TNS Slack -133.874 Density 83.28
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.532|   -1.532|-129.640| -133.874|    83.28%|   0:00:00.0| 2400.2M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_12_/D                         |
|  -1.531|   -1.531|-129.619| -133.849|    85.24%|   0:00:06.0| 2406.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_6_/CP                         |
|  -1.532|   -1.532|-129.639| -133.870|    85.71%|   0:00:02.0| 2402.8M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_9_/CP                         |
Analyzing useful skew in preCTS mode ...
|  -1.530|   -1.530|-129.601| -133.831|    85.76%|   0:00:01.0| 2402.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.532|   -1.532|-129.660| -133.891|    87.17%|   0:00:05.0| 2403.8M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_9_/CP                         |
Analyzing useful skew in preCTS mode ...
|  -1.532|   -1.532|-129.648| -133.878|    87.22%|   0:00:00.0| 2403.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.535|   -1.535|-129.730| -133.961|    87.55%|   0:00:01.0| 2403.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:33 real=0:00:15.0 mem=2403.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -1.535|  -4.383| -133.961|    87.55%|   0:00:00.0| 2403.8M|   WC_VIEW|  default| Out2[1]                                            |
Analyzing useful skew in preCTS mode ...
|  -0.059|   -1.535|  -4.373| -133.951|    87.56%|   0:00:00.0| 2403.8M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2403.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:34 real=0:00:15.0 mem=2403.8M) ***
** GigaOpt Optimizer WNS Slack -1.535 TNS Slack -133.951 Density 87.56
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.535  TNS Slack -133.951 Density 87.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    87.56%|        -|  -1.535|-133.951|   0:00:00.0| 2403.8M|
|    87.48%|        7|  -1.535|-133.951|   0:00:00.0| 2403.8M|
|    85.79%|      345|  -1.520|-133.417|   0:00:02.0| 2403.8M|
|    85.79%|        0|  -1.520|-133.417|   0:00:00.0| 2403.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.520  TNS Slack -133.417 Density 85.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.8) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2401.09M, totSessionCpu=0:13:07).
*** Starting refinePlace (0:13:08 mem=2401.1M) ***
Total net bbox length = 4.444e+04 (2.382e+04 2.062e+04) (ext = 9.798e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5182 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 4684 insts, mean move: 3.09 um, max move: 17.60 um
	Max move on inst (FE_OCPC439_DP_OP_97J1_124_3193_n448): (109.80, 72.00) --> (95.80, 68.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 2402.1MB
Move report: Detail placement moves 3061 insts, mean move: 0.81 um, max move: 9.00 um
	Max move on inst (U435): (12.20, 91.80) --> (21.20, 91.80)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2406.1MB
Summary Report:
Instances move: 4753 (out of 5182 movable)
Mean displacement: 3.18 um
Max displacement: 25.20 um (Instance: FE_OCPC439_DP_OP_97J1_124_3193_n448) (109.8, 72) -> (88.2, 68.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 4.152e+04 (2.102e+04 2.050e+04) (ext = 9.372e+02)
Runtime: CPU: 0:00:03.4 REAL: 0:00:01.0 MEM: 2406.1MB
*** Finished refinePlace (0:13:11 mem=2406.1M) ***
*** maximum move = 25.20 um ***
*** Finished re-routing un-routed nets (2406.1M) ***

*** Finish Physical Update (cpu=0:00:03.8 real=0:00:01.0 mem=2406.1M) ***
** GigaOpt Optimizer WNS Slack -1.522 TNS Slack -133.325 Density 85.81
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 47 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:05 real=0:01:27 mem=2406.1M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.522
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.522 TNS Slack -133.325 Density 85.81
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.522|   -1.522|-129.096| -133.325|    85.81%|   0:00:00.0| 2375.1M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.523|   -1.523|-129.130| -133.345|    86.10%|   0:00:04.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_23_/D                         |
|  -1.523|   -1.523|-128.696| -132.911|    86.09%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -1.523|   -1.523|-128.637| -132.851|    86.19%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -1.523|   -1.523|-128.486| -132.701|    86.19%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -1.523|   -1.523|-128.439| -132.654|    86.20%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -1.523|   -1.523|-128.321| -132.535|    86.22%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.523|   -1.523|-128.213| -132.430|    86.31%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -1.523|   -1.523|-128.079| -132.296|    86.39%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-128.012| -132.230|    86.45%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-127.946| -132.164|    86.48%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-127.884| -132.103|    86.55%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-127.873| -132.091|    86.55%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-127.859| -132.078|    86.56%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-127.638| -131.863|    86.61%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
|  -1.523|   -1.523|-127.606| -131.832|    86.67%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-127.601| -131.827|    86.69%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.523|   -1.523|-127.569| -131.794|    86.71%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
|  -1.523|   -1.523|-127.263| -131.498|    86.74%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-127.174| -131.409|    86.76%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.961| -131.195|    86.85%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.946| -131.187|    86.86%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.938| -131.180|    86.89%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.882| -131.124|    86.90%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.876| -131.118|    86.87%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.852| -131.094|    86.88%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.821| -131.063|    86.91%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.785| -131.027|    86.94%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.766| -131.008|    86.99%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_12_/D                                         |
|  -1.523|   -1.523|-126.738| -130.980|    87.00%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.702| -130.944|    87.04%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.523|   -1.523|-126.651| -130.893|    87.07%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -1.523|   -1.523|-126.650| -130.892|    87.08%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -1.523|   -1.523|-126.546| -130.788|    87.11%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.513| -130.755|    87.18%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.493| -130.735|    87.23%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.443| -130.685|    87.27%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.424| -130.666|    87.30%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.379| -130.621|    87.33%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.335| -130.577|    87.44%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.261| -130.497|    87.52%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.197| -130.432|    87.57%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.160| -130.395|    87.64%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.116| -130.350|    87.74%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.087| -130.322|    87.75%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.081| -130.316|    87.77%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.066| -130.301|    87.79%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.053| -130.288|    87.87%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-126.025| -130.260|    87.96%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-125.988| -130.223|    88.02%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-125.971| -130.206|    88.06%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-125.933| -130.168|    88.10%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.523|   -1.523|-125.932| -130.167|    88.10%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.523|   -1.523|-125.926| -130.161|    88.10%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -1.523|   -1.523|-125.910| -130.145|    88.11%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_16_/D             |
|  -1.523|   -1.523|-125.875| -130.110|    88.12%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_5_/D                           |
|  -1.523|   -1.523|-125.871| -130.106|    88.14%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -1.523|   -1.523|-125.825| -130.060|    88.15%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -1.523|   -1.523|-125.818| -130.053|    88.16%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_5_/D                           |
|  -1.523|   -1.523|-125.814| -130.049|    88.16%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_5_/D                           |
|  -1.523|   -1.523|-125.809| -130.044|    88.17%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_10_/D                          |
|  -1.523|   -1.523|-125.802| -130.037|    88.18%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_4_/D                           |
|  -1.523|   -1.523|-125.793| -130.034|    88.17%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_4_/D                           |
|  -1.523|   -1.523|-125.722| -129.963|    88.20%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_10_/D                          |
|  -1.523|   -1.523|-125.708| -129.949|    88.21%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_15_/D                          |
|  -1.524|   -1.524|-125.718| -129.965|    88.23%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.524|   -1.524|-125.704| -129.952|    88.23%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.524|   -1.524|-125.613| -129.861|    88.23%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_8_/D              |
|  -1.524|   -1.524|-125.583| -129.831|    88.23%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_7_/D              |
|  -1.524|   -1.524|-125.570| -129.818|    88.23%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_5_/D              |
|  -1.524|   -1.524|-125.547| -129.794|    88.24%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_4_/D              |
|  -1.524|   -1.524|-125.537| -129.784|    88.24%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_1_/D              |
|  -1.524|   -1.524|-125.530| -129.778|    88.26%|   0:00:01.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
|  -1.524|   -1.524|-125.526| -129.774|    88.28%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.524|   -1.524|-125.521| -129.774|    88.29%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_u_current_pr |
|        |         |        |         |          |            |        |          |         | evious_Delay_out1_reg_16_/D                        |
|  -1.524|   -1.524|-125.521| -129.774|    88.29%|   0:00:00.0| 2379.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:13 real=0:00:16.0 mem=2379.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -1.524|  -4.406| -129.774|    88.29%|   0:00:00.0| 2379.8M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.060|   -1.524|  -3.631| -129.036|    89.24%|   0:00:01.0| 2379.8M|   WC_VIEW|  default| Out1[14]                                           |
|  -0.060|   -1.524|  -3.609| -129.015|    89.29%|   0:00:01.0| 2379.8M|   WC_VIEW|  default| Out1[14]                                           |
|  -0.060|   -1.524|  -3.603| -129.009|    89.29%|   0:00:00.0| 2379.8M|   WC_VIEW|  default| Out1[14]                                           |
|  -0.060|   -1.524|  -3.335| -128.742|    89.33%|   0:00:01.0| 2379.8M|   WC_VIEW|  default| u_ADPCM_Decoder1_Delay2_out1_reg_19_/E             |
|  -0.060|   -1.524|  -3.305| -128.712|    89.34%|   0:00:00.0| 2379.8M|   WC_VIEW|  default| u_ADPCM_Decoder1_Delay2_out1_reg_19_/E             |
|  -0.060|   -1.524|  -3.042| -128.461|    89.37%|   0:00:00.0| 2379.8M|   WC_VIEW|  default| u_ADPCM_Decoder1_Delay2_out1_reg_8_/E              |
|  -0.059|   -1.524|  -3.042| -128.461|    89.37%|   0:00:01.0| 2379.8M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:04.0 mem=2379.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:22 real=0:00:20.0 mem=2379.8M) ***
** GigaOpt Optimizer WNS Slack -1.524 TNS Slack -128.461 Density 89.37
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.524  TNS Slack -128.461 Density 89.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    89.37%|        -|  -1.524|-128.461|   0:00:00.0| 2379.8M|
|    89.27%|       10|  -1.523|-128.403|   0:00:00.0| 2379.8M|
|    88.38%|      259|  -1.517|-128.280|   0:00:02.0| 2379.8M|
|    88.36%|        2|  -1.517|-128.280|   0:00:00.0| 2379.8M|
|    88.35%|        1|  -1.517|-128.280|   0:00:00.0| 2379.8M|
|    88.35%|        0|  -1.517|-128.280|   0:00:00.0| 2379.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.517  TNS Slack -128.280 Density 88.35
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2379.81M, totSessionCpu=0:14:42).
*** Starting refinePlace (0:14:42 mem=2411.8M) ***
Total net bbox length = 4.271e+04 (2.178e+04 2.094e+04) (ext = 9.592e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5295 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 2848 insts, mean move: 3.25 um, max move: 16.00 um
	Max move on inst (FE_RC_618_0): (22.20, 18.00) --> (29.20, 9.00)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2411.8MB
Move report: Detail placement moves 2427 insts, mean move: 0.85 um, max move: 8.00 um
	Max move on inst (U759): (49.40, 126.00) --> (57.40, 126.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2411.8MB
Summary Report:
Instances move: 3336 (out of 5295 movable)
Mean displacement: 3.01 um
Max displacement: 16.20 um (Instance: FE_RC_618_0) (22.2, 18) -> (29.4, 9)
	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
Total net bbox length = 4.199e+04 (2.139e+04 2.061e+04) (ext = 9.496e+02)
Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 2411.8MB
*** Finished refinePlace (0:14:45 mem=2411.8M) ***
*** maximum move = 16.20 um ***
*** Finished re-routing un-routed nets (2411.8M) ***

*** Finish Physical Update (cpu=0:00:02.9 real=0:00:01.0 mem=2411.8M) ***
** GigaOpt Optimizer WNS Slack -1.517 TNS Slack -128.277 Density 88.35
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:30 real=0:00:23.0 mem=2411.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.517  TNS Slack -128.277 Density 88.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    88.35%|        -|  -1.517|-128.277|   0:00:00.0| 2408.3M|
|    88.35%|        0|  -1.517|-128.277|   0:00:00.0| 2408.3M|
|    88.34%|        1|  -1.517|-128.280|   0:00:00.0| 2408.3M|
|    88.34%|        0|  -1.517|-128.280|   0:00:00.0| 2408.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.517  TNS Slack -128.280 Density 88.34
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:14:45 mem=2408.3M) ***
Total net bbox length = 4.199e+04 (2.139e+04 2.061e+04) (ext = 9.496e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5295 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2408.3MB
Summary Report:
Instances move: 0 (out of 5295 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.199e+04 (2.139e+04 2.061e+04) (ext = 9.496e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2408.3MB
*** Finished refinePlace (0:14:45 mem=2408.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2408.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2408.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1685.26M, totSessionCpu=0:14:45).
WC_VIEW BC_VIEW
Adjusting target slack by 0.1 ns for power optimization

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.517  | -1.517  | -0.070  |
|           TNS (ns):|-128.280 |-125.344 | -3.051  |
|    Violating Paths:|   206   |   112   |   97    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.345%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    vss
    1.00V	    vdd

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1216.38MB/1216.38MB)

Begin Processing Timing Window Data for Power Calculation

clk(10000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1216.75MB/1216.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1216.78MB/1216.78MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT)
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 10%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 20%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 30%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 40%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 50%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 60%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 70%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 80%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 90%

Finished Levelizing
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT)

Starting Activity Propagation
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 10%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 20%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.02MB/1217.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT)
  instance U3302_dup is not connected to any rail
  instance u_ADPCM_Decoder1_Delay2_out1_reg_12_ is not connected to any
rail
  instance u_ADPCM_Decoder1_Delay2_out1_reg_17_ is not connected to any
rail
  instance u_ADPCM_Decoder1_Delay2_out1_reg_8_ is not connected to any rail
  instance u_ADPCM_Decoder1_Delay2_out1_reg_18_ is not connected to any
rail
  only first five unconnected instances are listed...
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 10%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 20%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 30%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 40%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 50%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 60%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 70%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 80%
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT): 90%

Finished Calculating power
2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.29MB/1243.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.29MB/1243.29MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.32MB/1243.32MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:07:25 (2022-Apr-30 05:07:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Subsystem
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.31024380 	   49.5406%
Total Switching Power:     106.12579661 	   50.4029%
Total Leakage Power:         0.11899052 	    0.0565%
Total Power:               210.55503111
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.74       1.347    0.008586        21.1       10.02
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06   7.267e-07
Combinational                      84.57       104.8      0.1104       189.5       89.98
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.3       106.1       0.119       210.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      104.3       106.1       0.119       210.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:           FE_RC_189_0_dup (BUFFD16): 	    0.9604
* 		Highest Leakage Power:               FE_RC_229_0 (ND3D8): 	 0.0001468
* 		Total Cap: 	3.35634e-11 F
* 		Total instances in design:  5295
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1243.34MB/1243.34MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.517  TNS Slack -128.280 Density 88.34
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    88.34%|        -|  -1.517|-128.280|   0:00:00.0| 2449.6M|
|    88.34%|        0|  -1.517|-128.280|   0:00:04.0| 2449.6M|
|    88.34%|        1|  -1.517|-128.280|   0:00:00.0| 2449.6M|
|    88.30%|      269|  -1.516|-128.221|   0:00:01.0| 2449.6M|
|    88.30%|        1|  -1.516|-128.218|   0:00:00.0| 2449.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.516  TNS Slack -128.218 Density 88.30
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:07.4) (real = 0:00:05.0) **

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1264.09MB/1264.09MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1264.09MB/1264.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1264.09MB/1264.09MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT)
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 10%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 20%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 30%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 40%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 50%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 60%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 70%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 80%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 90%

Finished Levelizing
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT)

Starting Activity Propagation
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT)
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 10%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 20%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1264.09MB/1264.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT)
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 10%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 20%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 30%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 40%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 50%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 60%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 70%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 80%
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT): 90%

Finished Calculating power
2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1292.83MB/1292.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1292.83MB/1292.83MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1292.83MB/1292.83MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:07:30 (2022-Apr-30 05:07:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Subsystem
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.06699236 	   49.5502%
Total Switching Power:     105.83786977 	   50.3934%
Total Leakage Power:         0.11850944 	    0.0564%
Total Power:               210.02337167
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.74       1.344    0.008586        21.1       10.04
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06   7.285e-07
Combinational                      84.32       104.5      0.1099       188.9       89.96
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.1       105.8      0.1185         210         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      104.1       105.8      0.1185         210         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:           FE_RC_189_0_dup (BUFFD16): 	    0.9604
* 		Highest Leakage Power:               FE_RC_229_0 (ND3D8): 	 0.0001468
* 		Total Cap: 	3.34668e-11 F
* 		Total instances in design:  5295
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1292.83MB/1292.83MB)

*** Finished Leakage Power Optimization (cpu=0:00:08, real=0:00:05, mem=1732.93M, totSessionCpu=0:14:54).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=5478  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 5478 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 54 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.345400e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 5424 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.204080e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 15890
[NR-eagl] Layer2(M2)(V) length: 1.966518e+04um, number of vias: 19854
[NR-eagl] Layer3(M3)(H) length: 2.214560e+04um, number of vias: 726
[NR-eagl] Layer4(M4)(V) length: 2.294479e+03um, number of vias: 363
[NR-eagl] Layer5(M5)(H) length: 4.090000e+01um, number of vias: 352
[NR-eagl] Layer6(M6)(V) length: 6.169500e+01um, number of vias: 352
[NR-eagl] Layer7(M7)(H) length: 1.115400e+03um, number of vias: 408
[NR-eagl] Layer8(M8)(V) length: 1.238000e+03um, number of vias: 0
[NR-eagl] Total length: 4.656125e+04um, number of vias: 37945
[NR-eagl] End Peak syMemory usage = 1623.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.20 seconds
Extraction called for design 'Subsystem' of instances=5295 and nets=5505 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1623.777M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2178.46 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 2178.5M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.55 |          0|          0|          0|  88.30  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.55 |          0|          0|          0|  88.30  |   0:00:00.0|    2443.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2443.7M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.517 -> -1.552 (bump = 0.035)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.552 TNS Slack -131.048 Density 88.30
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.552|   -1.552|-126.925| -131.048|    88.30%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_8_/D                          |
|  -1.542|   -1.542|-126.802| -130.921|    88.60%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.542|   -1.542|-126.802| -130.922|    88.60%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.0 real=0:00:02.0 mem=2462.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.069|   -1.542|  -4.276| -130.922|    88.60%|   0:00:00.0| 2462.8M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.069|   -1.542|  -4.276| -130.922|    88.60%|   0:00:00.0| 2462.8M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2462.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.1 real=0:00:02.0 mem=2462.8M) ***
** GigaOpt Optimizer WNS Slack -1.542 TNS Slack -130.922 Density 88.60
*** Starting refinePlace (0:15:17 mem=2462.8M) ***
Total net bbox length = 4.212e+04 (2.148e+04 2.063e+04) (ext = 9.496e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5302 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 11 insts, mean move: 2.15 um, max move: 5.60 um
	Max move on inst (FE_RC_634_0): (121.20, 54.00) --> (115.60, 54.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2462.8MB
Summary Report:
Instances move: 11 (out of 5302 movable)
Mean displacement: 2.15 um
Max displacement: 5.60 um (Instance: FE_RC_634_0) (121.2, 54) -> (115.6, 54)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.214e+04 (2.150e+04 2.064e+04) (ext = 9.496e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2462.8MB
*** Finished refinePlace (0:15:17 mem=2462.8M) ***
*** maximum move = 5.60 um ***
*** Finished re-routing un-routed nets (2462.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2462.8M) ***
** GigaOpt Optimizer WNS Slack -1.542 TNS Slack -130.922 Density 88.60
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:17.4 real=0:00:04.0 mem=2462.8M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.517 -> -1.542 (bump = 0.025)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.542 TNS Slack -130.922 Density 88.60
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.542|   -1.542|-126.802| -130.922|    88.60%|   0:00:00.0| 2454.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.556|   -1.556|-127.331| -131.457|    90.56%|   0:00:05.0| 2468.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.556|   -1.556|-127.331| -131.457|    90.56%|   0:00:00.0| 2468.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.8 real=0:00:05.0 mem=2468.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.069|   -1.556|  -4.282| -131.457|    90.56%|   0:00:00.0| 2468.3M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.059|   -1.556|  -4.269| -131.445|    90.58%|   0:00:00.0| 2468.3M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2468.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.2 real=0:00:05.0 mem=2468.3M) ***
** GigaOpt Optimizer WNS Slack -1.556 TNS Slack -131.445 Density 90.58
*** Starting refinePlace (0:15:52 mem=2468.3M) ***
Total net bbox length = 4.258e+04 (2.181e+04 2.077e+04) (ext = 9.516e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5345 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 1810 insts, mean move: 0.77 um, max move: 4.60 um
	Max move on inst (U2514): (9.20, 77.40) --> (6.40, 79.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2468.3MB
Summary Report:
Instances move: 1810 (out of 5345 movable)
Mean displacement: 0.77 um
Max displacement: 4.60 um (Instance: U2514) (9.2, 77.4) -> (6.4, 79.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND6
Total net bbox length = 4.336e+04 (2.238e+04 2.098e+04) (ext = 9.548e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2468.3MB
*** Finished refinePlace (0:15:52 mem=2468.3M) ***
*** maximum move = 4.60 um ***
*** Finished re-routing un-routed nets (2468.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2468.3M) ***
** GigaOpt Optimizer WNS Slack -1.556 TNS Slack -131.445 Density 90.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:32.6 real=0:00:05.0 mem=2468.3M) ***

End: GigaOpt nonLegal postEco optimization
GigaOpt: WNS changes after routing: -1.517 -> -1.556 (bump = 0.039)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.556 TNS Slack -131.445 Density 90.58
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.556|   -1.556|-127.332| -131.445|    90.58%|   0:00:00.0| 2468.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.552|   -1.552|-127.239| -131.352|    90.65%|   0:00:02.0| 2475.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.5 real=0:00:02.0 mem=2475.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.059|   -1.552|  -4.269| -131.352|    90.65%|   0:00:00.0| 2475.0M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.059|   -1.552|  -4.269| -131.352|    90.65%|   0:00:01.0| 2475.0M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=2475.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.3 real=0:00:03.0 mem=2475.0M) ***
** GigaOpt Optimizer WNS Slack -1.552 TNS Slack -131.352 Density 90.65
*** Starting refinePlace (0:16:09 mem=2475.0M) ***
Total net bbox length = 4.341e+04 (2.242e+04 2.099e+04) (ext = 9.548e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5348 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 10 insts, mean move: 3.96 um, max move: 12.80 um
	Max move on inst (U3933): (139.40, 104.40) --> (132.00, 109.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2475.0MB
Summary Report:
Instances move: 10 (out of 5348 movable)
Mean displacement: 3.96 um
Max displacement: 12.80 um (Instance: U3933) (139.4, 104.4) -> (132, 109.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 4.345e+04 (2.244e+04 2.101e+04) (ext = 9.548e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2475.0MB
*** Finished refinePlace (0:16:09 mem=2475.0M) ***
*** maximum move = 12.80 um ***
*** Finished re-routing un-routed nets (2475.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2475.0M) ***
** GigaOpt Optimizer WNS Slack -1.552 TNS Slack -131.352 Density 90.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.6 real=0:00:03.0 mem=2475.0M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.388%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2267.1M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.552 TNS Slack -131.352 Density 90.65
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.552|   -1.552|-127.239| -131.352|    90.65%|   0:00:00.0| 2475.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.552|   -1.552|-127.239| -131.352|    90.65%|   0:00:01.0| 2475.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_18_/D             |
|  -1.552|   -1.552|-127.239| -131.352|    90.65%|   0:00:00.0| 2475.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.552|   -1.552|-127.239| -131.352|    90.65%|   0:00:00.0| 2475.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
|  -1.552|   -1.552|-127.239| -131.352|    90.65%|   0:00:00.0| 2475.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2475.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.059|   -1.552|  -4.269| -131.352|    90.65%|   0:00:00.0| 2475.0M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.059|   -1.552|  -4.269| -131.352|    90.65%|   0:00:00.0| 2475.0M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2475.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2475.0M) ***
** GigaOpt Optimizer WNS Slack -1.552 TNS Slack -131.352 Density 90.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2475.0M) ***

End: GigaOpt Optimization in post-eco TNS mode
Extraction called for design 'Subsystem' of instances=5348 and nets=5555 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1646.012M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2194.89 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 2194.9M) ***

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.79MB/1252.79MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.79MB/1252.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.79MB/1252.79MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT)
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 10%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 20%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 30%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 40%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 50%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 60%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 70%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 80%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 90%

Finished Levelizing
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT)

Starting Activity Propagation
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT)
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 10%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 20%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.83MB/1252.83MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT)
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 10%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 20%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 30%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 40%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 50%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 60%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 70%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 80%
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT): 90%

Finished Calculating power
2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.66MB/1256.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.66MB/1256.66MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.66MB/1256.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:07:55 (2022-Apr-30 05:07:55 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: Subsystem

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/Subsystem_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.58891321 	   49.4744%
Total Switching Power:     109.75206830 	   50.4691%
Total Leakage Power:         0.12282098 	    0.0565%
Total Power:               217.46380266
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          19.8       1.413    0.008675       21.22       9.757
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06   7.036e-07
Combinational                      87.79       108.3      0.1141       196.2       90.24
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.6       109.8      0.1228       217.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      107.6       109.8      0.1228       217.5         100
Total leakage power = 0.122821 mW
Cell usage statistics:  
Library tcbn65gplustc , 5348 cells ( 100.000000%) , 0.122821 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1256.71MB/1256.71MB)


Output file is ./timingReports/Subsystem_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:48, real = 0:04:43, mem = 1721.0M, totSessionCpu=0:16:14 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.556  | -1.556  | -0.059  |
|           TNS (ns):|-131.485 |-127.377 | -4.264  |
|    Violating Paths:|   206   |   112   |   97    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.654%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:13:48, real = 0:04:44, mem = 1730.0M, totSessionCpu=0:16:15 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:15:59, real = 0:06:16, mem = 1664.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-5140          12  Global net connect rules have not been c...
WARNING   IMPSP-315           12  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 35 warning(s), 0 error(s)

<CMD> set_ccopt_mode -integration native -ccopt_modify_clock_latency false
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 132 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> ccopt_design -prefix cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1646.4M, init mem=1646.4M)
*info: Placed = 5348          
*info: Unplaced = 0           
Placement Density:90.65%(17921/19768)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1646.4M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -placeIoPins true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 19768.320um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.073ns
    Slew time target (trunk):   0.073ns
    Slew time target (top):     0.073ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.037ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 545.143um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=545.143um, maxSlew=0.061ns, speed=7765.570um per ns, cellArea=18.491um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=439.310um, maxSlew=0.060ns, speed=8865.994um per ns, cellArea=13.931um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=449.286um, maxSlew=0.065ns, speed=4400.450um per ns, cellArea=33.653um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       132
    Delay constrained sinks:     132
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.037ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=5528  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 5528 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.071000e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 5518 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.481280e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 16028
[NR-eagl] Layer2(M2)(V) length: 2.074629e+04um, number of vias: 20438
[NR-eagl] Layer3(M3)(H) length: 2.358440e+04um, number of vias: 614
[NR-eagl] Layer4(M4)(V) length: 2.510744e+03um, number of vias: 166
[NR-eagl] Layer5(M5)(H) length: 1.713000e+02um, number of vias: 148
[NR-eagl] Layer6(M6)(V) length: 2.348000e+01um, number of vias: 148
[NR-eagl] Layer7(M7)(H) length: 5.676000e+02um, number of vias: 190
[NR-eagl] Layer8(M8)(V) length: 5.090000e+02um, number of vias: 0
[NR-eagl] Total length: 4.811281e+04um, number of vias: 37732
[NR-eagl] End Peak syMemory usage = 1651.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.15 seconds
setPlaceMode -placeIoPins true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 19768.320um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.073ns
    Slew time target (trunk):   0.073ns
    Slew time target (top):     0.073ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.037ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 545.143um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=545.143um, maxSlew=0.061ns, speed=7765.570um per ns, cellArea=18.491um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=439.310um, maxSlew=0.060ns, speed=8865.994um per ns, cellArea=13.931um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=449.286um, maxSlew=0.065ns, speed=4400.450um per ns, cellArea=33.653um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       132
    Delay constrained sinks:     132
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.037ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:16:17 mem=1716.9M) ***
Total net bbox length = 4.369e+04 (2.258e+04 2.111e+04) (ext = 9.564e+02)
Density distribution unevenness ratio = 2.570%
Move report: Detail placement moves 84 insts, mean move: 3.75 um, max move: 9.80 um
	Max move on inst (U3075): (2.40, 59.40) --> (3.20, 68.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1716.9MB
Summary Report:
Instances move: 84 (out of 5351 movable)
Mean displacement: 3.75 um
Max displacement: 9.80 um (Instance: U3075) (2.4, 59.4) -> (3.2, 68.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 4.407e+04 (2.277e+04 2.130e+04) (ext = 9.564e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1716.9MB
*** Finished refinePlace (0:16:17 mem=1716.9M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1.8,1.818)             1
      [1.818,1.836)           0
      [1.836,1.854)           0
      [1.854,1.872)           0
      [1.872,1.89)            0
      [1.89,1.908)            0
      [1.908,1.926)           0
      [1.926,1.944)           0
      [1.944,1.962)           0
      [1.962,1.98)            0
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired             Achieved            Node
                       location            location            
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
           1.8         (3.908,56.883)      (3.908,55.083)      ccl clock buffer, uid:A3a6a (a lib_cell CKBD16) at (1.400,54.000), in power domain auto-default
           0           (86.907,106.918)    (86.907,106.918)    ccl clock buffer, uid:A3a6b (a lib_cell CKBD16) at (84.400,106.200), in power domain auto-default
           0           (3.292,58.682)      (3.292,58.682)      ccl clock buffer, uid:A3a69 (a lib_cell CKBD16) at (0.200,57.600), in power domain auto-default
           0           (3.908,55.083)      (3.908,55.083)      ccl clock buffer, uid:A3a6a (a lib_cell CKBD16) at (1.400,54.000), in power domain auto-default
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.127pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.060, avg=0.049, sd=0.011], skew [0.027 vs 0.037, 81.8% {0.035, 0.054, 0.060}] (wid=0.009 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.060ns] average 0.049ns std.dev 0.011ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Subsystem' of instances=5351 and nets=5558 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1653.379M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=3, i=0, cg=0, l=0, total=3
  Rebuilding timing graph   cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
  Rebuilding timing graph   sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
    skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
  Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.129pF, total=0.150pF
      wire lengths   : top=0.000um, trunk=136.118um, leaf=742.722um, total=878.840um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.061, avg=0.049, sd=0.011], skew [0.028 vs 0.037, 78.8% {0.036, 0.054, 0.061}] (wid=0.010 ws=0.009) (gid=0.051 gs=0.020)
    Clock network insertion delays are now [0.033ns, 0.061ns] average 0.049ns std.dev 0.011ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 102 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=30.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=30.240um^2
      gate capacitance : top=0.000pF, trunk=0.017pF, leaf=0.157pF, total=0.174pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.125pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=158.725um, leaf=716.970um, total=875.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.068),trunk(0.005),top(nil), margined worst slew is leaf(0.068),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.033, max=0.059, avg=0.049, sd=0.010], skew [0.025 vs 0.037, 78.8% {0.037, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.022)
    Clock network insertion delays are now [0.033ns, 0.059ns] average 0.049ns std.dev 0.010ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=3, i=0, cg=0, l=0, total=3
          cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
          gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
          wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
          wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
          sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=3, i=0, cg=0, l=0, total=3
    cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
    gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
    wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
    wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
    sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
    skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
  Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=3, i=0, cg=0, l=0, total=3
          cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
          gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
          wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
          wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
          sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Subsystem' of instances=5351 and nets=5558 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1653.383M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=3, i=0, cg=0, l=0, total=3
  Rebuilding timing graph   cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.126pF, total=0.149pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
  Rebuilding timing graph   sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
    skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
  Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.168pF fall=0.155pF).
    Resizing gates: 
    Resizing gates: ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.024pF, leaf=0.126pF, total=0.149pF
      wire lengths   : top=0.000um, trunk=159.118um, leaf=717.577um, total=876.695um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.072),trunk(0.005),top(nil), margined worst slew is leaf(0.072),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.056, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.006 ws=0.005) (gid=0.053 gs=0.003)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.056ns std.dev 0.002ns
  Improving insertion delay done.
  Total capacitance is (rise=0.317pF fall=0.305pF), of which (rise=0.149pF fall=0.149pF) is wire, and (rise=0.168pF fall=0.155pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:16:18 mem=1718.6M) ***
Total net bbox length = 4.409e+04 (2.277e+04 2.132e+04) (ext = 9.578e+02)
Density distribution unevenness ratio = 3.055%
Move report: Detail placement moves 15 insts, mean move: 2.35 um, max move: 4.00 um
	Max move on inst (U3952): (36.20, 32.40) --> (36.60, 36.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1718.6MB
Summary Report:
Instances move: 15 (out of 5216 movable)
Mean displacement: 2.35 um
Max displacement: 4.00 um (Instance: U3952) (36.2, 32.4) -> (36.6, 36)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.414e+04 (2.280e+04 2.134e+04) (ext = 9.578e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1718.6MB
*** Finished refinePlace (0:16:18 mem=1718.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:16:18 mem=1718.6M) ***
Total net bbox length = 4.414e+04 (2.280e+04 2.134e+04) (ext = 9.578e+02)
Density distribution unevenness ratio = 2.572%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1718.6MB
Summary Report:
Instances move: 0 (out of 5351 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.414e+04 (2.280e+04 2.134e+04) (ext = 9.578e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1718.6MB
*** Finished refinePlace (0:16:18 mem=1718.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  5527 (unrouted=0, trialRouted=5527, noStatus=0, routed=0, fixed=0)
(Not counting 27 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Subsystem' of instances=5351 and nets=5558 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1720.156M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 4 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 4 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"

  setMultiCpuUsage -localCpu 8; # current non-default setting
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Apr 29 22:07:59 2022
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 1.000] has 5556 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 1178.35 (MB), peak = 1494.52 (MB)
#Merging special wires using 8 threads...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 29 22:08:02 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 29 22:08:02 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         701           0        2209    96.97%
#  Metal 2        V         704           0        2209     0.00%
#  Metal 3        H         701           0        2209     0.00%
#  Metal 4        V         704           0        2209     0.00%
#  Metal 5        H         701           0        2209     0.00%
#  Metal 6        V         704           0        2209     0.00%
#  Metal 7        H         175           0        2209     0.00%
#  Metal 8        V         175           0        2209     0.00%
#  --------------------------------------------------------------
#  Total                   4565       0.00%  17672    12.12%
#
#  4 nets (0.07%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.88 (MB), peak = 1494.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.04 (MB), peak = 1494.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.28 (MB), peak = 1494.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of selected nets for routing = 4.
#Total number of unselected nets (but routable) for routing = 5527 (skipped).
#Total number of nets in the design = 5558.
#
#5527 skipped nets do not have any wires.
#4 routable nets have only global wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4               0  
#------------------------------------------------
#        Total                  4               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  4                  9            5518  
#-------------------------------------------------------------------
#        Total                  4                  9            5518  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 880 um.
#Total half perimeter of net bounding box = 508 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 480 um.
#Total wire length on LAYER M4 = 400 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 376
#Up-Via Summary (total 376):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          124
#  Metal 3          114
#-----------------------
#                   376 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 152.7
#Average of max src_to_sink distance for priority net 111.6
#Average of ave src_to_sink distance for priority net 60.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.38 (MB), peak = 1494.52 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.52 (MB), peak = 1494.52 (MB)
#Start Track Assignment.
#Done with 88 horizontal wires in 1 hboxes and 87 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 966 um.
#Total half perimeter of net bounding box = 508 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 482 um.
#Total wire length on LAYER M4 = 417 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 376
#Up-Via Summary (total 376):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          124
#  Metal 3          114
#-----------------------
#                   376 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.59 (MB), peak = 1494.52 (MB)
#
#Cpu time = 00:00:17
#Elapsed time = 00:00:03
#Increased memory = 21.18 (MB)
#Total memory = 1181.59 (MB)
#Peak memory = 1494.52 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.9% of the total area was rechecked for DRC, and 51.6% required routing.
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1296.80 (MB), peak = 1494.52 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.16 (MB), peak = 1494.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 894 um.
#Total half perimeter of net bounding box = 508 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 58 um.
#Total wire length on LAYER M3 = 444 um.
#Total wire length on LAYER M4 = 391 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 390
#Total number of multi-cut vias = 3 (  0.8%)
#Total number of single cut vias = 387 ( 99.2%)
#Up-Via Summary (total 390):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         135 ( 97.8%)         3 (  2.2%)        138
#  Metal 2         124 (100.0%)         0 (  0.0%)        124
#  Metal 3         128 (100.0%)         0 (  0.0%)        128
#-----------------------------------------------------------
#                  387 ( 99.2%)         3 (  0.8%)        390 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 3.86 (MB)
#Total memory = 1185.45 (MB)
#Peak memory = 1494.52 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 3.86 (MB)
#Total memory = 1185.45 (MB)
#Peak memory = 1494.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:05
#Increased memory = 30.93 (MB)
#Total memory = 1181.55 (MB)
#Peak memory = 1494.52 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 29 22:08:04 2022
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 4 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        40.000      60.000           1
        60.000      80.000           0
        80.000     100.000           1
       100.000     120.000           0
       120.000     140.000           1
       140.000     160.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
        0.000      5.000           1
        5.000     10.000           0
       10.000     15.000           0
       15.000     20.000           0
       20.000     25.000           0
       25.000     30.000           0
       30.000     35.000           1
       35.000     40.000           1
      -------------------------------------
      

    Top 4 notable deviations of routed length from guided length
    =============================================================

    Net CTS_12 (25 terminals)
    Guided length:  max path =    43.520um, total =    92.478um
    Routed length:  max path =    59.600um, total =   110.400um
    Deviation:      max path =    36.949%,  total =    19.380%

    Net CTS_11 (79 terminals)
    Guided length:  max path =    93.650um, total =   414.000um
    Routed length:  max path =   126.200um, total =   446.400um
    Deviation:      max path =    34.757%,  total =     7.826%

    Net CTS_10 (31 terminals)
    Guided length:  max path =   145.765um, total =   211.100um
    Routed length:  max path =   148.000um, total =   233.980um
    Deviation:      max path =     1.533%,  total =    10.838%

    Net clk (4 terminals)
    Guided length:  max path =   133.558um, total =   159.118um
    Routed length:  max path =   133.400um, total =   163.360um
    Deviation:      max path =    -0.118%,  total =     2.666%

Set FIXED routing status on 4 net(s)
Set FIXED placed status on 3 instance(s)
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:  5527 (unrouted=5527, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 27 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 4  numPreroutedWires = 406
[NR-eagl] Read numTotalNets=5531  numIgnoredNets=4
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 5527 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 9 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.022400e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 5518 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.457160e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 16034
[NR-eagl] Layer2(M2)(V) length: 2.049214e+04um, number of vias: 20352
[NR-eagl] Layer3(M3)(H) length: 2.367110e+04um, number of vias: 785
[NR-eagl] Layer4(M4)(V) length: 3.088743e+03um, number of vias: 186
[NR-eagl] Layer5(M5)(H) length: 4.063000e+02um, number of vias: 137
[NR-eagl] Layer6(M6)(V) length: 2.048000e+01um, number of vias: 137
[NR-eagl] Layer7(M7)(H) length: 5.396000e+02um, number of vias: 177
[NR-eagl] Layer8(M8)(V) length: 4.872000e+02um, number of vias: 0
[NR-eagl] Total length: 4.870556e+04um, number of vias: 37808
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Subsystem' of instances=5351 and nets=5558 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1672.996M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns         0.000         0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        49.604        50.050      1.009      62.474       62.670      1.000      1.003         0.997
    S->S Wire Res.       Ohm       47.105        48.238      1.024      55.305       57.751      0.999      1.043         0.957
    S->S Wire Res./um    Ohm        1.050         0.905      0.862       0.965        0.695      0.971      0.699         1.348
    Total Wire Len.      um        79.559        81.300      1.022     112.513      114.976      1.000      1.022         0.979
    Trans. Time          ns         0.003         0.003      1.015       0.002        0.002      1.000      1.017         0.983
    Wire Cap.            fF        11.761        12.776      1.086      16.633       18.068      1.000      1.086         0.921
    Wire Cap./um         fF         0.074         0.079      1.063       0.105        0.111      1.000      1.063         0.941
    Wire Delay           ns         0.001         0.001      1.138       0.001        0.001      0.999      1.085         0.920
    Wire Skew            ns         0.001         0.001      1.062       0.001        0.001      1.000      1.062         0.941
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.051        0.051      0.992       0.002        0.001      0.885      0.580         1.352
    S->S Wire Len.       um         53.829       62.280      1.157      30.305       35.082      0.958      1.109         0.828
    S->S Wire Res.       Ohm        66.506       70.492      1.060      32.831       36.640      0.910      1.016         0.816
    S->S Wire Res./um    Ohm         1.384        1.200      0.867       0.474        0.224      0.794      0.376         1.676
    Total Wire Len.      um        239.192      243.667      1.019     162.592      159.743      1.000      0.982         1.018
    Trans. Time          ns          0.068        0.067      0.986       0.003        0.003      0.995      0.843         1.174
    Wire Cap.            fF         41.866       40.266      0.962      28.006       25.541      0.999      0.911         1.095
    Wire Cap./um         fF          0.177        0.167      0.946       0.007        0.005      0.904      0.714         1.145
    Wire Delay           ns          0.003        0.004      1.126       0.002        0.002      0.931      1.286         0.675
    Wire Skew            ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A3a69/I       -100.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A3a6b/I        -11.765
    CTS_ccl_BUF_CLOCK_NODE_UID_A3a6a/I         -9.091
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.400um        1.261         0.282         0.356
    M3                            84.343um     88.200um        1.261         0.282         0.356
    M4                            74.775um     73.000um        1.261         0.282         0.356
    Preferred Layer Adherence    100.000%      99.139%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------------------
    Route Sink Pin                                                   Difference (%)
    -------------------------------------------------------------------------------
    u_ADPCM_Decoder1_Delay2_out1_reg_2_/CP                              -57.500
    u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1_reg_8_/CP        -53.333
    u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1_reg_17_/CP       -51.163
    u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1_reg_19_/CP       -50.000
    u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1_reg_7_/CP        -48.936
    -------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um     56.400um        1.261         0.282         0.356
    M3                           343.615um    356.200um        1.261         0.282         0.356
    M4                           373.963um    318.400um        1.261         0.282         0.356
    Preferred Layer Adherence    100.000%      92.285%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ----------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                        Count                          Count                            Count                 
    ----------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047     132         98%       ER        3         100%        ER         -          -         -
    M1-M2    VIA12_2cut_N    0.750    0.059    0.044       3          2%        -        -           -           -        -          -         -
    M2-M3    VIA23_1cut      1.500    0.030    0.046     120        100%       ER        4         100%        ER         -          -         -
    M3-M4    VIA34_1cut      1.500    0.030    0.046     124        100%       ER        4         100%        ER         -          -         -
    ----------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.121pF, total=0.146pF
      wire lengths   : top=0.000um, trunk=162.600um, leaf=731.000um, total=893.600um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.070),trunk(0.005),top(nil), margined worst slew is leaf(0.070),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.055, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.008 ws=0.008) (gid=0.051 gs=0.002)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.055ns std.dev 0.002ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2204.58 CPU=0:00:00.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2204.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=3, i=0, cg=0, l=0, total=3
      Rebuilding timing graph   cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.121pF, total=0.146pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=162.600um, leaf=731.000um, total=893.600um
      Rebuilding timing graph   sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=3, i=0, cg=0, l=0, total=3
        cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
        gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
        wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.121pF, total=0.146pF
        wire lengths   : top=0.000um, trunk=162.600um, leaf=731.000um, total=893.600um
        sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=3, i=0, cg=0, l=0, total=3
          cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
          gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
          wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.121pF, total=0.146pF
          wire lengths   : top=0.000um, trunk=162.600um, leaf=731.000um, total=893.600um
          sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.070),trunk(0.005),top(nil), margined worst slew is leaf(0.070),trunk(0.005),top(nil)
          skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.055, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.008 ws=0.008) (gid=0.051 gs=0.002)
        Clock network insertion delays are now [0.050ns, 0.059ns] average 0.055ns std.dev 0.002ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Subsystem' of instances=5351 and nets=5558 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1699.012M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=3, i=0, cg=0, l=0, total=3
      Rebuilding timing graph   cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.121pF, total=0.146pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=162.600um, leaf=731.000um, total=893.600um
      Rebuilding timing graph   sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:  5527 (unrouted=0, trialRouted=5527, noStatus=0, routed=0, fixed=0)
(Not counting 27 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=3, i=0, cg=0, l=0, total=3
      cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
      gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
      wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.121pF, total=0.146pF
      wire lengths   : top=0.000um, trunk=162.600um, leaf=731.000um, total=893.600um
      sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.070),trunk(0.005),top(nil), margined worst slew is leaf(0.070),trunk(0.005),top(nil)
      skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.055, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.008 ws=0.008) (gid=0.051 gs=0.002)
    Clock network insertion delays are now [0.050ns, 0.059ns] average 0.055ns std.dev 0.002ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------
  Cell type      Count    Area
  ------------------------------
  Buffers          3      19.080
  Inverters        0       0.000
  Clock Gates      0       0.000
  Clock Logic      0       0.000
  All              3      19.080
  ------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      162.600
  Leaf       731.000
  Total      893.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.011    0.026    0.037
  Leaf     0.157    0.121    0.277
  Total    0.168    0.146    0.314
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   132     0.157     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.005               0.070
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.050     0.059     0.009       0.037         0.008           0.006           0.055        0.002     100% {0.050, 0.055, 0.059}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.050ns, 0.059ns] average 0.055ns std.dev 0.002ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=3, i=0, cg=0, l=0, total=3
  cell areas     : b=19.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=19.080um^2
  gate capacitance : top=0.000pF, trunk=0.011pF, leaf=0.157pF, total=0.168pF
  wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.121pF, total=0.146pF
  wire lengths   : top=0.000um, trunk=162.600um, leaf=731.000um, total=893.600um
  sink capacitance : count=132, total=0.157pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.070),trunk(0.005),top(nil), margined worst slew is leaf(0.070),trunk(0.005),top(nil)
  skew_group clk/CON: insertion delay [min=0.050, max=0.059, avg=0.055, sd=0.002], skew [0.009 vs 0.037, 100% {0.050, 0.055, 0.059}] (wid=0.008 ws=0.008) (gid=0.051 gs=0.002)
Clock network insertion delays are now [0.050ns, 0.059ns] average 0.055ns std.dev 0.002ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1680.8M, totSessionCpu=0:16:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1680.8M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2247.75 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2247.7M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:16:46 mem=2247.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.571  |
|           TNS (ns):|-130.650 |
|    Violating Paths:|   134   |
|          All Paths:|   413   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.751%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1765.7M, totSessionCpu=0:16:46 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 5351

Instance distribution across the VT partitions:

 LVT : inst = 3627 (67.8%), cells = 344 (42%)
   Lib tcbn65gplustc        : inst = 3627 (67.8%)

 HVT : inst = 1723 (32.2%), cells = 448 (55%)
   Lib tcbn65gplustc        : inst = 1723 (32.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1765.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1765.7M) ***
*** Starting optimizing excluded clock nets MEM= 1765.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1765.7M) ***
*** Timing NOT met, worst failing slack is -1.571
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in TNS mode
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.571 TNS Slack -130.649 Density 90.75
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.571|   -1.571|-128.067| -130.649|    90.75%|   0:00:00.0| 2468.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.568|   -1.568|-127.954| -130.537|    90.77%|   0:00:00.0| 2475.3M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.566|   -1.566|-127.807| -130.390|    90.81%|   0:00:00.0| 2478.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.566|   -1.566|-127.805| -130.387|    90.86%|   0:00:00.0| 2479.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.566|   -1.566|-127.797| -130.380|    90.85%|   0:00:00.0| 2480.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_13_/D                         |
|  -1.566|   -1.566|-127.585| -130.168|    90.87%|   0:00:01.0| 2482.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.566|   -1.566|-127.361| -129.944|    90.89%|   0:00:00.0| 2482.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.566|   -1.566|-127.352| -129.934|    90.92%|   0:00:00.0| 2482.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.566|   -1.566|-127.299| -129.882|    90.93%|   0:00:00.0| 2482.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
|  -1.566|   -1.566|-127.296| -129.878|    90.95%|   0:00:00.0| 2483.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.566|   -1.566|-127.292| -129.875|    90.96%|   0:00:00.0| 2483.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -1.566|   -1.566|-127.205| -129.787|    90.98%|   0:00:00.0| 2483.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-127.130| -129.713|    90.99%|   0:00:00.0| 2483.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-127.090| -129.672|    91.08%|   0:00:00.0| 2486.3M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-127.040| -129.623|    91.09%|   0:00:00.0| 2486.3M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-126.980| -129.562|    91.11%|   0:00:00.0| 2487.3M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-126.962| -129.544|    91.13%|   0:00:00.0| 2487.3M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-126.947| -129.529|    91.21%|   0:00:00.0| 2487.3M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-126.929| -129.511|    91.31%|   0:00:01.0| 2489.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-126.898| -129.481|    91.35%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.566|   -1.566|-126.874| -129.457|    91.36%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_16_/D             |
|  -1.566|   -1.566|-126.852| -129.434|    91.38%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_16_/D             |
|  -1.566|   -1.566|-126.844| -129.426|    91.38%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_14_/D                          |
|  -1.566|   -1.566|-126.843| -129.426|    91.39%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_12_/D                          |
|  -1.566|   -1.566|-126.785| -129.368|    91.39%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_6_/D                           |
|  -1.566|   -1.566|-126.765| -129.347|    91.40%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_9_/D                           |
|  -1.566|   -1.566|-126.742| -129.324|    91.40%|   0:00:00.0| 2489.0M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.566|   -1.566|-126.727| -129.309|    91.40%|   0:00:00.0| 2492.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
|  -1.566|   -1.566|-126.694| -129.277|    91.41%|   0:00:00.0| 2492.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
|  -1.566|   -1.566|-126.716| -129.299|    91.42%|   0:00:00.0| 2492.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.6 real=0:00:02.0 mem=2492.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.6 real=0:00:02.0 mem=2492.5M) ***
** GigaOpt Optimizer WNS Slack -1.566 TNS Slack -129.299 Density 91.42
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.566  TNS Slack -129.299 Density 91.42
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    91.42%|        -|  -1.566|-129.299|   0:00:00.0| 2492.5M|
|    91.25%|       14|  -1.566|-129.242|   0:00:01.0| 2492.5M|
|    89.18%|      436|  -1.551|-128.880|   0:00:02.0| 2495.5M|
|    89.17%|        4|  -1.551|-128.880|   0:00:00.0| 2495.5M|
|    89.16%|        1|  -1.551|-128.880|   0:00:00.0| 2495.5M|
|    89.16%|        0|  -1.551|-128.880|   0:00:00.0| 2495.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.551  TNS Slack -128.880 Density 89.16
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 4 constrained nets 
Layer 7 has 9 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:03, mem=2495.55M, totSessionCpu=0:17:05).
*** Starting refinePlace (0:17:05 mem=2527.6M) ***
Total net bbox length = 4.448e+04 (2.304e+04 2.144e+04) (ext = 9.578e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5383 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.355%
Density distribution unevenness ratio = 2.355%
Move report: Detail placement moves 555 insts, mean move: 0.68 um, max move: 6.20 um
	Max move on inst (FE_RC_772_0): (121.20, 61.20) --> (123.80, 64.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2538.7MB
Summary Report:
Instances move: 555 (out of 5380 movable)
Mean displacement: 0.68 um
Max displacement: 6.20 um (Instance: FE_RC_772_0) (121.2, 61.2) -> (123.8, 64.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
Total net bbox length = 4.473e+04 (2.320e+04 2.152e+04) (ext = 9.584e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2538.7MB
*** Finished refinePlace (0:17:05 mem=2538.7M) ***
*** maximum move = 6.20 um ***
*** Finished re-routing un-routed nets (2538.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2538.7M) ***
** GigaOpt Optimizer WNS Slack -1.551 TNS Slack -128.880 Density 89.16
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 4 constrained nets 
Layer 7 has 9 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:15.5 real=0:00:06.0 mem=2538.7M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in WNS mode
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.551 TNS Slack -128.880 Density 89.16
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.551|   -1.551|-126.298| -128.880|    89.16%|   0:00:00.0| 2506.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.549|   -1.549|-126.276| -128.858|    91.82%|   0:00:09.0| 2523.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
End delay calculation. (MEM=233.145 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 233.1M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.089 } { 0 } { 112 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.549|   -1.549|-125.797| -128.403|    91.83%|   0:00:02.0| 2560.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.550|   -1.550|-125.782| -128.388|    92.14%|   0:00:00.0| 2561.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.550|   -1.550|-125.793| -128.399|    92.35%|   0:00:01.0| 2572.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:16 real=0:00:12.0 mem=2572.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.146|   -1.550|  -2.606| -128.399|    92.35%|   0:00:00.0| 2572.5M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.138|   -1.550|  -2.597| -128.393|    92.37%|   0:00:00.0| 2572.5M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2572.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:16 real=0:00:12.0 mem=2572.5M) ***
** GigaOpt Optimizer WNS Slack -1.550 TNS Slack -128.393 Density 92.37
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.550  TNS Slack -128.393 Density 92.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    92.37%|        -|  -1.550|-128.393|   0:00:00.0| 2572.5M|
|    92.30%|        6|  -1.550|-128.396|   0:00:00.0| 2572.5M|
|    90.69%|      358|  -1.535|-128.086|   0:00:02.0| 2572.5M|
|    90.69%|        0|  -1.535|-128.086|   0:00:00.0| 2572.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.535  TNS Slack -128.086 Density 90.69
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 5 constrained nets 
Layer 7 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2569.48M, totSessionCpu=0:18:30).
*** Starting refinePlace (0:18:30 mem=2569.5M) ***
Total net bbox length = 4.548e+04 (2.365e+04 2.183e+04) (ext = 9.594e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5430 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.616%
Density distribution unevenness ratio = 2.381%
Move report: Timing Driven Placement moves 5228 insts, mean move: 2.45 um, max move: 51.20 um
	Max move on inst (FE_OCPC532_n2175): (8.60, 102.60) --> (36.40, 126.00)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:00.0 MEM: 2573.5MB
Density distribution unevenness ratio = 2.381%
Move report: Detail placement moves 3779 insts, mean move: 0.64 um, max move: 7.60 um
	Max move on inst (U2450): (0.40, 113.40) --> (4.40, 117.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2581.5MB
Summary Report:
Instances move: 5262 (out of 5427 movable)
Mean displacement: 2.55 um
Max displacement: 51.20 um (Instance: FE_OCPC532_n2175) (8.6, 102.6) -> (36.4, 126)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 4.619e+04 (2.533e+04 2.086e+04) (ext = 9.588e+02)
Runtime: CPU: 0:00:02.6 REAL: 0:00:00.0 MEM: 2581.5MB
*** Finished refinePlace (0:18:33 mem=2581.5M) ***
*** maximum move = 51.20 um ***
*** Finished re-routing un-routed nets (2581.5M) ***

*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=2582.5M) ***
** GigaOpt Optimizer WNS Slack -1.534 TNS Slack -128.071 Density 90.72
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.534|   -1.534|-125.474| -128.071|    90.72%|   0:00:00.0| 2582.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_2_/D                          |
|  -1.535|   -1.535|-125.553| -128.150|    92.76%|   0:00:09.0| 2585.2M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_1_/CP                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.535|   -1.535|-124.632| -127.276|    92.78%|   0:00:02.0| 2588.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.536|   -1.536|-122.755| -125.493|    93.42%|   0:00:02.0| 2589.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:27 real=0:00:13.0 mem=2589.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -1.536|  -2.738| -125.493|    93.42%|   0:00:00.0| 2589.5M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.278|   -1.536|  -2.738| -125.493|    93.42%|   0:00:00.0| 2589.5M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2589.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:27 real=0:00:13.0 mem=2589.5M) ***
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -125.493 Density 93.42
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.536  TNS Slack -125.493 Density 93.42
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.42%|        -|  -1.536|-125.493|   0:00:00.0| 2589.5M|
|    93.28%|       12|  -1.535|-125.380|   0:00:00.0| 2589.5M|
|    91.74%|      346|  -1.527|-125.041|   0:00:02.0| 2589.5M|
|    91.74%|        2|  -1.527|-125.041|   0:00:00.0| 2589.5M|
|    91.74%|        0|  -1.527|-125.041|   0:00:00.0| 2589.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.527  TNS Slack -125.041 Density 91.74
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 11 constrained nets 
Layer 7 has 18 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:03, mem=2583.48M, totSessionCpu=0:20:07).
*** Starting refinePlace (0:20:07 mem=2586.5M) ***
Total net bbox length = 4.686e+04 (2.567e+04 2.119e+04) (ext = 9.588e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5460 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.428%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2586.5MB
Density distribution unevenness ratio = 2.428%
Move report: Detail placement moves 1834 insts, mean move: 0.64 um, max move: 5.00 um
	Max move on inst (FE_RC_146_0): (90.80, 75.60) --> (87.60, 77.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2595.5MB
Summary Report:
Instances move: 1834 (out of 5457 movable)
Mean displacement: 0.64 um
Max displacement: 5.00 um (Instance: FE_RC_146_0) (90.8, 75.6) -> (87.6, 77.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2D4
Total net bbox length = 4.740e+04 (2.606e+04 2.134e+04) (ext = 9.594e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2595.5MB
*** Finished refinePlace (0:20:07 mem=2595.5M) ***
*** maximum move = 5.00 um ***
*** Finished re-routing un-routed nets (2595.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2597.5M) ***
** GigaOpt Optimizer WNS Slack -1.527 TNS Slack -125.041 Density 91.87
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.527|   -1.527|-122.303| -125.041|    91.87%|   0:00:00.0| 2597.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.536|   -1.536|-118.663| -121.598|    93.66%|   0:00:09.0| 2600.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.537|   -1.537|-118.693| -121.628|    93.94%|   0:00:01.0| 2600.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:06 real=0:00:10.0 mem=2600.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.475|   -1.537|  -2.935| -121.628|    93.94%|   0:00:00.0| 2600.0M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.475|   -1.537|  -2.935| -121.628|    93.94%|   0:00:00.0| 2600.0M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2600.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:06 real=0:00:10.0 mem=2600.0M) ***
** GigaOpt Optimizer WNS Slack -1.537 TNS Slack -121.628 Density 93.94
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.537  TNS Slack -121.628 Density 93.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.94%|        -|  -1.537|-121.628|   0:00:00.0| 2600.0M|
|    93.83%|        6|  -1.537|-121.619|   0:00:00.0| 2600.0M|
|    92.29%|      333|  -1.525|-121.319|   0:00:03.0| 2600.0M|
|    92.29%|        0|  -1.525|-121.319|   0:00:00.0| 2600.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.525  TNS Slack -121.319 Density 92.29
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 19 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:03, mem=2599.96M, totSessionCpu=0:21:19).
*** Starting refinePlace (0:21:19 mem=2600.0M) ***
Total net bbox length = 4.788e+04 (2.626e+04 2.162e+04) (ext = 9.594e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5480 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.380%
Density distribution unevenness ratio = 2.285%
Move report: Timing Driven Placement moves 5125 insts, mean move: 1.81 um, max move: 38.80 um
	Max move on inst (FE_OCPC636_n2175): (5.80, 106.20) --> (24.80, 126.00)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 2600.0MB
Density distribution unevenness ratio = 2.285%
Move report: Detail placement moves 4147 insts, mean move: 0.98 um, max move: 8.60 um
	Max move on inst (U770): (37.60, 99.00) --> (30.80, 97.20)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2600.1MB
Summary Report:
Instances move: 5198 (out of 5477 movable)
Mean displacement: 2.05 um
Max displacement: 46.60 um (Instance: FE_OCPC636_n2175) (5.8, 106.2) -> (32.6, 126)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 4.337e+04 (2.220e+04 2.118e+04) (ext = 9.528e+02)
Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 2600.1MB
*** Finished refinePlace (0:21:22 mem=2600.1M) ***
*** maximum move = 46.60 um ***
*** Finished re-routing un-routed nets (2600.1M) ***

*** Finish Physical Update (cpu=0:00:03.5 real=0:00:01.0 mem=2602.1M) ***
** GigaOpt Optimizer WNS Slack -1.529 TNS Slack -121.514 Density 92.45
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 19 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:04:14 real=0:00:47.0 mem=2602.1M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in TNS mode
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*info: 19 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.529 TNS Slack -121.514 Density 92.45
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.529|   -1.529|-118.579| -121.514|    92.45%|   0:00:00.0| 2567.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.524|   -1.524|-118.263| -121.198|    92.70%|   0:00:03.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-118.001| -120.935|    92.71%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-117.775| -120.710|    92.75%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-117.668| -120.603|    92.76%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-117.362| -120.297|    92.77%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-117.302| -120.237|    92.83%|   0:00:01.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-117.295| -120.230|    92.84%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-117.199| -120.133|    92.89%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -1.524|   -1.524|-117.032| -119.966|    92.95%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.524|   -1.524|-116.988| -119.923|    93.04%|   0:00:01.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.524|   -1.524|-116.949| -119.884|    93.05%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
|  -1.524|   -1.524|-116.912| -119.847|    93.07%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.524|   -1.524|-116.873| -119.808|    93.07%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.524|   -1.524|-116.842| -119.777|    93.08%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.524|   -1.524|-116.821| -119.756|    93.10%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.524|   -1.524|-116.817| -119.751|    93.12%|   0:00:01.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -1.524|   -1.524|-116.811| -119.746|    93.13%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.524|   -1.524|-116.786| -119.721|    93.14%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.524|   -1.524|-116.766| -119.701|    93.19%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.524|   -1.524|-116.758| -119.693|    93.21%|   0:00:01.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_17_/D             |
|  -1.524|   -1.524|-116.717| -119.652|    93.21%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_Delay1_out1_reg_0_/D              |
|  -1.524|   -1.524|-116.700| -119.635|    93.21%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_12_/D             |
|  -1.524|   -1.524|-116.704| -119.639|    93.23%|   0:00:01.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_4_/D              |
|  -1.524|   -1.524|-116.693| -119.628|    93.24%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_1_/D              |
|  -1.524|   -1.524|-116.666| -119.601|    93.27%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -1.524|   -1.524|-116.660| -119.595|    93.27%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -1.524|   -1.524|-116.645| -119.579|    93.29%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_5_/D                           |
|  -1.524|   -1.524|-116.631| -119.566|    93.32%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_5_/D                           |
|  -1.524|   -1.524|-116.614| -119.548|    93.33%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -1.524|   -1.524|-116.608| -119.542|    93.33%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_0_/D                           |
|  -1.524|   -1.524|-116.602| -119.536|    93.34%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_3_/D                           |
|  -1.524|   -1.524|-116.601| -119.536|    93.35%|   0:00:01.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_u_current_previous_Delay_out1_reg_16_/D        |
|  -1.524|   -1.524|-116.515| -119.449|    93.35%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_Delay1_out1_reg_1_/D              |
|  -1.524|   -1.524|-116.444| -119.379|    93.35%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_Delay1_out1_reg_1_/D              |
|  -1.524|   -1.524|-116.424| -119.359|    93.36%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
|  -1.524|   -1.524|-116.427| -119.362|    93.41%|   0:00:01.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
|  -1.524|   -1.524|-116.421| -119.407|    93.41%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay1_out1_reg_1_/D              |
|  -1.524|   -1.524|-116.421| -119.406|    93.42%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_u_current_pr |
|        |         |        |         |          |            |        |          |         | evious_Delay_out1_reg_19_/D                        |
|  -1.524|   -1.524|-116.421| -119.406|    93.42%|   0:00:00.0| 2574.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:47.9 real=0:00:10.0 mem=2574.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:47.9 real=0:00:10.0 mem=2574.9M) ***
** GigaOpt Optimizer WNS Slack -1.524 TNS Slack -119.406 Density 93.42
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.524  TNS Slack -119.406 Density 93.42
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.42%|        -|  -1.524|-119.406|   0:00:00.0| 2574.9M|
|    93.24%|       13|  -1.524|-119.360|   0:00:00.0| 2574.9M|
|    92.31%|      249|  -1.522|-119.462|   0:00:02.0| 2574.9M|
|    92.31%|        0|  -1.522|-119.462|   0:00:00.0| 2574.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.522  TNS Slack -119.462 Density 92.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 20 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2574.94M, totSessionCpu=0:22:19).
*** Starting refinePlace (0:22:19 mem=2607.0M) ***
Total net bbox length = 4.357e+04 (2.236e+04 2.121e+04) (ext = 9.528e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5482 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.812%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2607.0MB
Density distribution unevenness ratio = 1.812%
Move report: Detail placement moves 946 insts, mean move: 0.62 um, max move: 5.20 um
	Max move on inst (FE_OCPC658_u_ADPCM_Decoder1_Delay1_out1_1_): (3.20, 27.00) --> (4.80, 23.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2607.0MB
Summary Report:
Instances move: 946 (out of 5479 movable)
Mean displacement: 0.62 um
Max displacement: 5.20 um (Instance: FE_OCPC658_u_ADPCM_Decoder1_Delay1_out1_1_) (3.2, 27) -> (4.8, 23.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Total net bbox length = 4.388e+04 (2.256e+04 2.132e+04) (ext = 9.532e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2607.0MB
*** Finished refinePlace (0:22:19 mem=2607.0M) ***
*** maximum move = 5.20 um ***
*** Finished re-routing un-routed nets (2607.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2607.0M) ***
** GigaOpt Optimizer WNS Slack -1.522 TNS Slack -119.462 Density 92.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 20 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:53.4 real=0:00:12.0 mem=2607.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.522  TNS Slack -119.462 Density 92.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    92.31%|        -|  -1.522|-119.462|   0:00:00.0| 2602.9M|
|    92.31%|        0|  -1.522|-119.462|   0:00:00.0| 2602.9M|
|    92.31%|        0|  -1.522|-119.462|   0:00:00.0| 2602.9M|
|    92.31%|        0|  -1.522|-119.462|   0:00:00.0| 2602.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.522  TNS Slack -119.462 Density 92.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 20 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:22:20 mem=2602.9M) ***
Total net bbox length = 4.388e+04 (2.256e+04 2.132e+04) (ext = 9.532e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5482 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2602.9MB
Summary Report:
Instances move: 0 (out of 5479 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.388e+04 (2.256e+04 2.132e+04) (ext = 9.532e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2602.9MB
*** Finished refinePlace (0:22:20 mem=2602.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2602.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2602.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1879.79M, totSessionCpu=0:22:20).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 4  numPreroutedWires = 406
[NR-eagl] Read numTotalNets=5658  numIgnoredNets=4
[NR-eagl] There are 15 clock nets ( 15 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 5639 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 15 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 20 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.270800e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 15 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.494000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 5619 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.390920e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 16374
[NR-eagl] Layer2(M2)(V) length: 2.021946e+04um, number of vias: 20462
[NR-eagl] Layer3(M3)(H) length: 2.334240e+04um, number of vias: 849
[NR-eagl] Layer4(M4)(V) length: 3.165494e+03um, number of vias: 238
[NR-eagl] Layer5(M5)(H) length: 4.248995e+02um, number of vias: 183
[NR-eagl] Layer6(M6)(V) length: 2.321500e+01um, number of vias: 183
[NR-eagl] Layer7(M7)(H) length: 6.348000e+02um, number of vias: 222
[NR-eagl] Layer8(M8)(V) length: 6.524000e+02um, number of vias: 0
[NR-eagl] Total length: 4.846267e+04um, number of vias: 38511
[NR-eagl] End Peak syMemory usage = 1799.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.25 seconds
Extraction called for design 'Subsystem' of instances=5482 and nets=5685 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1799.816M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
WC_VIEW BC_VIEW
Adjusting target slack by 0.1 ns for power optimization
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2337.18 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 2337.2M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.535  | -1.535  | -0.453  |
|           TNS (ns):|-120.932 |-118.016 | -2.915  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.311%
------------------------------------------------------------
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1367.33MB/1367.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1367.33MB/1367.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1367.33MB/1367.33MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT)
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 10%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 20%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 30%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 40%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 50%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 60%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 70%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 80%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 90%

Finished Levelizing
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT)

Starting Activity Propagation
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT)
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 10%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 20%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1367.33MB/1367.33MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT)
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 10%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 20%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 30%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 40%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 50%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 60%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 70%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 80%
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT): 90%

Finished Calculating power
2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1371.14MB/1371.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1371.14MB/1371.14MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1371.14MB/1371.14MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:09:26 (2022-Apr-30 05:09:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Subsystem
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.43597927 	   49.0713%
Total Switching Power:     115.52863398 	   50.8735%
Total Leakage Power:         0.12553326 	    0.0553%
Total Power:               227.09014668
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.65        1.38    0.008692       21.04       9.267
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06   6.737e-07
Combinational                      88.83       110.7      0.1159       199.7       87.92
Clock (Combinational)              2.949       3.438   0.0009307       6.388       2.813
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.4       115.5      0.1255       227.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      111.4       115.5      0.1255       227.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                2.949       3.438   0.0009307       6.388       2.813
-----------------------------------------------------------------------------------------
Total                              2.949       3.438   0.0009307       6.388       2.813
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_2 (CKBD16): 	     1.999
* 		Highest Leakage Power:               FE_RC_229_0 (ND3D8): 	 0.0001468
* 		Total Cap: 	3.5789e-11 F
* 		Total instances in design:  5482
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1371.14MB/1371.14MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.535  TNS Slack -120.932 Density 92.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    92.31%|        -|  -1.535|-120.932|   0:00:00.0| 2602.4M|
|    92.31%|        5|  -1.535|-120.932|   0:00:04.0| 2602.4M|
|    92.31%|        1|  -1.535|-120.932|   0:00:00.0| 2602.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.535  TNS Slack -120.932 Density 92.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.02MB/1378.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.02MB/1378.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.02MB/1378.02MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT)
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 10%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 20%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 30%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 40%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 50%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 60%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 70%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 80%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 90%

Finished Levelizing
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT)

Starting Activity Propagation
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT)
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 10%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 20%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.02MB/1378.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT)
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 10%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 20%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 30%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 40%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 50%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 60%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 70%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 80%
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT): 90%

Finished Calculating power
2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.27MB/1395.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.27MB/1395.27MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.27MB/1395.27MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:09:30 (2022-Apr-30 05:09:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Subsystem
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.43308064 	   49.0714%
Total Switching Power:     115.52518164 	   50.8734%
Total Leakage Power:         0.12552034 	    0.0553%
Total Power:               227.08378280
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.65        1.38    0.008692       21.04       9.267
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06   6.738e-07
Combinational                      88.83       110.7      0.1159       199.7       87.92
Clock (Combinational)              2.949       3.438   0.0009307       6.388       2.813
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.4       115.5      0.1255       227.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      111.4       115.5      0.1255       227.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                2.949       3.438   0.0009307       6.388       2.813
-----------------------------------------------------------------------------------------
Total                              2.949       3.438   0.0009307       6.388       2.813
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_2 (CKBD16): 	     1.999
* 		Highest Leakage Power:               FE_RC_229_0 (ND3D8): 	 0.0001468
* 		Total Cap: 	3.57867e-11 F
* 		Total instances in design:  5482
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1395.27MB/1395.27MB)

*** Finished Leakage Power Optimization (cpu=0:00:05, real=0:00:04, mem=1885.62M, totSessionCpu=0:22:27).
Begin: GigaOpt postEco DRV Optimization
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.54 |          0|          0|          0|  92.31  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.54 |          0|          0|          0|  92.31  |   0:00:00.0|    2602.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2602.7M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.522 -> -1.535 (bump = 0.013)
Begin: GigaOpt postEco optimization
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*info: 19 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.535 TNS Slack -120.932 Density 92.31
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.535|   -1.535|-118.016| -120.932|    92.31%|   0:00:00.0| 2621.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.534|   -1.534|-117.972| -120.887|    92.39%|   0:00:00.0| 2621.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.532|   -1.532|-117.932| -120.847|    92.40%|   0:00:01.0| 2621.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.532|   -1.532|-117.927| -120.842|    92.40%|   0:00:00.0| 2621.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.532|   -1.532|-117.927| -120.842|    92.40%|   0:00:01.0| 2621.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:02.0 mem=2621.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.453|   -1.532|  -2.915| -120.842|    92.40%|   0:00:00.0| 2621.8M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.453|   -1.532|  -2.915| -120.842|    92.40%|   0:00:00.0| 2621.8M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2621.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:02.0 mem=2621.8M) ***
** GigaOpt Optimizer WNS Slack -1.532 TNS Slack -120.842 Density 92.40
*** Starting refinePlace (0:22:45 mem=2621.8M) ***
Total net bbox length = 4.395e+04 (2.258e+04 2.137e+04) (ext = 9.532e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5482 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2621.8MB
Summary Report:
Instances move: 0 (out of 5479 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.395e+04 (2.258e+04 2.137e+04) (ext = 9.532e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2621.8MB
*** Finished refinePlace (0:22:45 mem=2621.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2621.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2621.8M) ***
** GigaOpt Optimizer WNS Slack -1.532 TNS Slack -120.842 Density 92.40
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.3 real=0:00:02.0 mem=2621.8M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.522 -> -1.532 (bump = 0.01)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -119.362 -> -120.742
Begin: GigaOpt TNS recovery
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*info: 19 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.532 TNS Slack -120.842 Density 92.40
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.532|   -1.532|-117.927| -120.842|    92.40%|   0:00:00.0| 2621.8M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.532|   -1.532|-117.900| -120.815|    92.42%|   0:00:00.0| 2621.8M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.532|   -1.532|-117.812| -120.727|    92.43%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.532|   -1.532|-117.797| -120.712|    92.43%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_19_/D             |
|  -1.532|   -1.532|-117.797| -120.712|    92.43%|   0:00:01.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_10_/D             |
|  -1.532|   -1.532|-117.773| -120.688|    92.44%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_12_/D                          |
|  -1.532|   -1.532|-117.766| -120.681|    92.45%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.532|   -1.532|-117.753| -120.668|    92.45%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.532|   -1.532|-117.734| -120.649|    92.45%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
|  -1.532|   -1.532|-117.728| -120.694|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay1_out1_reg_1_/D              |
|  -1.532|   -1.532|-117.728| -120.694|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:01.0 mem=2623.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.504|   -1.532|  -2.966| -120.694|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.484|   -1.532|  -2.946| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2623.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:01.0 mem=2623.5M) ***
** GigaOpt Optimizer WNS Slack -1.532 TNS Slack -120.674 Density 92.46
*** Starting refinePlace (0:22:54 mem=2623.5M) ***
Total net bbox length = 4.395e+04 (2.258e+04 2.137e+04) (ext = 9.532e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5484 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2623.5MB
Summary Report:
Instances move: 0 (out of 5481 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.395e+04 (2.258e+04 2.137e+04) (ext = 9.532e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2623.5MB
*** Finished refinePlace (0:22:54 mem=2623.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2623.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2623.5M) ***
** GigaOpt Optimizer WNS Slack -1.532 TNS Slack -120.674 Density 92.46
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.6 real=0:00:02.0 mem=2623.5M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.018%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*info: 19 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.532 TNS Slack -120.674 Density 92.46
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.532|   -1.532|-117.728| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
|  -1.532|   -1.532|-117.728| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_13_/D             |
|  -1.532|   -1.532|-117.728| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_0_/D              |
|  -1.532|   -1.532|-117.728| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
|  -1.532|   -1.532|-117.728| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2623.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.484|   -1.532|  -2.946| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.484|   -1.532|  -2.946| -120.674|    92.46%|   0:00:00.0| 2623.5M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2623.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=2623.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2623.5M) ***

End: GigaOpt Optimization in post-eco TNS mode
Extraction called for design 'Subsystem' of instances=5484 and nets=5687 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1821.660M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2347.93 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 2347.9M) ***

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.44MB/1385.44MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.45MB/1385.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.45MB/1385.45MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT)
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 10%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 20%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 30%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 40%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 50%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 60%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 70%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 80%
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT): 90%

Finished Levelizing
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT)

Starting Activity Propagation
2022-Apr-29 22:09:44 (2022-Apr-30 05:09:44 GMT)
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 10%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 20%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.49MB/1385.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT)
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 10%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 20%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 30%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 40%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 50%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 60%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 70%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 80%
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT): 90%

Finished Calculating power
2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1389.31MB/1389.31MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1389.31MB/1389.31MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1389.31MB/1389.31MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:09:45 (2022-Apr-30 05:09:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: Subsystem

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/Subsystem_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.74594281 	   49.0793%
Total Switching Power:     115.81257772 	   50.8654%
Total Leakage Power:         0.12591333 	    0.0553%
Total Power:               227.68443400
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.67        1.37    0.008712       21.05       9.244
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06    6.72e-07
Combinational                      89.13         111      0.1163       200.2       87.95
Clock (Combinational)              2.949       3.443   0.0009307       6.393       2.808
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.7       115.8      0.1259       227.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      111.7       115.8      0.1259       227.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                2.949       3.443   0.0009307       6.393       2.808
-----------------------------------------------------------------------------------------
Total                              2.949       3.443   0.0009307       6.393       2.808
-----------------------------------------------------------------------------------------
Total leakage power = 0.125913 mW
Cell usage statistics:  
Library tcbn65gplustc , 5484 cells ( 100.000000%) , 0.125913 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1389.35MB/1389.35MB)


Output file is ./timingReports/Subsystem_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:17, real = 0:01:39, mem = 1874.1M, totSessionCpu=0:23:00 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.533  | -1.533  | -0.484  |
|           TNS (ns):|-120.715 |-117.770 | -2.946  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.455%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:17, real = 0:01:39, mem = 1882.1M, totSessionCpu=0:23:00 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPSP-5140           8  Global net connect rules have not been c...
WARNING   IMPSP-315            8  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 37 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:06:45, real = 0:01:50, mem = 1816.7M, totSessionCpu=0:23:00 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold -expandedViews
GigaOpt running with 8 threads.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1813.4M, totSessionCpu=0:23:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1813.4M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
**INFO: Num dontuse cells 86, Num usable cells 738
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 86, Num usable cells 738
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:23:02 mem=1813.4M ***
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 8 CPU to Master 4 CPU and QThread 4 CPU
Multi-CPU acceleration using 2 CPU(s).
#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
End delay calculation. (MEM=2026.59 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2026.6M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:23:03 mem=2026.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:23:03 mem=2026.6M ***
   ____________________________________________________________________
__/ message from Non-Blocking QThread

### Console output from threaded job 0 ###

Multithreaded Timing Analysis is initialized with 4 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
End delay calculation. (MEM=115.535 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 115.5M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:02.4 mem=115.5M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:02.5 mem=115.5M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:00:02.7 mem=115.5M ***

#######################################################

_______________________________________________________________________
Restoring autoHoldViews:  BC_VIEW

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.533  | -1.533  | -0.484  |
|           TNS (ns):|-120.715 |-117.770 | -2.946  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.063  |  0.063  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   112   |   112   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.455%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 23.1 ps, libStdDelay = 9.3 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1863.7M, totSessionCpu=0:23:06 **
*info: Run optDesign holdfix with 8 threads.
Info: 4 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1921.6M, totSessionCpu=0:23:06 **
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
End delay calculation. (MEM=312.934 CPU=0:00:00.7 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 312.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:00:04.0 mem=312.9M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.533  | -1.533  | -0.484  |
|           TNS (ns):|-120.715 |-117.770 | -2.946  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+
|WC_VIEW             | -1.533  | -1.533  | -0.484  |
|                    |-120.715 |-117.770 | -2.946  |
|                    |   134   |   112   |   22    |
|                    |   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.063  |  0.063  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   112   |   112   |    0    |
+--------------------+---------+---------+---------+
|BC_VIEW             |  0.063  |  0.063  |  0.000  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   112   |   112   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.455%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1921.6M, totSessionCpu=0:23:08 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -routeWithViaInPin 1:1
<CMD> setNanoRouteMode -routeConcurrentMinimizeViaCountEffort high
<CMD> setNanoRouteMode -routeExpUseAutoVia false
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.91 (MB), peak = 1624.61 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: honoring user setting for routeConcurrentMinimizeViaCountEffort set to high
Begin checking placement ... (start mem=1921.6M, init mem=1921.6M)
*info: Placed = 5484           (Fixed = 3)
*info: Unplaced = 0           
Placement Density:92.46%(18277/19768)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1921.6M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1921.6M) ***
#Start route 19 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Apr 29 22:09:52 2022
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_1_ connects to NET CTS_12 at location ( 104.300 123.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_4_ connects to NET CTS_12 at location ( 102.900 125.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_9_ connects to NET CTS_12 at location ( 100.100 128.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_3_ connects to NET CTS_12 at location ( 99.500 130.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_10_ connects to NET CTS_12 at location ( 100.100 132.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_8_ connects to NET CTS_12 at location ( 98.900 135.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_6_ connects to NET CTS_12 at location ( 99.700 127.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_5_ connects to NET CTS_12 at location ( 99.500 121.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_23_ connects to NET CTS_12 at location ( 99.700 120.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_11_ connects to NET CTS_12 at location ( 100.100 116.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_2_ connects to NET CTS_12 at location ( 111.100 120.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_7_ connects to NET CTS_12 at location ( 104.700 117.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_17_ connects to NET CTS_12 at location ( 104.700 109.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_0_ connects to NET CTS_12 at location ( 104.500 114.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_12_ connects to NET CTS_12 at location ( 96.300 123.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_14_ connects to NET CTS_12 at location ( 92.900 119.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_13_ connects to NET CTS_12 at location ( 93.700 117.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_16_ connects to NET CTS_12 at location ( 94.300 114.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_15_ connects to NET CTS_12 at location ( 92.300 112.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain_0_99_Delay_out1_reg_18_ connects to NET CTS_12 at location ( 87.100 114.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 1.000] has 5685 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:15, elapsed time = 00:00:02, memory = 1313.62 (MB), peak = 1624.61 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 1.870 42.110 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 1.470 38.510 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.230 80.315 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 0.115 128.700 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.530 87.490 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.530 96.110 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.530 105.490 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 30.530 101.890 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 23.730 109.090 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.070 117.710 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.730 121.310 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.870 114.110 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 1.470 130.690 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 1.870 135.710 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 1.630 134.315 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.085 123.300 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 1.830 121.285 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.730 110.510 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 18.870 78.110 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.670 70.910 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#3 routed nets are extracted.
#    3 (0.05%) extracted nets are partially routed.
#1 routed net are imported.
#15 (0.26%) nets are without wires.
#5668 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5687.
#
#Number of eco nets is 3
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 29 22:09:54 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 29 22:09:54 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         701           0        2209    97.92%
#  Metal 2        V         704           0        2209     0.00%
#  Metal 3        H         701           0        2209     0.00%
#  Metal 4        V         704           0        2209     0.00%
#  Metal 5        H         701           0        2209     0.00%
#  Metal 6        V         704           0        2209     0.00%
#  Metal 7        H         175           0        2209     0.00%
#  Metal 8        V         175           0        2209     0.00%
#  --------------------------------------------------------------
#  Total                   4565       0.00%  17672    12.24%
#
#  19 nets (0.33%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.70 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.51 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.73 (MB), peak = 1624.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of nets with skipped attribute = 5641 (skipped).
#Total number of routable nets = 19.
#Total number of nets in the design = 5687.
#
#18 routable nets have only global wires.
#1 routable net has only detail routed wires.
#5641 skipped nets have only detail routed wires.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 18               0  
#------------------------------------------------
#        Total                 18               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 19                  6            5635  
#-------------------------------------------------------------------
#        Total                 19                  6            5635  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 1350 um.
#Total half perimeter of net bounding box = 678 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 48 um.
#Total wire length on LAYER M3 = 619 um.
#Total wire length on LAYER M4 = 678 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 485
#Total number of multi-cut vias = 2 (  0.4%)
#Total number of single cut vias = 483 ( 99.6%)
#Up-Via Summary (total 485):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         161 ( 98.8%)         2 (  1.2%)        163
#  Metal 2         152 (100.0%)         0 (  0.0%)        152
#  Metal 3         166 (100.0%)         0 (  0.0%)        166
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                  483 ( 99.6%)         2 (  0.4%)        485 
#
#Total number of involved priority nets 18
#Maximum src to sink distance for priority net 201.7
#Average of max src_to_sink distance for priority net 32.0
#Average of ave src_to_sink distance for priority net 22.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.73 (MB), peak = 1624.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.81 (MB), peak = 1624.61 (MB)
#Start Track Assignment.
#Done with 57 horizontal wires in 1 hboxes and 37 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 1383 um.
#Total half perimeter of net bounding box = 678 um.
#Total wire length on LAYER M1 = 30 um.
#Total wire length on LAYER M2 = 48 um.
#Total wire length on LAYER M3 = 611 um.
#Total wire length on LAYER M4 = 686 um.
#Total wire length on LAYER M5 = 7 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 473
#Total number of multi-cut vias = 2 (  0.4%)
#Total number of single cut vias = 471 ( 99.6%)
#Up-Via Summary (total 473):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         155 ( 98.7%)         2 (  1.3%)        157
#  Metal 2         146 (100.0%)         0 (  0.0%)        146
#  Metal 3         166 (100.0%)         0 (  0.0%)        166
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                  471 ( 99.6%)         2 (  0.4%)        473 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.66 (MB), peak = 1624.61 (MB)
#
#Cpu time = 00:00:15
#Elapsed time = 00:00:02
#Increased memory = 6.39 (MB)
#Total memory = 1315.66 (MB)
#Peak memory = 1624.61 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.2% of the total area was rechecked for DRC, and 46.9% required routing.
#    number of violations = 0
#5481 out of 5484 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1498.45 (MB), peak = 1624.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1317.01 (MB), peak = 1624.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 1131 um.
#Total half perimeter of net bounding box = 678 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 213 um.
#Total wire length on LAYER M3 = 456 um.
#Total wire length on LAYER M4 = 460 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 368
#Total number of multi-cut vias = 18 (  4.9%)
#Total number of single cut vias = 350 ( 95.1%)
#Up-Via Summary (total 368):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         149 ( 89.2%)        18 ( 10.8%)        167
#  Metal 2         124 (100.0%)         0 (  0.0%)        124
#  Metal 3          77 (100.0%)         0 (  0.0%)         77
#-----------------------------------------------------------
#                  350 ( 95.1%)        18 (  4.9%)        368 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = -0.38 (MB)
#Total memory = 1315.28 (MB)
#Peak memory = 1624.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = -0.38 (MB)
#Total memory = 1315.28 (MB)
#Peak memory = 1624.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:04
#Increased memory = -91.93 (MB)
#Total memory = 1289.04 (MB)
#Peak memory = 1624.61 (MB)
#Number of warnings = 44
#Total number of warnings = 73
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 29 22:09:56 2022
#

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Apr 29 22:09:56 2022
#
#Generating timing data, please wait...
#5660 total nets, 19 already routed, 19 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=2278.37 CPU=0:00:00.7 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1194.55 (MB), peak = 1624.61 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_2833.tif.gz ...
#Read in timing information for 46 ports, 5484 instances from timing file .timing_file_2833.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 1.000] has 5685 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#6/5660 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.36 (MB), peak = 1624.61 (MB)
#Merging special wires using 8 threads...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 29 22:09:58 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 29 22:09:58 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         701           0        2209    97.92%
#  Metal 2        V         704           0        2209     0.00%
#  Metal 3        H         701           0        2209     0.00%
#  Metal 4        V         704           0        2209     0.00%
#  Metal 5        H         701           0        2209     0.00%
#  Metal 6        V         704           0        2209     0.00%
#  Metal 7        H         175           0        2209     0.00%
#  Metal 8        V         175           0        2209     0.00%
#  --------------------------------------------------------------
#  Total                   4565       0.00%  17672    12.24%
#
#  19 nets (0.33%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.96 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.41 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.11 (MB), peak = 1624.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 5660.
#Total number of nets in the design = 5687.
#
#5641 routable nets have only global wires.
#19 routable nets have only detail routed wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                  6            5635  
#------------------------------------------------
#        Total                  6            5635  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 19                  6            5635  
#-------------------------------------------------------------------
#        Total                 19                  6            5635  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 43823 um.
#Total half perimeter of net bounding box = 53170 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 18341 um.
#Total wire length on LAYER M3 = 21716 um.
#Total wire length on LAYER M4 = 2738 um.
#Total wire length on LAYER M5 = 219 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 462 um.
#Total wire length on LAYER M8 = 345 um.
#Total number of vias = 23748
#Total number of multi-cut vias = 18 (  0.1%)
#Total number of single cut vias = 23730 ( 99.9%)
#Up-Via Summary (total 23748):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       15019 ( 99.9%)        18 (  0.1%)      15037
#  Metal 2        7867 (100.0%)         0 (  0.0%)       7867
#  Metal 3         445 (100.0%)         0 (  0.0%)        445
#  Metal 4         117 (100.0%)         0 (  0.0%)        117
#  Metal 5         102 (100.0%)         0 (  0.0%)        102
#  Metal 6         101 (100.0%)         0 (  0.0%)        101
#  Metal 7          79 (100.0%)         0 (  0.0%)         79
#-----------------------------------------------------------
#                23730 ( 99.9%)        18 (  0.1%)      23748 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1165.25 (MB), peak = 1624.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.49 (MB), peak = 1624.61 (MB)
#Start Track Assignment.
#Done with 4926 horizontal wires in 1 hboxes and 5077 vertical wires in 1 hboxes.
#Done with 1079 horizontal wires in 1 hboxes and 1058 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 47371 um.
#Total half perimeter of net bounding box = 53170 um.
#Total wire length on LAYER M1 = 2720 um.
#Total wire length on LAYER M2 = 17938 um.
#Total wire length on LAYER M3 = 22926 um.
#Total wire length on LAYER M4 = 2739 um.
#Total wire length on LAYER M5 = 221 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 469 um.
#Total wire length on LAYER M8 = 357 um.
#Total number of vias = 23748
#Total number of multi-cut vias = 18 (  0.1%)
#Total number of single cut vias = 23730 ( 99.9%)
#Up-Via Summary (total 23748):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       15019 ( 99.9%)        18 (  0.1%)      15037
#  Metal 2        7867 (100.0%)         0 (  0.0%)       7867
#  Metal 3         445 (100.0%)         0 (  0.0%)        445
#  Metal 4         117 (100.0%)         0 (  0.0%)        117
#  Metal 5         102 (100.0%)         0 (  0.0%)        102
#  Metal 6         101 (100.0%)         0 (  0.0%)        101
#  Metal 7          79 (100.0%)         0 (  0.0%)         79
#-----------------------------------------------------------
#                23730 ( 99.9%)        18 (  0.1%)      23748 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1166.63 (MB), peak = 1624.61 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.01 (MB)
#Total memory = 1166.63 (MB)
#Peak memory = 1624.61 (MB)
#Using multithreading with 8 threads.
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        1        1
#	Totals        1        2        3
#cpu time = 00:00:28, elapsed time = 00:00:07, memory = 1446.96 (MB), peak = 1624.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        1        1
#	Totals        1        2        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.59 (MB), peak = 1624.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        1        1
#	Totals        1        2        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.15 (MB), peak = 1624.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.58 (MB), peak = 1624.61 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.72 (MB), peak = 1624.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 48001 um.
#Total half perimeter of net bounding box = 53170 um.
#Total wire length on LAYER M1 = 484 um.
#Total wire length on LAYER M2 = 19113 um.
#Total wire length on LAYER M3 = 21050 um.
#Total wire length on LAYER M4 = 6451 um.
#Total wire length on LAYER M5 = 416 um.
#Total wire length on LAYER M6 = 32 um.
#Total wire length on LAYER M7 = 278 um.
#Total wire length on LAYER M8 = 176 um.
#Total number of vias = 26960
#Total number of multi-cut vias = 348 (  1.3%)
#Total number of single cut vias = 26612 ( 98.7%)
#Up-Via Summary (total 26960):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       15394 ( 97.9%)       324 (  2.1%)      15718
#  Metal 2        9615 (100.0%)         0 (  0.0%)       9615
#  Metal 3        1449 (100.0%)         0 (  0.0%)       1449
#  Metal 4          95 (100.0%)         0 (  0.0%)         95
#  Metal 5           8 ( 25.0%)        24 ( 75.0%)         32
#  Metal 6          31 (100.0%)         0 (  0.0%)         31
#  Metal 7          20 (100.0%)         0 (  0.0%)         20
#-----------------------------------------------------------
#                26612 ( 98.7%)       348 (  1.3%)      26960 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:30
#Elapsed time = 00:00:08
#Increased memory = -2.20 (MB)
#Total memory = 1164.43 (MB)
#Peak memory = 1624.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1166.19 (MB), peak = 1624.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 48001 um.
#Total half perimeter of net bounding box = 53170 um.
#Total wire length on LAYER M1 = 484 um.
#Total wire length on LAYER M2 = 19113 um.
#Total wire length on LAYER M3 = 21050 um.
#Total wire length on LAYER M4 = 6451 um.
#Total wire length on LAYER M5 = 416 um.
#Total wire length on LAYER M6 = 32 um.
#Total wire length on LAYER M7 = 278 um.
#Total wire length on LAYER M8 = 176 um.
#Total number of vias = 26960
#Total number of multi-cut vias = 348 (  1.3%)
#Total number of single cut vias = 26612 ( 98.7%)
#Up-Via Summary (total 26960):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       15394 ( 97.9%)       324 (  2.1%)      15718
#  Metal 2        9615 (100.0%)         0 (  0.0%)       9615
#  Metal 3        1449 (100.0%)         0 (  0.0%)       1449
#  Metal 4          95 (100.0%)         0 (  0.0%)         95
#  Metal 5           8 ( 25.0%)        24 ( 75.0%)         32
#  Metal 6          31 (100.0%)         0 (  0.0%)         31
#  Metal 7          20 (100.0%)         0 (  0.0%)         20
#-----------------------------------------------------------
#                26612 ( 98.7%)       348 (  1.3%)      26960 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Apr 29 22:10:08 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.21 (MB), peak = 1624.61 (MB)
#
#Start Post Route Wire Spread.
#Done with 686 horizontal wires in 1 hboxes and 357 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 48422 um.
#Total half perimeter of net bounding box = 53170 um.
#Total wire length on LAYER M1 = 484 um.
#Total wire length on LAYER M2 = 19176 um.
#Total wire length on LAYER M3 = 21332 um.
#Total wire length on LAYER M4 = 6519 um.
#Total wire length on LAYER M5 = 418 um.
#Total wire length on LAYER M6 = 32 um.
#Total wire length on LAYER M7 = 279 um.
#Total wire length on LAYER M8 = 181 um.
#Total number of vias = 26960
#Total number of multi-cut vias = 348 (  1.3%)
#Total number of single cut vias = 26612 ( 98.7%)
#Up-Via Summary (total 26960):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       15394 ( 97.9%)       324 (  2.1%)      15718
#  Metal 2        9615 (100.0%)         0 (  0.0%)       9615
#  Metal 3        1449 (100.0%)         0 (  0.0%)       1449
#  Metal 4          95 (100.0%)         0 (  0.0%)         95
#  Metal 5           8 ( 25.0%)        24 ( 75.0%)         32
#  Metal 6          31 (100.0%)         0 (  0.0%)         31
#  Metal 7          20 (100.0%)         0 (  0.0%)         20
#-----------------------------------------------------------
#                26612 ( 98.7%)       348 (  1.3%)      26960 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.21 (MB), peak = 1624.61 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 48422 um.
#Total half perimeter of net bounding box = 53170 um.
#Total wire length on LAYER M1 = 484 um.
#Total wire length on LAYER M2 = 19176 um.
#Total wire length on LAYER M3 = 21332 um.
#Total wire length on LAYER M4 = 6519 um.
#Total wire length on LAYER M5 = 418 um.
#Total wire length on LAYER M6 = 32 um.
#Total wire length on LAYER M7 = 279 um.
#Total wire length on LAYER M8 = 181 um.
#Total number of vias = 26960
#Total number of multi-cut vias = 348 (  1.3%)
#Total number of single cut vias = 26612 ( 98.7%)
#Up-Via Summary (total 26960):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       15394 ( 97.9%)       324 (  2.1%)      15718
#  Metal 2        9615 (100.0%)         0 (  0.0%)       9615
#  Metal 3        1449 (100.0%)         0 (  0.0%)       1449
#  Metal 4          95 (100.0%)         0 (  0.0%)         95
#  Metal 5           8 ( 25.0%)        24 ( 75.0%)         32
#  Metal 6          31 (100.0%)         0 (  0.0%)         31
#  Metal 7          20 (100.0%)         0 (  0.0%)         20
#-----------------------------------------------------------
#                26612 ( 98.7%)       348 (  1.3%)      26960 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1455.80 (MB), peak = 1624.61 (MB)
#CELL_VIEW Subsystem,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1219.15 (MB), peak = 1624.61 (MB)
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1168.59 (MB), peak = 1624.61 (MB)
#CELL_VIEW Subsystem,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 48422 um.
#Total half perimeter of net bounding box = 53170 um.
#Total wire length on LAYER M1 = 484 um.
#Total wire length on LAYER M2 = 19176 um.
#Total wire length on LAYER M3 = 21332 um.
#Total wire length on LAYER M4 = 6519 um.
#Total wire length on LAYER M5 = 418 um.
#Total wire length on LAYER M6 = 32 um.
#Total wire length on LAYER M7 = 279 um.
#Total wire length on LAYER M8 = 181 um.
#Total number of vias = 26960
#Total number of multi-cut vias = 16275 ( 60.4%)
#Total number of single cut vias = 10685 ( 39.6%)
#Up-Via Summary (total 26960):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10647 ( 67.7%)      5071 ( 32.3%)      15718
#  Metal 2          38 (  0.4%)      9577 ( 99.6%)       9615
#  Metal 3           0 (  0.0%)      1449 (100.0%)       1449
#  Metal 4           0 (  0.0%)        95 (100.0%)         95
#  Metal 5           0 (  0.0%)        32 (100.0%)         32
#  Metal 6           0 (  0.0%)        31 (100.0%)         31
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                10685 ( 39.6%)     16275 ( 60.4%)      26960 
#
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:12
#Increased memory = 0.22 (MB)
#Total memory = 1166.86 (MB)
#Peak memory = 1624.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:15
#Increased memory = -132.54 (MB)
#Total memory = 1156.49 (MB)
#Peak memory = 1624.61 (MB)
#Number of warnings = 0
#Total number of warnings = 73
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 29 22:10:11 2022
#
#routeDesign: cpu time = 00:01:02, elapsed time = 00:00:19, memory = 1156.49 (MB), peak = 1624.61 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setDelayCalMode -reset -siMode
<CMD> optDesign -postRoute -setup -hold -prefix postRoute -expandedViews
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1767.3M, totSessionCpu=0:24:11 **
#Created 824 library cell signatures
#Created 5687 NETS and 0 SPECIALNETS signatures
#Created 5485 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.70 (MB), peak = 1624.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.71 (MB), peak = 1624.61 (MB)
Begin checking placement ... (start mem=1767.3M, init mem=1767.3M)
*info: Placed = 5484           (Fixed = 3)
*info: Unplaced = 0           
Placement Density:92.46%(18277/19768)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1767.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Opt: RC extraction mode changed to 'detail'
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 5484

Instance distribution across the VT partitions:

 LVT : inst = 3735 (68.1%), cells = 334 (41%)
   Lib tcbn65gplustc        : inst = 3735 (68.1%)

 HVT : inst = 1748 (31.9%), cells = 458 (56%)
   Lib tcbn65gplustc        : inst = 1748 (31.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'Subsystem' of instances=5484 and nets=5687 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/Subsystem_2833_xyPffE.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1759.3M)
Extracted 10.0032% (CPU Time= 0:00:00.1  MEM= 1803.3M)
Extracted 20.0035% (CPU Time= 0:00:00.2  MEM= 1803.3M)
Extracted 30.0038% (CPU Time= 0:00:00.2  MEM= 1803.3M)
Extracted 40.004% (CPU Time= 0:00:00.2  MEM= 1803.3M)
Extracted 50.0043% (CPU Time= 0:00:00.2  MEM= 1803.3M)
Extracted 60.0046% (CPU Time= 0:00:00.2  MEM= 1803.3M)
Extracted 70.0049% (CPU Time= 0:00:00.2  MEM= 1803.3M)
Extracted 80.0052% (CPU Time= 0:00:00.3  MEM= 1803.3M)
Extracted 90.0055% (CPU Time= 0:00:00.3  MEM= 1803.3M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1803.3M)
Number of Extracted Resistors     : 66088
Number of Extracted Ground Cap.   : 67099
Number of Extracted Coupling Cap. : 90148
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1775.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1783.262M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
End delay calculation. (MEM=302.598 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 302.6M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:04.6 mem=302.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:04.6 mem=302.6M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5687,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2291.04 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2291.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5687,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2267.09 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2267.1M) ***
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:24:17 mem=2267.1M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.524  | -1.524  | -0.478  |
|           TNS (ns):|-120.289 |-117.377 | -2.912  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.455%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1786.1M, totSessionCpu=0:24:17 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
**INFO: Start fixing DRV (Mem = 1852.91M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.52 |          0|          0|          0|  92.46  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.52 |          0|          0|          0|  92.46  |   0:00:00.0|    2693.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2693.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 1951.0M, totSessionCpu=0:24:20 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1951.00M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1951.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.524  | -1.524  | -0.478  |
|           TNS (ns):|-120.289 |-117.377 | -2.912  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.455%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:07, mem = 1936.2M, totSessionCpu=0:24:20 **
*** Timing NOT met, worst failing slack is -1.524
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*info: 19 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.524 TNS Slack -120.289 Density 92.46
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.524|   -1.524|-117.377| -120.289|    92.46%|   0:00:00.0| 2562.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.523|   -1.523|-117.328| -120.241|    92.95%|   0:00:02.0| 2562.0M|   WC_VIEW|  default| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/CP                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.523|   -1.523|-117.328| -120.241|    92.97%|   0:00:00.0| 2596.0M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:02.0 mem=2596.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.478|   -1.523|  -2.912| -120.241|    92.97%|   0:00:00.0| 2596.0M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.445|   -1.523|  -2.879| -120.213|    92.96%|   0:00:00.0| 2596.0M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2596.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.0 real=0:00:02.0 mem=2596.0M) ***
** GigaOpt Optimizer WNS Slack -1.523 TNS Slack -120.213 Density 92.96
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 2 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 19 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:10.1 real=0:00:02.0 mem=2596.0M) ***
*** Starting refinePlace (0:24:34 mem=2386.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5495 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.854%
Move report: Detail placement moves 681 insts, mean move: 0.45 um, max move: 3.60 um
	Max move on inst (FE_OCPC568_FE_RN_43): (0.00, 102.60) --> (0.00, 99.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2386.6MB
Summary Report:
Instances move: 681 (out of 5492 movable)
Mean displacement: 0.45 um
Max displacement: 3.60 um (Instance: FE_OCPC568_FE_RN_43) (0, 102.6) -> (0, 99)
	Length: 17 sites, height: 1 rows, site name: core, cell type: INVD12
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2386.6MB
*** Finished refinePlace (0:24:34 mem=2386.6M) ***
Density distribution unevenness ratio = 1.820%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 87, Num usable cells 737
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 87, Num usable cells 737
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*info: 19 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.523 TNS Slack -120.213 Density 92.96
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.523|   -1.523|-117.334| -120.213|    92.96%|   0:00:00.0| 2563.6M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.523|   -1.523|-117.367| -120.247|    92.97%|   0:00:00.0| 2570.4M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Integrator_gain_0_99_Delay_out1 |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -1.523|   -1.523|-117.367| -120.247|    92.97%|   0:00:01.0| 2570.4M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_14_/D             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.527|   -1.527|-112.833| -115.948|    92.97%|   0:00:00.0| 2600.6M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_9_/D              |
|  -1.527|   -1.527|-112.833| -115.948|    92.97%|   0:00:01.0| 2603.4M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_1_/D              |
|  -1.527|   -1.527|-112.833| -115.948|    92.97%|   0:00:00.0| 2603.4M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay1_out1_reg_1_/D              |
|  -1.523|   -1.523|-112.691| -115.806|    92.97%|   0:00:00.0| 2603.4M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_11_/D                          |
|  -1.523|   -1.523|-112.691| -115.806|    92.97%|   0:00:00.0| 2603.4M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_u_Step_Size_Adaptor1_Delay1_out1_ |
|        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.523|   -1.523|-112.691| -115.806|    92.97%|   0:00:00.0| 2603.4M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:02.0 mem=2603.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.680|   -1.523|  -3.115| -115.806|    92.97%|   0:00:00.0| 2603.4M|   WC_VIEW|  default| Out2[1]                                            |
|  -0.680|   -1.523|  -3.115| -115.806|    92.97%|   0:00:00.0| 2603.4M|   WC_VIEW|  default| Out2[1]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2603.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:02.0 mem=2603.4M) ***
** GigaOpt Optimizer WNS Slack -1.523 TNS Slack -115.806 Density 92.97
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 30 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.9 real=0:00:02.0 mem=2603.4M) ***
*** Starting refinePlace (0:24:43 mem=2393.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5506 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.805%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2393.9MB
Summary Report:
Instances move: 0 (out of 5503 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2393.9MB
*** Finished refinePlace (0:24:43 mem=2393.9M) ***
Density distribution unevenness ratio = 1.805%
End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.523  | -1.523  | -0.681  |
|           TNS (ns):|-115.806 |-112.691 | -3.115  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.151%
Total number of glitch violations: 0
------------------------------------------------------------
Info: 30 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.11MB/1348.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.11MB/1348.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.11MB/1348.11MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT)
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 10%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 20%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 30%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 40%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 50%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 60%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 70%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 80%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 90%

Finished Levelizing
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT)

Starting Activity Propagation
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT)
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 10%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 20%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.11MB/1348.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT)
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 10%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 20%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 30%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 40%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 50%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 60%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 70%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 80%
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT): 90%

Finished Calculating power
2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1350.32MB/1350.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1350.32MB/1350.32MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1350.32MB/1350.32MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:10:32 (2022-Apr-30 05:10:32 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Subsystem
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      113.78008945 	   49.4644%
Total Switching Power:     116.11676014 	   50.4802%
Total Leakage Power:         0.12733283 	    0.0554%
Total Power:               230.02418265
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.66        1.33    0.008712       20.99       9.127
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06   6.651e-07
Combinational                      90.01       110.6      0.1173       200.7       87.26
Clock (Combinational)              4.118       4.188    0.001336       8.308       3.612
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              113.8       116.1      0.1273         230         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      113.8       116.1      0.1273         230         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.118       4.188    0.001336       8.308       3.612
-----------------------------------------------------------------------------------------
Total                              4.118       4.188    0.001336       8.308       3.612
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_2 (CKBD16): 	     1.975
* 		Highest Leakage Power:               FE_RC_229_0 (ND3D8): 	 0.0001468
* 		Total Cap: 	3.57652e-11 F
* 		Total instances in design:  5506
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1350.32MB/1350.32MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.523  TNS Slack -115.806 Density 93.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.15%|        -|  -1.523|-115.806|   0:00:00.0| 2778.0M|
Info: Power reclaim will skip 281 instances with hold cells
|    93.15%|        1|  -1.523|-115.806|   0:00:03.0| 2778.0M|
|    93.15%|        0|  -1.523|-115.806|   0:00:00.0| 2778.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.523  TNS Slack -115.806 Density 93.15
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 30 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Starting refinePlace (0:24:49 mem=2551.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5506 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.805%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2551.0MB
Summary Report:
Instances move: 0 (out of 5503 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2551.0MB
*** Finished refinePlace (0:24:49 mem=2551.0M) ***
Density distribution unevenness ratio = 1.805%
Checking setup slack degradation ...
Info: 30 clock nets excluded from IPO operation.
Info: 30 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.523|   -1.523|-115.806| -115.806|    93.15%|   0:00:00.0| 2758.9M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2758.9M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2758.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 30 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1432.40MB/1432.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1432.40MB/1432.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1432.40MB/1432.40MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT)
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 10%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 20%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 30%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 40%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 50%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 60%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 70%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 80%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 90%

Finished Levelizing
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT)

Starting Activity Propagation
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT)
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 10%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 20%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1432.40MB/1432.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT)
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 10%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 20%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 30%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 40%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 50%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 60%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 70%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 80%
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT): 90%

Finished Calculating power
2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.16MB/1441.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.16MB/1441.16MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.16MB/1441.16MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-29 22:10:40 (2022-Apr-30 05:10:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Subsystem
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260csp22/public/data/libraries/lib/tcbn65gplustc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      113.77977750 	   49.4644%
Total Switching Power:     116.11626014 	   50.4802%
Total Leakage Power:         0.12733083 	    0.0554%
Total Power:               230.02336871
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.66        1.33    0.008712       20.99       9.127
Macro                                  0           0           0           0           0
IO                                     0           0    1.53e-06    1.53e-06   6.651e-07
Combinational                      90.01       110.6      0.1173       200.7       87.26
Clock (Combinational)              4.118       4.188    0.001336       8.308       3.612
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              113.8       116.1      0.1273         230         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                     1      113.8       116.1      0.1273         230         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.118       4.188    0.001336       8.308       3.612
-----------------------------------------------------------------------------------------
Total                              4.118       4.188    0.001336       8.308       3.612
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_2 (CKBD16): 	     1.975
* 		Highest Leakage Power:               FE_RC_229_0 (ND3D8): 	 0.0001468
* 		Total Cap: 	3.57648e-11 F
* 		Total instances in design:  5506
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1441.16MB/1441.16MB)

*** Finished Leakage Power Optimization (cpu=0:00:09, real=0:00:08, mem=1899.25M, totSessionCpu=0:24:52).
*** Starting refinePlace (0:24:52 mem=1899.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5506 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.805%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1899.2MB
Summary Report:
Instances move: 0 (out of 5503 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1899.2MB
*** Finished refinePlace (0:24:52 mem=1899.2M) ***
Density distribution unevenness ratio = 1.805%
GigaOpt Hold Optimizer is used
**INFO: Num dontuse cells 86, Num usable cells 738
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 86, Num usable cells 738
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:24:52 mem=1893.2M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5709,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=399.895 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 399.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5709,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=366.398 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 366.4M) ***
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:00:06.7 mem=366.4M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:00:06.7 mem=366.4M ***
Done building hold timer [3724 node(s), 4489 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:00:07.0 mem=374.4M ***
Timing Data dump into file /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/coe_eosdata_IgBPyv/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:24:54 mem=1893.2M ***
Loading timing data from /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/coe_eosdata_IgBPyv/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.523  | -1.523  | -0.681  |
|           TNS (ns):|-115.806 |-112.691 | -3.115  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.155  | -0.155  |  0.000  |
|           TNS (ns):| -2.752  | -2.752  |  0.000  |
|    Violating Paths:|   21    |   21    |    0    |
|          All Paths:|   112   |   112   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.151%
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 23.1 ps, libStdDelay = 9.3 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:44, real = 0:00:32, mem = 1897.2M, totSessionCpu=0:24:56 **
*info: Run optDesign holdfix with 8 threads.
Info: 30 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:24:56 mem=2589.8M density=93.151% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.155|    -2.75|      21|          0|       0(     0)|    93.15%|   0:00:03.0|  2621.8M|
|   1|  -0.155|    -2.75|      21|          0|       0(     0)|    93.15%|   0:00:03.0|  2621.8M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.155|    -2.75|      21|          0|       0(     0)|    93.15%|   0:00:03.0|  2621.8M|
|   1|  -0.155|    -2.75|      21|          0|       0(     0)|    93.15%|   0:00:03.0|  2623.8M|
+-----------------------------------------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.155|    -2.75|      21|          0|       0(     0)|    93.15%|   0:00:03.0|  2623.8M|
|   1|  -0.120|    -2.01|      21|         23|       0(     0)|    93.32%|   0:00:03.0|  2625.6M|
|   2|  -0.118|    -1.31|      20|         20|       0(     0)|    93.49%|   0:00:04.0|  2625.6M|
|   3|  -0.118|    -0.67|      17|         18|       0(     0)|    93.66%|   0:00:04.0|  2625.6M|
|   4|  -0.118|    -0.25|       7|         14|       0(     0)|    93.78%|   0:00:04.0|  2625.6M|
|   5|  -0.118|    -0.12|       1|          3|       0(     0)|    93.80%|   0:00:04.0|  2625.6M|
|   6|  -0.118|    -0.12|       1|          0|       0(     0)|    93.80%|   0:00:04.0|  2625.6M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 78 cells added for Phase II

*** Finished Core Fixing (fixHold) cpu=0:00:10.5 real=0:00:04.0 totSessionCpu=0:25:03 mem=2625.6M density=93.803% ***
*info:
*info: Added a total of 78 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           25 cells of type 'BUFFD1' used
*info:           18 cells of type 'CKBD1' used
*info:            9 cells of type 'BUFFD0' used
*info:            7 cells of type 'CKBD0' used
*info:           14 cells of type 'BUFFD2' used
*info:            1 cell  of type 'CKBD2' used
*info:            2 cells of type 'CKBD3' used
*info:            2 cells of type 'BUFFD4' used
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 434 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   399 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    35 net(s): Could not be fixed because of small ROI in the move tried.

Resizing failure reasons
------------------------------------------------
*info:    64 net(s): Could not be fixed because of no legal loc.
*info:   270 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    79 net(s): Could not be fixed because of hold slack degradation.
*info:     9 net(s): Could not be fixed because of no valid cell for resizing.
*info:    11 net(s): Could not be fixed because all the cells are filtered.

*** Finish Post Route Hold Fixing (cpu=0:00:10.5 real=0:00:04.0 totSessionCpu=0:25:03 mem=2625.6M density=93.803%) ***
*** Starting refinePlace (0:25:03 mem=2416.1M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5584 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.780%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2416.1MB
Summary Report:
Instances move: 0 (out of 5581 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2416.1MB
*** Finished refinePlace (0:25:03 mem=2416.1M) ***
Density distribution unevenness ratio = 1.780%
Default Rule : ""
Non Default Rules :
Worst Slack : -1.523 ns
Total 0 nets layer assigned (1.1).
GigaOpt: setting up router preferences
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 48 (0.8%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.523 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 57 (1.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.523  | -1.523  | -0.681  |
|           TNS (ns):|-119.114 |-115.999 | -3.115  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.803%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:36, mem = 1845.1M, totSessionCpu=0:25:06 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Apr 29 22:10:48 2022
#
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2619 connects to NET FE_RN_165 at location ( 99.900 71.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC655_n1321 connects to NET FE_OCPN655_n1321 at location ( 113.300 116.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN655_n1321 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC652_FE_OFN109_n2011 connects to NET FE_OCPN652_FE_OFN109_n2011 at location ( 75.100 119.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN652_FE_OFN109_n2011 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC651_DP_OP_97J1_124_3193_n306 connects to NET FE_OCPN651_DP_OP_97J1_124_3193_n306 at location ( 78.100 70.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN651_DP_OP_97J1_124_3193_n306 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC642_n1499 connects to NET FE_OCPN642_n1499 at location ( 54.100 119.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN642_n1499 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2151 connects to NET FE_RN_163 at location ( 41.100 137.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U986_dup connects to NET FE_RN_162 at location ( 61.100 44.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST FE_RC_874_0 connects to NET FE_RN_405_0 at location ( 47.700 51.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_405_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OCPC636_n2175 connects to NET FE_RN_161 at location ( 32.700 126.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U790_dup connects to NET FE_RN_161 at location ( 5.900 105.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST U2207 connects to NET FE_OCPN639_n592 at location ( 47.900 116.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN639_n592 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST FE_RC_869_0 connects to NET FE_RN_404_0 at location ( 116.300 109.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_404_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC636_n2175 connects to NET FE_OCPN636_n2175 at location ( 33.300 127.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN636_n2175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OCPC228_n1460 connects to NET FE_RN_156 at location ( 38.900 44.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2956 connects to NET FE_RN_156 at location ( 38.100 44.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U1282 connects to NET FE_RN_156 at location ( 29.500 47.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_156 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2945 connects to NET FE_OCPN622_FE_RN_34 at location ( 51.900 71.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN622_FE_RN_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_RC_868_0 connects to NET FE_RN_402_0 at location ( 24.100 105.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_402_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_RC_808_0_dup connects to NET FE_RN_153 at location ( 31.900 79.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U2680_dup connects to NET FE_RN_150 at location ( 14.900 51.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET FE_OCPN611_n283 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OCPN610_n1539 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OCPN608_n1539 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 100 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 780
#  Number of instances deleted (including moved) = 680
#  Number of instances resized = 80
#  Number of instances with same cell size swap = 3
#  Number of instances with different orientation = 2
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 1542
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 1.000] has 5785 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#57/5760 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1279.06 (MB), peak = 1624.61 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.430 80.315 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.930 105.490 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.470 117.710 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.470 114.110 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.530 110.510 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.070 70.910 ) on M1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.200 117.810 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 87.870 114.110 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 88.990 110.610 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 94.990 114.210 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 93.870 116.290 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 97.070 117.710 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 102.400 116.190 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.470 114.110 ) on M1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 59.250 71.105 ) on M1 for NET DP_OP_97J1_124_3193_n10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 125.105 108.790 ) on M1 for NET DP_OP_97J1_124_3193_n1220. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 129.680 108.900 ) on M1 for NET DP_OP_97J1_124_3193_n1230. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.720 103.500 ) on M1 for NET DP_OP_97J1_124_3193_n1350. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 131.780 101.700 ) on M1 for NET DP_OP_97J1_124_3193_n1350. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 60.725 62.110 ) on M1 for NET DP_OP_97J1_124_3193_n14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n1220. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET n573. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#1457 routed nets are extracted.
#    1218 (21.05%) extracted nets are partially routed.
#4239 routed nets are imported.
#64 (1.11%) nets are without wires.
#27 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5787.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1218
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 29 22:10:49 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 29 22:10:49 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         701           0        2209    98.60%
#  Metal 2        V         704           0        2209     0.00%
#  Metal 3        H         701           0        2209     0.00%
#  Metal 4        V         704           0        2209     0.00%
#  Metal 5        H         701           0        2209     0.00%
#  Metal 6        V         704           0        2209     0.00%
#  Metal 7        H         175           0        2209     0.00%
#  Metal 8        V         175           0        2209     0.00%
#  --------------------------------------------------------------
#  Total                   4565       0.00%  17672    12.32%
#
#  31 nets (0.54%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.10 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.15 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.15 (MB), peak = 1624.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 5760.
#Total number of nets in the design = 5787.
#
#1282 routable nets have only global wires.
#4478 routable nets have only detail routed wires.
#27 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 23                  4            1255  
#-------------------------------------------------------------------
#        Total                 23                  4            1255  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 31                  6            5723  
#-------------------------------------------------------------------
#        Total                 31                  6            5723  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      1(0.05%)      1(0.05%)   (0.09%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.01%)      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50252 um.
#Total half perimeter of net bounding box = 55301 um.
#Total wire length on LAYER M1 = 464 um.
#Total wire length on LAYER M2 = 19556 um.
#Total wire length on LAYER M3 = 22431 um.
#Total wire length on LAYER M4 = 6887 um.
#Total wire length on LAYER M5 = 418 um.
#Total wire length on LAYER M6 = 32 um.
#Total wire length on LAYER M7 = 282 um.
#Total wire length on LAYER M8 = 181 um.
#Total number of vias = 27139
#Total number of multi-cut vias = 15873 ( 58.5%)
#Total number of single cut vias = 11266 ( 41.5%)
#Up-Via Summary (total 27139):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10813 ( 68.9%)      4872 ( 31.1%)      15685
#  Metal 2         386 (  4.0%)      9381 ( 96.0%)       9767
#  Metal 3          64 (  4.2%)      1442 ( 95.8%)       1506
#  Metal 4           1 (  1.0%)        95 ( 99.0%)         96
#  Metal 5           1 (  3.0%)        32 ( 97.0%)         33
#  Metal 6           1 (  3.1%)        31 ( 96.9%)         32
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                11266 ( 41.5%)     15873 ( 58.5%)      27139 
#
#Total number of involved priority nets 22
#Maximum src to sink distance for priority net 149.5
#Average of max src_to_sink distance for priority net 25.5
#Average of ave src_to_sink distance for priority net 21.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.15 (MB), peak = 1624.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.23 (MB), peak = 1624.61 (MB)
#Start Track Assignment.
#Done with 195 horizontal wires in 1 hboxes and 179 vertical wires in 1 hboxes.
#Done with 15 horizontal wires in 1 hboxes and 24 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50460 um.
#Total half perimeter of net bounding box = 55301 um.
#Total wire length on LAYER M1 = 547 um.
#Total wire length on LAYER M2 = 19581 um.
#Total wire length on LAYER M3 = 22532 um.
#Total wire length on LAYER M4 = 6886 um.
#Total wire length on LAYER M5 = 418 um.
#Total wire length on LAYER M6 = 32 um.
#Total wire length on LAYER M7 = 282 um.
#Total wire length on LAYER M8 = 181 um.
#Total number of vias = 27113
#Total number of multi-cut vias = 15873 ( 58.5%)
#Total number of single cut vias = 11240 ( 41.5%)
#Up-Via Summary (total 27113):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10801 ( 68.9%)      4872 ( 31.1%)      15673
#  Metal 2         373 (  3.8%)      9381 ( 96.2%)       9754
#  Metal 3          63 (  4.2%)      1442 ( 95.8%)       1505
#  Metal 4           1 (  1.0%)        95 ( 99.0%)         96
#  Metal 5           1 (  3.0%)        32 ( 97.0%)         33
#  Metal 6           1 (  3.1%)        31 ( 96.9%)         32
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                11240 ( 41.5%)     15873 ( 58.5%)      27113 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.37 (MB), peak = 1624.61 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.39 (MB)
#Total memory = 1279.37 (MB)
#Peak memory = 1624.61 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.1% of the total area was rechecked for DRC, and 75.0% required routing.
#    number of violations = 106
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   PinAcc   MinStp   CutSpc   Others   Totals
#	M1           26        5       13        4       19       11        3       81
#	M2           11       10        4        0        0        0        0       25
#	Totals       37       15       17        4       19       11        3      106
#862 out of 5584 instances need to be verified(marked ipoed).
#68.7% of the total area is being checked for drcs
#68.7% of the total area was checked
#    number of violations = 555
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   PinAcc   MinStp   CutSpc   Others   Totals
#	M1          168       31      127      131       54       11        4      526
#	M2           13       11        5        0        0        0        0       29
#	Totals      181       42      132      131       54       11        4      555
#cpu time = 00:00:15, elapsed time = 00:00:04, memory = 1481.94 (MB), peak = 1624.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   PinAcc   MinStp   CutSpc   Totals
#	M1            2        3        1        1        1        8
#	M2            1        7        0        0        0        8
#	Totals        3       10        1        1        1       16
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1395.53 (MB), peak = 1624.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            2        2        0        0        4
#	M2            1        1        2        1        5
#	Totals        3        3        2        1        9
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1409.69 (MB), peak = 1624.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.30 (MB), peak = 1624.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50311 um.
#Total half perimeter of net bounding box = 55301 um.
#Total wire length on LAYER M1 = 465 um.
#Total wire length on LAYER M2 = 19750 um.
#Total wire length on LAYER M3 = 22453 um.
#Total wire length on LAYER M4 = 6775 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 177 um.
#Total number of vias = 27676
#Total number of multi-cut vias = 12736 ( 46.0%)
#Total number of single cut vias = 14940 ( 54.0%)
#Up-Via Summary (total 27676):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11953 ( 75.0%)      3982 ( 25.0%)      15935
#  Metal 2        2601 ( 25.7%)      7513 ( 74.3%)      10114
#  Metal 3         347 ( 23.7%)      1116 ( 76.3%)       1463
#  Metal 4          18 ( 20.5%)        70 ( 79.5%)         88
#  Metal 5           3 ( 10.7%)        25 ( 89.3%)         28
#  Metal 6          13 ( 46.4%)        15 ( 53.6%)         28
#  Metal 7           5 ( 25.0%)        15 ( 75.0%)         20
#-----------------------------------------------------------
#                14940 ( 54.0%)     12736 ( 46.0%)      27676 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:23
#Elapsed time = 00:00:06
#Increased memory = 1.92 (MB)
#Total memory = 1281.29 (MB)
#Peak memory = 1624.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1283.01 (MB), peak = 1624.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50311 um.
#Total half perimeter of net bounding box = 55301 um.
#Total wire length on LAYER M1 = 465 um.
#Total wire length on LAYER M2 = 19750 um.
#Total wire length on LAYER M3 = 22453 um.
#Total wire length on LAYER M4 = 6775 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 177 um.
#Total number of vias = 27676
#Total number of multi-cut vias = 12736 ( 46.0%)
#Total number of single cut vias = 14940 ( 54.0%)
#Up-Via Summary (total 27676):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11953 ( 75.0%)      3982 ( 25.0%)      15935
#  Metal 2        2601 ( 25.7%)      7513 ( 74.3%)      10114
#  Metal 3         347 ( 23.7%)      1116 ( 76.3%)       1463
#  Metal 4          18 ( 20.5%)        70 ( 79.5%)         88
#  Metal 5           3 ( 10.7%)        25 ( 89.3%)         28
#  Metal 6          13 ( 46.4%)        15 ( 53.6%)         28
#  Metal 7           5 ( 25.0%)        15 ( 75.0%)         20
#-----------------------------------------------------------
#                14940 ( 54.0%)     12736 ( 46.0%)      27676 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Apr 29 22:10:56 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.03 (MB), peak = 1624.61 (MB)
#
#Start Post Route Wire Spread.
#Done with 426 horizontal wires in 1 hboxes and 234 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50549 um.
#Total half perimeter of net bounding box = 55301 um.
#Total wire length on LAYER M1 = 465 um.
#Total wire length on LAYER M2 = 19800 um.
#Total wire length on LAYER M3 = 22611 um.
#Total wire length on LAYER M4 = 6803 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27676
#Total number of multi-cut vias = 12736 ( 46.0%)
#Total number of single cut vias = 14940 ( 54.0%)
#Up-Via Summary (total 27676):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11953 ( 75.0%)      3982 ( 25.0%)      15935
#  Metal 2        2601 ( 25.7%)      7513 ( 74.3%)      10114
#  Metal 3         347 ( 23.7%)      1116 ( 76.3%)       1463
#  Metal 4          18 ( 20.5%)        70 ( 79.5%)         88
#  Metal 5           3 ( 10.7%)        25 ( 89.3%)         28
#  Metal 6          13 ( 46.4%)        15 ( 53.6%)         28
#  Metal 7           5 ( 25.0%)        15 ( 75.0%)         20
#-----------------------------------------------------------
#                14940 ( 54.0%)     12736 ( 46.0%)      27676 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.00 (MB), peak = 1624.61 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50549 um.
#Total half perimeter of net bounding box = 55301 um.
#Total wire length on LAYER M1 = 465 um.
#Total wire length on LAYER M2 = 19800 um.
#Total wire length on LAYER M3 = 22611 um.
#Total wire length on LAYER M4 = 6803 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27676
#Total number of multi-cut vias = 12736 ( 46.0%)
#Total number of single cut vias = 14940 ( 54.0%)
#Up-Via Summary (total 27676):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11953 ( 75.0%)      3982 ( 25.0%)      15935
#  Metal 2        2601 ( 25.7%)      7513 ( 74.3%)      10114
#  Metal 3         347 ( 23.7%)      1116 ( 76.3%)       1463
#  Metal 4          18 ( 20.5%)        70 ( 79.5%)         88
#  Metal 5           3 ( 10.7%)        25 ( 89.3%)         28
#  Metal 6          13 ( 46.4%)        15 ( 53.6%)         28
#  Metal 7           5 ( 25.0%)        15 ( 75.0%)         20
#-----------------------------------------------------------
#                14940 ( 54.0%)     12736 ( 46.0%)      27676 
#
#
#Start Post Route via swapping..
#75.79% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1318.62 (MB), peak = 1624.61 (MB)
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1284.03 (MB), peak = 1624.61 (MB)
#CELL_VIEW Subsystem,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50549 um.
#Total half perimeter of net bounding box = 55301 um.
#Total wire length on LAYER M1 = 465 um.
#Total wire length on LAYER M2 = 19800 um.
#Total wire length on LAYER M3 = 22611 um.
#Total wire length on LAYER M4 = 6803 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27676
#Total number of multi-cut vias = 16700 ( 60.3%)
#Total number of single cut vias = 10976 ( 39.7%)
#Up-Via Summary (total 27676):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10880 ( 68.3%)      5055 ( 31.7%)      15935
#  Metal 2          96 (  0.9%)     10018 ( 99.1%)      10114
#  Metal 3           0 (  0.0%)      1463 (100.0%)       1463
#  Metal 4           0 (  0.0%)        88 (100.0%)         88
#  Metal 5           0 (  0.0%)        28 (100.0%)         28
#  Metal 6           0 (  0.0%)        28 (100.0%)         28
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                10976 ( 39.7%)     16700 ( 60.3%)      27676 
#
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:09
#Increased memory = 2.93 (MB)
#Total memory = 1282.30 (MB)
#Peak memory = 1624.61 (MB)
#Updating routing design signature
#Created 824 library cell signatures
#Created 5787 NETS and 0 SPECIALNETS signatures
#Created 5585 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.30 (MB), peak = 1624.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.30 (MB), peak = 1624.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:10
#Increased memory = -40.71 (MB)
#Total memory = 1250.94 (MB)
#Peak memory = 1624.61 (MB)
#Number of warnings = 65
#Total number of warnings = 139
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 29 22:10:58 2022
#
**optDesign ... cpu = 0:01:24, real = 0:00:46, mem = 1814.9M, totSessionCpu=0:25:36 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'Subsystem' of instances=5584 and nets=5787 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/Subsystem_2833_xyPffE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1814.9M)
Extracted 10.0044% (CPU Time= 0:00:00.2  MEM= 1842.9M)
Extracted 20.0033% (CPU Time= 0:00:00.2  MEM= 1842.9M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 1842.9M)
Extracted 40.0038% (CPU Time= 0:00:00.2  MEM= 1842.9M)
Extracted 50.0055% (CPU Time= 0:00:00.2  MEM= 1842.9M)
Extracted 60.0044% (CPU Time= 0:00:00.3  MEM= 1842.9M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 1842.9M)
Extracted 80.0049% (CPU Time= 0:00:00.3  MEM= 1842.9M)
Extracted 90.0038% (CPU Time= 0:00:00.4  MEM= 1842.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1842.9M)
Number of Extracted Resistors     : 69078
Number of Extracted Ground Cap.   : 69966
Number of Extracted Coupling Cap. : 95596
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1830.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1834.902M)
**optDesign ... cpu = 0:01:25, real = 0:00:47, mem = 1812.9M, totSessionCpu=0:25:36 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 5787,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2387.36 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2387.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5787,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2363.41 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2363.4M) ***
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:25:39 mem=2363.4M)
**optDesign ... cpu = 0:01:28, real = 0:00:48, mem = 1878.9M, totSessionCpu=0:25:39 **
*** Timing NOT met, worst failing slack is -1.534
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 30 clock nets excluded from IPO operation.
*info: 30 clock nets excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.534 TNS Slack -119.573 Density 93.80
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.534|   -1.534|-116.482| -119.573|    93.80%|   0:00:00.0| 2728.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
|  -1.534|   -1.534|-116.482| -119.573|    93.80%|   0:00:00.0| 2728.7M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_14_/D             |
|  -1.534|   -1.534|-116.482| -119.573|    93.80%|   0:00:00.0| 2728.7M|   WC_VIEW|  reg2reg| u_ADPCM_Decoder1_Delay2_out1_reg_2_/D              |
|  -1.534|   -1.534|-116.482| -119.573|    93.80%|   0:00:00.0| 2728.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adapt |
|        |         |        |         |          |            |        |          |         | or1_Delay1_out1_reg_8_/D                           |
|  -1.534|   -1.534|-116.482| -119.573|    93.80%|   0:00:00.0| 2728.7M|   WC_VIEW|  reg2reg| u_adpcm_encoder2_u_ADPCM_Decoder_u_Integrator_gain |
|        |         |        |         |          |            |        |          |         | _0_99_Delay_out1_reg_0_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2728.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=2728.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 30 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2728.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:01:31, real = 0:00:51, mem = 1971.4M, totSessionCpu=0:25:42 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1971.42M, totSessionCpu=0:25:42 .
**optDesign ... cpu = 0:01:31, real = 0:00:51, mem = 1971.4M, totSessionCpu=0:25:42 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:31, real = 0:00:52, mem = 1973.4M, totSessionCpu=0:25:43 **
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5787,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=280.895 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 280.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5787,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=247.398 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 247.4M) ***
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:00:09.0 mem=247.4M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.534  | -1.534  | -0.656  |
|           TNS (ns):|-119.573 |-116.482 | -3.091  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+
|WC_VIEW             | -1.534  | -1.534  | -0.656  |
|                    |-119.573 |-116.482 | -3.091  |
|                    |   134   |   112   |   22    |
|                    |   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.105  | -0.105  |  0.000  |
|           TNS (ns):| -0.109  | -0.109  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|   112   |   112   |    0    |
+--------------------+---------+---------+---------+
|BC_VIEW             | -0.105  | -0.105  |  0.000  |
|                    | -0.109  | -0.109  |  0.000  |
|                    |    3    |    3    |    0    |
|                    |   112   |   112   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.803%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:00:54, mem = 1973.4M, totSessionCpu=0:25:45 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'Subsystem' of instances=5584 and nets=5787 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/Subsystem_2833_xyPffE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1906.0M)
Extracted 10.0044% (CPU Time= 0:00:00.1  MEM= 1935.4M)
Extracted 20.0033% (CPU Time= 0:00:00.2  MEM= 1935.4M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 1935.4M)
Extracted 40.0038% (CPU Time= 0:00:00.2  MEM= 1935.4M)
Extracted 50.0055% (CPU Time= 0:00:00.2  MEM= 1935.4M)
Extracted 60.0044% (CPU Time= 0:00:00.3  MEM= 1935.4M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 1935.4M)
Extracted 80.0049% (CPU Time= 0:00:00.3  MEM= 1935.4M)
Extracted 90.0038% (CPU Time= 0:00:00.4  MEM= 1935.4M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1935.4M)
Number of Extracted Resistors     : 69078
Number of Extracted Ground Cap.   : 69966
Number of Extracted Coupling Cap. : 95596
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1923.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1931.406M)
<CMD> optDesign -postRoute -hold -prefix postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 8 threads.
-powerEffort low                           # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1886.3M, totSessionCpu=0:25:48 **
#Created 824 library cell signatures
#Created 5787 NETS and 0 SPECIALNETS signatures
#Created 5585 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.12 (MB), peak = 1624.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.12 (MB), peak = 1624.61 (MB)
Begin checking placement ... (start mem=1886.3M, init mem=1886.3M)
*info: Placed = 5584           (Fixed = 3)
*info: Unplaced = 0           
Placement Density:93.80%(18543/19768)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1886.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 5584

Instance distribution across the VT partitions:

 LVT : inst = 3825 (68.5%), cells = 334 (41%)
   Lib tcbn65gplustc        : inst = 3825 (68.5%)

 HVT : inst = 1758 (31.5%), cells = 458 (56%)
   Lib tcbn65gplustc        : inst = 1758 (31.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'Subsystem' of instances=5584 and nets=5787 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/Subsystem_2833_xyPffE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1876.3M)
Extracted 10.0044% (CPU Time= 0:00:00.1  MEM= 1920.3M)
Extracted 20.0033% (CPU Time= 0:00:00.2  MEM= 1920.3M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 1920.3M)
Extracted 40.0038% (CPU Time= 0:00:00.2  MEM= 1920.3M)
Extracted 50.0055% (CPU Time= 0:00:00.2  MEM= 1920.3M)
Extracted 60.0044% (CPU Time= 0:00:00.2  MEM= 1920.3M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 1920.3M)
Extracted 80.0049% (CPU Time= 0:00:00.3  MEM= 1920.3M)
Extracted 90.0038% (CPU Time= 0:00:00.4  MEM= 1920.3M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1920.3M)
Number of Extracted Resistors     : 69078
Number of Extracted Ground Cap.   : 69966
Number of Extracted Coupling Cap. : 95596
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1892.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1900.277M)
GigaOpt Hold Optimizer is used
**INFO: Num dontuse cells 86, Num usable cells 738
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 86, Num usable cells 738
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:49 mem=1900.3M ***
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 8 CPU to Master 4 CPU and QThread 4 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5787,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2084.49 CPU=0:00:00.8 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2084.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5787,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2060.53 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2060.5M) ***
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:25:51 mem=2060.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:25:51 mem=2060.5M ***
Setting latch borrow mode to budget during optimization.
   ____________________________________________________________________
__/ message from Non-Blocking QThread

### Console output from threaded job 0 ###

Multithreaded Timing Analysis is initialized with 4 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5787,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=126.434 CPU=0:00:00.8 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 126.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5787,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=102.477 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 102.5M) ***
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:00:10.2 mem=102.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:00:10.2 mem=102.5M ***
Done building hold timer [3275 node(s), 3881 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:10.4 mem=110.5M ***
Timing Data dump into file /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/coe_eosdata_7J1QQT/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

#######################################################

_______________________________________________________________________
Loading timing data from /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/coe_eosdata_7J1QQT/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.534  | -1.534  | -0.656  |
|           TNS (ns):|-119.573 |-116.482 | -3.091  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.105  | -0.105  |  0.000  |
|           TNS (ns):| -0.109  | -0.109  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|   112   |   112   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.803%
------------------------------------------------------------

*Info: minBufDelay = 23.1 ps, libStdDelay = 9.3 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 1902.1M, totSessionCpu=0:25:55 **
*info: Run optDesign holdfix with 8 threads.
Info: 30 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:06.0 real=0:00:04.0 totSessionCpu=0:25:55 mem=2687.7M density=93.803% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.105|    -0.11|       3|          0|       0(     0)|    93.80%|   0:00:04.0|  2719.7M|
|   1|  -0.105|    -0.11|       3|          0|       0(     0)|    93.80%|   0:00:04.0|  2719.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.105|    -0.11|       3|          0|       0(     0)|    93.80%|   0:00:04.0|  2719.7M|
|   1|  -0.105|    -0.11|       3|          0|       0(     0)|    93.80%|   0:00:04.0|  2719.7M|
+-----------------------------------------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.105|    -0.11|       3|          0|       0(     0)|    93.80%|   0:00:04.0|  2719.7M|
|   1|  -0.105|    -0.10|       1|          2|       0(     0)|    93.82%|   0:00:05.0|  2719.7M|
|   2|  -0.105|    -0.10|       1|          0|       0(     0)|    93.82%|   0:00:05.0|  2719.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 2 cells added for Phase II

*** Finished Core Fixing (fixHold) cpu=0:00:10.4 real=0:00:05.0 totSessionCpu=0:26:00 mem=2719.7M density=93.821% ***
*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CKBD1' used
*info:            1 cell  of type 'BUFFD2' used
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 428 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   389 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    39 net(s): Could not be fixed because of small ROI in the move tried.

Resizing failure reasons
------------------------------------------------
*info:    62 net(s): Could not be fixed because of no legal loc.
*info:   270 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    77 net(s): Could not be fixed because of hold slack degradation.
*info:     8 net(s): Could not be fixed because of no valid cell for resizing.
*info:    11 net(s): Could not be fixed because all the cells are filtered.

*** Finish Post Route Hold Fixing (cpu=0:00:10.4 real=0:00:05.0 totSessionCpu=0:26:00 mem=2719.7M density=93.821%) ***
*** Starting refinePlace (0:26:00 mem=2510.3M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 5586 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.768%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2510.3MB
Summary Report:
Instances move: 0 (out of 5583 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2510.3MB
*** Finished refinePlace (0:26:00 mem=2510.3M) ***
Density distribution unevenness ratio = 1.768%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.534  | -1.534  | -0.656  |
|           TNS (ns):|-119.670 |-116.580 | -3.091  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.821%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:06, mem = 1966.0M, totSessionCpu=0:26:00 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Apr 29 22:11:15 2022
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 2 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 2
#  Total number of placement changes (moved instances are counted twice) = 2
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 1.000] has 5787 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#57/5762 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.64 (MB), peak = 1624.61 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 3.520 92.700 ) on M1 for NET FE_PHN737_FE_OCPN543_n805. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 9.000 91.000 ) on M1 for NET u_adpcm_encoder2_u_ADPCM_Decoder_u_Step_Size_Adaptor1_Saturation_out1_8_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#    2 (0.03%) extracted nets are partially routed.
#5758 routed nets are imported.
#2 (0.03%) nets are without wires.
#27 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5789.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 29 22:11:16 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 29 22:11:16 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         701           0        2209    98.64%
#  Metal 2        V         704           0        2209     0.00%
#  Metal 3        H         701           0        2209     0.00%
#  Metal 4        V         704           0        2209     0.00%
#  Metal 5        H         701           0        2209     0.00%
#  Metal 6        V         704           0        2209     0.00%
#  Metal 7        H         175           0        2209     0.00%
#  Metal 8        V         175           0        2209     0.00%
#  --------------------------------------------------------------
#  Total                   4565       0.00%  17672    12.33%
#
#  31 nets (0.54%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.66 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.35 (MB), peak = 1624.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.56 (MB), peak = 1624.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 5762.
#Total number of nets in the design = 5789.
#
#4 routable nets have only global wires.
#5758 routable nets have only detail routed wires.
#37 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               4  
#-----------------------------
#        Total               4  
#-----------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 31                  6            5725  
#-------------------------------------------------------------------
#        Total                 31                  6            5725  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50649 um.
#Total half perimeter of net bounding box = 55411 um.
#Total wire length on LAYER M1 = 465 um.
#Total wire length on LAYER M2 = 19799 um.
#Total wire length on LAYER M3 = 22624 um.
#Total wire length on LAYER M4 = 6890 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27688
#Total number of multi-cut vias = 16698 ( 60.3%)
#Total number of single cut vias = 10990 ( 39.7%)
#Up-Via Summary (total 27688):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10884 ( 68.3%)      5055 ( 31.7%)      15939
#  Metal 2         102 (  1.0%)     10016 ( 99.0%)      10118
#  Metal 3           4 (  0.3%)      1463 ( 99.7%)       1467
#  Metal 4           0 (  0.0%)        88 (100.0%)         88
#  Metal 5           0 (  0.0%)        28 (100.0%)         28
#  Metal 6           0 (  0.0%)        28 (100.0%)         28
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                10990 ( 39.7%)     16698 ( 60.3%)      27688 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.56 (MB), peak = 1624.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.66 (MB), peak = 1624.61 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50653 um.
#Total half perimeter of net bounding box = 55411 um.
#Total wire length on LAYER M1 = 467 um.
#Total wire length on LAYER M2 = 19799 um.
#Total wire length on LAYER M3 = 22626 um.
#Total wire length on LAYER M4 = 6892 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27688
#Total number of multi-cut vias = 16698 ( 60.3%)
#Total number of single cut vias = 10990 ( 39.7%)
#Up-Via Summary (total 27688):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10884 ( 68.3%)      5055 ( 31.7%)      15939
#  Metal 2         102 (  1.0%)     10016 ( 99.0%)      10118
#  Metal 3           4 (  0.3%)      1463 ( 99.7%)       1467
#  Metal 4           0 (  0.0%)        88 (100.0%)         88
#  Metal 5           0 (  0.0%)        28 (100.0%)         28
#  Metal 6           0 (  0.0%)        28 (100.0%)         28
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                10990 ( 39.7%)     16698 ( 60.3%)      27688 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.70 (MB), peak = 1624.61 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.05 (MB)
#Total memory = 1433.70 (MB)
#Peak memory = 1624.61 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.6% of the total area was rechecked for DRC, and 4.7% required routing.
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        1        1
#	M2            1        0        1
#	Totals        1        1        2
#2 out of 5586 instances need to be verified(marked ipoed).
#1.1% of the total area is being checked for drcs
#1.1% of the total area was checked
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        1        1
#	M2            1        0        1
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1481.13 (MB), peak = 1624.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.07 (MB), peak = 1624.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50660 um.
#Total half perimeter of net bounding box = 55411 um.
#Total wire length on LAYER M1 = 466 um.
#Total wire length on LAYER M2 = 19806 um.
#Total wire length on LAYER M3 = 22629 um.
#Total wire length on LAYER M4 = 6890 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27690
#Total number of multi-cut vias = 16694 ( 60.3%)
#Total number of single cut vias = 10996 ( 39.7%)
#Up-Via Summary (total 27690):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10885 ( 68.3%)      5054 ( 31.7%)      15939
#  Metal 2         105 (  1.0%)     10013 ( 99.0%)      10118
#  Metal 3           6 (  0.4%)      1463 ( 99.6%)       1469
#  Metal 4           0 (  0.0%)        88 (100.0%)         88
#  Metal 5           0 (  0.0%)        28 (100.0%)         28
#  Metal 6           0 (  0.0%)        28 (100.0%)         28
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                10996 ( 39.7%)     16694 ( 60.3%)      27690 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -3.35 (MB)
#Total memory = 1430.34 (MB)
#Peak memory = 1624.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1432.06 (MB), peak = 1624.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50660 um.
#Total half perimeter of net bounding box = 55411 um.
#Total wire length on LAYER M1 = 466 um.
#Total wire length on LAYER M2 = 19806 um.
#Total wire length on LAYER M3 = 22629 um.
#Total wire length on LAYER M4 = 6890 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27690
#Total number of multi-cut vias = 16694 ( 60.3%)
#Total number of single cut vias = 10996 ( 39.7%)
#Up-Via Summary (total 27690):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10885 ( 68.3%)      5054 ( 31.7%)      15939
#  Metal 2         105 (  1.0%)     10013 ( 99.0%)      10118
#  Metal 3           6 (  0.4%)      1463 ( 99.6%)       1469
#  Metal 4           0 (  0.0%)        88 (100.0%)         88
#  Metal 5           0 (  0.0%)        28 (100.0%)         28
#  Metal 6           0 (  0.0%)        28 (100.0%)         28
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                10996 ( 39.7%)     16694 ( 60.3%)      27690 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#6.33% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1439.48 (MB), peak = 1624.61 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.61 (MB), peak = 1624.61 (MB)
#CELL_VIEW Subsystem,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 31
#Total wire length = 50660 um.
#Total half perimeter of net bounding box = 55411 um.
#Total wire length on LAYER M1 = 466 um.
#Total wire length on LAYER M2 = 19806 um.
#Total wire length on LAYER M3 = 22629 um.
#Total wire length on LAYER M4 = 6890 um.
#Total wire length on LAYER M5 = 403 um.
#Total wire length on LAYER M6 = 24 um.
#Total wire length on LAYER M7 = 263 um.
#Total wire length on LAYER M8 = 178 um.
#Total number of vias = 27690
#Total number of multi-cut vias = 16712 ( 60.4%)
#Total number of single cut vias = 10978 ( 39.6%)
#Up-Via Summary (total 27690):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10882 ( 68.3%)      5057 ( 31.7%)      15939
#  Metal 2          96 (  0.9%)     10022 ( 99.1%)      10118
#  Metal 3           0 (  0.0%)      1469 (100.0%)       1469
#  Metal 4           0 (  0.0%)        88 (100.0%)         88
#  Metal 5           0 (  0.0%)        28 (100.0%)         28
#  Metal 6           0 (  0.0%)        28 (100.0%)         28
#  Metal 7           0 (  0.0%)        20 (100.0%)         20
#-----------------------------------------------------------
#                10978 ( 39.6%)     16712 ( 60.4%)      27690 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -2.82 (MB)
#Total memory = 1430.88 (MB)
#Peak memory = 1624.61 (MB)
#Updating routing design signature
#Created 824 library cell signatures
#Created 5789 NETS and 0 SPECIALNETS signatures
#Created 5587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1430.88 (MB), peak = 1624.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1430.88 (MB), peak = 1624.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -32.23 (MB)
#Total memory = 1404.64 (MB)
#Peak memory = 1624.61 (MB)
#Number of warnings = 2
#Total number of warnings = 141
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 29 22:11:19 2022
#
**optDesign ... cpu = 0:00:17, real = 0:00:10, mem = 1889.8M, totSessionCpu=0:26:05 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'Subsystem' of instances=5586 and nets=5789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/Subsystem_2833_xyPffE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1889.8M)
Extracted 10.0052% (CPU Time= 0:00:00.1  MEM= 1917.9M)
Extracted 20.0049% (CPU Time= 0:00:00.2  MEM= 1917.9M)
Extracted 30.0046% (CPU Time= 0:00:00.2  MEM= 1917.9M)
Extracted 40.0044% (CPU Time= 0:00:00.2  MEM= 1917.9M)
Extracted 50.0041% (CPU Time= 0:00:00.2  MEM= 1917.9M)
Extracted 60.0038% (CPU Time= 0:00:00.2  MEM= 1917.9M)
Extracted 70.0035% (CPU Time= 0:00:00.3  MEM= 1917.9M)
Extracted 80.0033% (CPU Time= 0:00:00.3  MEM= 1917.9M)
Extracted 90.003% (CPU Time= 0:00:00.4  MEM= 1917.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1917.9M)
Number of Extracted Resistors     : 69104
Number of Extracted Ground Cap.   : 69989
Number of Extracted Coupling Cap. : 95672
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1905.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1909.840M)
**optDesign ... cpu = 0:00:17, real = 0:00:11, mem = 1887.8M, totSessionCpu=0:26:05 **
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 8 CPU to Master 4 CPU and QThread 4 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5789,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2126.12 CPU=0:00:00.8 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 2126.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5789,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2102.16 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2102.2M) ***
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:26:08 mem=2102.2M)
**optDesign ... cpu = 0:00:20, real = 0:00:12, mem = 1854.1M, totSessionCpu=0:26:08 **
Running setup recovery post routing.
**optDesign ... cpu = 0:00:20, real = 0:00:12, mem = 1854.1M, totSessionCpu=0:26:08 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
   ____________________________________________________________________
__/ message from Non-Blocking QThread

### Console output from threaded job 0 ###

Multithreaded Timing Analysis is initialized with 4 threads

Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5789,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=159.066 CPU=0:00:00.8 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 159.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5789,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=135.109 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 135.1M) ***
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:00:11.2 mem=135.1M)

#######################################################

_______________________________________________________________________
*** Finish setup-recovery (cpu=0:00:02, real=0:00:00, mem=1886.16M, totSessionCpu=0:26:10 .
**optDesign ... cpu = 0:00:22, real = 0:00:12, mem = 1886.2M, totSessionCpu=0:26:10 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:22, real = 0:00:12, mem = 1890.2M, totSessionCpu=0:26:10 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.534  | -1.534  | -0.656  |
|           TNS (ns):|-119.665 |-116.574 | -3.091  |
|    Violating Paths:|   134   |   112   |   22    |
|          All Paths:|   413   |   112   |   307   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.105  | -0.105  |  0.000  |
|           TNS (ns):| -0.105  | -0.105  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   112   |   112   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.821%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:13, mem = 1898.2M, totSessionCpu=0:26:11 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'Subsystem' of instances=5586 and nets=5789 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design Subsystem.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/Subsystem_2833_xyPffE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1830.8M)
Extracted 10.0052% (CPU Time= 0:00:00.1  MEM= 1882.8M)
Extracted 20.0049% (CPU Time= 0:00:00.2  MEM= 1882.8M)
Extracted 30.0046% (CPU Time= 0:00:00.2  MEM= 1882.8M)
Extracted 40.0044% (CPU Time= 0:00:00.2  MEM= 1882.8M)
Extracted 50.0041% (CPU Time= 0:00:00.2  MEM= 1882.8M)
Extracted 60.0038% (CPU Time= 0:00:00.3  MEM= 1882.8M)
Extracted 70.0035% (CPU Time= 0:00:00.3  MEM= 1882.8M)
Extracted 80.0033% (CPU Time= 0:00:00.3  MEM= 1882.8M)
Extracted 90.003% (CPU Time= 0:00:00.4  MEM= 1882.8M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1882.8M)
Number of Extracted Resistors     : 69104
Number of Extracted Ground Cap.   : 69989
Number of Extracted Coupling Cap. : 95672
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1870.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1878.781M)
<CMD> summaryReport -noHtml -outfile sum.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell Subsystem.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file sum.rpt.
<CMD> report_timing > timing.rpt
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: Subsystem
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 5789,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2393.61 CPU=0:00:00.8 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_2833_ieng6-ece-14.ucsd.edu_ee260csp22bq_sI2nzz/.AAE_KJwIco/.AAE_2833/waveform.data...
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2393.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 5789,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2369.66 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2369.7M) ***
<CMD> report_power -outfile power.rpt

Begin Power Analysis

    0.00V	    vss
    1.00V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
vss vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1389.56MB/1389.56MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1389.56MB/1389.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1389.56MB/1389.56MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT)
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT): 10%
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT): 20%
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT): 30%
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT): 40%
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT): 50%
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT): 60%
2022-Apr-29 22:11:24 (2022-Apr-30 05:11:24 GMT): 70%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 80%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 90%

Finished Levelizing
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT)

Starting Activity Propagation
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT)
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 10%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 20%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 30%

Finished Activity Propagation
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1389.63MB/1389.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 



Starting Calculating power
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT)
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 10%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 20%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 30%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 40%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 50%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 60%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 70%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 80%
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT): 90%

Finished Calculating power
2022-Apr-29 22:11:25 (2022-Apr-30 05:11:25 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.74MB/1395.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.74MB/1395.74MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1395.74MB/1395.74MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      114.31195684 	   49.3919%
Total Switching Power:     116.99839570 	   50.5527%
Total Leakage Power:         0.12831625 	    0.0554%
Total Power:               231.43866904
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1395.74MB/1395.74MB)


Output file is power.rpt.
<CMD> rcOut -view WC_VIEW -spef routed.spef.gz
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:Cmax, Operating temperature 25 C
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.2  MEM= 2385.7M)
<CMD> saveNetlist routed.v.gz
Writing Netlist "routed.v.gz" ...
<CMD> saveDesign routed.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "routed.enc.dat/Subsystem.v.gz" ...
Saving AAE Data ...
Saving preference file routed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2385.7M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design routed.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)


*** Memory Usage v#1 (Current mem = 1908.812M, initial mem = 149.207M) ***
*** Message Summary: 1745 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=0:26:17, real=0:10:16, mem=1908.8M) ---
