Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  3 00:53:20 2024
| Host         : LAPTOP-ERO4GF0R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |            7 |
| Yes          | No                    | No                     |              20 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | controller/abssudlr[0]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/abssudlr[1]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/abssudlr[2]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/abssudlr[3]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/clk60hz/nes_clk_reg_0 |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/abssudlr[5]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/abssudlr[6]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/abssudlr[4]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/abssudlr[7]_i_1_n_0   |                          |                1 |              2 |
|  clk_IBUF_BUFG | controller/latch_i_1_n_0         |                          |                1 |              2 |
|  clk_IBUF_BUFG |                                  |                          |               10 |             34 |
|  clk_IBUF_BUFG |                                  | controller/clk60hz/clear |                7 |             54 |
+----------------+----------------------------------+--------------------------+------------------+----------------+


