<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf(28): Semantic error in &quot;LOCATE COMP &quot;notimes0[0]&quot; SITE &quot;43&quot; ;&quot;: </Dynamic>
            <Dynamic>notimes0[0]</Dynamic>
            <Navigation>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf</Navigation>
            <Navigation>28</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf(29): Semantic error in &quot;LOCATE COMP &quot;notimes0[1]&quot; SITE &quot;45&quot; ;&quot;: </Dynamic>
            <Dynamic>notimes0[1]</Dynamic>
            <Navigation>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf</Navigation>
            <Navigation>29</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf(30): Semantic error in &quot;LOCATE COMP &quot;notimes0[2]&quot; SITE &quot;42&quot; ;&quot;: </Dynamic>
            <Dynamic>notimes0[2]</Dynamic>
            <Navigation>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf</Navigation>
            <Navigation>30</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf(31): Semantic error in &quot;LOCATE COMP &quot;notimes0[3]&quot; SITE &quot;44&quot; ;&quot;: </Dynamic>
            <Dynamic>notimes0[3]</Dynamic>
            <Navigation>C:/Users/Valery Garibay/Desktop/Arquitectura/4barrel/shiftRL00.lpf</Navigation>
            <Navigation>31</Navigation>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>SRL00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>SRL00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\valery garibay\desktop\arquitectura\topdiv00vhdl\div00.vhd&quot;:22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including SRL00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\valery garibay\desktop\arquitectura\topdiv00vhdl\div00.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>2</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including SRL00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:SRL00.D00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:SRL00.D00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>