POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,LOCK,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,DB,JG,MOV,DB,JNZ,FICOMP,JNZ,FICOMP,JNZ,XLAT,OUT,NEG,JNZ,CLD,JLE,OUT,DB,JNZ,CLD,JLE,OUT,DB,JNZ,FICOMP,JZ,DB,DB,JNZ,CLD,JLE,OUT,DB,JNZ,CLD,JLE,OUT,DB,JNZ,CLD,JLE,OUT,DB,JNZ,CLD,JLE,OUT,DB,JNZ,CLD,JLE,OUT,DB,JNZ,CLD,JLE,OUT,DB,JNZ,PUSH,IMUL,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,POP,MOV,ADD,ADD,ADD,LOOPNZ,ADD,OR,DB,OR,INC,ADD,SUB,ADD,ADD,ADD,CLI,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,OR,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,CMC,ADD,ADD,AND,ADD,PUSH,ADD,CMP,ADD,ADD,ADD,ADD,ADD,SUB,ADD,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,RCL,ADD,CWDE,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,STD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,DB,DB,JZ,ADD,SUB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,JAE,MOVSXD,ADD,CMP,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ADD,OR,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD