#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Apr  8 17:19:43 2024
# Process ID: 8591
# Current directory: /home/topnotches/02204_async_noc
# Command line: vivado
# Log file: /home/topnotches/02204_async_noc/vivado.log
# Journal file: /home/topnotches/02204_async_noc/vivado.jou
# Running On: bobby, OS: Linux, CPU Frequency: 3333.366 MHz, CPU Physical cores: 16, Host memory: 16072 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/topnotches/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/topnotches/acs_diagonal_dev/acs_diagonal_dev.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/topnotches/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7879.141 ; gain = 85.250 ; free physical = 6928 ; free virtual = 60402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/diagonal_input_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_input_rtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/noc_defs_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/data_if_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/compare_slv_diff_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare_slv_diff_rtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/compare_address_diff_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare_address_diff_rtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/diagonal_input_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_input_rtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10,...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4,phase_...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10,...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/noc_defs_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/data_if_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/compare_slv_diff_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare_slv_diff_rtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/compare_address_diff_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare_address_diff_rtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/src/diagonal_input_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_input_rtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'diagonal_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/topnotches/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'diagonal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj diagonal_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/topnotches/02204_async_noc/noc/test/diagonal_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diagonal_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/topnotches/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot diagonal_tb_behav xil_defaultlib.diagonal_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.noc_defs_pkg
Compiling package xil_defaultlib.data_if_pkg
Compiling package xil_defaultlib.defs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.click_element [\click_element(data_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=4,value=10)...]
Compiling architecture behavioral of entity xil_defaultlib.demux [\demux(demux_data_width=4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.compare_slv_diff_rtl [\compare_slv_diff_rtl(compare_le...]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [compare_address_diff_rtl_default]
Compiling architecture rtl of entity xil_defaultlib.compare_address_diff_rtl [\compare_address_diff_rtl(compar...]
Compiling architecture behavioral of entity xil_defaultlib.reg_fork [\reg_fork(data_width=1,value=10)...]
Compiling architecture rtl of entity xil_defaultlib.diagonal_input_rtl [diagonal_input_rtl_default]
Compiling architecture behavioral of entity xil_defaultlib.diagonal_tb
Built simulation snapshot diagonal_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/topnotches/acs_diagonal_dev/acs_diagonal_dev.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "diagonal_tb_behav -key {Behavioral:sim_1:Functional:diagonal_tb} -tclbatch {diagonal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source diagonal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'diagonal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
