# Half-Adder
This project involves the design and implementation of a Half Adder circuit using Verilog Hardware Description Language (HDL). A half adder is a fundamental combinational logic circuit that performs the addition of two single-bit binary numbers. The output consists of a Sum and a Carry.
