// Seed: 3692738087
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    output wor id_3,
    output supply1 id_4,
    input wire id_5,
    output wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    output wire id_12,
    input wire id_13,
    input wire id_14,
    input tri0 id_15,
    input wor id_16,
    input supply0 id_17,
    output supply1 id_18,
    input supply1 id_19,
    output wire id_20,
    output uwire id_21,
    input uwire id_22,
    input tri id_23,
    output tri id_24,
    input tri0 id_25,
    output tri1 id_26,
    input tri0 id_27,
    input tri0 id_28
);
  wire id_30;
  assign id_26 = id_0 - {id_19, 1'b0};
  assign id_20 = 1;
  assign id_24 = (id_11);
  wire id_31;
  wire id_32;
  wire id_33;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wire id_3
);
  tri0 id_5 = id_3 * id_0;
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
