open_checkpoint D:/prruns/BlockerTest/synthesized.dcp
Command: open_checkpoint D:/prruns/BlockerTest/synthesized.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Vivado20_1/Vivado/2020.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4845.121 ; gain = 0.000
source BlockerTest.tcl
# lappend auto_path D:/prruns/tedtcl
# package require ted
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4845.121 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2723d30a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 4845.121 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cce9561d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 264 cells
INFO: [Opt 31-1021] In phase Retarget, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3018edae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Constant propagation, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: cdb2a140

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Sweep, 37 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: cdb2a140

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.453 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cdb2a140

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cdb2a140

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.488 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             264  |                                             18  |
|  Constant propagation         |               0  |               2  |                                             18  |
|  Sweep                        |               0  |              35  |                                             37  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             36  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7b708e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 4845.121 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7b708e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7b708e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 7b708e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 4845.121 ; gain = 0.000
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[0] SLICE_X52Y187/AFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[1] SLICE_X52Y187/BFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[2] SLICE_X52Y187/CFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[3] SLICE_X52Y187/DFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[4] SLICE_X52Y187/EFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[5] SLICE_X52Y187/FFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[6] SLICE_X52Y187/GFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[7] SLICE_X52Y187/HFF
# place_cell bd_i/EastCon_0/inst/EtoWbusIn_reg[8] SLICE_X52Y187/GFF2
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[0] SLICE_X53Y187/AFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[1] SLICE_X53Y187/BFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[2] SLICE_X53Y187/CFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[3] SLICE_X53Y187/DFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[4] SLICE_X53Y187/EFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[5] SLICE_X53Y187/FFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[6] SLICE_X53Y187/GFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[7] SLICE_X53Y187/HFF
# place_cell bd_i/EastCon_0/inst/WtoEbusOut_dst_reg[8] SLICE_X53Y187/GFF2
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[0] SLICE_X35Y187/AFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[1] SLICE_X35Y187/BFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[2] SLICE_X35Y187/CFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[3] SLICE_X35Y187/DFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[4] SLICE_X35Y187/EFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[5] SLICE_X35Y187/FFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[6] SLICE_X35Y187/GFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[7] SLICE_X35Y187/HFF
# place_cell bd_i/WestCon_0/inst/EtoWbusOut_dst_reg[8] SLICE_X35Y187/GFF2
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[0] SLICE_X36Y187/AFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[1] SLICE_X36Y187/BFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[2] SLICE_X36Y187/CFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[3] SLICE_X36Y187/DFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[4] SLICE_X36Y187/EFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[5] SLICE_X36Y187/FFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[6] SLICE_X36Y187/GFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[7] SLICE_X36Y187/HFF
# place_cell bd_i/WestCon_0/inst/WtoEbusIn_reg[8] SLICE_X36Y187/GFF2
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[0] SLICE_X44Y187/AFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[1] SLICE_X44Y187/BFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[2] SLICE_X44Y187/CFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[3] SLICE_X44Y187/DFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[4] SLICE_X44Y187/EFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[5] SLICE_X44Y187/FFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[6] SLICE_X44Y187/GFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[7] SLICE_X44Y187/HFF
# place_cell bd_i/BlockerTest_0/inst/EtoWbusOut_reg[8] SLICE_X44Y187/GFF2
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[0] SLICE_X45Y187/AFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[1] SLICE_X45Y187/BFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[2] SLICE_X45Y187/CFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[3] SLICE_X45Y187/DFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[4] SLICE_X45Y187/EFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[5] SLICE_X45Y187/FFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[6] SLICE_X45Y187/GFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[7] SLICE_X45Y187/HFF
# place_cell bd_i/BlockerTest_0/inst/WtoEbusOut_reg[8] SLICE_X45Y187/GFF2
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b88618b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4845.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85249271

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e95f1a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e95f1a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e95f1a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: c357bd87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: c357bd87

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: c357bd87

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: abead070

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: abead070

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: abead070

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 8d95dd39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 18 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 148c26e4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 159dfec02

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 2 Global Placement | Checksum: 159dfec02

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159dfec02

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b8fa19f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b8fa19f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: b919240a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1a2fe8c73

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1221a1f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 3.4 Small Shape DP | Checksum: 192ebdd54

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 192ebdd54

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 113729cf7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 113729cf7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1567e76bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.174 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14832826a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 127c4a2ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1567e76bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.174. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c464d92f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c464d92f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c464d92f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1314f312c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 10eb79ff3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10eb79ff3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000
Ending Placer Task | Checksum: f6a6dae6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 4845.121 ; gain = 0.000
# set nodesToBlock {}
# set clockIndicesToBlock [lsort -dictionary [struct::set difference [::ted::utility::range 32] {0 10}]] 
WARNING: [Common 17-346] No tiles matched '*'
# set clkTiles [get_tiles -filter {TYPE == RCLK_INT_L && GRID_POINT_X>=27 && GRID_POINT_X<=33 && GRID_POINT_Y == 217}]
# foreach clkTile $clkTiles {
# 	foreach i $clockIndicesToBlock {
# 			lappend nodesToBlock "${clkTile}/RCLK_INT_L.CLK_LEAF_SITES_${i}\_CLK_IN->>CLK_LEAF_SITES_${i}\_CLK_LEAF"
# 	}
# }
INFO: [TEDTCL.::ted::routing-0] INFO in ::ted::utility::message (eval on line 1):
  Creating ground net.
INFO: [Vivado 12-618] Current instance is the top level of design 'checkpoint_synthesized'.
executing code for cell .
code completed
INFO: [Vivado 12-618] Current instance is the top level of design 'checkpoint_synthesized'.
# ted::routing::blockNodes [ted::routing::getNetVCC] $nodesToBlock
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==238 && GRID_POINT_X==179}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
INFO: [TEDTCL.::ted::routing-0] INFO in ::ted::utility::message (eval on line 1):
  Creating ground net.
INFO: [Vivado 12-618] Current instance is the top level of design 'checkpoint_synthesized'.
executing code for cell .
code completed
INFO: [Vivado 12-618] Current instance is the top level of design 'checkpoint_synthesized'.
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==238 && GRID_POINT_X==184}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==238 && GRID_POINT_X==188}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==238 && GRID_POINT_X==193}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==238 && GRID_POINT_X==197}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==239 && GRID_POINT_X==179}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==239 && GRID_POINT_X==197}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==241 && GRID_POINT_X==179}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==241 && GRID_POINT_X==197}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==242 && GRID_POINT_X==179}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==242 && GRID_POINT_X==184}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==242 && GRID_POINT_X==188}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==242 && GRID_POINT_X==193}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_Y==242 && GRID_POINT_X==197}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_X==179 && GRID_POINT_Y==240}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE* && NAME!~*/BQ && NAME!~*/DQ && NAME!~*/FQ && NAME!~*/HQ && NAME!~*/EE2_W_END1* && NAME!~*INT_NODE_GLOBAL_0_INT_OUT1 && NAME!~*INT_NODE_GLOBAL_5_INT_OUT1 && NAME!~*BYPASS_E1 && NAME!~*BYPASS_E3 && NAME!~*BYPASS_E9 && NAME!~*BYPASS_E11 && NAME!~*CTRL_E0 && NAME!~*CTRL_E2 && NAME!~*CTRL_E4 && NAME!~*CTRL_E5 && NAME!~*CTRL_E6 && NAME!~*CTRL_E7 && NAME!~*CLE_CLE_L_SITE_0_BQ && NAME!~*CLE_CLE_L_SITE_0_DQ && NAME!~*CLE_CLE_L_SITE_0_FQ && NAME!~*CLE_CLE_L_SITE_0_HQ && NAME!~*BYPASS_W1 && NAME!~*BYPASS_W3 && NAME!~*BYPASS_W9 && NAME!~*BYPASS_W11 && NAME!~*CTRL_W0 && NAME!~*CTRL_W2 && NAME!~*CTRL_W4 && NAME!~*CTRL_W5 && NAME!~*CTRL_W6 && NAME!~*CTRL_W7 && NAME!~*CLE_CLE_M_SITE_0_BQ && NAME!~*CLE_CLE_M_SITE_0_DQ && NAME!~*CLE_CLE_M_SITE_0_FQ && NAME!~*CLE_CLE_M_SITE_0_HQ && NAME!~*/EE2_W_END2* && NAME!~*/EE2_W_END5* && NAME!~*/EE2_W_END6* && NAME!~*/EE2_W_BEG1* && NAME!~*/EE2_W_BEG2* && NAME!~*/EE2_W_BEG5* && NAME!~*/EE2_W_BEG6* && NAME!~*/WW2_W_END1* && NAME!~*/WW2_W_END2* && NAME!~*/WW2_W_END5* && NAME!~*/WW2_W_END6* && NAME!~*/WW2_W_BEG1* && NAME!~*/WW2_W_BEG2* && NAME!~*/WW2_W_BEG5* && NAME!~*/WW2_W_BEG6* && NAME!~*/EE2_E_END1* && NAME!~*/EE2_E_END2* && NAME!~*/EE2_E_END5* && NAME!~*/EE2_E_END6* && NAME!~*/EE2_E_BEG1* && NAME!~*/EE2_E_BEG2* && NAME!~*/EE2_E_BEG5* && NAME!~*/EE2_E_BEG6* && NAME!~*/WW2_E_END1* && NAME!~*/WW2_E_END2* && NAME!~*/WW2_E_END5* && NAME!~*/WW2_E_END6* && NAME!~*/WW2_E_BEG1* && NAME!~*/WW2_E_BEG2* && NAME!~*/WW2_E_BEG5* && NAME!~*/WW2_E_BEG6* && NAME!~*INT_NODE_SDQ_1_INT_OUT1* && NAME!~*INT_NODE_IMUX_30_INT_OUT1* && NAME!~*INT_NODE_SDQ_4_INT_OUT0* && NAME!~*INT_NODE_SDQ_9_INT_OUT0* && NAME!~*INT_NODE_IMUX_4_INT_OUT1* && NAME!~*INT_NODE_SDQ_10_INT_OUT0* && NAME!~*INT_NODE_SDQ_23_INT_OUT0* && NAME!~*INT_NODE_IMUX_14_INT_OUT0* && NAME!~*INT_NODE_SDQ_24_INT_OUT0* && NAME!~*INT_NODE_SDQ_27_INT_OUT1* && NAME!~*INT_NODE_IMUX_17_INT_OUT1* && NAME!~*INT_NODE_SDQ_30_INT_OUT0* && NAME!~*INT_NODE_SDQ_36_INT_OUT0* && NAME!~*INT_NODE_IMUX_21_INT_OUT1* && NAME!~*INT_NODE_SDQ_37_INT_OUT0* && NAME!~*INT_NODE_SDQ_49_INT_OUT1* && NAME!~*INT_NODE_IMUX_62_INT_OUT1* && NAME!~*INT_NODE_SDQ_52_INT_OUT0* && NAME!~*INT_NODE_SDQ_57_INT_OUT0* && NAME!~*INT_NODE_IMUX_36_INT_OUT1* && NAME!~*INT_NODE_SDQ_58_INT_OUT0* && NAME!~*INT_NODE_SDQ_71_INT_OUT0* && NAME!~*INT_NODE_IMUX_46_INT_OUT0* && NAME!~*INT_NODE_SDQ_72_INT_OUT0* && NAME!~*INT_NODE_SDQ_75_INT_OUT1* && NAME!~*INT_NODE_IMUX_49_INT_OUT1* && NAME!~*INT_NODE_SDQ_78_INT_OUT0* && NAME!~*INT_NODE_SDQ_84_INT_OUT0* && NAME!~*INT_NODE_IMUX_53_INT_OUT1* && NAME!~*INT_NODE_SDQ_85_INT_OUT0* && NAME!~*INT_NODE_SDQ_51_INT_OUT0* && NAME!~*INT_NODE_IMUX_33_INT_OUT1* && NAME!~*INT_NODE_SDQ_55_INT_OUT1* && NAME!~*INT_NODE_SDQ_68_INT_OUT1* && NAME!~*INT_NODE_IMUX_44_INT_OUT0* && NAME!~*INT_NODE_SDQ_77_INT_OUT0* && NAME!~*INT_NODE_SDQ_82_INT_OUT1* && NAME!~*INT_NODE_SDQ_3_INT_OUT0* && NAME!~*INT_NODE_IMUX_1_INT_OUT1* && NAME!~*INT_NODE_SDQ_7_INT_OUT1* && NAME!~*INT_NODE_IMUX_12_INT_OUT0* && NAME!~*INT_NODE_SDQ_29_INT_OUT0* && NAME!~*INT_NODE_SDQ_34_INT_OUT1*}]
# ted::routing::blockFreeNodes [ted::routing::getNetVCC] [get_nodes -of_objects [get_tiles -filter {TYPE==INT && GRID_POINT_X==197 && GRID_POINT_Y==240}] -filter {!IS_VCC && !IS_GND && NAME!~*/LIOB_MONITOR* && NAME!~*CLK* && NAME!~*BUFCE* && NAME!~*/BQ && NAME!~*/DQ && NAME!~*/FQ && NAME!~*/HQ && NAME!~*/EE2_W_END1* && NAME!~*INT_NODE_GLOBAL_0_INT_OUT1 && NAME!~*INT_NODE_GLOBAL_5_INT_OUT1 && NAME!~*BYPASS_E1 && NAME!~*BYPASS_E3 && NAME!~*BYPASS_E9 && NAME!~*BYPASS_E11 && NAME!~*CTRL_E0 && NAME!~*CTRL_E2 && NAME!~*CTRL_E4 && NAME!~*CTRL_E5 && NAME!~*CTRL_E6 && NAME!~*CTRL_E7 && NAME!~*CLE_CLE_L_SITE_0_BQ && NAME!~*CLE_CLE_L_SITE_0_DQ && NAME!~*CLE_CLE_L_SITE_0_FQ && NAME!~*CLE_CLE_L_SITE_0_HQ && NAME!~*BYPASS_W1 && NAME!~*BYPASS_W3 && NAME!~*BYPASS_W9 && NAME!~*BYPASS_W11 && NAME!~*CTRL_W0 && NAME!~*CTRL_W2 && NAME!~*CTRL_W4 && NAME!~*CTRL_W5 && NAME!~*CTRL_W6 && NAME!~*CTRL_W7 && NAME!~*CLE_CLE_M_SITE_0_BQ && NAME!~*CLE_CLE_M_SITE_0_DQ && NAME!~*CLE_CLE_M_SITE_0_FQ && NAME!~*CLE_CLE_M_SITE_0_HQ && NAME!~*/EE2_W_END2* && NAME!~*/EE2_W_END5* && NAME!~*/EE2_W_END6* && NAME!~*/EE2_W_BEG1* && NAME!~*/EE2_W_BEG2* && NAME!~*/EE2_W_BEG5* && NAME!~*/EE2_W_BEG6* && NAME!~*/WW2_W_END1* && NAME!~*/WW2_W_END2* && NAME!~*/WW2_W_END5* && NAME!~*/WW2_W_END6* && NAME!~*/WW2_W_BEG1* && NAME!~*/WW2_W_BEG2* && NAME!~*/WW2_W_BEG5* && NAME!~*/WW2_W_BEG6* && NAME!~*/EE2_E_END1* && NAME!~*/EE2_E_END2* && NAME!~*/EE2_E_END5* && NAME!~*/EE2_E_END6* && NAME!~*/EE2_E_BEG1* && NAME!~*/EE2_E_BEG2* && NAME!~*/EE2_E_BEG5* && NAME!~*/EE2_E_BEG6* && NAME!~*/WW2_E_END1* && NAME!~*/WW2_E_END2* && NAME!~*/WW2_E_END5* && NAME!~*/WW2_E_END6* && NAME!~*/WW2_E_BEG1* && NAME!~*/WW2_E_BEG2* && NAME!~*/WW2_E_BEG5* && NAME!~*/WW2_E_BEG6* && NAME!~*INT_NODE_SDQ_1_INT_OUT1* && NAME!~*INT_NODE_IMUX_30_INT_OUT1* && NAME!~*INT_NODE_SDQ_4_INT_OUT0* && NAME!~*INT_NODE_SDQ_9_INT_OUT0* && NAME!~*INT_NODE_IMUX_4_INT_OUT1* && NAME!~*INT_NODE_SDQ_10_INT_OUT0* && NAME!~*INT_NODE_SDQ_23_INT_OUT0* && NAME!~*INT_NODE_IMUX_14_INT_OUT0* && NAME!~*INT_NODE_SDQ_24_INT_OUT0* && NAME!~*INT_NODE_SDQ_27_INT_OUT1* && NAME!~*INT_NODE_IMUX_17_INT_OUT1* && NAME!~*INT_NODE_SDQ_30_INT_OUT0* && NAME!~*INT_NODE_SDQ_36_INT_OUT0* && NAME!~*INT_NODE_IMUX_21_INT_OUT1* && NAME!~*INT_NODE_SDQ_37_INT_OUT0* && NAME!~*INT_NODE_SDQ_49_INT_OUT1* && NAME!~*INT_NODE_IMUX_62_INT_OUT1* && NAME!~*INT_NODE_SDQ_52_INT_OUT0* && NAME!~*INT_NODE_SDQ_57_INT_OUT0* && NAME!~*INT_NODE_IMUX_36_INT_OUT1* && NAME!~*INT_NODE_SDQ_58_INT_OUT0* && NAME!~*INT_NODE_SDQ_71_INT_OUT0* && NAME!~*INT_NODE_IMUX_46_INT_OUT0* && NAME!~*INT_NODE_SDQ_72_INT_OUT0* && NAME!~*INT_NODE_SDQ_75_INT_OUT1* && NAME!~*INT_NODE_IMUX_49_INT_OUT1* && NAME!~*INT_NODE_SDQ_78_INT_OUT0* && NAME!~*INT_NODE_SDQ_84_INT_OUT0* && NAME!~*INT_NODE_IMUX_53_INT_OUT1* && NAME!~*INT_NODE_SDQ_85_INT_OUT0* && NAME!~*INT_NODE_SDQ_51_INT_OUT0* && NAME!~*INT_NODE_IMUX_33_INT_OUT1* && NAME!~*INT_NODE_SDQ_55_INT_OUT1* && NAME!~*INT_NODE_SDQ_68_INT_OUT1* && NAME!~*INT_NODE_IMUX_44_INT_OUT0* && NAME!~*INT_NODE_SDQ_77_INT_OUT0* && NAME!~*INT_NODE_SDQ_82_INT_OUT1* && NAME!~*INT_NODE_SDQ_3_INT_OUT0* && NAME!~*INT_NODE_IMUX_1_INT_OUT1* && NAME!~*INT_NODE_SDQ_7_INT_OUT1* && NAME!~*INT_NODE_IMUX_12_INT_OUT0* && NAME!~*INT_NODE_SDQ_29_INT_OUT0* && NAME!~*INT_NODE_SDQ_34_INT_OUT1*}]
# write_checkpoint ./place_design_w_blocker -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/prruns/BlockerTest/place_design_w_blocker.dcp' has been generated.
# route_design -nets [get_nets */*Con_0*/*to*]
Command: route_design -nets [get_nets */*Con_0*/*to*]
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Interactive Router Task

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4845.121 ; gain = 0.000
Phase 1 Build RT Design | Checksum: a5494694

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Route 35-47] Routing for 36 nets will be attempted.
Post Restoration Checksum: NetGraph: a9594e2a NumContArr: fb91db37 Constraints: 427a56e3 Timing: 0

Phase 2 Router Initialization
Phase 2 Router Initialization | Checksum: 1e7658044

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4845.121 ; gain = 0.000
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
CRITICAL WARNING: [Route 35-275] Interactive router failed to produce legal routing. There are 24 node overlaps.
Resolution: Run report_route_status and review the logfile to identify routing failures.
Ending Interactive Router Task | Checksum: 1e7658044

Time (s): cpu = 00:04:22 ; elapsed = 00:04:21 . Memory (MB): peak = 4845.121 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:04:26 ; elapsed = 00:04:59 . Memory (MB): peak = 4845.121 ; gain = 0.000

    while executing
"route_design -nets [get_nets */*Con_0*/*to*]"
    (file "BlockerTest.tcl" line 133)
