
---------- Begin Simulation Statistics ----------
simSeconds                                   0.146696                       # Number of seconds simulated (Second)
simTicks                                 146695838184                       # Number of ticks simulated (Tick)
finalTick                                146695838184                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1307.60                       # Real time elapsed on the host (Second)
hostTickRate                                112186957                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8539448                       # Number of bytes of host memory used (Byte)
simInsts                                    238353478                       # Number of instructions simulated (Count)
simOps                                      241296213                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   182283                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     184533                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        308184535                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.292282                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.773825                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       248296641                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      435                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      247986229                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   7483                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7000862                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7101692                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  70                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           307452589                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.806584                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.857148                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 132098661     42.97%     42.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 117989798     38.38%     81.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  43138205     14.03%     95.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  13201743      4.29%     99.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1006118      0.33%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     18064      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             307452589                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   28759      0.64%      0.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    859      0.02%      0.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      21      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 60165      1.34%      2.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                346243      7.70%      9.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                 18526      0.41%     10.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                31357      0.70%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc              6081      0.14%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                    13      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                 7027      0.16%     11.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     11.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     11.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                    546      0.01%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2482579     55.23%     66.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1512667     33.65%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          188      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      85915875     34.65%     34.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       640099      0.26%     34.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         14703      0.01%     34.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      8529420      3.44%     38.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      2295689      0.93%     39.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       723274      0.29%     39.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      7385143      2.98%     42.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1114523      0.45%     42.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       226764      0.09%     43.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      1912846      0.77%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt       111579      0.04%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          407      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         5508      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          769      0.00%     43.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      1600707      0.65%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        11653      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     44.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    105332616     42.48%     87.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     32164466     12.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      247986229                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.804668                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             4494844                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.018125                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                668690430                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               184988367                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       175959399                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                139236944                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                70393326                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        68360875                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   182343083                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    70137802                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    822450                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           20808                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          731946                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      103772588                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      32660644                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     35342838                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      5382594                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                14119309                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          11943237                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            510224                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11182889                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               169005                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                11154297                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997443                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  700656                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           58764                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              52863                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5901                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         3604                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         6492226                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             365                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            505753                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    306377599                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.787994                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.236599                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       183489557     59.89%     59.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        67695220     22.10%     81.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        18632920      6.08%     88.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9777068      3.19%     91.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        26782834      8.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    306377599                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         314                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                562498                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     84575692     35.03%     35.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       637788      0.26%     35.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        13838      0.01%     35.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      8504365      3.52%     38.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2241901      0.93%     39.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       708985      0.29%     40.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      7373187      3.05%     43.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1114336      0.46%     43.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       200437      0.08%     43.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1859921      0.77%     44.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt       111553      0.05%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          397      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         5409      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          740      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      1598597      0.66%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        11052      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    100668162     41.70%     86.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     31797061     13.17%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    241423600                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      26782834                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            238480865                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              241423600                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      238353478                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        241296213                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.292282                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.773825                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          132465223                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         207209502                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        100668162                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        31797061                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          67963662                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          179      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     84575692     35.03%     35.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       637788      0.26%     35.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        13838      0.01%     35.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      8504365      3.52%     38.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      2241901      0.93%     39.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       708985      0.29%     40.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult      7373187      3.05%     43.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1114336      0.46%     43.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv       200437      0.08%     43.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc      1859921      0.77%     44.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt       111553      0.05%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          397      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         5409      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          740      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      1598597      0.66%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        11052      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    100668162     41.70%     86.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     31797061     13.17%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    241423600                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     12451901                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     11848154                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       603747                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     10645779                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1806122                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       562498                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       562494                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      115584858                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         115584858                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     115587151                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        115587151                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       195052                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          195052                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       195146                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         195146                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5760964757                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5760964757                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5760964757                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5760964757                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    115779910                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     115779910                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    115782297                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    115782297                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001685                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001685                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001685                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001685                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 29535.532868                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 29535.532868                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 29521.305879                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 29521.305879                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       201453                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          232                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        27453                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       7.338105                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          116                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        94901                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             94901                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        93839                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         93839                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        93839                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        93839                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       101213                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       101213                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       101302                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        28432                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       129734                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3438496032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3438496032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3440781784                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher    818473413                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4259255197                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000874                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000874                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000875                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001120                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 33972.869414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 33972.869414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 33965.585911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 28787.050260                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 32830.678134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 112735                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        28432                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        28432                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher    818473413                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total    818473413                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 28787.050260                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 28787.050260                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data          314                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          314                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           52                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           52                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      1543192                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1543192                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          366                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          366                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.142077                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.142077                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 29676.769231                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 29676.769231                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           46                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           46                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       365092                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       365092                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.016393                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.016393                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 60848.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 60848.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     83937035                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        83937035                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        45432                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         45432                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1046503612                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1046503612                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     83982467                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     83982467                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000541                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000541                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 23034.504578                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 23034.504578                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        15466                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        15466                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        29966                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        29966                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    616082516                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    616082516                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000357                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000357                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20559.384502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20559.384502                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         2293                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          2293                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           94                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           94                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2387                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2387                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.039380                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.039380                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           89                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           89                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      2285752                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      2285752                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.037285                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.037285                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 25682.606742                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 25682.606742                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          266                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          266                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data           48                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total           48                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data       434112                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total       434112                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          314                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          314                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.152866                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.152866                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data           48                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total           48                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data       342720                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total       342720                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.152866                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.152866                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        17372                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        17372                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data        31857                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        31857                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   2342291362                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   2342291362                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data        49229                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        49229                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.647119                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.647119                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 73525.170669                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 73525.170669                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data         2396                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total         2396                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data        29461                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        29461                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   2119988890                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   2119988890                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.598448                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.598448                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 71959.162622                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 71959.162622                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     31630451                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       31630451                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       117763                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       117763                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2372169783                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2372169783                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     31748214                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     31748214                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003709                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003709                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 20143.591646                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 20143.591646                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        75977                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        75977                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        41786                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        41786                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    702424626                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    702424626                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001316                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001316                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 16810.047049                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 16810.047049                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses       101213                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued           91916                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            1517                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           40234                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss        15179                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.437726                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.284446                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        50457                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR        13027                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             63484                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       209138                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        59697                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        28686                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         14686                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         2087                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.819752                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            115729640                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             113759                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1017.322937                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              200872                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   678.796038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   345.023714                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.662887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.336937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          377                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          647                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          242                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          425                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          175                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.368164                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.631836                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          463245667                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         463245667                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 17147671                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              38555323                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 230959394                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              20202183                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 588018                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10489629                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4603                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              250081626                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1079964                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           247163779                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                153720                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         12686912                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       104990071                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       32070500                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.801999                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       32982054                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      35348628                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     253268822                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    137430617                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         137060571                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    171139579                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites     22468912                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads     108336612                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           11907816                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     233185731                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1184978                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  72279683                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                165807                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          307452589                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.845463                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.850261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                123973556     40.32%     40.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                117934280     38.36%     78.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 58302000     18.96%     97.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3569363      1.16%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3673390      1.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            307452589                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             256696779                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.832932                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           14119309                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.045814                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     73674260                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       72239911                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          72239911                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      72239911                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         72239911                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        39772                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           39772                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        39772                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          39772                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1303400334                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1303400334                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1303400334                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1303400334                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     72279683                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      72279683                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     72279683                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     72279683                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000550                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000550                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000550                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000550                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 32771.807654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 32771.807654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 32771.807654                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 32771.807654                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2242                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      97.478261                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst         9666                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          9666                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         9666                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         9666                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        30106                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        30106                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        30106                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        30106                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1033105638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1033105638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1033105638                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1033105638                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 34315.606125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 34315.606125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 34315.606125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 34315.606125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  29081                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     72239911                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        72239911                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        39772                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         39772                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1303400334                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1303400334                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     72279683                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     72279683                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000550                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000550                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 32771.807654                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 32771.807654                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         9666                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         9666                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        30106                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        30106                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1033105638                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1033105638                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 34315.606125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 34315.606125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses        30106                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1019.981462                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             72270016                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              30105                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2400.598439                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1019.981462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          607                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          152                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          289148837                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         289148837                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    588018                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   14182579                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1913913                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              248450796                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                103772588                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                32660644                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   435                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     59241                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       58                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          84346                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         347086                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       168012                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               515098                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                244351496                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               244320274                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 193415537                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 223465908                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.792773                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.865526                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp            88547                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty       192975                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict         113053                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq           11733                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq          16067                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq           48                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp         16115                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq           25863                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp          25863                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq        30106                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq        58442                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq        30657                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp        30657                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        89292                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       374889                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total               464181                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1926720                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     11469184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total              13395904                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                        175945                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                 6276736                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples          337888                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.184546                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.387930                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0                275532     81.55%     81.55% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                 62356     18.45%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                     0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total            337888                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy        245164646                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy        43018440                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy       142651962                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests       309491                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests       164867                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops         62347                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops        62347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst           278                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data         27098                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher         8484                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total            35860                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst          278                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data        27098                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher         8484                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total           35860                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst        29828                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        28820                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher        19903                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          78551                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst        29828                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        28820                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher        19903                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         78551                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    988450170                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    915575518                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher    732524109                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   2636549797                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    988450170                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    915575518                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher    732524109                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   2636549797                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst        30106                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        55918                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher        28387                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total       114411                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst        30106                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        55918                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher        28387                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total       114411                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.990766                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.515398                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.701131                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.686569                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.990766                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.515398                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.701131                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.686569                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 33138.332104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 31768.754962                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 36804.708285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 33564.815177                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 33138.332104                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 31768.754962                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 36804.708285                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 33564.815177                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks        76025                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total            76025                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.data          682                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher         1753                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total         2435                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data          682                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher         1753                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total         2435                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst        29828                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        28138                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher        18150                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        76116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst        29828                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        28138                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher        18150                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher        11685                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        87801                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst    860669877                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    751476445                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher    497997505                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   2110143827                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst    860669877                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    751476445                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher    497997505                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher    505916731                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   2616060558                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.990766                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.503201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.639377                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.665286                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.990766                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.503201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.639377                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.767417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 28854.427954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 26706.818004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 27437.879063                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 27722.736705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 28854.427954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 26706.818004                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 27437.879063                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 43296.254258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 29795.338982                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements                141694                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks        33661                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total        33661                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher        11685                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total        11685                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher    505916731                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total    505916731                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 43296.254258                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 43296.254258                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data         1715                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::cpu.dcache.prefetcher           14                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total         1729                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data        28897                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.dcache.prefetcher           31                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total        28928                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data     43220800                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.dcache.prefetcher         5236                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total     43226036                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data        30612                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.dcache.prefetcher           45                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total        30657                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.943976                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.688889                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.943602                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data  1495.684673                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.dcache.prefetcher   168.903226                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total  1494.262860                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data          276                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total          277                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data        28621                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher           30                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total        28651                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data   1652817364                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher       602622                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total   1653419986                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.934960                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.666667                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.934566                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 57748.414241                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 20087.400000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 57708.980001                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst          278                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total          278                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst        29828                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total        29828                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst    988450170                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total    988450170                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst        30106                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total        30106                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.990766                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.990766                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 33138.332104                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 33138.332104                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst        29828                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total        29828                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    860669877                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total    860669877                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.990766                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.990766                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 28854.427954                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 28854.427954                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        13665                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        13665                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        12198                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        12198                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    437439230                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    437439230                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        25863                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        25863                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.471639                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.471639                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 35861.553533                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 35861.553533                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data          681                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total          681                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        11517                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        11517                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    344557369                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    344557369                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.445308                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.445308                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 29917.284796                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 29917.284796                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data        13433                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher         8484                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total        21917                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data        16622                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher        19903                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total        36525                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    478136288                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher    732524109                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total   1210660397                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data        30055                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        28387                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total        58442                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.553053                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.701131                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.624979                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 28765.268199                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 36804.708285                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 33146.075209                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher         1753                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total         1754                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data        16621                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        18150                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total        34771                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    406919076                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    497997505                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    904916581                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.553019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.639377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.594966                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 24482.225859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 27437.879063                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 26025.037560                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data           48                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total           48                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data           48                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total           48                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data        15557                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total        15557                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data          510                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          510                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data        16067                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total        16067                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.031742                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.031742                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data          510                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          510                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data      9710400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total      9710400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.031742                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.031742                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks        94901                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        94901                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        94901                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        94901                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses        76116                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued          18705                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused            705                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful           8133                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.434804                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.096535                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache         2056                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR         4964                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate             7020                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified        20485                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit          922                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand          411                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage         2563                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         2038.373002                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs              249017                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs            145748                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              1.708545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   610.380313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   404.413639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data   527.795403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   350.129596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher   145.654051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.298037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.197468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.257713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.170962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.071120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.995299                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022          800                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         1248                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          284                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          156                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          983                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          102                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.390625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.609375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses           2569676                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses          2569676                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    18896837                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3104426                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                19169                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               84346                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 863583                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                14304                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  12648                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          100665873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.630504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.898723                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              100604525     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10344      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                24938      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2919      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1529      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2353      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                16842      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   83      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                102      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 33      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                910      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 81      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                308      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 49      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                160      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              226      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              792                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            100665873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 588018                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 28356072                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                31126397                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         194312                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 233304896                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13882894                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              248987005                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                540779                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    79                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2889744                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 104254                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           261717288                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   511339917                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                255207508                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 56201100                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             253621192                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8096096                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   10462                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 471                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  16234811                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        527508459                       # The number of ROB reads (Count)
system.cpu.rob.writes                       496906902                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                238353478                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  241296213                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    50                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst             25899                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data             25429                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher        16753                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher         8775                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                76856                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst            25899                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data            25429                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher        16753                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher         8775                       # number of overall hits (Count)
system.l3cache.overallHits::total               76856                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            3929                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            2712                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher         1398                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher         2782                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              10821                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           3929                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           2712                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher         1398                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher         2782                       # number of overall misses (Count)
system.l3cache.overallMisses::total             10821                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    347841649                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    252860957                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher    165840703                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher    377113768                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total    1143657077                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    347841649                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    252860957                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher    165840703                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher    377113768                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total   1143657077                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst         29828                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data         28141                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher        18151                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher        11557                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total            87677                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst        29828                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data        28141                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher        18151                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher        11557                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total           87677                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.131722                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.096372                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.077021                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.240720                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.123419                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.131722                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.096372                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.077021                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.240720                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.123419                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 88531.852634                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 93237.816003                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 118627.112303                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 135554.913012                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 105688.668053                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 88531.852634                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 93237.816003                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 118627.112303                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 135554.913012                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 105688.668053                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks           22049                       # number of writebacks (Count)
system.l3cache.writebacks::total                22049                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         3929                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         2712                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher         1398                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher         2782                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          10821                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         3929                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         2712                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher         1398                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher         2782                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         10821                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    291749809                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    214133597                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher    145871563                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher    337346433                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total    989101402                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    291749809                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    214133597                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher    145871563                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher    337346433                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total    989101402                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.131722                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.096372                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.077021                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.240720                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.123419                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.131722                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.096372                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.077021                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.240720                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.123419                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 74255.487147                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 78957.816003                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 104343.035050                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 121260.400072                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 91405.729785                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 74255.487147                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 78957.816003                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 104343.035050                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 121260.400072                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 91405.729785                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                     22518                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          348                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          348                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.InvalidateReq.hits::cpu.data          550                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::cpu.dcache.prefetcher           29                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total          579                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data        28071                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::cpu.dcache.prefetcher            1                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total        28072                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data        28621                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::cpu.dcache.prefetcher           30                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total        28651                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.980783                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.033333                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.979791                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data        28071                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total        28072                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data    541310458                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher        19038                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total    541329496                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.980783                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.033333                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.979791                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 19283.618610                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher        19038                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 19283.609860                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data          9977                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total             9977                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         1543                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           1543                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    146037598                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    146037598                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data        11520                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total        11520                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.133941                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.133941                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 94645.235256                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 94645.235256                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         1543                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         1543                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    124003558                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    124003558                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.133941                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.133941                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 80365.235256                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 80365.235256                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst        25899                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        15452                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher        16753                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher         8775                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        66879                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         3929                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         1169                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher         1398                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher         2782                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total         9278                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    347841649                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    106823359                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher    165840703                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher    377113768                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    997619479                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst        29828                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data        16621                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        18151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher        11557                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total        76157                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.131722                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.070333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.077021                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.240720                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.121827                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 88531.852634                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 91380.118905                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 118627.112303                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 135554.913012                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 107525.272580                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         3929                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         1169                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         1398                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher         2782                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total         9278                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    291749809                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     90130039                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    145871563                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher    337346433                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    865097844                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.131722                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.070333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.077021                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.240720                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.121827                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 74255.487147                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77100.118905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 104343.035050                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 121260.400072                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 93241.845656                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data          510                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total             510                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data          510                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total          510                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks        76025                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total        76025                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks        76025                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total        76025                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            16355.462065                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                  206022                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                 39481                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  5.218257                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks  7726.013033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst  3114.307112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  2301.349619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher  1147.681513                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher  2066.110788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.471558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.190082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.140463                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.070049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.126105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.998258                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         3492                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024        12892                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              25                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1              63                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2              11                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3              21                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4            3372                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             112                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             291                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              48                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3              74                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           12367                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.213135                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.786865                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               3790569                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              3790569                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     22049.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2712.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples      1398.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples      2782.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.094505804588                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           791                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           791                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                67370                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               21459                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        10820                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       22049                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10820                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     22049                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.49                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                         21                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  10820                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 22049                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5139                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1740                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      827                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      563                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      476                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      273                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      253                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      226                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      194                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      159                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     139                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     112                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     100                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                      84                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      77                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      76                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      82                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      73                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      60                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      46                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     487                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     682                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     878                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     975                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1108                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1394                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1375                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1548                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1198                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1185                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                      97                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          791                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       13.667509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      43.967127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             790     99.87%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1216-1279            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            791                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          791                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       27.844501                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      20.433932                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      56.980830                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-31            738     93.30%     93.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32-47             19      2.40%     95.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::48-63              7      0.88%     96.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::64-79              4      0.51%     97.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::80-95              1      0.13%     97.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::128-143            7      0.88%     98.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::144-159            1      0.13%     98.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::160-175            1      0.13%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::192-207            1      0.13%     98.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::272-287            3      0.38%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::384-399            1      0.13%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::400-415            2      0.25%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::432-447            1      0.13%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::496-511            2      0.25%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::544-559            1      0.13%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::560-575            1      0.13%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::752-767            1      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            791                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   692480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1411136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               4720515.65042646                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               9619468.53754650                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   146695774876                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     4463043.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       251392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       173568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher        89472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher       178048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1409600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1713695.515237998916                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1183182.850642936071                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 609915.053539389628                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 1213722.231006138725                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 9608997.892850540578                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2712                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher         1398                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher         2782                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        22049                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    137114188                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    107220796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher     90694208                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher    226050912                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3475098990562                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34906.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     39535.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     64874.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     81254.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 157608009.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       251392                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       173568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher        89472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher       178048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          692480                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       251392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       251392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1411136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1411136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3928                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2712                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher         1398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher         2782                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            10820                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        22049                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           22049                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1713696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1183183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher       609915                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher      1213722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            4720516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1713696                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1713696                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      9619469                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           9619469                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      9619469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1713696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1183183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher       609915                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher      1213722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          14339984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10820                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                22025                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           991                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          687                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          786                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1321                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1403                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                358205104                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               54100000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           561080104                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 33105.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            51855.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8625                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               17448                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.71                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            79.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         6761                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   310.704334                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   198.381725                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   302.209734                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2015     29.80%     29.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1777     26.28%     56.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          916     13.55%     69.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          596      8.82%     78.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          383      5.66%     84.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          197      2.91%     87.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          139      2.06%     89.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           88      1.30%     90.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          650      9.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         6761                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 692480                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             1409600                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 4.720516                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.608998                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         25304160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         13430505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        39227160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       56621340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 11579817600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3310470510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  53543437440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    68568308715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.418228                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 139168746024                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4898400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2628692160                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         23047920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         12227490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        38027640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       58349160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 11579817600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3104345970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  53717016000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    68532831780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    467.176388                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 139622423734                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4898400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2175014450                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9277                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         22049                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               454                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1543                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1543                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           9277                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          28072                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port        72215                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   72215                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port      2103616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2103616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              38892                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    38892    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                38892                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 146695838184                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            71220606                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           28450252                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          61416                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        22524                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
