Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Fri Apr 11 04:47:25 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.737        0.000                      0                  248        0.199        0.000                      0                  248        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.737        0.000                      0                  248        0.199        0.000                      0                  248        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_count_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.919ns (19.073%)  route 3.899ns (80.927%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.139     9.021    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.153     9.174 r  tx/D_p0_score_count_q[3]_i_1/O
                         net (fo=4, routed)           0.848    10.023    debugger/D_p0_score_count_q_reg[3]_0[0]
    SLICE_X6Y27          FDRE                                         r  debugger/D_p0_score_count_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    14.908    debugger/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  debugger/D_p0_score_count_q_reg[1]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X6Y27          FDRE (Setup_fdre_C_CE)      -0.372    14.760    debugger/D_p0_score_count_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_count_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.919ns (19.073%)  route 3.899ns (80.927%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.139     9.021    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.153     9.174 r  tx/D_p0_score_count_q[3]_i_1/O
                         net (fo=4, routed)           0.848    10.023    debugger/D_p0_score_count_q_reg[3]_0[0]
    SLICE_X6Y27          FDRE                                         r  debugger/D_p0_score_count_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    14.908    debugger/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  debugger/D_p0_score_count_q_reg[2]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X6Y27          FDRE (Setup_fdre_C_CE)      -0.372    14.760    debugger/D_p0_score_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_count_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.919ns (19.591%)  route 3.772ns (80.409%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.139     9.021    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.153     9.174 r  tx/D_p0_score_count_q[3]_i_1/O
                         net (fo=4, routed)           0.721     9.895    debugger/D_p0_score_count_q_reg[3]_0[0]
    SLICE_X5Y28          FDRE                                         r  debugger/D_p0_score_count_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.505    14.910    debugger/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  debugger/D_p0_score_count_q_reg[0]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.408    14.726    debugger/D_p0_score_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_count_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.919ns (19.591%)  route 3.772ns (80.409%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.139     9.021    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.153     9.174 r  tx/D_p0_score_count_q[3]_i_1/O
                         net (fo=4, routed)           0.721     9.895    debugger/D_p0_score_count_q_reg[3]_0[0]
    SLICE_X4Y28          FDRE                                         r  debugger/D_p0_score_count_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.505    14.910    debugger/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  debugger/D_p0_score_count_q_reg[3]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.408    14.726    debugger/D_p0_score_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_compare_count_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.912ns (20.730%)  route 3.488ns (79.270%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.060     8.943    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.146     9.089 r  tx/D_correct_button_compare_count_q[4]_i_1/O
                         net (fo=5, routed)           0.515     9.604    debugger/D_correct_button_compare_count_q_reg[4]_0[0]
    SLICE_X0Y26          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.504    14.909    debugger/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[3]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.409    14.724    debugger/D_correct_button_compare_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_compare_count_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.912ns (20.730%)  route 3.488ns (79.270%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.060     8.943    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.146     9.089 r  tx/D_correct_button_compare_count_q[4]_i_1/O
                         net (fo=5, routed)           0.515     9.604    debugger/D_correct_button_compare_count_q_reg[4]_0[0]
    SLICE_X0Y26          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.504    14.909    debugger/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[4]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.409    14.724    debugger/D_correct_button_compare_count_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_compare_count_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.912ns (21.291%)  route 3.371ns (78.709%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.060     8.943    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.146     9.089 r  tx/D_correct_button_compare_count_q[4]_i_1/O
                         net (fo=5, routed)           0.399     9.488    debugger/D_correct_button_compare_count_q_reg[4]_0[0]
    SLICE_X1Y25          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502    14.907    debugger/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[0]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y25          FDRE (Setup_fdre_C_CE)      -0.409    14.722    debugger/D_correct_button_compare_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_compare_count_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.912ns (21.291%)  route 3.371ns (78.709%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.060     8.943    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.146     9.089 r  tx/D_correct_button_compare_count_q[4]_i_1/O
                         net (fo=5, routed)           0.399     9.488    debugger/D_correct_button_compare_count_q_reg[4]_0[0]
    SLICE_X0Y25          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502    14.907    debugger/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[1]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.409    14.722    debugger/D_correct_button_compare_count_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_compare_count_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.912ns (21.291%)  route 3.371ns (78.709%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          1.060     8.943    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.146     9.089 r  tx/D_correct_button_compare_count_q[4]_i_1/O
                         net (fo=5, routed)           0.399     9.488    debugger/D_correct_button_compare_count_q_reg[4]_0[0]
    SLICE_X0Y25          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502    14.907    debugger/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  debugger/D_correct_button_compare_count_q_reg[2]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.409    14.722    debugger/D_correct_button_compare_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_motor_speed_count_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.886ns (21.006%)  route 3.332ns (78.994%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     5.204    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.518     5.722 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          1.394     7.116    rx/FSM_onehot_D_state_q[17]_i_5_0[0]
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.124     7.240 f  rx/FSM_onehot_D_state_q[17]_i_13/O
                         net (fo=1, routed)           0.518     7.759    rx/FSM_onehot_D_state_q[17]_i_13_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  rx/FSM_onehot_D_state_q[17]_i_5/O
                         net (fo=12, routed)          0.794     8.677    tx/D_bit_32_count_q_reg[4]_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.120     8.797 r  tx/D_motor_speed_count_q[3]_i_1/O
                         net (fo=4, routed)           0.625     9.422    debugger/D_motor_speed_count_q_reg[3]_0[0]
    SLICE_X4Y27          FDRE                                         r  debugger/D_motor_speed_count_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    14.908    debugger/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  debugger/D_motor_speed_count_q_reg[0]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X4Y27          FDRE (Setup_fdre_C_CE)      -0.408    14.724    debugger/D_motor_speed_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.562%)  route 0.107ns (33.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.527    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.164     1.691 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          0.107     1.797    debugger/Q[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.048     1.845 r  debugger/D_bit_32_count_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    debugger/D_bit_32_count_d[2]
    SLICE_X3Y23          FDRE                                         r  debugger/D_bit_32_count_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     2.041    debugger/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  debugger/D_bit_32_count_q_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.107     1.647    debugger/D_bit_32_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rx/D_saved_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_saved_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.530    rx/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  rx/D_saved_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  rx/D_saved_data_q_reg[3]/Q
                         net (fo=2, routed)           0.114     1.785    rx/M_rx_data[3]
    SLICE_X3Y29          FDRE                                         r  rx/D_saved_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    rx/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  rx/D_saved_data_q_reg[2]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.047     1.577    rx/D_saved_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_bit_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.095%)  route 0.142ns (42.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.530    rx/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  rx/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  rx/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=11, routed)          0.142     1.813    rx/D_state_q[0]
    SLICE_X5Y31          LUT5 (Prop_lut5_I3_O)        0.048     1.861 r  rx/D_bit_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    rx/D_bit_ctr_q[1]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  rx/D_bit_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    rx/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx/D_bit_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.107     1.650    rx/D_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.244%)  route 0.107ns (33.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.527    debugger/clk_IBUF_BUFG
    SLICE_X2Y23          FDSE                                         r  debugger/FSM_onehot_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDSE (Prop_fdse_C_Q)         0.164     1.691 r  debugger/FSM_onehot_D_state_q_reg[0]/Q
                         net (fo=11, routed)          0.107     1.797    debugger/Q[0]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.842 r  debugger/D_bit_32_count_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    debugger/D_bit_32_count_d[1]
    SLICE_X3Y23          FDRE                                         r  debugger/D_bit_32_count_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     2.041    debugger/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  debugger/D_bit_32_count_q_reg[1]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.091     1.631    debugger/D_bit_32_count_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rx/D_rxd_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_saved_data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.107%)  route 0.165ns (53.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    rx/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rx/D_rxd_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  rx/D_rxd_q_reg/Q
                         net (fo=4, routed)           0.165     1.837    rx/D_rxd_q
    SLICE_X3Y29          FDRE                                         r  rx/D_saved_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    rx/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  rx/D_saved_data_q_reg[7]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.078     1.622    rx/D_saved_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rx/D_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.530    rx/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx/D_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.128     1.658 r  rx/D_bit_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.084     1.741    rx/D_bit_ctr_q[1]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.099     1.840 r  rx/D_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    rx/D_bit_ctr_q[2]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  rx/D_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    rx/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx/D_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.092     1.622    rx/D_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_bit_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.703%)  route 0.142ns (43.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.530    rx/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  rx/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  rx/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=11, routed)          0.142     1.813    rx/D_state_q[0]
    SLICE_X5Y31          LUT4 (Prop_lut4_I2_O)        0.045     1.858 r  rx/D_bit_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    rx/D_bit_ctr_q[0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  rx/D_bit_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.045    rx/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx/D_bit_ctr_q_reg[0]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091     1.634    rx/D_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debugger/D_bit_32_count_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.527    debugger/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  debugger/D_bit_32_count_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  debugger/D_bit_32_count_q_reg[3]/Q
                         net (fo=4, routed)           0.134     1.802    debugger/D_bit_32_count_q[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  debugger/D_bit_32_count_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    debugger/D_bit_32_count_d[3]
    SLICE_X3Y23          FDRE                                         r  debugger/D_bit_32_count_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     2.041    debugger/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  debugger/D_bit_32_count_q_reg[3]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092     1.619    debugger/D_bit_32_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tx/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/D_bit_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.454%)  route 0.103ns (29.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.531    tx/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  tx/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148     1.679 r  tx/D_ctr_q_reg[1]/Q
                         net (fo=9, routed)           0.103     1.782    tx/D_ctr_q_reg_n_0_[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.098     1.880 r  tx/D_bit_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    tx/D_bit_ctr_q[0]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  tx/D_bit_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     2.046    tx/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  tx/D_bit_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     1.651    tx/D_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debugger/FSM_onehot_D_state_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/FSM_onehot_D_state_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.582     1.526    debugger/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  debugger/FSM_onehot_D_state_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.690 r  debugger/FSM_onehot_D_state_q_reg[13]/Q
                         net (fo=3, routed)           0.124     1.814    debugger/FSM_onehot_D_state_q_reg_n_0_[13]
    SLICE_X2Y24          FDRE                                         r  debugger/FSM_onehot_D_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     2.040    debugger/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  debugger/FSM_onehot_D_state_q_reg[14]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.053     1.579    debugger/FSM_onehot_D_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    debugger/D_correct_button_compare_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    debugger/D_correct_button_compare_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    debugger/D_correct_button_compare_count_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    debugger/D_correct_button_compare_count_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    debugger/D_bit_32_count_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    debugger/D_bit_32_count_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 4.002ns (68.546%)  route 1.836ns (31.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.627     5.211    tx/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.836     7.504    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    11.050 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.050    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.388ns (77.606%)  route 0.400ns (22.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.532    tx/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.400     2.073    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.320 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.320    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.634ns (37.346%)  route 2.741ns (62.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.580    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.704 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.670     4.375    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.634ns (37.346%)  route 2.741ns (62.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.580    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.704 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.670     4.375    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.634ns (37.346%)  route 2.741ns (62.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.580    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.704 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.670     4.375    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.634ns (37.346%)  route 2.741ns (62.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.580    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.704 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.670     4.375    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.438ns  (logic 1.495ns (61.333%)  route 0.943ns (38.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.943     2.438    rx/usb_rx_IBUF
    SLICE_X1Y31          FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.509     4.914    rx/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rx/D_rxd_q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.263ns (41.438%)  route 0.372ns (58.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.372     0.635    rx/usb_rx_IBUF
    SLICE_X1Y31          FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.857     2.047    rx/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.322ns (22.713%)  route 1.097ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.836     1.113    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.158 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     1.419    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.322ns (22.713%)  route 1.097ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.836     1.113    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.158 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     1.419    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.322ns (22.713%)  route 1.097ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.836     1.113    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.158 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     1.419    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.322ns (22.713%)  route 1.097ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.836     1.113    reset_cond/rst_n_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.158 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     1.419    reset_cond/M_reset_cond_in
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





