ila_sdram.v,verilog,xil_defaultlib,../../../../sdram_test.gen/sources_1/ip/ila_sdram/sim/ila_sdram.v,incdir="../../../../sdram_test.gen/sources_1/ip/ila_sdram/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
