#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  4 02:28:01 2024
# Process ID: 3043955
# Current directory: /home/hhollen/ee109finalHH/gen/ZCU/MolDSim/verilog-zcu/project_1/project_1.runs/design_1_axi_dwidth_converter_1_0_synth_1
# Command line: vivado -log design_1_axi_dwidth_converter_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dwidth_converter_1_0.tcl
# Log file: /home/hhollen/ee109finalHH/gen/ZCU/MolDSim/verilog-zcu/project_1/project_1.runs/design_1_axi_dwidth_converter_1_0_synth_1/design_1_axi_dwidth_converter_1_0.vds
# Journal file: /home/hhollen/ee109finalHH/gen/ZCU/MolDSim/verilog-zcu/project_1/project_1.runs/design_1_axi_dwidth_converter_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_dwidth_converter_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_dwidth_converter_1_0, cache-ID = c68579781ad35ffe.
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 02:28:17 2024...
