<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Sep 20 09:19:36 2023" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="kintexu" DEVICE="xcku040" NAME="sis8300ku_bsp_system" PACKAGE="ffva1156" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="pi_m_axi4l_app_aclk" SIGIS="clk" SIGNAME="External_Ports_pi_m_axi4l_app_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="aclk1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="pi_pcie_sys_clk" SIGIS="clk" SIGNAME="External_Ports_pi_pcie_sys_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="sys_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="pi_pcie_sys_clk_gt" SIGIS="clk" SIGNAME="External_Ports_pi_pcie_sys_clk_gt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="sys_clk_gt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pi_pcie_areset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pi_pcie_areset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="sys_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="O" NAME="po_m_axi4_aclk" SIGIS="clk" SIGNAME="pcie_xdma_0_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="po_m_axi4_areset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pcie_xdma_0_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="po_pcie_link_up" SIGIS="undef" SIGNAME="pcie_xdma_0_user_lnk_up">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="user_lnk_up"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="po_pcie_irq_ack" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_usr_irq_ack">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="usr_irq_ack"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="pi_pcie_irq_req" RIGHT="0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="External_Ports_pi_pcie_irq_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="usr_irq_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="pi_ddr4_sys_clk" SIGIS="clk" SIGNAME="External_Ports_pi_ddr4_sys_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_sys_clk_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="O" NAME="po_s_axi4_ddr_aclk" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="po_s_axi4_ddr_areset_n" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ddr_sys_reset_0_interconnect_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_sys_reset_0" PORT="interconnect_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="po_ddr_calib_done" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_init_calib_complete">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_init_calib_complete"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_pcie_mgt_rxn" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="pci_exp_rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_pcie_mgt_rxp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="pci_exp_rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="p_pcie_mgt_txn" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="pci_exp_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="p_pcie_mgt_txp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_xdma_0" PORT="pci_exp_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="22" NAME="p_m_axi4l_app_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="p_m_axi4l_app_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_app_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_app_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="p_m_axi4l_app_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="p_m_axi4l_app_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_app_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_app_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="p_m_axi4l_app_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_app_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_app_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="22" NAME="p_m_axi4l_app_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="p_m_axi4l_app_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_app_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_app_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="p_m_axi4l_app_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="p_m_axi4l_app_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_app_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_app_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M01_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_ddr4_act_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="p_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="p_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="p_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="p_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="p_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="p_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="p_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="p_ddr4_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dm_dbi_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dm_dbi_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="63" NAME="p_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="p_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="p_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="p_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_ddr4_reset_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_s_axi4_ddr_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="p_s_axi4_ddr_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="p_s_axi4_ddr_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="p_s_axi4_ddr_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="p_s_axi4_ddr_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="p_s_axi4_ddr_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_s_axi4_ddr_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="p_s_axi4_ddr_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_s_axi4_ddr_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_s_axi4_ddr_awvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_s_axi4_ddr_awready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="p_s_axi4_ddr_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="p_s_axi4_ddr_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_s_axi4_ddr_wlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_s_axi4_ddr_wvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_s_axi4_ddr_wready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="p_s_axi4_ddr_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="p_s_axi4_ddr_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_s_axi4_ddr_bvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_s_axi4_ddr_bready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_s_axi4_ddr_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="p_s_axi4_ddr_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="p_s_axi4_ddr_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="p_s_axi4_ddr_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="p_s_axi4_ddr_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="p_s_axi4_ddr_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_s_axi4_ddr_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="p_s_axi4_ddr_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="p_s_axi4_ddr_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_s_axi4_ddr_arvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_s_axi4_ddr_arready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="p_s_axi4_ddr_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="p_s_axi4_ddr_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="p_s_axi4_ddr_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_s_axi4_ddr_rlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_s_axi4_ddr_rvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_s_axi4_ddr_rready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="22" NAME="p_m_axi4l_bsp_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="p_m_axi4l_bsp_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_bsp_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_bsp_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="p_m_axi4l_bsp_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="p_m_axi4l_bsp_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_bsp_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_bsp_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="p_m_axi4l_bsp_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_bsp_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_bsp_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="22" NAME="p_m_axi4l_bsp_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="p_m_axi4l_bsp_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_bsp_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_bsp_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="p_m_axi4l_bsp_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="p_m_axi4l_bsp_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="p_m_axi4l_bsp_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="p_m_axi4l_bsp_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="M00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="pcie_xdma_0_pcie_mgt" NAME="p_pcie_mgt" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="rxn" PHYSICAL="p_pcie_mgt_rxn"/>
        <PORTMAP LOGICAL="rxp" PHYSICAL="p_pcie_mgt_rxp"/>
        <PORTMAP LOGICAL="txn" PHYSICAL="p_pcie_mgt_txn"/>
        <PORTMAP LOGICAL="txp" PHYSICAL="p_pcie_mgt_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pcie_axi_interconnect_reg_M00_AXI" DATAWIDTH="32" NAME="p_m_axi4l_bsp" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="23"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="p_m_axi4l_bsp_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="p_m_axi4l_bsp_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="p_m_axi4l_bsp_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="p_m_axi4l_bsp_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="p_m_axi4l_bsp_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="p_m_axi4l_bsp_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="p_m_axi4l_bsp_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="p_m_axi4l_bsp_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="p_m_axi4l_bsp_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="p_m_axi4l_bsp_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="p_m_axi4l_bsp_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="p_m_axi4l_bsp_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="p_m_axi4l_bsp_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="p_m_axi4l_bsp_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="p_m_axi4l_bsp_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="p_m_axi4l_bsp_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="p_m_axi4l_bsp_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="p_m_axi4l_bsp_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="p_m_axi4l_bsp_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pcie_axi_interconnect_reg_M01_AXI" DATAWIDTH="32" NAME="p_m_axi4l_app" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="23"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_pi_m_axi4l_app_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="p_m_axi4l_app_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="p_m_axi4l_app_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="p_m_axi4l_app_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="p_m_axi4l_app_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="p_m_axi4l_app_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="p_m_axi4l_app_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="p_m_axi4l_app_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="p_m_axi4l_app_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="p_m_axi4l_app_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="p_m_axi4l_app_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="p_m_axi4l_app_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="p_m_axi4l_app_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="p_m_axi4l_app_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="p_m_axi4l_app_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="p_m_axi4l_app_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="p_m_axi4l_app_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="p_m_axi4l_app_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="p_m_axi4l_app_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="p_m_axi4l_app_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ddr_ddr4_0_C0_DDR4" DATAWIDTH="64" NAME="p_ddr4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="Components"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="H5AN4G6NAFR"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="DM_NO_DBI"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="custom_parts_ddr4.csv"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="p_ddr4_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="p_ddr4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="p_ddr4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="p_ddr4_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="p_ddr4_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="p_ddr4_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="p_ddr4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="p_ddr4_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="p_ddr4_dm_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="p_ddr4_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="p_ddr4_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="p_ddr4_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="p_ddr4_odt"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="p_ddr4_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_p_s_axi4_ddr" DATAWIDTH="256" NAME="p_s_axi4_ddr" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.00"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_ddr4_0_0_c0_ddr4_ui_clk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="p_s_axi4_ddr_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="p_s_axi4_ddr_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="p_s_axi4_ddr_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="p_s_axi4_ddr_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="p_s_axi4_ddr_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="p_s_axi4_ddr_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="p_s_axi4_ddr_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="p_s_axi4_ddr_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="p_s_axi4_ddr_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="p_s_axi4_ddr_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="p_s_axi4_ddr_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="p_s_axi4_ddr_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="p_s_axi4_ddr_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="p_s_axi4_ddr_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="p_s_axi4_ddr_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="p_s_axi4_ddr_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="p_s_axi4_ddr_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="p_s_axi4_ddr_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="p_s_axi4_ddr_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="p_s_axi4_ddr_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="p_s_axi4_ddr_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="p_s_axi4_ddr_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="p_s_axi4_ddr_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="p_s_axi4_ddr_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="p_s_axi4_ddr_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="p_s_axi4_ddr_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="p_s_axi4_ddr_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="p_s_axi4_ddr_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="p_s_axi4_ddr_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="p_s_axi4_ddr_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="p_s_axi4_ddr_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="p_s_axi4_ddr_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="p_s_axi4_ddr_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="p_s_axi4_ddr_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="p_s_axi4_ddr_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="p_s_axi4_ddr_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="p_s_axi4_ddr_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="p_s_axi4_ddr" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="sis8300ku_bsp_system_axi_interconnect_ddr_0" BDTYPE="SBD" COREREVISION="13" DRIVERMODE="CORE" FULLNAME="/ddr/axi_interconnect_ddr" HWVERSION="1.0" INSTANCE="ddr_axi_interconnect_ddr" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="sis8300ku_bsp_system_axi_interconnect_ddr_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="sis8300ku_bsp_system_axi_interconnect_ddr_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="sis8300ku_bsp_system_axi_interconnect_ddr_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="pcie_xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ddr_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_s_axi4_ddr_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="S01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_p_s_axi4_ddr" DATAWIDTH="256" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_axi_interconnect_dma_M01_AXI" DATAWIDTH="256" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ddr_axi_interconnect_ddr_M00_AXI" DATAWIDTH="256" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/ddr/ddr4_0" HWVERSION="2.2" INSTANCE="ddr_ddr4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="2147483648" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="System_Clock" VALUE="No_Buffer"/>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y46"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y6"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="28"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="Components"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="H5AN4G6NAFR"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="UHX"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="4Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="4096"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="4Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="24"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="28"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="11"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="6240"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="208"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="11"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="54"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="8000"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="8000"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="2147483648"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="200000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="CustomPart_Address__width 17$CustomPart_Bank__group__width 1$CustomPart_Bank__width 2$CustomPart_CA__Mirror 0$CustomPart_CKE__width 1$CustomPart_CK__width 1$CustomPart_CS__width 1$CustomPart_Column__width 10$CustomPart_Component__density 4Gb$CustomPart_Data__bits__per__strobe 8$CustomPart_Data__mask 1$CustomPart_Data__widths 8,16,24,32,40,48,56,64,72,80$CustomPart_IO__Voltages 1.2V$CustomPart_Max__period 1600$CustomPart_Memory__component__width 16$CustomPart_Memory__density 4Gb$CustomPart_Memory__device__width 16$CustomPart_Memory__speed__grade UHX$CustomPart_Min__period 833$CustomPart_ODT__width 1$CustomPart_Part__name H5AN4G6NAFR$CustomPart_Part__type Components$CustomPart_Rank 1$CustomPart_Row__width 15$CustomPart_StackHeight 1$CustomPart_burst__length 8$CustomPart_cas__latency 11$CustomPart_cas__write__latency 11$CustomPart_tCCD_3ds 0$CustomPart_tCKE 5000 ps$CustomPart_tFAW 30000 ps$CustomPart_tFAW_dlr 0$CustomPart_tMRD 8 tck$CustomPart_tRAS 35000 ps$CustomPart_tRCD 13750 ps$CustomPart_tREFI 7800000 ps$CustomPart_tRFC 260000 ps$CustomPart_tRFC_dlr 0$CustomPart_tRP 13750 ps$CustomPart_tRRD_L 6400 ps$CustomPart_tRRD_S 5300 ps$CustomPart_tRRD_dlr 0$CustomPart_tRTP 7500 ps$CustomPart_tWR 15000 ps$CustomPart_tWTR_L 7500 ps$CustomPart_tWTR_S 2500 ps$CustomPart_tXPR 270 ns$CustomPart_tZQCS 128 tck$CustomPart_tZQINIT 1024 tck$"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="BFM"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="false"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="1250"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="8000"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="Components"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="H5AN4G6NAFR"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="11"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="11"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="custom_parts_ddr4.csv"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_RESTORE_CRC" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="sis8300ku_bsp_system_ddr4_0_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Enable_LVAUX" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_EN_PARITY" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="po_ddr_calib_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="c0_sys_clk_i" SIGIS="clk" SIGNAME="External_Ports_pi_ddr4_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pi_ddr4_sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="c0_ddr4_dm_dbi_n" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dm_dbi_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="ddr_ddr4_0_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_ddr4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="po_s_axi4_ddr_aclk"/>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="aclk"/>
            <CONNECTION INSTANCE="ddr_sys_reset_0" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_sys_reset_0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ddr_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="30" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="30" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="255" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddr_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ddr_ddr4_0_C0_DDR4" DATAWIDTH="64" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="Components"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="H5AN4G6NAFR"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="DM_NO_DBI"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="custom_parts_ddr4.csv"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="c0_ddr4_dm_dbi_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ddr_axi_interconnect_ddr_M00_AXI" DATAWIDTH="256" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/ddr/sys_reset_0" HWVERSION="5.0" INSTANCE="ddr_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="sis8300ku_bsp_system_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddr_ddr4_0_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ddr_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="aresetn"/>
            <CONNECTION INSTANCE="External_Ports" PORT="po_s_axi4_ddr_areset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ddr_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="c0_ddr4_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/ddr/xlconstant_0" HWVERSION="1.1" INSTANCE="ddr_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="sis8300ku_bsp_system_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ddr_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_ddr4_0" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="sis8300ku_bsp_system_axi_interconnect_dma_0" BDTYPE="SBD" COREREVISION="13" DRIVERMODE="CORE" FULLNAME="/pcie/axi_interconnect_dma" HWVERSION="1.0" INSTANCE="pcie_axi_interconnect_dma" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="sis8300ku_bsp_system_axi_interconnect_dma_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="sis8300ku_bsp_system_axi_interconnect_dma_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="sis8300ku_bsp_system_axi_interconnect_dma_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="pcie_xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pcie_xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="M01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="ddr_axi_interconnect_ddr_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcie_xdma_0_M_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_axi_interconnect_dma_M00_AXI" DATAWIDTH="256" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_axi_interconnect_dma_M01_AXI" DATAWIDTH="256" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="sis8300ku_bsp_system_axi_interconnect_reg_0" BDTYPE="SBD" COREREVISION="13" DRIVERMODE="CORE" FULLNAME="/pcie/axi_interconnect_reg" HWVERSION="1.0" INSTANCE="pcie_axi_interconnect_reg" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="sis8300ku_bsp_system_axi_interconnect_reg_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="sis8300ku_bsp_system_axi_interconnect_reg_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="sis8300ku_bsp_system_axi_interconnect_reg_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="pcie_xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_pi_m_axi4l_app_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pi_m_axi4l_app_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pcie_xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_xdma_0" PORT="m_axil_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="22" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="22" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_bsp_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="22" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="22" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_m_axi4l_app_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcie_xdma_0_M_AXI_LITE" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_axi_interconnect_dma_M00_AXI" DATAWIDTH="256" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_axi_interconnect_reg_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="23"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_axi_interconnect_reg_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="23"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_pi_m_axi4l_app_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/pcie/xdma_0" HWVERSION="4.1" INSTANCE="pcie_xdma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xdma" VLNV="xilinx.com:ip:xdma:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xdma;v=v4_1;d=pg195-pcie-dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="COMPONENT_NAME" VALUE="xdma_0"/>
        <PARAMETER NAME="PL_UPSTREAM_FACING" VALUE="true"/>
        <PARAMETER NAME="TL_LEGACY_MODE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PCIE_BLK_LOCN" VALUE="1"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_SPEED" VALUE="2"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="0"/>
        <PARAMETER NAME="DRP_CLK_SEL" VALUE="0"/>
        <PARAMETER NAME="FREE_RUN_FREQ" VALUE="0"/>
        <PARAMETER NAME="AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="CORE_CLK_FREQ" VALUE="1"/>
        <PARAMETER NAME="PLL_TYPE" VALUE="2"/>
        <PARAMETER NAME="USER_CLK_FREQ" VALUE="2"/>
        <PARAMETER NAME="SILICON_REV" VALUE="Pre-Production"/>
        <PARAMETER NAME="PIPE_SIM" VALUE="false"/>
        <PARAMETER NAME="EXT_CH_GT_DRP" VALUE="false"/>
        <PARAMETER NAME="PCIE3_DRP" VALUE="false"/>
        <PARAMETER NAME="DEDICATE_PERST" VALUE="false"/>
        <PARAMETER NAME="SYS_RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="MCAP_ENABLEMENT" VALUE="NONE"/>
        <PARAMETER NAME="EXT_STARTUP_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="PF0_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF0_DEVICE_ID" VALUE="0x8024"/>
        <PARAMETER NAME="PF0_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF0_CLASS_CODE" VALUE="0x070001"/>
        <PARAMETER NAME="PF1_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF1_DEVICE_ID" VALUE="0x9111"/>
        <PARAMETER NAME="PF1_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF1_CLASS_CODE" VALUE="0x070001"/>
        <PARAMETER NAME="PF2_DEVICE_ID" VALUE="0x9211"/>
        <PARAMETER NAME="PF2_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF3_DEVICE_ID" VALUE="0x9311"/>
        <PARAMETER NAME="PF3_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="AXILITE_MASTER_APERTURE_SIZE" VALUE="0x11"/>
        <PARAMETER NAME="AXILITE_MASTER_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="XDMA_APERTURE_SIZE" VALUE="0x09"/>
        <PARAMETER NAME="XDMA_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="AXIST_BYPASS_APERTURE_SIZE" VALUE="0x0D"/>
        <PARAMETER NAME="AXIST_BYPASS_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_INTERRUPT_PIN" VALUE="0x1"/>
        <PARAMETER NAME="PF0_MSI_CAP_MULTIMSGCAP" VALUE="0"/>
        <PARAMETER NAME="C_COMP_TIMEOUT" VALUE="1"/>
        <PARAMETER NAME="C_TIMEOUT0_SEL" VALUE="0xE"/>
        <PARAMETER NAME="C_TIMEOUT1_SEL" VALUE="0xF"/>
        <PARAMETER NAME="C_TIMEOUT_MULT" VALUE="0x3"/>
        <PARAMETER NAME="C_OLD_BRIDGE_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="SHARED_LOGIC" VALUE="1"/>
        <PARAMETER NAME="SHARED_LOGIC_CLK" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_BOTH" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_GTC" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_GTC_7XG2" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_CLK_7XG2" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_BOTH_7XG2" VALUE="false"/>
        <PARAMETER NAME="EN_TRANSCEIVER_STATUS_PORTS" VALUE="false"/>
        <PARAMETER NAME="IS_BOARD_PROJECT" VALUE="0"/>
        <PARAMETER NAME="EN_GT_SELECTION" VALUE="TRUE"/>
        <PARAMETER NAME="SELECT_QUAD" VALUE="GTH_Quad_227"/>
        <PARAMETER NAME="ULTRASCALE" VALUE="TRUE"/>
        <PARAMETER NAME="ULTRASCALE_PLUS" VALUE="FALSE"/>
        <PARAMETER NAME="V7_GEN3" VALUE="FALSE"/>
        <PARAMETER NAME="MSI_ENABLED" VALUE="TRUE"/>
        <PARAMETER NAME="DEV_PORT_TYPE" VALUE="0"/>
        <PARAMETER NAME="XDMA_AXI_INTF_MM" VALUE="1"/>
        <PARAMETER NAME="XDMA_PCIE_64BIT_EN" VALUE="xdma_pcie_64bit_en"/>
        <PARAMETER NAME="XDMA_AXILITE_MASTER" VALUE="TRUE"/>
        <PARAMETER NAME="XDMA_AXIST_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_RNUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="XDMA_WNUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="XDMA_AXILITE_SLAVE" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_NUM_USR_IRQ" VALUE="16"/>
        <PARAMETER NAME="XDMA_RNUM_RIDS" VALUE="32"/>
        <PARAMETER NAME="XDMA_WNUM_RIDS" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIBAR_NUM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="XDMA_NUM_PCIE_TAG" VALUE="64"/>
        <PARAMETER NAME="EN_AXI_MASTER_IF" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_1" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_RCHNL_1" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_DSC_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="C_METERING_ON" VALUE="1"/>
        <PARAMETER NAME="RX_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ATS_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="C_ATS_CAP_NEXTPTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PR_CAP_NEXTPTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PRI_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="DSC_BYPASS_RD" VALUE="0"/>
        <PARAMETER NAME="DSC_BYPASS_WR" VALUE="0"/>
        <PARAMETER NAME="XDMA_STS_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="MSIX_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="CFG_MGMT_IF" VALUE="TRUE"/>
        <PARAMETER NAME="RQ_SEQ_NUM_IGNORE" VALUE="0"/>
        <PARAMETER NAME="CFG_EXT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="LEGACY_CFG_EXT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PARITY_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_GEN" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_PROP" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="EN_DEBUG_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="VU9P_BOARD" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_JTAG_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_LTSSM_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_IBERT" VALUE="false"/>
        <PARAMETER NAME="MM_SLAVE_EN" VALUE="0"/>
        <PARAMETER NAME="DMA_EN" VALUE="1"/>
        <PARAMETER NAME="C_AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="EN_AXI_SLAVE_IF" VALUE="TRUE"/>
        <PARAMETER NAME="C_INCLUDE_BAROFFSET_REG" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_NUM_READ" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_READ" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_READQ" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_NUM_WRITE" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_WRITE" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_WRITE_SCALE" VALUE="1"/>
        <PARAMETER NAME="MSIX_IMPL_EXT" VALUE="FALSE"/>
        <PARAMETER NAME="AXI_ACLK_LOOPBACK" VALUE="FALSE"/>
        <PARAMETER NAME="PF0_BAR0_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF0_BAR0_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="PF0_BAR1_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR1_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR2_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR2_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR3_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR3_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR4_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR4_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR5_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR5_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_EXPANSION_ROM_APERTURE_SIZE" VALUE="0x000"/>
        <PARAMETER NAME="PF0_EXPANSION_ROM_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="PCIEBAR_NUM" VALUE="6"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="BARLITE1" VALUE="1"/>
        <PARAMETER NAME="BARLITE2" VALUE="7"/>
        <PARAMETER NAME="VCU118_BOARD" VALUE="FALSE"/>
        <PARAMETER NAME="SPLIT_DMA" VALUE="FALSE"/>
        <PARAMETER NAME="USE_STANDARD_INTERFACES" VALUE="FALSE"/>
        <PARAMETER NAME="DMA_2RP" VALUE="FALSE"/>
        <PARAMETER NAME="SRIOV_ACTIVE_VFS" VALUE="252"/>
        <PARAMETER NAME="PIPE_LINE_STAGE" VALUE="2"/>
        <PARAMETER NAME="AXIS_PIPE_LINE_STAGE" VALUE="0"/>
        <PARAMETER NAME="MULT_PF_DES" VALUE="FALSE"/>
        <PARAMETER NAME="PF_SWAP" VALUE="FALSE"/>
        <PARAMETER NAME="PF0_MSIX_TAR_ID" VALUE="0x08"/>
        <PARAMETER NAME="PF1_MSIX_TAR_ID" VALUE="0x09"/>
        <PARAMETER NAME="RUNBIT_FIX" VALUE="FALSE"/>
        <PARAMETER NAME="USRINT_EXPN" VALUE="FALSE"/>
        <PARAMETER NAME="xlnx_ref_board" VALUE="None"/>
        <PARAMETER NAME="GTWIZ_IN_CORE" VALUE="1"/>
        <PARAMETER NAME="GTCOM_IN_CORE" VALUE="2"/>
        <PARAMETER NAME="INS_LOSS_PROFILE" VALUE="Add-in_Card"/>
        <PARAMETER NAME="FUNC_MODE" VALUE="1"/>
        <PARAMETER NAME="PF1_ENABLED" VALUE="0"/>
        <PARAMETER NAME="DMA_RESET_SOURCE_SEL" VALUE="0"/>
        <PARAMETER NAME="PF1_BAR0_APERTURE_SIZE" VALUE="0x12"/>
        <PARAMETER NAME="PF1_BAR0_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="PF1_BAR1_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR1_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_BAR2_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR2_CONTROL" VALUE="0x6"/>
        <PARAMETER NAME="PF1_BAR3_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR3_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_BAR4_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR4_CONTROL" VALUE="0x6"/>
        <PARAMETER NAME="PF1_BAR5_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR5_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_EXPANSION_ROM_APERTURE_SIZE" VALUE="0x000"/>
        <PARAMETER NAME="PF1_EXPANSION_ROM_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_MSIX_INT_TABLE_EN" VALUE="0"/>
        <PARAMETER NAME="VU9P_TUL_EX" VALUE="FALSE"/>
        <PARAMETER NAME="PCIE_BLK_TYPE" VALUE="0"/>
        <PARAMETER NAME="CCIX_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="CCIX_DVSEC" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_SYS_CLK_BUFG" VALUE="FALSE"/>
        <PARAMETER NAME="C_NUM_OF_SC" VALUE="1"/>
        <PARAMETER NAME="USR_IRQ_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="AXI_VIP_IN_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="PIPE_DEBUG_EN" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_NON_INCREMENTAL_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_ST_INFINITE_DESC_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_XVC_VSEC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="ACS_EXT_CAP_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="EN_PCIE_DEBUG_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="MULTQ_EN" VALUE="0"/>
        <PARAMETER NAME="DMA_MM" VALUE="1"/>
        <PARAMETER NAME="DMA_ST" VALUE="0"/>
        <PARAMETER NAME="C_PCIE_PFS_SUPPORTED" VALUE="0"/>
        <PARAMETER NAME="C_SRIOV_EN" VALUE="0"/>
        <PARAMETER NAME="BARLITE_EXT_PF0" VALUE="0x01"/>
        <PARAMETER NAME="BARLITE_EXT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_EXT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_EXT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF0" VALUE="0x02"/>
        <PARAMETER NAME="BARLITE_INT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="NUM_VFS_PF0" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF1" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF2" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF3" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF0" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF1" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF2" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF3" VALUE="0"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF0" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF0" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF1" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF2" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF3" VALUE="0x01"/>
        <PARAMETER NAME="C_C2H_NUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="C_H2C_NUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="H2C_XDMA_CHNL" VALUE="0x0F"/>
        <PARAMETER NAME="C2H_XDMA_CHNL" VALUE="0x0F"/>
        <PARAMETER NAME="AXISTEN_IF_ENABLE_MSG_ROUTE" VALUE="0x00000"/>
        <PARAMETER NAME="ENABLE_MORE" VALUE="FALSE"/>
        <PARAMETER NAME="DISABLE_BRAM_PIPELINE" VALUE="FALSE"/>
        <PARAMETER NAME="DISABLE_EQ_SYNCHRONIZER" VALUE="FALSE"/>
        <PARAMETER NAME="C_ENABLE_RESOURCE_REDUCTION" VALUE="FALSE"/>
        <PARAMETER NAME="GEN4_EIEOS_0S7" VALUE="TRUE"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ATS_SWITCH" VALUE="FALSE"/>
        <PARAMETER NAME="C_ATS_SWITCH_UNIQUE_BDF" VALUE="1"/>
        <PARAMETER NAME="C_LAST_CORE_CAP_ADDR" VALUE="0x100"/>
        <PARAMETER NAME="C_VSEC_CAP_ADDR" VALUE="0x128"/>
        <PARAMETER NAME="SOFT_RESET_EN" VALUE="FALSE"/>
        <PARAMETER NAME="INTERRUPT_OUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_MSI_RX_PIN_EN" VALUE="0"/>
        <PARAMETER NAME="C_MSIX_RX_PIN_EN" VALUE="1"/>
        <PARAMETER NAME="C_INTX_RX_PIN_EN" VALUE="1"/>
        <PARAMETER NAME="MSIX_RX_DECODE_EN" VALUE="FALSE"/>
        <PARAMETER NAME="PCIE_ID_IF" VALUE="FALSE"/>
        <PARAMETER NAME="TL_PF_ENABLE_REG" VALUE="0"/>
        <PARAMETER NAME="AXSIZE_BYTE_ACCESS_EN" VALUE="FALSE"/>
        <PARAMETER NAME="SPLIT_DMA_SINGLE_PF" VALUE="FALSE"/>
        <PARAMETER NAME="RBAR_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="C_SMMU_EN" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_ARUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_SLAVE_READ_64OS_EN" VALUE="0"/>
        <PARAMETER NAME="FLR_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="sis8300ku_bsp_system_xdma_0_0"/>
        <PARAMETER NAME="functional_mode" VALUE="DMA"/>
        <PARAMETER NAME="mode_selection" VALUE="Advanced"/>
        <PARAMETER NAME="device_port_type" VALUE="PCI_Express_Endpoint_device"/>
        <PARAMETER NAME="pcie_blk_locn" VALUE="X0Y1"/>
        <PARAMETER NAME="pl_link_cap_max_link_width" VALUE="X4"/>
        <PARAMETER NAME="pl_link_cap_max_link_speed" VALUE="5.0_GT/s"/>
        <PARAMETER NAME="ref_clk_freq" VALUE="100_MHz"/>
        <PARAMETER NAME="drp_clk_sel" VALUE="Internal"/>
        <PARAMETER NAME="free_run_freq" VALUE="100_MHz"/>
        <PARAMETER NAME="axi_addr_width" VALUE="64"/>
        <PARAMETER NAME="axi_data_width" VALUE="128_bit"/>
        <PARAMETER NAME="axisten_freq" VALUE="125"/>
        <PARAMETER NAME="en_axi_slave_if" VALUE="true"/>
        <PARAMETER NAME="en_axi_master_if" VALUE="true"/>
        <PARAMETER NAME="pipe_sim" VALUE="false"/>
        <PARAMETER NAME="en_ext_ch_gt_drp" VALUE="false"/>
        <PARAMETER NAME="en_pcie_drp" VALUE="false"/>
        <PARAMETER NAME="dedicate_perst" VALUE="false"/>
        <PARAMETER NAME="sys_reset_polarity" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="mcap_enablement" VALUE="None"/>
        <PARAMETER NAME="mcap_fpga_bitstream_version" VALUE="00000000"/>
        <PARAMETER NAME="ext_startup_primitive" VALUE="false"/>
        <PARAMETER NAME="enable_code" VALUE="0000"/>
        <PARAMETER NAME="vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf0_device_id" VALUE="8024"/>
        <PARAMETER NAME="pf0_revision_id" VALUE="00"/>
        <PARAMETER NAME="pf0_subsystem_vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf0_subsystem_id" VALUE="0007"/>
        <PARAMETER NAME="pf0_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf0_base_class_menu" VALUE="Simple_communication_controllers"/>
        <PARAMETER NAME="pf0_class_code_base" VALUE="07"/>
        <PARAMETER NAME="pf0_sub_class_interface_menu" VALUE="16450_compatible_serial_controller"/>
        <PARAMETER NAME="pf0_class_code_sub" VALUE="00"/>
        <PARAMETER NAME="pf0_class_code_interface" VALUE="01"/>
        <PARAMETER NAME="pf0_class_code" VALUE="070001"/>
        <PARAMETER NAME="axilite_master_en" VALUE="true"/>
        <PARAMETER NAME="axilite_master_size" VALUE="16"/>
        <PARAMETER NAME="axilite_master_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="xdma_en" VALUE="true"/>
        <PARAMETER NAME="xdma_size" VALUE="64"/>
        <PARAMETER NAME="xdma_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="axist_bypass_en" VALUE="false"/>
        <PARAMETER NAME="axist_bypass_size" VALUE="1"/>
        <PARAMETER NAME="axist_bypass_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="pciebar2axibar_axil_master" VALUE="0x00000000"/>
        <PARAMETER NAME="pciebar2axibar_xdma" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_axist_bypass" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf0_interrupt_pin" VALUE="INTA"/>
        <PARAMETER NAME="pf0_msi_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_msi_cap_multimsgcap" VALUE="1_vector"/>
        <PARAMETER NAME="comp_timeout" VALUE="50ms"/>
        <PARAMETER NAME="timeout0_sel" VALUE="14"/>
        <PARAMETER NAME="timeout1_sel" VALUE="15"/>
        <PARAMETER NAME="timeout_mult" VALUE="3"/>
        <PARAMETER NAME="old_bridge_timeout" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic" VALUE="1"/>
        <PARAMETER NAME="Shared_Logic_Clk" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Both" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Gtc" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Gtc_7xG2" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Clk_7xG2" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Both_7xG2" VALUE="false"/>
        <PARAMETER NAME="en_transceiver_status_ports" VALUE="false"/>
        <PARAMETER NAME="xdma_rnum_chnl" VALUE="1"/>
        <PARAMETER NAME="xdma_wnum_chnl" VALUE="1"/>
        <PARAMETER NAME="xdma_axilite_slave" VALUE="false"/>
        <PARAMETER NAME="xdma_num_usr_irq" VALUE="16"/>
        <PARAMETER NAME="xdma_rnum_rids" VALUE="32"/>
        <PARAMETER NAME="xdma_wnum_rids" VALUE="16"/>
        <PARAMETER NAME="SYS_RST_N_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="en_gt_selection" VALUE="true"/>
        <PARAMETER NAME="select_quad" VALUE="GTH_Quad_227"/>
        <PARAMETER NAME="RX_PPM_OFFSET" VALUE="0"/>
        <PARAMETER NAME="RX_SSC_PPM" VALUE="0"/>
        <PARAMETER NAME="INS_LOSS_NYQ" VALUE="15"/>
        <PARAMETER NAME="PHY_LP_TXPRESET" VALUE="4"/>
        <PARAMETER NAME="coreclk_freq" VALUE="250"/>
        <PARAMETER NAME="plltype" VALUE="QPLL1"/>
        <PARAMETER NAME="xdma_axi_intf_mm" VALUE="AXI_Memory_Mapped"/>
        <PARAMETER NAME="xdma_pcie_64bit_en" VALUE="false"/>
        <PARAMETER NAME="silicon_rev" VALUE="Pre-Production"/>
        <PARAMETER NAME="xdma_dsc_bypass" VALUE="false"/>
        <PARAMETER NAME="performance" VALUE="false"/>
        <PARAMETER NAME="pcie_extended_tag" VALUE="true"/>
        <PARAMETER NAME="rx_detect" VALUE="Default"/>
        <PARAMETER NAME="pf0_link_status_slot_clock_config" VALUE="true"/>
        <PARAMETER NAME="dsc_bypass_rd" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_wr" VALUE="0000"/>
        <PARAMETER NAME="xdma_sts_ports" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_cap_table_size" VALUE="000"/>
        <PARAMETER NAME="pf0_msix_cap_table_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf0_msix_cap_table_bir" VALUE="BAR_1"/>
        <PARAMETER NAME="pf0_msix_cap_pba_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf0_msix_cap_pba_bir" VALUE="BAR_1"/>
        <PARAMETER NAME="pf1_msix_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_msix_cap_table_size" VALUE="01F"/>
        <PARAMETER NAME="pf1_msix_cap_table_offset" VALUE="00009000"/>
        <PARAMETER NAME="pf1_msix_cap_table_bir" VALUE="BAR_0"/>
        <PARAMETER NAME="pf1_msix_cap_pba_offset" VALUE="00009FE0"/>
        <PARAMETER NAME="pf1_msix_cap_pba_bir" VALUE="BAR_0"/>
        <PARAMETER NAME="cfg_mgmt_if" VALUE="true"/>
        <PARAMETER NAME="ins_loss_profile" VALUE="Add-in_Card"/>
        <PARAMETER NAME="axil_master_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axi_bypass_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axil_master_prefetchable" VALUE="false"/>
        <PARAMETER NAME="xdma_pcie_prefetchable" VALUE="false"/>
        <PARAMETER NAME="axi_bypass_prefetchable" VALUE="false"/>
        <PARAMETER NAME="cfg_ext_if" VALUE="false"/>
        <PARAMETER NAME="legacy_cfg_ext_if" VALUE="false"/>
        <PARAMETER NAME="parity_settings" VALUE="None"/>
        <PARAMETER NAME="ecc_en" VALUE="false"/>
        <PARAMETER NAME="en_debug_ports" VALUE="false"/>
        <PARAMETER NAME="axi_id_width" VALUE="4"/>
        <PARAMETER NAME="vu9p_board" VALUE="false"/>
        <PARAMETER NAME="type1_membase_memlimit_enable" VALUE="Disabled"/>
        <PARAMETER NAME="type1_prefetchable_membase_memlimit" VALUE="Disabled"/>
        <PARAMETER NAME="enable_jtag_dbg" VALUE="false"/>
        <PARAMETER NAME="enable_ltssm_dbg" VALUE="false"/>
        <PARAMETER NAME="enable_ibert" VALUE="false"/>
        <PARAMETER NAME="axibar_num" VALUE="1"/>
        <PARAMETER NAME="axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="include_baroffset_reg" VALUE="true"/>
        <PARAMETER NAME="BASEADDR" VALUE="0x00001000"/>
        <PARAMETER NAME="HIGHADDR" VALUE="0x00001FFF"/>
        <PARAMETER NAME="s_axi_id_width" VALUE="4"/>
        <PARAMETER NAME="c_m_axi_num_write" VALUE="8"/>
        <PARAMETER NAME="c_m_axi_num_read" VALUE="8"/>
        <PARAMETER NAME="c_m_axi_num_readq" VALUE="2"/>
        <PARAMETER NAME="c_s_axi_num_write" VALUE="8"/>
        <PARAMETER NAME="c_s_axi_num_read" VALUE="8"/>
        <PARAMETER NAME="pf0_msix_impl_locn" VALUE="Internal"/>
        <PARAMETER NAME="axi_aclk_loopback" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf0_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar1_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar2_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar3_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar4_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar5_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="bar_indicator" VALUE="BAR_0"/>
        <PARAMETER NAME="bar0_indicator" VALUE="1"/>
        <PARAMETER NAME="bar1_indicator" VALUE="0"/>
        <PARAMETER NAME="bar2_indicator" VALUE="0"/>
        <PARAMETER NAME="bar3_indicator" VALUE="0"/>
        <PARAMETER NAME="bar4_indicator" VALUE="0"/>
        <PARAMETER NAME="bar5_indicator" VALUE="0"/>
        <PARAMETER NAME="barlite2" VALUE="7"/>
        <PARAMETER NAME="en_dbg_descramble" VALUE="false"/>
        <PARAMETER NAME="vcu118_board" VALUE="false"/>
        <PARAMETER NAME="tl_pf_enable_reg" VALUE="1"/>
        <PARAMETER NAME="pf1_vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf1_device_id" VALUE="1041"/>
        <PARAMETER NAME="pf1_class_code" VALUE="070001"/>
        <PARAMETER NAME="PF1_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf1_base_class_menu" VALUE="Simple_communication_controllers"/>
        <PARAMETER NAME="pf1_class_code_base" VALUE="07"/>
        <PARAMETER NAME="pf1_class_code_sub" VALUE="00"/>
        <PARAMETER NAME="pf1_sub_class_interface_menu" VALUE="16450_compatible_serial_controller"/>
        <PARAMETER NAME="pf1_class_code_interface" VALUE="01"/>
        <PARAMETER NAME="PF1_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="pf1_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="PF1_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="pf1_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar0_size" VALUE="32"/>
        <PARAMETER NAME="pf1_bar0_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="pf1_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar2_64bit" VALUE="true"/>
        <PARAMETER NAME="pf1_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar4_64bit" VALUE="true"/>
        <PARAMETER NAME="pf1_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_device_id" VALUE="1040"/>
        <PARAMETER NAME="pf2_class_code" VALUE="058000"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_VENDOR_ID" VALUE="10EE"/>
        <PARAMETER NAME="PF2_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf2_base_class_menu" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf2_class_code_base" VALUE="05"/>
        <PARAMETER NAME="pf2_class_code_sub" VALUE="80"/>
        <PARAMETER NAME="pf2_sub_class_interface_menu" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf2_class_code_interface" VALUE="00"/>
        <PARAMETER NAME="PF2_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="pf2_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="PF2_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="pf2_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_device_id" VALUE="1039"/>
        <PARAMETER NAME="pf3_class_code" VALUE="058000"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_VENDOR_ID" VALUE="10EE"/>
        <PARAMETER NAME="PF3_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf3_base_class_menu" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf3_class_code_base" VALUE="05"/>
        <PARAMETER NAME="pf3_class_code_sub" VALUE="80"/>
        <PARAMETER NAME="pf3_sub_class_interface_menu" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf3_class_code_interface" VALUE="00"/>
        <PARAMETER NAME="PF3_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="pf3_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="PF3_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="pf3_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="split_dma" VALUE="false"/>
        <PARAMETER NAME="split_dma_single_pf" VALUE="false"/>
        <PARAMETER NAME="mult_pf_des" VALUE="false"/>
        <PARAMETER NAME="pf_swap" VALUE="false"/>
        <PARAMETER NAME="prog_usr_irq_vec_map" VALUE="false"/>
        <PARAMETER NAME="rcfg_nph_fix_en" VALUE="false"/>
        <PARAMETER NAME="post_synth_sim_en" VALUE="false"/>
        <PARAMETER NAME="user_pf_two_axilite_bar_en" VALUE="false"/>
        <PARAMETER NAME="two_bypass_bar" VALUE="false"/>
        <PARAMETER NAME="en_l23_entry" VALUE="false"/>
        <PARAMETER NAME="pf1_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="gtwiz_in_core_us" VALUE="1"/>
        <PARAMETER NAME="gtwiz_in_core_usp" VALUE="1"/>
        <PARAMETER NAME="dma_reset_source_sel" VALUE="User_Reset"/>
        <PARAMETER NAME="en_dma_and_bridge" VALUE="false"/>
        <PARAMETER NAME="en_coreclk_es1" VALUE="false"/>
        <PARAMETER NAME="pipe_line_stage" VALUE="2"/>
        <PARAMETER NAME="axis_pipe_line_stage" VALUE="0"/>
        <PARAMETER NAME="vu9p_tul_ex" VALUE="false"/>
        <PARAMETER NAME="vcu1525_ddr_ex" VALUE="false"/>
        <PARAMETER NAME="en_bridge" VALUE="false"/>
        <PARAMETER NAME="enable_ccix" VALUE="FALSE"/>
        <PARAMETER NAME="enable_dvsec" VALUE="FALSE"/>
        <PARAMETER NAME="ext_sys_clk_bufg" VALUE="false"/>
        <PARAMETER NAME="usr_irq_exdes" VALUE="false"/>
        <PARAMETER NAME="axi_vip_in_exdes" VALUE="false"/>
        <PARAMETER NAME="xdma_non_incremental_exdes" VALUE="false"/>
        <PARAMETER NAME="xdma_st_infinite_desc_exdes" VALUE="false"/>
        <PARAMETER NAME="gtcom_in_core_usp" VALUE="2"/>
        <PARAMETER NAME="en_mqdma" VALUE="false"/>
        <PARAMETER NAME="SRIOV_CAP_ENABLE" VALUE="false"/>
        <PARAMETER NAME="ext_xvc_vsec_enable" VALUE="false"/>
        <PARAMETER NAME="acs_ext_cap_enable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf0_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf0_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf1_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf1_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf2_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf2_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf3_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf3_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="copy_pf0" VALUE="true"/>
        <PARAMETER NAME="copy_sriov_pf0" VALUE="true"/>
        <PARAMETER NAME="pf0_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf1_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf2_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf3_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf0_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf0_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf1_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf2_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf3_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pcie_id_if" VALUE="FALSE"/>
        <PARAMETER NAME="pf0_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf1_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf2_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf3_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF0_DEVICE_ID_mqdma" VALUE="9024"/>
        <PARAMETER NAME="PF1_DEVICE_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF2_DEVICE_ID_mqdma" VALUE="9024"/>
        <PARAMETER NAME="PF3_DEVICE_ID_mqdma" VALUE="9024"/>
        <PARAMETER NAME="PF0_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF1_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF2_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF3_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="pf0_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf0_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf0_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf0_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf0_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf0_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf1_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf1_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf1_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf1_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf1_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf1_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf2_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf2_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf2_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf2_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf2_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf2_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf3_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf3_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf3_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf3_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf3_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf3_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="SRIOV_FIRST_VF_OFFSET" VALUE="1"/>
        <PARAMETER NAME="pf0_sriov_cap_ver" VALUE="1"/>
        <PARAMETER NAME="PF0_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF0_SRIOV_FUNC_DEP_LINK" VALUE="0000"/>
        <PARAMETER NAME="PF0_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF0_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="PF0_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF1_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF1_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF1_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF1_SRIOV_FUNC_DEP_LINK" VALUE="0001"/>
        <PARAMETER NAME="PF1_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF1_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="PF2_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF2_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF2_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF2_SRIOV_FUNC_DEP_LINK" VALUE="0002"/>
        <PARAMETER NAME="PF2_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF2_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="PF3_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF3_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF3_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF3_SRIOV_FUNC_DEP_LINK" VALUE="0003"/>
        <PARAMETER NAME="PF3_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF3_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="pf0_ari_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF0_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF1_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF2_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF3_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="MSI_X_OPTIONS" VALUE="None"/>
        <PARAMETER NAME="dsc_bypass_rd_out" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_wr_out" VALUE="0000"/>
        <PARAMETER NAME="num_queues" VALUE="1"/>
        <PARAMETER NAME="enable_auto_rxeq" VALUE="False"/>
        <PARAMETER NAME="enable_pcie_debug" VALUE="False"/>
        <PARAMETER NAME="axisten_if_enable_msg_route" VALUE="27FFF"/>
        <PARAMETER NAME="en_axi_mm_mqdma" VALUE="true"/>
        <PARAMETER NAME="en_axi_st_mqdma" VALUE="false"/>
        <PARAMETER NAME="enable_more_clk" VALUE="false"/>
        <PARAMETER NAME="tl_credits_cd" VALUE="15"/>
        <PARAMETER NAME="tl_credits_ch" VALUE="15"/>
        <PARAMETER NAME="set_finite_credit" VALUE="false"/>
        <PARAMETER NAME="disable_bram_pipeline" VALUE="false"/>
        <PARAMETER NAME="disable_eq_synchronizer" VALUE="false"/>
        <PARAMETER NAME="enable_resource_reduction" VALUE="false"/>
        <PARAMETER NAME="c_ats_enable" VALUE="false"/>
        <PARAMETER NAME="c_pri_enable" VALUE="false"/>
        <PARAMETER NAME="usplus_es1_seqnum_bypass" VALUE="false"/>
        <PARAMETER NAME="bridge_registers_offset_enable" VALUE="false"/>
        <PARAMETER NAME="enable_gen4" VALUE="true"/>
        <PARAMETER NAME="local_test" VALUE="false"/>
        <PARAMETER NAME="gen4_eieos_0s7" VALUE="true"/>
        <PARAMETER NAME="c_s_axi_supports_narrow_burst" VALUE="false"/>
        <PARAMETER NAME="enable_ats_switch" VALUE="FALSE"/>
        <PARAMETER NAME="c_ats_switch_unique_bdf" VALUE="1"/>
        <PARAMETER NAME="ctrl_skip_mask" VALUE="true"/>
        <PARAMETER NAME="pf0_ats_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_pri_enabled" VALUE="false"/>
        <PARAMETER NAME="aspm_support" VALUE="No_ASPM"/>
        <PARAMETER NAME="pf0_aer_cap_ecrc_gen_and_check_capable" VALUE="false"/>
        <PARAMETER NAME="gen_pipe_debug" VALUE="false"/>
        <PARAMETER NAME="soft_reset_en" VALUE="false"/>
        <PARAMETER NAME="msi_rx_pin_en" VALUE="FALSE"/>
        <PARAMETER NAME="msix_rx_pin_en" VALUE="TRUE"/>
        <PARAMETER NAME="msix_rx_decode_en" VALUE="FALSE"/>
        <PARAMETER NAME="intx_rx_pin_en" VALUE="true"/>
        <PARAMETER NAME="msix_type" VALUE="HARD"/>
        <PARAMETER NAME="runbit_fix" VALUE="false"/>
        <PARAMETER NAME="axsize_byte_access_en" VALUE="false"/>
        <PARAMETER NAME="enable_lane_reversal" VALUE="false"/>
        <PARAMETER NAME="enable_mark_debug" VALUE="false"/>
        <PARAMETER NAME="master_cal_only" VALUE="false"/>
        <PARAMETER NAME="enable_multi_pcie" VALUE="false"/>
        <PARAMETER NAME="rbar_enable" VALUE="false"/>
        <PARAMETER NAME="pf0_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf1_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf2_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf3_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf0_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf0_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf1_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf2_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf3_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf0_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf0_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf1_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf2_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf3_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="mpsoc_pl_rp_enable" VALUE="false"/>
        <PARAMETER NAME="c_smmu_en" VALUE="0"/>
        <PARAMETER NAME="enable_slave_read_64os" VALUE="false"/>
        <PARAMETER NAME="m_axib_num_write_scale" VALUE="1"/>
        <PARAMETER NAME="disable_gt_loc" VALUE="false"/>
        <PARAMETER NAME="use_standard_interfaces" VALUE="false"/>
        <PARAMETER NAME="dma_2rp" VALUE="false"/>
        <PARAMETER NAME="disable_user_clock_root" VALUE="true"/>
        <PARAMETER NAME="flr_enable" VALUE="false"/>
        <PARAMETER NAME="enable_epyc_chipset_fix" VALUE="false"/>
        <PARAMETER NAME="usrint_expn" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk" SIGIS="clk" SIGNAME="External_Ports_pi_pcie_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pi_pcie_sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_gt" SIGIS="clk" SIGNAME="External_Ports_pi_pcie_sys_clk_gt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pi_pcie_sys_clk_gt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pi_pcie_areset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pi_pcie_areset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="user_lnk_up" SIGIS="undef" SIGNAME="pcie_xdma_0_user_lnk_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="po_pcie_link_up"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pci_exp_txp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_pcie_mgt_txp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pci_exp_txn" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_pcie_mgt_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="pci_exp_rxp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_pcie_mgt_rxp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="pci_exp_rxn" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_pci_exp_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sis8300ku_bsp_system_imp" PORT="p_pcie_mgt_rxn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="axi_aclk" SIGIS="clk" SIGNAME="pcie_xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="po_m_axi4_aclk"/>
            <CONNECTION INSTANCE="ddr_axi_interconnect_ddr" PORT="aclk1"/>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="aclk"/>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pcie_xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="po_m_axi4_areset_n"/>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="aresetn"/>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="usr_irq_req" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pi_pcie_irq_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pi_pcie_irq_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="usr_irq_ack" RIGHT="0" SIGIS="undef" SIGNAME="pcie_xdma_0_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="po_pcie_irq_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="msi_enable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="msi_vector_width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_dma_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_dma" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_awvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_awready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_wvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_wready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_bvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_bready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_arvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_arready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_rvalid" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_rready" SIGIS="undef" SIGNAME="pcie_axi_interconnect_reg_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_axi_interconnect_reg" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="cfg_mgmt_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="cfg_mgmt_write" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="cfg_mgmt_write_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="cfg_mgmt_byte_enable" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="cfg_mgmt_read" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="cfg_mgmt_read_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="cfg_mgmt_read_write_done" SIGIS="undef"/>
        <PORT DIR="I" NAME="cfg_mgmt_type1_cfg_reg_access" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="int_qpll1lock_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="int_qpll1outrefclk_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="int_qpll1outclk_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcie_xdma_0_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_xdma_0_M_AXI_LITE" DATAWIDTH="32" NAME="M_AXI_LITE" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="sis8300ku_bsp_system_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axil_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axil_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axil_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axil_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axil_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axil_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axil_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axil_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axil_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axil_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axil_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axil_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axil_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axil_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pcie_cfg_mgmt" TYPE="TARGET" VLNV="xilinx.com:interface:pcie_cfg_mgmt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="cfg_mgmt_addr"/>
            <PORTMAP LOGICAL="BYTE_EN" PHYSICAL="cfg_mgmt_byte_enable"/>
            <PORTMAP LOGICAL="READ_DATA" PHYSICAL="cfg_mgmt_read_data"/>
            <PORTMAP LOGICAL="READ_EN" PHYSICAL="cfg_mgmt_read"/>
            <PORTMAP LOGICAL="READ_WRITE_DONE" PHYSICAL="cfg_mgmt_read_write_done"/>
            <PORTMAP LOGICAL="TYPE1_CFG_REG_ACCESS" PHYSICAL="cfg_mgmt_type1_cfg_reg_access"/>
            <PORTMAP LOGICAL="WRITE_DATA" PHYSICAL="cfg_mgmt_write_data"/>
            <PORTMAP LOGICAL="WRITE_EN" PHYSICAL="cfg_mgmt_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pcie_xdma_0_pcie_mgt" NAME="pcie_mgt" TYPE="INITIATOR" VLNV="xilinx.com:interface:pcie_7x_mgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxn" PHYSICAL="pci_exp_rxn"/>
            <PORTMAP LOGICAL="rxp" PHYSICAL="pci_exp_rxp"/>
            <PORTMAP LOGICAL="txn" PHYSICAL="pci_exp_txn"/>
            <PORTMAP LOGICAL="txp" PHYSICAL="pci_exp_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pcie3_us_int_shared_logic" TYPE="INITIATOR" VLNV="xilinx.com:display_xdma:int_shared_logic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ints_qpll1lock_out" PHYSICAL="int_qpll1lock_out"/>
            <PORTMAP LOGICAL="ints_qpll1outclk_out" PHYSICAL="int_qpll1outclk_out"/>
            <PORTMAP LOGICAL="ints_qpll1outrefclk_out" PHYSICAL="int_qpll1outrefclk_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x003FFFFF" INSTANCE="p_m_axi4l_bsp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="p_m_axi4l_bsp"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x003FFFFF" INSTANCE="p_m_axi4l_bsp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="p_m_axi4l_bsp"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFF" INSTANCE="p_m_axi4l_app" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="p_m_axi4l_app"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFF" INSTANCE="p_m_axi4l_app" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="p_m_axi4l_app"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="ddr_ddr4_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddr_ddr4_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
