Classic Timing Analyzer report for evenodd
Tue Apr 09 16:31:25 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'b[3]'
  7. Clock Setup: 'b[2]'
  8. Clock Setup: 'b[0]'
  9. Clock Setup: 'b[1]'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.456 ns                                       ; b[0]     ; count[0] ; --         ; b[3]     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.700 ns                                       ; count[0] ; c[2]     ; b[0]       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.919 ns                                      ; b[3]     ; count[0] ; --         ; b[0]     ; 0            ;
; Clock Setup: 'b[1]'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[1]       ; b[1]     ; 0            ;
; Clock Setup: 'b[0]'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[0]       ; b[0]     ; 0            ;
; Clock Setup: 'b[2]'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[2]       ; b[2]     ; 0            ;
; Clock Setup: 'b[3]'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[3]       ; b[3]     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; b[3]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; b[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; b[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; b[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'b[3]'                                                                                                                                                                      ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[3]       ; b[3]     ; None                        ; None                      ; 0.802 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'b[2]'                                                                                                                                                                      ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[2]       ; b[2]     ; None                        ; None                      ; 0.802 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'b[0]'                                                                                                                                                                      ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[0]       ; b[0]     ; None                        ; None                      ; 0.802 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'b[1]'                                                                                                                                                                      ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; count[0] ; count[0] ; b[1]       ; b[1]     ; None                        ; None                      ; 0.802 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 5.456 ns   ; b[0] ; count[0] ; b[3]     ;
; N/A   ; None         ; 5.407 ns   ; b[1] ; count[0] ; b[3]     ;
; N/A   ; None         ; 5.398 ns   ; b[2] ; count[0] ; b[3]     ;
; N/A   ; None         ; 5.354 ns   ; b[0] ; count[0] ; b[2]     ;
; N/A   ; None         ; 5.305 ns   ; b[1] ; count[0] ; b[2]     ;
; N/A   ; None         ; 5.296 ns   ; b[2] ; count[0] ; b[2]     ;
; N/A   ; None         ; 5.209 ns   ; b[0] ; count[0] ; b[1]     ;
; N/A   ; None         ; 5.194 ns   ; b[0] ; count[0] ; b[0]     ;
; N/A   ; None         ; 5.160 ns   ; b[1] ; count[0] ; b[1]     ;
; N/A   ; None         ; 5.151 ns   ; b[2] ; count[0] ; b[1]     ;
; N/A   ; None         ; 5.145 ns   ; b[1] ; count[0] ; b[0]     ;
; N/A   ; None         ; 5.136 ns   ; b[2] ; count[0] ; b[0]     ;
; N/A   ; None         ; 5.129 ns   ; b[3] ; count[0] ; b[3]     ;
; N/A   ; None         ; 5.027 ns   ; b[3] ; count[0] ; b[2]     ;
; N/A   ; None         ; 4.882 ns   ; b[3] ; count[0] ; b[1]     ;
; N/A   ; None         ; 4.867 ns   ; b[3] ; count[0] ; b[0]     ;
+-------+--------------+------------+------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 8.700 ns   ; count[0] ; c[2] ; b[0]       ;
; N/A   ; None         ; 8.690 ns   ; count[0] ; c[1] ; b[0]       ;
; N/A   ; None         ; 8.685 ns   ; count[0] ; c[2] ; b[1]       ;
; N/A   ; None         ; 8.675 ns   ; count[0] ; c[1] ; b[1]       ;
; N/A   ; None         ; 8.540 ns   ; count[0] ; c[2] ; b[2]       ;
; N/A   ; None         ; 8.530 ns   ; count[0] ; c[1] ; b[2]       ;
; N/A   ; None         ; 8.438 ns   ; count[0] ; c[2] ; b[3]       ;
; N/A   ; None         ; 8.428 ns   ; count[0] ; c[1] ; b[3]       ;
; N/A   ; None         ; 8.216 ns   ; count[0] ; c[6] ; b[0]       ;
; N/A   ; None         ; 8.201 ns   ; count[0] ; c[6] ; b[1]       ;
; N/A   ; None         ; 8.056 ns   ; count[0] ; c[6] ; b[2]       ;
; N/A   ; None         ; 7.954 ns   ; count[0] ; c[6] ; b[3]       ;
+-------+--------------+------------+----------+------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -3.919 ns ; b[3] ; count[0] ; b[0]     ;
; N/A           ; None        ; -3.934 ns ; b[3] ; count[0] ; b[1]     ;
; N/A           ; None        ; -4.079 ns ; b[3] ; count[0] ; b[2]     ;
; N/A           ; None        ; -4.181 ns ; b[3] ; count[0] ; b[3]     ;
; N/A           ; None        ; -4.188 ns ; b[2] ; count[0] ; b[0]     ;
; N/A           ; None        ; -4.197 ns ; b[1] ; count[0] ; b[0]     ;
; N/A           ; None        ; -4.203 ns ; b[2] ; count[0] ; b[1]     ;
; N/A           ; None        ; -4.212 ns ; b[1] ; count[0] ; b[1]     ;
; N/A           ; None        ; -4.246 ns ; b[0] ; count[0] ; b[0]     ;
; N/A           ; None        ; -4.261 ns ; b[0] ; count[0] ; b[1]     ;
; N/A           ; None        ; -4.348 ns ; b[2] ; count[0] ; b[2]     ;
; N/A           ; None        ; -4.357 ns ; b[1] ; count[0] ; b[2]     ;
; N/A           ; None        ; -4.406 ns ; b[0] ; count[0] ; b[2]     ;
; N/A           ; None        ; -4.450 ns ; b[2] ; count[0] ; b[3]     ;
; N/A           ; None        ; -4.459 ns ; b[1] ; count[0] ; b[3]     ;
; N/A           ; None        ; -4.508 ns ; b[0] ; count[0] ; b[3]     ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Apr 09 16:31:25 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off evenodd -c evenodd --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "count[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "b[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "b[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "b[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "b[1]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "count[1]~2" as buffer
Info: Clock "b[3]" Internal fmax is restricted to 450.05 MHz between source register "count[0]" and destination register "count[0]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count[0]~1'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: Total cell delay = 0.300 ns ( 37.41 % )
            Info: Total interconnect delay = 0.502 ns ( 62.59 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "b[3]" to destination register is 2.219 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b[3]'
                Info: 2: + IC(0.696 ns) + CELL(0.149 ns) = 1.697 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.219 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.272 ns ( 57.32 % )
                Info: Total interconnect delay = 0.947 ns ( 42.68 % )
            Info: - Longest clock path from clock "b[3]" to source register is 2.219 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b[3]'
                Info: 2: + IC(0.696 ns) + CELL(0.149 ns) = 1.697 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.219 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.272 ns ( 57.32 % )
                Info: Total interconnect delay = 0.947 ns ( 42.68 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.948 ns
Info: Clock "b[2]" Internal fmax is restricted to 450.05 MHz between source register "count[0]" and destination register "count[0]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count[0]~1'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: Total cell delay = 0.300 ns ( 37.41 % )
            Info: Total interconnect delay = 0.502 ns ( 62.59 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "b[2]" to destination register is 2.321 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'b[2]'
                Info: 2: + IC(0.705 ns) + CELL(0.242 ns) = 1.799 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.321 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.365 ns ( 58.81 % )
                Info: Total interconnect delay = 0.956 ns ( 41.19 % )
            Info: - Longest clock path from clock "b[2]" to source register is 2.321 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'b[2]'
                Info: 2: + IC(0.705 ns) + CELL(0.242 ns) = 1.799 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.321 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.365 ns ( 58.81 % )
                Info: Total interconnect delay = 0.956 ns ( 41.19 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.948 ns
Info: Clock "b[0]" Internal fmax is restricted to 450.05 MHz between source register "count[0]" and destination register "count[0]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count[0]~1'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: Total cell delay = 0.300 ns ( 37.41 % )
            Info: Total interconnect delay = 0.502 ns ( 62.59 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "b[0]" to destination register is 2.481 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b[0]'
                Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.533 ns ( 61.79 % )
                Info: Total interconnect delay = 0.948 ns ( 38.21 % )
            Info: - Longest clock path from clock "b[0]" to source register is 2.481 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b[0]'
                Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.533 ns ( 61.79 % )
                Info: Total interconnect delay = 0.948 ns ( 38.21 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.948 ns
Info: Clock "b[1]" Internal fmax is restricted to 450.05 MHz between source register "count[0]" and destination register "count[0]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count[0]~1'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
            Info: Total cell delay = 0.300 ns ( 37.41 % )
            Info: Total interconnect delay = 0.502 ns ( 62.59 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "b[1]" to destination register is 2.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'b[1]'
                Info: 2: + IC(0.674 ns) + CELL(0.438 ns) = 1.944 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.466 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.541 ns ( 62.49 % )
                Info: Total interconnect delay = 0.925 ns ( 37.51 % )
            Info: - Longest clock path from clock "b[1]" to source register is 2.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'b[1]'
                Info: 2: + IC(0.674 ns) + CELL(0.438 ns) = 1.944 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
                Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.466 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
                Info: Total cell delay = 1.541 ns ( 62.49 % )
                Info: Total interconnect delay = 0.925 ns ( 37.51 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.948 ns
Info: tsu for register "count[0]" (data pin = "b[0]", clock pin = "b[3]") is 5.456 ns
    Info: + Longest pin to register delay is 6.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b[0]'
        Info: 2: + IC(4.689 ns) + CELL(0.275 ns) = 5.806 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'count[0]~0'
        Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 6.331 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count[0]~1'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 6.727 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.538 ns ( 22.86 % )
        Info: Total interconnect delay = 5.189 ns ( 77.14 % )
    Info: + Micro setup delay of destination is 0.948 ns
    Info: - Shortest clock path from clock "b[3]" to destination register is 2.219 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b[3]'
        Info: 2: + IC(0.696 ns) + CELL(0.149 ns) = 1.697 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
        Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.219 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.272 ns ( 57.32 % )
        Info: Total interconnect delay = 0.947 ns ( 42.68 % )
Info: tco from clock "b[0]" to destination pin "c[2]" through register "count[0]" is 8.700 ns
    Info: + Longest clock path from clock "b[0]" to source register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b[0]'
        Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
        Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.533 ns ( 61.79 % )
        Info: Total interconnect delay = 0.948 ns ( 38.21 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.219 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
        Info: 2: + IC(3.441 ns) + CELL(2.778 ns) = 6.219 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'c[2]'
        Info: Total cell delay = 2.778 ns ( 44.67 % )
        Info: Total interconnect delay = 3.441 ns ( 55.33 % )
Info: th for register "count[0]" (data pin = "b[3]", clock pin = "b[0]") is -3.919 ns
    Info: + Longest clock path from clock "b[0]" to destination register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'b[0]'
        Info: 2: + IC(0.697 ns) + CELL(0.420 ns) = 1.959 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'count[1]~2'
        Info: 3: + IC(0.251 ns) + CELL(0.271 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.533 ns ( 61.79 % )
        Info: Total interconnect delay = 0.948 ns ( 38.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'b[3]'
        Info: 2: + IC(4.477 ns) + CELL(0.150 ns) = 5.479 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'count[0]~0'
        Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 6.004 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'count[0]~1'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 6.400 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.423 ns ( 22.23 % )
        Info: Total interconnect delay = 4.977 ns ( 77.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Tue Apr 09 16:31:25 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


