// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "03/11/2021 19:31:02"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vga_controller (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_SYNC_N,
	VGA_VS);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg CLOCK_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \clock_gen|Add0~29_sumout ;
wire \clock_gen|Add0~26 ;
wire \clock_gen|Add0~33_sumout ;
wire \clock_gen|h_count[2]~DUPLICATE_q ;
wire \clock_gen|Add0~34 ;
wire \clock_gen|Add0~37_sumout ;
wire \clock_gen|h_count[3]~DUPLICATE_q ;
wire \clock_gen|Add0~38 ;
wire \clock_gen|Add0~21_sumout ;
wire \clock_gen|h_count[4]~DUPLICATE_q ;
wire \clock_gen|Add0~22 ;
wire \clock_gen|Add0~41_sumout ;
wire \clock_gen|Add0~42 ;
wire \clock_gen|Add0~45_sumout ;
wire \clock_gen|Add0~46 ;
wire \clock_gen|Add0~17_sumout ;
wire \clock_gen|h_count[7]~DUPLICATE_q ;
wire \clock_gen|Add0~18 ;
wire \clock_gen|Add0~9_sumout ;
wire \clock_gen|Add0~10 ;
wire \clock_gen|Add0~5_sumout ;
wire \clock_gen|Equal0~0_combout ;
wire \reset|q0~feeder_combout ;
wire \SW[0]~input_o ;
wire \reset|asynch_reset~combout ;
wire \reset|q0~q ;
wire \reset|q1~q ;
wire \reset|reset~q ;
wire \clock_gen|Equal2~2_combout ;
wire \clock_gen|h_count[9]~0_combout ;
wire \clock_gen|h_count[0]~DUPLICATE_q ;
wire \clock_gen|Add0~30 ;
wire \clock_gen|Add0~25_sumout ;
wire \clock_gen|Add0~6 ;
wire \clock_gen|Add0~1_sumout ;
wire \clock_gen|Add0~2 ;
wire \clock_gen|Add0~13_sumout ;
wire \clock_gen|Equal2~0_combout ;
wire \clock_gen|Equal2~1_combout ;
wire \clock_gen|Equal2~3_combout ;
wire \clock_gen|Equal3~0_combout ;
wire \clock_gen|comb~0_combout ;
wire \clock_gen|h_sync~combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \clock_gen|Add1~45_sumout ;
wire \clock_gen|Equal1~1_combout ;
wire \clock_gen|v_count[2]~DUPLICATE_q ;
wire \clock_gen|Equal1~2_combout ;
wire \clock_gen|v_count[11]~0_combout ;
wire \clock_gen|Add1~46 ;
wire \clock_gen|Add1~41_sumout ;
wire \clock_gen|Add1~42 ;
wire \clock_gen|Add1~37_sumout ;
wire \clock_gen|Add1~38 ;
wire \clock_gen|Add1~33_sumout ;
wire \clock_gen|Add1~34 ;
wire \clock_gen|Add1~9_sumout ;
wire \clock_gen|Add1~10 ;
wire \clock_gen|Add1~13_sumout ;
wire \clock_gen|Add1~14 ;
wire \clock_gen|Add1~21_sumout ;
wire \clock_gen|v_count[6]~DUPLICATE_q ;
wire \clock_gen|Add1~22 ;
wire \clock_gen|Add1~17_sumout ;
wire \clock_gen|Add1~18 ;
wire \clock_gen|Add1~5_sumout ;
wire \clock_gen|v_count[8]~DUPLICATE_q ;
wire \clock_gen|Add1~6 ;
wire \clock_gen|Add1~1_sumout ;
wire \clock_gen|v_count[9]~DUPLICATE_q ;
wire \clock_gen|Add1~2 ;
wire \clock_gen|Add1~29_sumout ;
wire \clock_gen|Add1~30 ;
wire \clock_gen|Add1~25_sumout ;
wire \clock_gen|Equal1~0_combout ;
wire \clock_gen|v_count[1]~DUPLICATE_q ;
wire \pixel_gen|LessThan3~0_combout ;
wire \pixel_gen|Equal0~1_combout ;
wire \pixel_gen|LessThan2~0_combout ;
wire \pixel_gen|Equal0~0_combout ;
wire \pixel_gen|Equal0~2_combout ;
wire \pixel_gen|LessThan1~1_combout ;
wire \pixel_gen|LessThan1~0_combout ;
wire \pixel_gen|LessThan5~0_combout ;
wire \pixel_gen|xpos[8]~1_combout ;
wire \pixel_gen|Add1~34_cout ;
wire \pixel_gen|Add1~30_cout ;
wire \pixel_gen|Add1~10 ;
wire \pixel_gen|Add1~14 ;
wire \pixel_gen|Add1~18 ;
wire \pixel_gen|Add1~22 ;
wire \pixel_gen|Add1~26 ;
wire \pixel_gen|Add1~6 ;
wire \pixel_gen|Add1~1_sumout ;
wire \pixel_gen|Add1~5_sumout ;
wire \pixel_gen|Add1~25_sumout ;
wire \pixel_gen|Add1~21_sumout ;
wire \pixel_gen|Add1~17_sumout ;
wire \pixel_gen|Add1~13_sumout ;
wire \pixel_gen|Add1~9_sumout ;
wire \pixel_gen|ypos[1]~1_combout ;
wire \pixel_gen|ypos[0]~0_combout ;
wire \pixel_gen|Add0~14 ;
wire \pixel_gen|Add0~18 ;
wire \pixel_gen|Add0~22 ;
wire \pixel_gen|Add0~26 ;
wire \pixel_gen|Add0~30 ;
wire \pixel_gen|Add0~34 ;
wire \pixel_gen|Add0~38 ;
wire \pixel_gen|Add0~6 ;
wire \pixel_gen|Add0~2 ;
wire \pixel_gen|Add0~9_sumout ;
wire \pixel_gen|Add0~1_sumout ;
wire \pixel_gen|Add0~5_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ;
wire \pixel_gen|xpos[8]~0_combout ;
wire \pixel_gen|address[0]~0_combout ;
wire \pixel_gen|address[0]~1_combout ;
wire \pixel_gen|address[1]~2_combout ;
wire \pixel_gen|address[1]~3_combout ;
wire \pixel_gen|address[2]~4_combout ;
wire \pixel_gen|address[2]~5_combout ;
wire \pixel_gen|address[3]~6_combout ;
wire \pixel_gen|address[3]~7_combout ;
wire \pixel_gen|address[4]~8_combout ;
wire \pixel_gen|address[4]~9_combout ;
wire \pixel_gen|address[5]~10_combout ;
wire \pixel_gen|address[5]~11_combout ;
wire \pixel_gen|Add0~13_sumout ;
wire \pixel_gen|address[6]~12_combout ;
wire \pixel_gen|Add0~17_sumout ;
wire \pixel_gen|address[7]~13_combout ;
wire \pixel_gen|Add0~21_sumout ;
wire \pixel_gen|address[8]~14_combout ;
wire \pixel_gen|Add0~25_sumout ;
wire \pixel_gen|address[9]~15_combout ;
wire \pixel_gen|Add0~29_sumout ;
wire \pixel_gen|address[10]~16_combout ;
wire \pixel_gen|Add0~33_sumout ;
wire \pixel_gen|address[11]~17_combout ;
wire \pixel_gen|Add0~37_sumout ;
wire \pixel_gen|address[12]~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \pixel_gen|vga_r[0]~3_combout ;
wire \pixel_gen|vga_r[1]~1_combout ;
wire \pixel_gen|vga_r[1]~0_combout ;
wire \pixel_gen|address[15]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ;
wire \pixel_gen|vga_r[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \pixel_gen|vga_r[0]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \pixel_gen|vga_r[1]~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \pixel_gen|vga_r[1]~5_combout ;
wire \pixel_gen|vga_r[1]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \pixel_gen|vga_r[2]~9_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ;
wire \pixel_gen|vga_r[2]~8_combout ;
wire \pixel_gen|vga_r[2]~10_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ;
wire \pixel_gen|vga_r[3]~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \pixel_gen|vga_r[3]~12_combout ;
wire \pixel_gen|vga_r[3]~13_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 ;
wire \pixel_gen|vga_r[4]~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \pixel_gen|vga_r[4]~15_combout ;
wire \pixel_gen|vga_r[4]~16_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \pixel_gen|vga_r[5]~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \pixel_gen|vga_r[5]~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \pixel_gen|vga_r[5]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ;
wire \pixel_gen|vga_r[6]~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \pixel_gen|vga_r[6]~21_combout ;
wire \pixel_gen|vga_r[6]~22_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \pixel_gen|vga_r[7]~24_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \pixel_gen|vga_r[7]~23_combout ;
wire \pixel_gen|vga_r[7]~25_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \pixel_gen|vga_g[0]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \pixel_gen|vga_g[0]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \pixel_gen|vga_g[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \pixel_gen|vga_g[1]~4_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ;
wire \pixel_gen|vga_g[1]~3_combout ;
wire \pixel_gen|vga_g[1]~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \pixel_gen|vga_g[2]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ;
wire \pixel_gen|vga_g[2]~6_combout ;
wire \pixel_gen|vga_g[2]~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \pixel_gen|vga_g[3]~9_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \pixel_gen|vga_g[3]~10_combout ;
wire \pixel_gen|vga_g[3]~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ;
wire \pixel_gen|vga_g[4]~12_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \pixel_gen|vga_g[4]~13_combout ;
wire \pixel_gen|vga_g[4]~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \pixel_gen|vga_g[5]~15_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \pixel_gen|vga_g[5]~16_combout ;
wire \pixel_gen|vga_g[5]~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \pixel_gen|vga_g[6]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \pixel_gen|vga_g[6]~18_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \pixel_gen|vga_g[6]~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \pixel_gen|vga_g[7]~22_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ;
wire \pixel_gen|vga_g[7]~21_combout ;
wire \pixel_gen|vga_g[7]~23_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \pixel_gen|vga_b[0]~0_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \pixel_gen|vga_b[0]~1_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \pixel_gen|vga_b[0]~2_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \pixel_gen|vga_b[1]~3_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \pixel_gen|vga_b[1]~4_combout ;
wire \pixel_gen|vga_b[1]~5_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \pixel_gen|vga_b[2]~6_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \pixel_gen|vga_b[2]~7_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \pixel_gen|vga_b[2]~8_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \pixel_gen|vga_b[3]~10_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ;
wire \pixel_gen|vga_b[3]~9_combout ;
wire \pixel_gen|vga_b[3]~11_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \pixel_gen|vga_b[4]~13_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \pixel_gen|vga_b[4]~12_combout ;
wire \pixel_gen|vga_b[4]~14_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \pixel_gen|vga_b[5]~16_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ;
wire \pixel_gen|vga_b[5]~15_combout ;
wire \pixel_gen|vga_b[5]~17_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \pixel_gen|vga_b[6]~19_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \pixel_gen|vga_b[6]~18_combout ;
wire \pixel_gen|vga_b[6]~20_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \pixel_gen|vga_b[7]~21_combout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \pixel_gen|vga_b[7]~22_combout ;
wire \pixel_gen|vga_b[7]~23_combout ;
wire \clock_gen|Equal5~0_combout ;
wire \clock_gen|comb~1_combout ;
wire \clock_gen|Equal4~0_combout ;
wire \clock_gen|Equal4~1_combout ;
wire \clock_gen|v_sync~combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w ;
wire [11:0] \clock_gen|v_count ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [11:0] \clock_gen|h_count ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w ;
wire [15:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w ;
wire [6:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [0:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire ;
wire [2:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [23:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w ;
wire [0:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire ;
wire [2:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w ;
wire [0:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [4:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w ;
wire [3:0] \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ;
wire [19:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [7:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [3];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [4];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [5];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [6];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [7];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [8];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [9];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [10];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [11];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [12];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [13];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [14];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [15];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [16];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [17];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [18];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [19];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [3];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [4];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [5];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [6];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [7];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [8];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [9];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [10];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [11];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [12];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [13];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [14];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [15];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [16];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [17];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [18];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [19];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [3];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [0];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [1];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [2];
assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [3];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\clock_gen|h_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\pixel_gen|vga_r[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\pixel_gen|vga_r[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\pixel_gen|vga_r[2]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\pixel_gen|vga_r[3]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\pixel_gen|vga_r[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\pixel_gen|vga_r[5]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\pixel_gen|vga_r[6]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\pixel_gen|vga_r[7]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\pixel_gen|vga_g[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\pixel_gen|vga_g[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\pixel_gen|vga_g[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\pixel_gen|vga_g[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\pixel_gen|vga_g[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\pixel_gen|vga_g[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\pixel_gen|vga_g[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\pixel_gen|vga_g[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\pixel_gen|vga_b[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\pixel_gen|vga_b[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\pixel_gen|vga_b[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\pixel_gen|vga_b[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\pixel_gen|vga_b[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\pixel_gen|vga_b[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\pixel_gen|vga_b[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\pixel_gen|vga_b[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\clock_gen|v_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "816.666666 mhz";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 49;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 49;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.242424 mhz";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \clock_gen|Add0~29 (
// Equation(s):
// \clock_gen|Add0~29_sumout  = SUM(( \clock_gen|h_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clock_gen|Add0~30  = CARRY(( \clock_gen|h_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~29_sumout ),
	.cout(\clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~29 .extended_lut = "off";
defparam \clock_gen|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \clock_gen|Add0~25 (
// Equation(s):
// \clock_gen|Add0~25_sumout  = SUM(( \clock_gen|h_count [1] ) + ( GND ) + ( \clock_gen|Add0~30  ))
// \clock_gen|Add0~26  = CARRY(( \clock_gen|h_count [1] ) + ( GND ) + ( \clock_gen|Add0~30  ))

	.dataa(!\clock_gen|h_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~25_sumout ),
	.cout(\clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~25 .extended_lut = "off";
defparam \clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \clock_gen|Add0~33 (
// Equation(s):
// \clock_gen|Add0~33_sumout  = SUM(( \clock_gen|h_count[2]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~26  ))
// \clock_gen|Add0~34  = CARRY(( \clock_gen|h_count[2]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~26  ))

	.dataa(gnd),
	.datab(!\clock_gen|h_count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~33_sumout ),
	.cout(\clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~33 .extended_lut = "off";
defparam \clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \clock_gen|h_count[2]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \clock_gen|Add0~37 (
// Equation(s):
// \clock_gen|Add0~37_sumout  = SUM(( \clock_gen|h_count[3]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~34  ))
// \clock_gen|Add0~38  = CARRY(( \clock_gen|h_count[3]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~37_sumout ),
	.cout(\clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~37 .extended_lut = "off";
defparam \clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N11
dffeas \clock_gen|h_count[3]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \clock_gen|Add0~21 (
// Equation(s):
// \clock_gen|Add0~21_sumout  = SUM(( \clock_gen|h_count[4]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~38  ))
// \clock_gen|Add0~22  = CARRY(( \clock_gen|h_count[4]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~38  ))

	.dataa(gnd),
	.datab(!\clock_gen|h_count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~21_sumout ),
	.cout(\clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~21 .extended_lut = "off";
defparam \clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N14
dffeas \clock_gen|h_count[4]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \clock_gen|Add0~41 (
// Equation(s):
// \clock_gen|Add0~41_sumout  = SUM(( \clock_gen|h_count [5] ) + ( GND ) + ( \clock_gen|Add0~22  ))
// \clock_gen|Add0~42  = CARRY(( \clock_gen|h_count [5] ) + ( GND ) + ( \clock_gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~41_sumout ),
	.cout(\clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~41 .extended_lut = "off";
defparam \clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \clock_gen|h_count[5] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[5] .is_wysiwyg = "true";
defparam \clock_gen|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \clock_gen|Add0~45 (
// Equation(s):
// \clock_gen|Add0~45_sumout  = SUM(( \clock_gen|h_count [6] ) + ( GND ) + ( \clock_gen|Add0~42  ))
// \clock_gen|Add0~46  = CARRY(( \clock_gen|h_count [6] ) + ( GND ) + ( \clock_gen|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~45_sumout ),
	.cout(\clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~45 .extended_lut = "off";
defparam \clock_gen|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N20
dffeas \clock_gen|h_count[6] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[6] .is_wysiwyg = "true";
defparam \clock_gen|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \clock_gen|Add0~17 (
// Equation(s):
// \clock_gen|Add0~17_sumout  = SUM(( \clock_gen|h_count[7]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~46  ))
// \clock_gen|Add0~18  = CARRY(( \clock_gen|h_count[7]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add0~46  ))

	.dataa(!\clock_gen|h_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~17_sumout ),
	.cout(\clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~17 .extended_lut = "off";
defparam \clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \clock_gen|h_count[7]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \clock_gen|Add0~9 (
// Equation(s):
// \clock_gen|Add0~9_sumout  = SUM(( \clock_gen|h_count [8] ) + ( GND ) + ( \clock_gen|Add0~18  ))
// \clock_gen|Add0~10  = CARRY(( \clock_gen|h_count [8] ) + ( GND ) + ( \clock_gen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~9_sumout ),
	.cout(\clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~9 .extended_lut = "off";
defparam \clock_gen|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N50
dffeas \clock_gen|h_count[8] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[8] .is_wysiwyg = "true";
defparam \clock_gen|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \clock_gen|Add0~5 (
// Equation(s):
// \clock_gen|Add0~5_sumout  = SUM(( \clock_gen|h_count [9] ) + ( GND ) + ( \clock_gen|Add0~10  ))
// \clock_gen|Add0~6  = CARRY(( \clock_gen|h_count [9] ) + ( GND ) + ( \clock_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~5_sumout ),
	.cout(\clock_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~5 .extended_lut = "off";
defparam \clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N59
dffeas \clock_gen|h_count[9] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[9] .is_wysiwyg = "true";
defparam \clock_gen|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \clock_gen|Equal0~0 (
// Equation(s):
// \clock_gen|Equal0~0_combout  = ( !\clock_gen|h_count[2]~DUPLICATE_q  & ( (!\clock_gen|h_count[3]~DUPLICATE_q  & (!\clock_gen|h_count [8] & \clock_gen|h_count [9])) ) )

	.dataa(gnd),
	.datab(!\clock_gen|h_count[3]~DUPLICATE_q ),
	.datac(!\clock_gen|h_count [8]),
	.datad(!\clock_gen|h_count [9]),
	.datae(gnd),
	.dataf(!\clock_gen|h_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal0~0 .extended_lut = "off";
defparam \clock_gen|Equal0~0 .lut_mask = 64'h00C000C000000000;
defparam \clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N51
cyclonev_lcell_comb \reset|q0~feeder (
// Equation(s):
// \reset|q0~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset|q0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset|q0~feeder .extended_lut = "off";
defparam \reset|q0~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \reset|q0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y28_N27
cyclonev_lcell_comb \reset|asynch_reset (
// Equation(s):
// \reset|asynch_reset~combout  = ( !\SW[0]~input_o  & ( \clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset|asynch_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset|asynch_reset .extended_lut = "off";
defparam \reset|asynch_reset .lut_mask = 64'h5555555500000000;
defparam \reset|asynch_reset .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N52
dffeas \reset|q0 (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\reset|q0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset|asynch_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|q0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset|q0 .is_wysiwyg = "true";
defparam \reset|q0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \reset|q1 (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reset|q0~q ),
	.clrn(!\reset|asynch_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset|q1 .is_wysiwyg = "true";
defparam \reset|q1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \reset|reset (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reset|q1~q ),
	.clrn(!\reset|asynch_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset|reset .is_wysiwyg = "true";
defparam \reset|reset .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N22
dffeas \clock_gen|h_count[7] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[7] .is_wysiwyg = "true";
defparam \clock_gen|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \clock_gen|Equal2~2 (
// Equation(s):
// \clock_gen|Equal2~2_combout  = ( \clock_gen|h_count [5] & ( (\clock_gen|h_count [6] & !\clock_gen|h_count [7]) ) )

	.dataa(gnd),
	.datab(!\clock_gen|h_count [6]),
	.datac(!\clock_gen|h_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~2 .extended_lut = "off";
defparam \clock_gen|Equal2~2 .lut_mask = 64'h0000000030303030;
defparam \clock_gen|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \clock_gen|h_count[4] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[4] .is_wysiwyg = "true";
defparam \clock_gen|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \clock_gen|h_count[9]~0 (
// Equation(s):
// \clock_gen|h_count[9]~0_combout  = ( \clock_gen|Equal2~0_combout  & ( ((\clock_gen|Equal0~0_combout  & (\clock_gen|Equal2~2_combout  & \clock_gen|h_count [4]))) # (\reset|reset~q ) ) ) # ( !\clock_gen|Equal2~0_combout  & ( \reset|reset~q  ) )

	.dataa(!\clock_gen|Equal0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal2~2_combout ),
	.datad(!\clock_gen|h_count [4]),
	.datae(gnd),
	.dataf(!\clock_gen|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|h_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|h_count[9]~0 .extended_lut = "off";
defparam \clock_gen|h_count[9]~0 .lut_mask = 64'h3333333333373337;
defparam \clock_gen|h_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N2
dffeas \clock_gen|h_count[0]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|h_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \clock_gen|h_count[1] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[1] .is_wysiwyg = "true";
defparam \clock_gen|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \clock_gen|h_count[0] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[0] .is_wysiwyg = "true";
defparam \clock_gen|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \clock_gen|Add0~1 (
// Equation(s):
// \clock_gen|Add0~1_sumout  = SUM(( \clock_gen|h_count [10] ) + ( GND ) + ( \clock_gen|Add0~6  ))
// \clock_gen|Add0~2  = CARRY(( \clock_gen|h_count [10] ) + ( GND ) + ( \clock_gen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~1_sumout ),
	.cout(\clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~1 .extended_lut = "off";
defparam \clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N53
dffeas \clock_gen|h_count[10] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[10] .is_wysiwyg = "true";
defparam \clock_gen|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \clock_gen|Add0~13 (
// Equation(s):
// \clock_gen|Add0~13_sumout  = SUM(( \clock_gen|h_count [11] ) + ( GND ) + ( \clock_gen|Add0~2  ))

	.dataa(!\clock_gen|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add0~13 .extended_lut = "off";
defparam \clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N38
dffeas \clock_gen|h_count[11] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[11] .is_wysiwyg = "true";
defparam \clock_gen|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \clock_gen|Equal2~0 (
// Equation(s):
// \clock_gen|Equal2~0_combout  = ( !\clock_gen|h_count [11] & ( (!\clock_gen|h_count [1] & (\clock_gen|h_count [0] & \clock_gen|h_count [10])) ) )

	.dataa(!\clock_gen|h_count [1]),
	.datab(!\clock_gen|h_count [0]),
	.datac(!\clock_gen|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~0 .extended_lut = "off";
defparam \clock_gen|Equal2~0 .lut_mask = 64'h0202020200000000;
defparam \clock_gen|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \clock_gen|h_count[3] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[3] .is_wysiwyg = "true";
defparam \clock_gen|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \clock_gen|h_count[2] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|h_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|h_count[2] .is_wysiwyg = "true";
defparam \clock_gen|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \clock_gen|Equal2~1 (
// Equation(s):
// \clock_gen|Equal2~1_combout  = (!\clock_gen|h_count [9] & (\clock_gen|h_count [2] & \clock_gen|h_count [8]))

	.dataa(gnd),
	.datab(!\clock_gen|h_count [9]),
	.datac(!\clock_gen|h_count [2]),
	.datad(!\clock_gen|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~1 .extended_lut = "off";
defparam \clock_gen|Equal2~1 .lut_mask = 64'h000C000C000C000C;
defparam \clock_gen|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \clock_gen|Equal2~3 (
// Equation(s):
// \clock_gen|Equal2~3_combout  = ( \clock_gen|Equal2~1_combout  & ( (\clock_gen|Equal2~0_combout  & (!\clock_gen|h_count [4] & (\clock_gen|h_count [3] & \clock_gen|Equal2~2_combout ))) ) )

	.dataa(!\clock_gen|Equal2~0_combout ),
	.datab(!\clock_gen|h_count [4]),
	.datac(!\clock_gen|h_count [3]),
	.datad(!\clock_gen|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal2~3 .extended_lut = "off";
defparam \clock_gen|Equal2~3 .lut_mask = 64'h0000000000040004;
defparam \clock_gen|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \clock_gen|Equal3~0 (
// Equation(s):
// \clock_gen|Equal3~0_combout  = (!\clock_gen|h_count [6] & (!\clock_gen|h_count[3]~DUPLICATE_q  & !\clock_gen|h_count [5]))

	.dataa(!\clock_gen|h_count [6]),
	.datab(!\clock_gen|h_count[3]~DUPLICATE_q ),
	.datac(!\clock_gen|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal3~0 .extended_lut = "off";
defparam \clock_gen|Equal3~0 .lut_mask = 64'h8080808080808080;
defparam \clock_gen|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \clock_gen|comb~0 (
// Equation(s):
// \clock_gen|comb~0_combout  = ( \reset|reset~q  & ( \clock_gen|h_count [7] ) ) # ( !\reset|reset~q  & ( \clock_gen|h_count [7] & ( (\clock_gen|Equal2~1_combout  & (\clock_gen|h_count [4] & (\clock_gen|Equal2~0_combout  & \clock_gen|Equal3~0_combout ))) ) ) 
// ) # ( \reset|reset~q  & ( !\clock_gen|h_count [7] ) )

	.dataa(!\clock_gen|Equal2~1_combout ),
	.datab(!\clock_gen|h_count [4]),
	.datac(!\clock_gen|Equal2~0_combout ),
	.datad(!\clock_gen|Equal3~0_combout ),
	.datae(!\reset|reset~q ),
	.dataf(!\clock_gen|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|comb~0 .extended_lut = "off";
defparam \clock_gen|comb~0 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \clock_gen|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \clock_gen|h_sync (
// Equation(s):
// \clock_gen|h_sync~combout  = ( \clock_gen|h_sync~combout  & ( !\clock_gen|comb~0_combout  ) ) # ( !\clock_gen|h_sync~combout  & ( (\clock_gen|Equal2~3_combout  & !\clock_gen|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|Equal2~3_combout ),
	.datad(!\clock_gen|comb~0_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|h_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|h_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|h_sync .extended_lut = "off";
defparam \clock_gen|h_sync .lut_mask = 64'h0F000F00FF00FF00;
defparam \clock_gen|h_sync .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h3FFF3FFF3FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0000000033FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h5555555555AA55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hF0F0F0F0FAFAF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h000033FF000033FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h003F003F003F003F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFF5FFF5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h0555055555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h3030303030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF0F00000F0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000080000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h330F330F330F330F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h00330033000500AF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000000015151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF0080B3F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0F0F0F0F00002200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h1100110011001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h5545554555755545;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h0000000030300000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0000000005030503;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h0F0A0F0A0F220F22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N49
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h55FF5FFF55FF5FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000001050105;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0000FFCC0033FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000040000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h050F050F043F043F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h5050505030003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000550000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N47
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N37
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h3333555533335555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h00330033CCFFCCFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000FFFF0000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h4444444477777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000005500;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0100010001000100;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 .lut_mask = 64'h0000101000005050;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 .lut_mask = 64'h0000FFFF0033EFCC;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N34
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 .lut_mask = 64'h00FF00FFFF00EF00;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N13
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .lut_mask = 64'h0F0F0F0F0F0F0F2C;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 .lut_mask = 64'h5555555555554546;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h3333333333CC23CC;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000005050;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .lut_mask = 64'h5F5F5F5F5F5FDFDF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h7F007F0000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h2277227722772277;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hDFDFDFDF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFFFFFFFF55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h0303030303FF03FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hD7D7D7D7D7D7D7D7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h5F5F5F5FF5F5F5F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h5A555A55FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h2D2D0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h25802580BB00BB00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000400000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'hD8A0D8A0C444C444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hA7B5A7B500A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h2A402A40D080D080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0000000800FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0F0F00000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h3333000033330000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00CC00CC13DF00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N58
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0005000500000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3] = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .lut_mask = 64'h0101000001010000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \clock_gen|Add1~45 (
// Equation(s):
// \clock_gen|Add1~45_sumout  = SUM(( \clock_gen|v_count [0] ) + ( VCC ) + ( !VCC ))
// \clock_gen|Add1~46  = CARRY(( \clock_gen|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~45_sumout ),
	.cout(\clock_gen|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~45 .extended_lut = "off";
defparam \clock_gen|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \clock_gen|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \clock_gen|Equal1~1 (
// Equation(s):
// \clock_gen|Equal1~1_combout  = ( !\clock_gen|v_count [1] & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (\clock_gen|v_count[6]~DUPLICATE_q  & (!\clock_gen|v_count[8]~DUPLICATE_q  & \clock_gen|v_count [7]))) ) )

	.dataa(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(!\clock_gen|v_count [7]),
	.datae(!\clock_gen|v_count [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal1~1 .extended_lut = "off";
defparam \clock_gen|Equal1~1 .lut_mask = 64'h0010000000100000;
defparam \clock_gen|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \clock_gen|v_count[2]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N33
cyclonev_lcell_comb \clock_gen|Equal1~2 (
// Equation(s):
// \clock_gen|Equal1~2_combout  = ( \clock_gen|v_count [5] & ( (\clock_gen|v_count[2]~DUPLICATE_q  & !\clock_gen|v_count [4]) ) )

	.dataa(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal1~2 .extended_lut = "off";
defparam \clock_gen|Equal1~2 .lut_mask = 64'h0000000044444444;
defparam \clock_gen|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \clock_gen|v_count[11]~0 (
// Equation(s):
// \clock_gen|v_count[11]~0_combout  = ( \clock_gen|Equal1~0_combout  & ( \reset|reset~q  ) ) # ( !\clock_gen|Equal1~0_combout  & ( \reset|reset~q  ) ) # ( \clock_gen|Equal1~0_combout  & ( !\reset|reset~q  & ( (\clock_gen|v_count [3] & 
// (\clock_gen|Equal1~1_combout  & (\clock_gen|Equal1~2_combout  & \clock_gen|v_count [0]))) ) ) )

	.dataa(!\clock_gen|v_count [3]),
	.datab(!\clock_gen|Equal1~1_combout ),
	.datac(!\clock_gen|Equal1~2_combout ),
	.datad(!\clock_gen|v_count [0]),
	.datae(!\clock_gen|Equal1~0_combout ),
	.dataf(!\reset|reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|v_count[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|v_count[11]~0 .extended_lut = "off";
defparam \clock_gen|v_count[11]~0 .lut_mask = 64'h00000001FFFFFFFF;
defparam \clock_gen|v_count[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \clock_gen|v_count[0] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[0] .is_wysiwyg = "true";
defparam \clock_gen|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \clock_gen|Add1~41 (
// Equation(s):
// \clock_gen|Add1~41_sumout  = SUM(( \clock_gen|v_count [1] ) + ( GND ) + ( \clock_gen|Add1~46  ))
// \clock_gen|Add1~42  = CARRY(( \clock_gen|v_count [1] ) + ( GND ) + ( \clock_gen|Add1~46  ))

	.dataa(!\clock_gen|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~41_sumout ),
	.cout(\clock_gen|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~41 .extended_lut = "off";
defparam \clock_gen|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \clock_gen|v_count[1] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[1] .is_wysiwyg = "true";
defparam \clock_gen|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \clock_gen|Add1~37 (
// Equation(s):
// \clock_gen|Add1~37_sumout  = SUM(( \clock_gen|v_count [2] ) + ( GND ) + ( \clock_gen|Add1~42  ))
// \clock_gen|Add1~38  = CARRY(( \clock_gen|v_count [2] ) + ( GND ) + ( \clock_gen|Add1~42  ))

	.dataa(gnd),
	.datab(!\clock_gen|v_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~37_sumout ),
	.cout(\clock_gen|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~37 .extended_lut = "off";
defparam \clock_gen|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N8
dffeas \clock_gen|v_count[2] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[2] .is_wysiwyg = "true";
defparam \clock_gen|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \clock_gen|Add1~33 (
// Equation(s):
// \clock_gen|Add1~33_sumout  = SUM(( \clock_gen|v_count [3] ) + ( GND ) + ( \clock_gen|Add1~38  ))
// \clock_gen|Add1~34  = CARRY(( \clock_gen|v_count [3] ) + ( GND ) + ( \clock_gen|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~33_sumout ),
	.cout(\clock_gen|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~33 .extended_lut = "off";
defparam \clock_gen|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \clock_gen|v_count[3] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[3] .is_wysiwyg = "true";
defparam \clock_gen|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \clock_gen|Add1~9 (
// Equation(s):
// \clock_gen|Add1~9_sumout  = SUM(( \clock_gen|v_count [4] ) + ( GND ) + ( \clock_gen|Add1~34  ))
// \clock_gen|Add1~10  = CARRY(( \clock_gen|v_count [4] ) + ( GND ) + ( \clock_gen|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~9_sumout ),
	.cout(\clock_gen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~9 .extended_lut = "off";
defparam \clock_gen|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N38
dffeas \clock_gen|v_count[4] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[4] .is_wysiwyg = "true";
defparam \clock_gen|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \clock_gen|Add1~13 (
// Equation(s):
// \clock_gen|Add1~13_sumout  = SUM(( \clock_gen|v_count [5] ) + ( GND ) + ( \clock_gen|Add1~10  ))
// \clock_gen|Add1~14  = CARRY(( \clock_gen|v_count [5] ) + ( GND ) + ( \clock_gen|Add1~10  ))

	.dataa(!\clock_gen|v_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~13_sumout ),
	.cout(\clock_gen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~13 .extended_lut = "off";
defparam \clock_gen|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N56
dffeas \clock_gen|v_count[5] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[5] .is_wysiwyg = "true";
defparam \clock_gen|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \clock_gen|Add1~21 (
// Equation(s):
// \clock_gen|Add1~21_sumout  = SUM(( \clock_gen|v_count[6]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~14  ))
// \clock_gen|Add1~22  = CARRY(( \clock_gen|v_count[6]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~14  ))

	.dataa(gnd),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~21_sumout ),
	.cout(\clock_gen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~21 .extended_lut = "off";
defparam \clock_gen|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N41
dffeas \clock_gen|v_count[6]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \clock_gen|Add1~17 (
// Equation(s):
// \clock_gen|Add1~17_sumout  = SUM(( \clock_gen|v_count [7] ) + ( GND ) + ( \clock_gen|Add1~22  ))
// \clock_gen|Add1~18  = CARRY(( \clock_gen|v_count [7] ) + ( GND ) + ( \clock_gen|Add1~22  ))

	.dataa(!\clock_gen|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~17_sumout ),
	.cout(\clock_gen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~17 .extended_lut = "off";
defparam \clock_gen|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \clock_gen|v_count[7] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[7] .is_wysiwyg = "true";
defparam \clock_gen|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \clock_gen|Add1~5 (
// Equation(s):
// \clock_gen|Add1~5_sumout  = SUM(( \clock_gen|v_count[8]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~18  ))
// \clock_gen|Add1~6  = CARRY(( \clock_gen|v_count[8]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~5_sumout ),
	.cout(\clock_gen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~5 .extended_lut = "off";
defparam \clock_gen|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N58
dffeas \clock_gen|v_count[8]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \clock_gen|Add1~1 (
// Equation(s):
// \clock_gen|Add1~1_sumout  = SUM(( \clock_gen|v_count[9]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~6  ))
// \clock_gen|Add1~2  = CARRY(( \clock_gen|v_count[9]~DUPLICATE_q  ) + ( GND ) + ( \clock_gen|Add1~6  ))

	.dataa(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~1_sumout ),
	.cout(\clock_gen|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~1 .extended_lut = "off";
defparam \clock_gen|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_gen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N53
dffeas \clock_gen|v_count[9]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \clock_gen|Add1~29 (
// Equation(s):
// \clock_gen|Add1~29_sumout  = SUM(( \clock_gen|v_count [10] ) + ( GND ) + ( \clock_gen|Add1~2  ))
// \clock_gen|Add1~30  = CARRY(( \clock_gen|v_count [10] ) + ( GND ) + ( \clock_gen|Add1~2  ))

	.dataa(gnd),
	.datab(!\clock_gen|v_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~29_sumout ),
	.cout(\clock_gen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~29 .extended_lut = "off";
defparam \clock_gen|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_gen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N47
dffeas \clock_gen|v_count[10] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[10] .is_wysiwyg = "true";
defparam \clock_gen|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \clock_gen|Add1~25 (
// Equation(s):
// \clock_gen|Add1~25_sumout  = SUM(( \clock_gen|v_count [11] ) + ( GND ) + ( \clock_gen|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_gen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_gen|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Add1~25 .extended_lut = "off";
defparam \clock_gen|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_gen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N44
dffeas \clock_gen|v_count[11] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[11] .is_wysiwyg = "true";
defparam \clock_gen|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \clock_gen|Equal1~0 (
// Equation(s):
// \clock_gen|Equal1~0_combout  = ( !\clock_gen|v_count [10] & ( !\clock_gen|v_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal1~0 .extended_lut = "off";
defparam \clock_gen|Equal1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \clock_gen|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N4
dffeas \clock_gen|v_count[1]~DUPLICATE (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clock_gen|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(gnd),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_gen|v_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \pixel_gen|LessThan3~0 (
// Equation(s):
// \pixel_gen|LessThan3~0_combout  = ( \clock_gen|v_count [0] & ( \clock_gen|v_count [4] ) ) # ( !\clock_gen|v_count [0] & ( (\clock_gen|v_count [4] & (((\clock_gen|v_count[1]~DUPLICATE_q ) # (\clock_gen|v_count [3])) # (\clock_gen|v_count[2]~DUPLICATE_q ))) 
// ) )

	.dataa(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count [4]),
	.datac(!\clock_gen|v_count [3]),
	.datad(!\clock_gen|v_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan3~0 .extended_lut = "off";
defparam \pixel_gen|LessThan3~0 .lut_mask = 64'h1333133333333333;
defparam \pixel_gen|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \pixel_gen|Equal0~1 (
// Equation(s):
// \pixel_gen|Equal0~1_combout  = ( \clock_gen|v_count [5] & ( \pixel_gen|LessThan3~0_combout  & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (((\clock_gen|v_count[6]~DUPLICATE_q  & \clock_gen|v_count [7])) # (\clock_gen|v_count[8]~DUPLICATE_q ))) ) ) ) # ( 
// !\clock_gen|v_count [5] & ( \pixel_gen|LessThan3~0_combout  & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (((\clock_gen|v_count[6]~DUPLICATE_q  & \clock_gen|v_count [7])) # (\clock_gen|v_count[8]~DUPLICATE_q ))) ) ) ) # ( \clock_gen|v_count [5] & ( 
// !\pixel_gen|LessThan3~0_combout  & ( (\clock_gen|v_count[9]~DUPLICATE_q  & (((\clock_gen|v_count[6]~DUPLICATE_q  & \clock_gen|v_count [7])) # (\clock_gen|v_count[8]~DUPLICATE_q ))) ) ) ) # ( !\clock_gen|v_count [5] & ( !\pixel_gen|LessThan3~0_combout  & ( 
// (\clock_gen|v_count[8]~DUPLICATE_q  & \clock_gen|v_count[9]~DUPLICATE_q ) ) ) )

	.dataa(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datad(!\clock_gen|v_count [7]),
	.datae(!\clock_gen|v_count [5]),
	.dataf(!\pixel_gen|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Equal0~1 .extended_lut = "off";
defparam \pixel_gen|Equal0~1 .lut_mask = 64'h0505050705070507;
defparam \pixel_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \pixel_gen|LessThan2~0 (
// Equation(s):
// \pixel_gen|LessThan2~0_combout  = ( !\clock_gen|h_count[4]~DUPLICATE_q  & ( (!\clock_gen|h_count [1] & (!\clock_gen|h_count [0] & (!\clock_gen|h_count[7]~DUPLICATE_q  & !\clock_gen|h_count [2]))) ) )

	.dataa(!\clock_gen|h_count [1]),
	.datab(!\clock_gen|h_count [0]),
	.datac(!\clock_gen|h_count[7]~DUPLICATE_q ),
	.datad(!\clock_gen|h_count [2]),
	.datae(gnd),
	.dataf(!\clock_gen|h_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan2~0 .extended_lut = "off";
defparam \pixel_gen|LessThan2~0 .lut_mask = 64'h8000800000000000;
defparam \pixel_gen|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \pixel_gen|Equal0~0 (
// Equation(s):
// \pixel_gen|Equal0~0_combout  = ( \clock_gen|h_count [8] & ( (\clock_gen|h_count [10] & ((!\pixel_gen|LessThan2~0_combout ) # ((!\clock_gen|Equal3~0_combout ) # (\clock_gen|h_count [9])))) ) ) # ( !\clock_gen|h_count [8] & ( (\clock_gen|h_count [9] & 
// \clock_gen|h_count [10]) ) )

	.dataa(!\pixel_gen|LessThan2~0_combout ),
	.datab(!\clock_gen|h_count [9]),
	.datac(!\clock_gen|Equal3~0_combout ),
	.datad(!\clock_gen|h_count [10]),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Equal0~0 .extended_lut = "off";
defparam \pixel_gen|Equal0~0 .lut_mask = 64'h0033003300FB00FB;
defparam \pixel_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N48
cyclonev_lcell_comb \pixel_gen|Equal0~2 (
// Equation(s):
// \pixel_gen|Equal0~2_combout  = ( !\pixel_gen|Equal0~0_combout  & ( (\clock_gen|Equal1~0_combout  & (!\pixel_gen|Equal0~1_combout  & (!\clock_gen|h_count [11] & !\reset|reset~q ))) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\pixel_gen|Equal0~1_combout ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\reset|reset~q ),
	.datae(gnd),
	.dataf(!\pixel_gen|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Equal0~2 .extended_lut = "off";
defparam \pixel_gen|Equal0~2 .lut_mask = 64'h4000400000000000;
defparam \pixel_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N52
dffeas \clock_gen|v_count[9] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[9] .is_wysiwyg = "true";
defparam \clock_gen|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N59
dffeas \clock_gen|v_count[8] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[8] .is_wysiwyg = "true";
defparam \clock_gen|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \pixel_gen|LessThan1~1 (
// Equation(s):
// \pixel_gen|LessThan1~1_combout  = ( \clock_gen|v_count[6]~DUPLICATE_q  & ( (!\clock_gen|v_count [8] & ((!\clock_gen|v_count [7]) # ((!\clock_gen|v_count [4] & !\clock_gen|v_count [5])))) ) ) # ( !\clock_gen|v_count[6]~DUPLICATE_q  & ( !\clock_gen|v_count 
// [8] ) )

	.dataa(!\clock_gen|v_count [4]),
	.datab(!\clock_gen|v_count [8]),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\clock_gen|v_count [7]),
	.datae(gnd),
	.dataf(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan1~1 .extended_lut = "off";
defparam \pixel_gen|LessThan1~1 .lut_mask = 64'hCCCCCCCCCC80CC80;
defparam \pixel_gen|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \pixel_gen|LessThan1~0 (
// Equation(s):
// \pixel_gen|LessThan1~0_combout  = ( \clock_gen|v_count [7] & ( \clock_gen|v_count[9]~DUPLICATE_q  & ( (!\clock_gen|v_count [8] & ((!\clock_gen|v_count[6]~DUPLICATE_q ) # ((!\clock_gen|v_count [4] & !\clock_gen|v_count [5])))) ) ) ) # ( !\clock_gen|v_count 
// [7] & ( \clock_gen|v_count[9]~DUPLICATE_q  & ( !\clock_gen|v_count [8] ) ) ) # ( \clock_gen|v_count [7] & ( !\clock_gen|v_count[9]~DUPLICATE_q  ) ) # ( !\clock_gen|v_count [7] & ( !\clock_gen|v_count[9]~DUPLICATE_q  ) )

	.dataa(!\clock_gen|v_count [4]),
	.datab(!\clock_gen|v_count[6]~DUPLICATE_q ),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\clock_gen|v_count [8]),
	.datae(!\clock_gen|v_count [7]),
	.dataf(!\clock_gen|v_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan1~0 .extended_lut = "off";
defparam \pixel_gen|LessThan1~0 .lut_mask = 64'hFFFFFFFFFF00EC00;
defparam \pixel_gen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \pixel_gen|LessThan5~0 (
// Equation(s):
// \pixel_gen|LessThan5~0_combout  = (!\pixel_gen|LessThan1~0_combout ) # (\clock_gen|v_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|LessThan1~0_combout ),
	.datad(!\clock_gen|v_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|LessThan5~0 .extended_lut = "off";
defparam \pixel_gen|LessThan5~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \pixel_gen|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N40
dffeas \clock_gen|v_count[6] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_gen|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clock_gen|v_count[11]~0_combout ),
	.sload(vcc),
	.ena(\clock_gen|h_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_gen|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_gen|v_count[6] .is_wysiwyg = "true";
defparam \clock_gen|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \pixel_gen|xpos[8]~1 (
// Equation(s):
// \pixel_gen|xpos[8]~1_combout  = ( !\clock_gen|h_count [11] & ( \clock_gen|h_count [10] & ( (!\clock_gen|h_count [8] & !\clock_gen|h_count [9]) ) ) )

	.dataa(!\clock_gen|h_count [8]),
	.datab(gnd),
	.datac(!\clock_gen|h_count [9]),
	.datad(gnd),
	.datae(!\clock_gen|h_count [11]),
	.dataf(!\clock_gen|h_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|xpos[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|xpos[8]~1 .extended_lut = "off";
defparam \pixel_gen|xpos[8]~1 .lut_mask = 64'h00000000A0A00000;
defparam \pixel_gen|xpos[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \pixel_gen|Add1~34 (
// Equation(s):
// \pixel_gen|Add1~34_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pixel_gen|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~34 .extended_lut = "off";
defparam \pixel_gen|Add1~34 .lut_mask = 64'h0000FFFF00000000;
defparam \pixel_gen|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \pixel_gen|Add1~30 (
// Equation(s):
// \pixel_gen|Add1~30_cout  = CARRY(( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [9])) ) + ( GND ) + ( \pixel_gen|Add1~34_cout  ))

	.dataa(!\clock_gen|h_count [10]),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|h_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pixel_gen|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~30 .extended_lut = "off";
defparam \pixel_gen|Add1~30 .lut_mask = 64'h0000FFFF00000808;
defparam \pixel_gen|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \pixel_gen|Add1~9 (
// Equation(s):
// \pixel_gen|Add1~9_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|xpos[8]~1_combout  ) + ( \pixel_gen|Add1~30_cout  ))
// \pixel_gen|Add1~10  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|xpos[8]~1_combout  ) + ( \pixel_gen|Add1~30_cout  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [4]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|xpos[8]~1_combout ),
	.datag(gnd),
	.cin(\pixel_gen|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~9_sumout ),
	.cout(\pixel_gen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~9 .extended_lut = "off";
defparam \pixel_gen|Add1~9 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \pixel_gen|Add1~13 (
// Equation(s):
// \pixel_gen|Add1~13_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~10  ))
// \pixel_gen|Add1~14  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~10  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~13_sumout ),
	.cout(\pixel_gen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~13 .extended_lut = "off";
defparam \pixel_gen|Add1~13 .lut_mask = 64'h0000FFFF00000008;
defparam \pixel_gen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \pixel_gen|Add1~17 (
// Equation(s):
// \pixel_gen|Add1~17_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~14  ))
// \pixel_gen|Add1~18  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~14  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [6]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~17_sumout ),
	.cout(\pixel_gen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~17 .extended_lut = "off";
defparam \pixel_gen|Add1~17 .lut_mask = 64'h0000FFFF00000008;
defparam \pixel_gen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \pixel_gen|Add1~21 (
// Equation(s):
// \pixel_gen|Add1~21_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~18  ))
// \pixel_gen|Add1~22  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~18  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [7]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~21_sumout ),
	.cout(\pixel_gen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~21 .extended_lut = "off";
defparam \pixel_gen|Add1~21 .lut_mask = 64'h0000FFFF00000008;
defparam \pixel_gen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \pixel_gen|Add1~25 (
// Equation(s):
// \pixel_gen|Add1~25_sumout  = SUM(( GND ) + ( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~22  ))
// \pixel_gen|Add1~26  = CARRY(( GND ) + ( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~22  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(gnd),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|LessThan5~0_combout ),
	.datag(gnd),
	.cin(\pixel_gen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~25_sumout ),
	.cout(\pixel_gen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~25 .extended_lut = "off";
defparam \pixel_gen|Add1~25 .lut_mask = 64'h0000F5FF00000000;
defparam \pixel_gen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \pixel_gen|Add1~5 (
// Equation(s):
// \pixel_gen|Add1~5_sumout  = SUM(( (!\clock_gen|v_count [11] & (\clock_gen|v_count [9] & (!\clock_gen|v_count [10] & \pixel_gen|LessThan1~1_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~26  ))
// \pixel_gen|Add1~6  = CARRY(( (!\clock_gen|v_count [11] & (\clock_gen|v_count [9] & (!\clock_gen|v_count [10] & \pixel_gen|LessThan1~1_combout ))) ) + ( GND ) + ( \pixel_gen|Add1~26  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [9]),
	.datac(!\clock_gen|v_count [10]),
	.datad(!\pixel_gen|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~5_sumout ),
	.cout(\pixel_gen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~5 .extended_lut = "off";
defparam \pixel_gen|Add1~5 .lut_mask = 64'h0000FFFF00000020;
defparam \pixel_gen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \pixel_gen|Add1~1 (
// Equation(s):
// \pixel_gen|Add1~1_sumout  = SUM(( GND ) + ( GND ) + ( \pixel_gen|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add1~1 .extended_lut = "off";
defparam \pixel_gen|Add1~1 .lut_mask = 64'h0000FFFF00000000;
defparam \pixel_gen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N21
cyclonev_lcell_comb \pixel_gen|ypos[1]~1 (
// Equation(s):
// \pixel_gen|ypos[1]~1_combout  = ( \clock_gen|v_count [3] & ( !\clock_gen|v_count [10] & ( (!\clock_gen|v_count [11] & \pixel_gen|LessThan1~0_combout ) ) ) )

	.dataa(!\clock_gen|v_count [11]),
	.datab(gnd),
	.datac(!\pixel_gen|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\clock_gen|v_count [3]),
	.dataf(!\clock_gen|v_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|ypos[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|ypos[1]~1 .extended_lut = "off";
defparam \pixel_gen|ypos[1]~1 .lut_mask = 64'h00000A0A00000000;
defparam \pixel_gen|ypos[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \pixel_gen|ypos[0]~0 (
// Equation(s):
// \pixel_gen|ypos[0]~0_combout  = ( !\clock_gen|v_count [10] & ( (\pixel_gen|LessThan1~0_combout  & (!\clock_gen|v_count [11] & \clock_gen|v_count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|LessThan1~0_combout ),
	.datac(!\clock_gen|v_count [11]),
	.datad(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|ypos[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|ypos[0]~0 .extended_lut = "off";
defparam \pixel_gen|ypos[0]~0 .lut_mask = 64'h0030003000000000;
defparam \pixel_gen|ypos[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \pixel_gen|Add0~13 (
// Equation(s):
// \pixel_gen|Add0~13_sumout  = SUM(( \pixel_gen|ypos[0]~0_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [8])) ) + ( !VCC ))
// \pixel_gen|Add0~14  = CARRY(( \pixel_gen|ypos[0]~0_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [8])) ) + ( !VCC ))

	.dataa(!\clock_gen|h_count [10]),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|h_count [8]),
	.datad(!\pixel_gen|ypos[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~13_sumout ),
	.cout(\pixel_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~13 .extended_lut = "off";
defparam \pixel_gen|Add0~13 .lut_mask = 64'h0000F7F7000000FF;
defparam \pixel_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \pixel_gen|Add0~17 (
// Equation(s):
// \pixel_gen|Add0~17_sumout  = SUM(( \pixel_gen|ypos[1]~1_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [9])) ) + ( \pixel_gen|Add0~14  ))
// \pixel_gen|Add0~18  = CARRY(( \pixel_gen|ypos[1]~1_combout  ) + ( (!\clock_gen|h_count [10] & (!\clock_gen|h_count [11] & \clock_gen|h_count [9])) ) + ( \pixel_gen|Add0~14  ))

	.dataa(!\clock_gen|h_count [10]),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|h_count [9]),
	.datad(!\pixel_gen|ypos[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~17_sumout ),
	.cout(\pixel_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~17 .extended_lut = "off";
defparam \pixel_gen|Add0~17 .lut_mask = 64'h0000F7F7000000FF;
defparam \pixel_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \pixel_gen|Add0~21 (
// Equation(s):
// \pixel_gen|Add0~21_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count[2]~DUPLICATE_q  & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~9_sumout  ) + ( \pixel_gen|Add0~18  ))
// \pixel_gen|Add0~22  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count[2]~DUPLICATE_q  & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~9_sumout  ) + ( \pixel_gen|Add0~18  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~9_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~21_sumout ),
	.cout(\pixel_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~21 .extended_lut = "off";
defparam \pixel_gen|Add0~21 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \pixel_gen|Add0~25 (
// Equation(s):
// \pixel_gen|Add0~25_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [3] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~13_sumout  ) + ( \pixel_gen|Add0~22  ))
// \pixel_gen|Add0~26  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [3] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~13_sumout  ) + ( \pixel_gen|Add0~22  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [3]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~13_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~25_sumout ),
	.cout(\pixel_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~25 .extended_lut = "off";
defparam \pixel_gen|Add0~25 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \pixel_gen|Add0~29 (
// Equation(s):
// \pixel_gen|Add0~29_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~17_sumout  ) + ( \pixel_gen|Add0~26  ))
// \pixel_gen|Add0~30  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [4] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~17_sumout  ) + ( \pixel_gen|Add0~26  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [4]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~17_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~29_sumout ),
	.cout(\pixel_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~29 .extended_lut = "off";
defparam \pixel_gen|Add0~29 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \pixel_gen|Add0~33 (
// Equation(s):
// \pixel_gen|Add0~33_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~21_sumout  ) + ( \pixel_gen|Add0~30  ))
// \pixel_gen|Add0~34  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [5] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~21_sumout  ) + ( \pixel_gen|Add0~30  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [5]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~21_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~33_sumout ),
	.cout(\pixel_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~33 .extended_lut = "off";
defparam \pixel_gen|Add0~33 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \pixel_gen|Add0~37 (
// Equation(s):
// \pixel_gen|Add0~37_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~25_sumout  ) + ( \pixel_gen|Add0~34  ))
// \pixel_gen|Add0~38  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [6] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~25_sumout  ) + ( \pixel_gen|Add0~34  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [6]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~25_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~37_sumout ),
	.cout(\pixel_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~37 .extended_lut = "off";
defparam \pixel_gen|Add0~37 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \pixel_gen|Add0~5 (
// Equation(s):
// \pixel_gen|Add0~5_sumout  = SUM(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~5_sumout  ) + ( \pixel_gen|Add0~38  ))
// \pixel_gen|Add0~6  = CARRY(( (!\clock_gen|v_count [11] & (!\clock_gen|v_count [10] & (\clock_gen|v_count [7] & \pixel_gen|LessThan1~0_combout ))) ) + ( \pixel_gen|Add1~5_sumout  ) + ( \pixel_gen|Add0~38  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [10]),
	.datac(!\clock_gen|v_count [7]),
	.datad(!\pixel_gen|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~5_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~5_sumout ),
	.cout(\pixel_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~5 .extended_lut = "off";
defparam \pixel_gen|Add0~5 .lut_mask = 64'h0000FF0000000008;
defparam \pixel_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \pixel_gen|Add0~1 (
// Equation(s):
// \pixel_gen|Add0~1_sumout  = SUM(( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~1_sumout  ) + ( \pixel_gen|Add0~6  ))
// \pixel_gen|Add0~2  = CARRY(( (!\clock_gen|v_count [11] & (\clock_gen|v_count[8]~DUPLICATE_q  & !\pixel_gen|LessThan5~0_combout )) ) + ( \pixel_gen|Add1~1_sumout  ) + ( \pixel_gen|Add0~6  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(gnd),
	.datac(!\clock_gen|v_count[8]~DUPLICATE_q ),
	.datad(!\pixel_gen|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add1~1_sumout ),
	.datag(gnd),
	.cin(\pixel_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~1_sumout ),
	.cout(\pixel_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~1 .extended_lut = "off";
defparam \pixel_gen|Add0~1 .lut_mask = 64'h0000FF0000000A00;
defparam \pixel_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \pixel_gen|Add0~9 (
// Equation(s):
// \pixel_gen|Add0~9_sumout  = SUM(( (!\clock_gen|v_count [11] & (\clock_gen|v_count [9] & (!\clock_gen|v_count [10] & \pixel_gen|LessThan1~1_combout ))) ) + ( GND ) + ( \pixel_gen|Add0~2  ))

	.dataa(!\clock_gen|v_count [11]),
	.datab(!\clock_gen|v_count [9]),
	.datac(!\clock_gen|v_count [10]),
	.datad(!\pixel_gen|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pixel_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pixel_gen|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|Add0~9 .extended_lut = "off";
defparam \pixel_gen|Add0~9 .lut_mask = 64'h0000FFFF00000020;
defparam \pixel_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout  = ( !\pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Equal0~2_combout  & (\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .lut_mask = 64'h0011001100000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout  = (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ))

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \pixel_gen|xpos[8]~0 (
// Equation(s):
// \pixel_gen|xpos[8]~0_combout  = ( !\clock_gen|h_count [11] & ( (!\clock_gen|h_count [10]) # ((!\clock_gen|h_count [9] & !\clock_gen|h_count [8])) ) )

	.dataa(!\clock_gen|h_count [9]),
	.datab(!\clock_gen|h_count [8]),
	.datac(!\clock_gen|h_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|xpos[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|xpos[8]~0 .extended_lut = "off";
defparam \pixel_gen|xpos[8]~0 .lut_mask = 64'hF8F8F8F800000000;
defparam \pixel_gen|xpos[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \pixel_gen|address[0]~0 (
// Equation(s):
// \pixel_gen|address[0]~0_combout  = ( \clock_gen|h_count [2] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[0]~0 .extended_lut = "off";
defparam \pixel_gen|address[0]~0 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \pixel_gen|address[0]~1 (
// Equation(s):
// \pixel_gen|address[0]~1_combout  = ( \pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[0]~0_combout  ) ) # ( !\pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[0]~0_combout  ) ) # ( \pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[0]~0_combout  ) 
// ) # ( !\pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[0]~0_combout  & ( (!\clock_gen|Equal1~0_combout ) # (((\pixel_gen|Equal0~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\reset|reset~q ),
	.datad(!\pixel_gen|Equal0~0_combout ),
	.datae(!\pixel_gen|Equal0~1_combout ),
	.dataf(!\pixel_gen|address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[0]~1 .extended_lut = "off";
defparam \pixel_gen|address[0]~1 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \pixel_gen|address[1]~2 (
// Equation(s):
// \pixel_gen|address[1]~2_combout  = ( \clock_gen|h_count [3] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[1]~2 .extended_lut = "off";
defparam \pixel_gen|address[1]~2 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \pixel_gen|address[1]~3 (
// Equation(s):
// \pixel_gen|address[1]~3_combout  = ( \pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[1]~2_combout  ) ) # ( !\pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[1]~2_combout  ) ) # ( \pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[1]~2_combout  ) 
// ) # ( !\pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[1]~2_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|Equal0~1_combout ),
	.dataf(!\pixel_gen|address[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[1]~3 .extended_lut = "off";
defparam \pixel_gen|address[1]~3 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \pixel_gen|address[2]~4 (
// Equation(s):
// \pixel_gen|address[2]~4_combout  = (\clock_gen|h_count [4] & \pixel_gen|xpos[8]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|h_count [4]),
	.datad(!\pixel_gen|xpos[8]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[2]~4 .extended_lut = "off";
defparam \pixel_gen|address[2]~4 .lut_mask = 64'h000F000F000F000F;
defparam \pixel_gen|address[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \pixel_gen|address[2]~5 (
// Equation(s):
// \pixel_gen|address[2]~5_combout  = ( \pixel_gen|address[2]~4_combout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|address[2]~4_combout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( \pixel_gen|address[2]~4_combout  & ( !\pixel_gen|Equal0~1_combout  ) 
// ) # ( !\pixel_gen|address[2]~4_combout  & ( !\pixel_gen|Equal0~1_combout  & ( (!\clock_gen|Equal1~0_combout ) # (((\reset|reset~q ) # (\pixel_gen|Equal0~0_combout )) # (\clock_gen|h_count [11])) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\pixel_gen|Equal0~0_combout ),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|address[2]~4_combout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[2]~5 .extended_lut = "off";
defparam \pixel_gen|address[2]~5 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \pixel_gen|address[3]~6 (
// Equation(s):
// \pixel_gen|address[3]~6_combout  = ( \clock_gen|h_count [5] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[3]~6 .extended_lut = "off";
defparam \pixel_gen|address[3]~6 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \pixel_gen|address[3]~7 (
// Equation(s):
// \pixel_gen|address[3]~7_combout  = ( \pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[3]~6_combout  ) ) # ( !\pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[3]~6_combout  ) ) # ( \pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[3]~6_combout  ) 
// ) # ( !\pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[3]~6_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\reset|reset~q ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Equal0~1_combout ),
	.dataf(!\pixel_gen|address[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[3]~7 .extended_lut = "off";
defparam \pixel_gen|address[3]~7 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \pixel_gen|address[4]~8 (
// Equation(s):
// \pixel_gen|address[4]~8_combout  = (\clock_gen|h_count [6] & \pixel_gen|xpos[8]~0_combout )

	.dataa(gnd),
	.datab(!\clock_gen|h_count [6]),
	.datac(!\pixel_gen|xpos[8]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[4]~8 .extended_lut = "off";
defparam \pixel_gen|address[4]~8 .lut_mask = 64'h0303030303030303;
defparam \pixel_gen|address[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \pixel_gen|address[4]~9 (
// Equation(s):
// \pixel_gen|address[4]~9_combout  = ( \pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[4]~8_combout  ) ) # ( !\pixel_gen|Equal0~1_combout  & ( \pixel_gen|address[4]~8_combout  ) ) # ( \pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[4]~8_combout  ) 
// ) # ( !\pixel_gen|Equal0~1_combout  & ( !\pixel_gen|address[4]~8_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\reset|reset~q ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Equal0~1_combout ),
	.dataf(!\pixel_gen|address[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[4]~9 .extended_lut = "off";
defparam \pixel_gen|address[4]~9 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \pixel_gen|address[5]~10 (
// Equation(s):
// \pixel_gen|address[5]~10_combout  = ( \clock_gen|h_count [7] & ( \pixel_gen|xpos[8]~0_combout  ) )

	.dataa(gnd),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_gen|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[5]~10 .extended_lut = "off";
defparam \pixel_gen|address[5]~10 .lut_mask = 64'h0000000033333333;
defparam \pixel_gen|address[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \pixel_gen|address[5]~11 (
// Equation(s):
// \pixel_gen|address[5]~11_combout  = ( \pixel_gen|address[5]~10_combout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|address[5]~10_combout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( \pixel_gen|address[5]~10_combout  & ( !\pixel_gen|Equal0~1_combout 
//  ) ) # ( !\pixel_gen|address[5]~10_combout  & ( !\pixel_gen|Equal0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\reset|reset~q )) # (\clock_gen|h_count [11])) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\clock_gen|h_count [11]),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|address[5]~10_combout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[5]~11 .extended_lut = "off";
defparam \pixel_gen|address[5]~11 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \pixel_gen|address[6]~12 (
// Equation(s):
// \pixel_gen|address[6]~12_combout  = ( \pixel_gen|Add0~13_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~13_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( \pixel_gen|Add0~13_sumout  & ( !\pixel_gen|Equal0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~13_sumout  & ( !\pixel_gen|Equal0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Add0~13_sumout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[6]~12 .extended_lut = "off";
defparam \pixel_gen|address[6]~12 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \pixel_gen|address[7]~13 (
// Equation(s):
// \pixel_gen|address[7]~13_combout  = ( \pixel_gen|Add0~17_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~17_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( \pixel_gen|Add0~17_sumout  & ( !\pixel_gen|Equal0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~17_sumout  & ( !\pixel_gen|Equal0~1_combout  & ( ((!\clock_gen|Equal1~0_combout ) # ((\reset|reset~q ) # (\clock_gen|h_count [11]))) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\clock_gen|Equal1~0_combout ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\reset|reset~q ),
	.datae(!\pixel_gen|Add0~17_sumout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[7]~13 .extended_lut = "off";
defparam \pixel_gen|address[7]~13 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N39
cyclonev_lcell_comb \pixel_gen|address[8]~14 (
// Equation(s):
// \pixel_gen|address[8]~14_combout  = ( \pixel_gen|Equal0~1_combout  & ( \pixel_gen|Add0~21_sumout  ) ) # ( !\pixel_gen|Equal0~1_combout  & ( \pixel_gen|Add0~21_sumout  ) ) # ( \pixel_gen|Equal0~1_combout  & ( !\pixel_gen|Add0~21_sumout  ) ) # ( 
// !\pixel_gen|Equal0~1_combout  & ( !\pixel_gen|Add0~21_sumout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\clock_gen|h_count [11]),
	.datae(!\pixel_gen|Equal0~1_combout ),
	.dataf(!\pixel_gen|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[8]~14 .extended_lut = "off";
defparam \pixel_gen|address[8]~14 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N9
cyclonev_lcell_comb \pixel_gen|address[9]~15 (
// Equation(s):
// \pixel_gen|address[9]~15_combout  = ( \pixel_gen|Add0~25_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~25_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( \pixel_gen|Add0~25_sumout  & ( !\pixel_gen|Equal0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~25_sumout  & ( !\pixel_gen|Equal0~1_combout  & ( ((!\clock_gen|Equal1~0_combout ) # ((\clock_gen|h_count [11]) # (\reset|reset~q ))) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\clock_gen|Equal1~0_combout ),
	.datac(!\reset|reset~q ),
	.datad(!\clock_gen|h_count [11]),
	.datae(!\pixel_gen|Add0~25_sumout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[9]~15 .extended_lut = "off";
defparam \pixel_gen|address[9]~15 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \pixel_gen|address[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N27
cyclonev_lcell_comb \pixel_gen|address[10]~16 (
// Equation(s):
// \pixel_gen|address[10]~16_combout  = ( \pixel_gen|Add0~29_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~29_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( \pixel_gen|Add0~29_sumout  & ( !\pixel_gen|Equal0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~29_sumout  & ( !\pixel_gen|Equal0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\clock_gen|h_count [11]),
	.datae(!\pixel_gen|Add0~29_sumout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[10]~16 .extended_lut = "off";
defparam \pixel_gen|address[10]~16 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \pixel_gen|address[11]~17 (
// Equation(s):
// \pixel_gen|address[11]~17_combout  = ( \pixel_gen|Equal0~1_combout  & ( \pixel_gen|Add0~33_sumout  ) ) # ( !\pixel_gen|Equal0~1_combout  & ( \pixel_gen|Add0~33_sumout  ) ) # ( \pixel_gen|Equal0~1_combout  & ( !\pixel_gen|Add0~33_sumout  ) ) # ( 
// !\pixel_gen|Equal0~1_combout  & ( !\pixel_gen|Add0~33_sumout  & ( (((!\clock_gen|Equal1~0_combout ) # (\clock_gen|h_count [11])) # (\reset|reset~q )) # (\pixel_gen|Equal0~0_combout ) ) ) )

	.dataa(!\pixel_gen|Equal0~0_combout ),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|h_count [11]),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Equal0~1_combout ),
	.dataf(!\pixel_gen|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[11]~17 .extended_lut = "off";
defparam \pixel_gen|address[11]~17 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N15
cyclonev_lcell_comb \pixel_gen|address[12]~18 (
// Equation(s):
// \pixel_gen|address[12]~18_combout  = ( \pixel_gen|Add0~37_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~37_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( \pixel_gen|Add0~37_sumout  & ( !\pixel_gen|Equal0~1_combout  ) ) # ( 
// !\pixel_gen|Add0~37_sumout  & ( !\pixel_gen|Equal0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Equal0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\pixel_gen|Equal0~0_combout ),
	.datae(!\pixel_gen|Add0~37_sumout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[12]~18 .extended_lut = "off";
defparam \pixel_gen|address[12]~18 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|address[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = "C5485B7771E1D06177F2AA534546B8E66AF3FC86761FDF533B077FB882F372308324B9D8E6D06AFABAB0D5E86024F029A1207183273102D9F73B3ABFB45F5A3B5E4CBFC41959FB0A0B34D15A30FF429661BF5E50D815D92A1066973BF517CC08166B83AB405FB887193B742B8717653A4FEDE9DC57D0F7CC355F531ED5F3EFC2004058E3A766D91EB3F1FD9864E6F0CDD6D4383DF3077364307AE40821563239130C32869B140A4EF7BEBFC55A3F6B7B2244516E713F46ED5D20064598E8F36BAB9B248DB80595E585B9E686AE858CB0E4A28C92791C039F345A53AB710106B59759120DA340F14CEA0BD49DD4A1DFA3D32896DDBE7192C36A91E2A54093B782";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = "8F54EBFECCB74C086E51982AEC64CF091863B5C0C80057C614A10BD64677F01CB0A2F2B040279896D7046CA814919A25DD4D8622053DA09F7E727F5F2973441A404D406C4DD93B31232E8C6C7F0C3418CF71B8DB1E0BACCBA01DB0B076B9F8A3A443FEB6897E80E3F3CE97D601401DBCB299F77B398FE1F7C27BA0254D6209291AA064D4272ED81D0BC5A55E95034EFC7D1778055ADB91A8B2D4F872C3E278F7B8CC7CAF74B79E27AEB65D2A4B589BF6C41E46A62641CCEE2EF20BFA80F4D5A579C460D67E6A85D53A315B092A50D6C7A2EAE676BED68CE33E5FB546458D33D84380EC38C8851ECCF9A4E7537B1A08A3E4E9CBEA9C56C47FB8E32155DD9DCD36";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "408012CF74D56EC0CAAD14B65615DED0DF40DEBC648C6080D85B912291CA21DC9F12F39559F0F605730FAC7F1544790B4DD4B93C7AFCD027AE23CA89B8BB0DCC94573BE13CD1D5F04B49FBB979664E3F43D75BD228766477AC67EFE169F2E1CD2F91396386D46CFA5DD4A11281091B22B1B145B4FBB5EB28C32C98C7A743B9F2C0FE2B788D6A5AAEC7FF311D3AC8A83D0B936B556A4140300C12502874B55BC99BDC8EDCFDBBA349EE943F993C245775E12D36C01135FFE88621B45B73797799DF13B5D7A94CEEBB6500613871B761E1FB79503E80FF67757664E4231736027361499631204DE58F04553EECC79395FE65FDCDD582A9C1CBFC7EB4375A6C336C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "1C48C82B94E3A36E587A1563E1B09593EA1189A15F4ECD28E70AF99FA4726D132E852D3A32E1AC8EE9E388E0FE1843BFA066911875F0FA8FB4575F6205C837CDC3F33E98B5488DB7A29C461A38270C41132E72437DD01DB6DB8BF22D08475B13B285E08DB0EE825766D73AB5598D292E6329673FF16B0704687F8C30B182C6A2E7952A6E0DFB302106E47F672639C557FE79E1B09172A87F292971656BAD08CBD91F3CC8628ED365D04BD90FF1C184273AFB13F9EA1DBC484D1D4A08F7EF07C5FEE94E48079C45B5A0F142F53139608311701E38109BF0B846DF0F7EFC9F59464DF1A047AAF023184CB4EC1003185CCC41F93EB076F74262544CE684A74CDA1A";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .lut_mask = 64'h000000000C000C00;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout  = ( !\pixel_gen|Add0~1_sumout  & ( (\pixel_gen|Equal0~2_combout  & (\pixel_gen|Add0~9_sumout  & !\pixel_gen|Add0~5_sumout )) ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 .lut_mask = 64'h1010101000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .lut_mask = 64'h3030000030300000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "A86888ECC4F8B2559009233BD2C62C33FF3055D330543779A55AFEE6413F0FA4166D303110068778696BF4E9DB067A677A562039ED0AECDE217CED155A91DEF5EC9250AA663D32432DBB8EB8D36DA0FEFC66E294F54BAD39EB536EFE8EBD06AC60BC4E7924AC606D6F638D8E5ACEFA0A547D825D8497D46B0889C624217D956E8F9AFC38A64A618970A4DF825BFBBB2D92149D36F2F97B9C663A54B0DE5A8EAAF989A5778FA526956BD5C2B4B5453FEED4462555017D8E292D1E33A2ECF5DF60E7157531AAFE72511D4FA992E76AA9B22681B013CE06566F8D97E8E11D6D3EB853B86EAC0C633A8C620D519F826A042EAB279411EA9350DE9C817CDBB8B6C22E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "D853F4F8547C1842B3A5636E2A09F189CE3E343B9F828F970A005889CCEEA7D88083D25B1449245BA982370A68EF23A8F54F99B07BA25A7F5CFB792D3DA0C52E8626AD7163F765E54BA61F698871579A27A2B6440A740A564BCB5E557E7BCCF0CA180E40ECC47BF470AC255263B1DA793289249FF953946E90313DFB38A217E84E3BC6FEB26626CAE022AA74D883688506CC5F22A82DF1FD440C994538C259FE7B7612A868A7E601AFB9AD2AFE71D7312B07628960FADF9E5EF3A56F7FEC5E68F8ABFB1E9910A05D75A87C193F149137152A2FC367C523AB4C25C72BDF24FC62A6AB5D9AB0AEA3FD99D8126307F0E6146CE44A22CD1904DF6D1FD3F38AB9B7E0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "BB0612BCE0030338D64D0E6E9A91BE9DC28FD00E0B4F2ADA7BB58CB1E9933549F7B93D8732A9BF48D0059FDBD953FEC85A193986175679479163F4F13F957B0470FE63F1B1BB9007C68522BAA3877E6341BD51A3E126E34B53DD644A327D38556C4EDB3966CDEE7EDF7EED95D31BC07BFBE59080A4D25305BE74B68EA1AC0B90B14E71C625336A54EE5236BC4E117510145DAA0E8080EE022CD5F311FCF6FEC08B13D8A33BB6014090B8B922CA3CD7140A1BBCB753ECB7BECF08CF19FF1A70C72280CE9754B379E70AA812D492D35860A32A6168E8602BB4AEC93565EAD506D04CF9FFF4FD201E2838EACCE0D22174F6A413DD38DA639ADB532EC9B971A0675A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "953808525E45F93169D9E162358AEEB79DA9D3EE1DF48C617932482447051D650AEE8E4429B8E09C59A1271E3406D2A0D3E5AE6EDD58D66FB548F0091D00677F9AE39B6045DD51DB15EBBAD559D093FD4919148506953836032AA6D4E5D025F1A9D1A6DEB5DFA3EFAAA47B697735464ADA7589E9E9714B672344EA0A843008D6260B1D098B12273A9328E19F71D238BFC72439FE7BD5283141A2AD0918E2159FDC231C2F3A11CF1CC2CD0A0E60B0C0D4E9DE3C98D9E374618989C088086C65DFC9FC9F3538B24379912B2EFD2CD2F621C81451EA9833FF1E835E0918033C0F9E789010CC754B75E588472B6393ADB569D37B234635EE4A4D7CD2C886F6F17997";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .lut_mask = 64'h0000000000030003;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout  = ( \pixel_gen|Add0~1_sumout  & ( (!\pixel_gen|Equal0~2_combout ) # ((\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~5_sumout )) ) ) # ( 
// !\pixel_gen|Add0~1_sumout  & ( !\pixel_gen|Equal0~2_combout  ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .lut_mask = 64'hAAAAAAAAABABABAB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 .lut_mask = 64'h0000000000005555;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3] = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .lut_mask = 64'h0808080800000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3] = ( !\pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Equal0~2_combout  & (!\pixel_gen|Add0~9_sumout  & !\pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .lut_mask = 64'h4400440000000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3] = (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .lut_mask = 64'h8080808080808080;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "01111AA58A2304AD63F47651FED9F341609694F6817E204BCD5FF980B2E821FF1E491AA5B033B061869708A60E1D18ADE108A751FFF6C8872DFF6793C81C5505CC3BE9FCB621F1C7C57870158E67973F625B35A7037CDB339983B2947FB2A0EF94826D2050BF51F8CC39F5BDD9A23A07F840E1E04ADFC93FC4FC4833F903BE7A291732F83765044FEE5734A85483FCFDED39FD87BBE7D33BBE1BA1018854FDFE3A9B89F08AB822F783B803863DF8023D633B3C4ACD63D49F2D70FB83A9FDC7DA0230D6FA464A3840260E2E3BEFAEA82E1AB1177F199ADEB13CE646312252B89FCC306C38B83485D1FB229100B0F7BFA4F61BD7BBCA8AECD876CCE9CB86152D5B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "D8621C0EACD409FFE45C6E60B80109517D60E83FB1FD84E40B6A233BE784EB96922D6A4C93068807197AEAA71187DB7FE34F4E20A881E1F984FF4E0073681864F42B86F81921438334354B5C64CAF06F671E38F284F8B5BEE9CFEC78AE01624B64DED183817DF5180C2BFFF705648D99A9F39E1C0DEF742082AD4373DC1FCEEFEF4F1EFC2FC34644C97D0C0761D61E5EB9B8071099D1D0E9D3DD41C69BC6E98FA30B64310BB47C4BE40F10FC47F73E470ADAA38E38C883CF033BE0F1FF5C19901530C467E83525071B9529589F1EBBB7CF0F10FF13B13840C7CD2193101FF78F80A4000A3C2307A1D585F7B61478B386544BC8A937E43B7FDD861BEFFFF080C0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "07E87275E0000F9F00FD03E4DEC0421FF185787752170F23B703E4624C149F7FED871BE777F8C38007A1AC32000007EF00DC07CF18A83D7FEC9B342F73AE44FC48236F834572F96CE544193A6FFEFF000180018D3C00027E007CE04F3962B4FFE358D3EF89D951AA256DAFCAB9F5A3008540BDBE4EEF7E0007C0A518638001F60201FFD39FA997FFE75B213CDA3B9A883A2B1D8DB11C6018A54019FE0AE0786003C0FBBF59F001ED93FFFEDF01066FFFEF5FDB4C8D4779950927C4E8479D071A874014F849E300E21383F8FFCD8601CFBF1F802CDEFA8FFFE55F7D0B8DA6DBACDEC1CE5E098F361E175824F88EEB83E34CC7D0F79241811FE739C02340FF0FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "E5DFEDDA072F4285DB53C1019D3045CF674824F09DBBC7FE7EE799C4D33B610EC03B803F5B1B0FFFE55F2E6175C2E7A00ACC8CB6748189418F6DE68DDDFFE77DFFFF18C567089B10400F80C3953F0FFFE54F27284F3C7F4BE0B7D3F9313A840C8F6FE609CFFCFF3CFFDF9BC53E30CE7E587E3F09933B4FFFE4EE230DAAB7FF62E06AE858144454D4DF3FCE008FFE8F0DFFCFFC3D1E318AF9CE3803FEA2BB4FFFE4EE131EEEDFFFE843F038E721C8FD70DFBEC7009E3F818F5FFC4E39087302845DE8EC1166BD4FFFE4EE133A97FFFFFA14873D0D57BFA0126E9F8313971E010FFFEB13F32037F45D2B6CB0FF733A0FFFE1A411BCCBFFFFFFDFA3257E20F905E0";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3] = ( \pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Equal0~2_combout  & (!\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] .lut_mask = 64'h0000000000440044;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout  = (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .lut_mask = 64'h0044004400440044;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "1A2611FE9A364B64AD53AA974BDE6BD343C926DA78E617E8E7D307948241D2060FE5D900011FB4D5E025CD06161CD75AEBD12FF8F732082751EBAE6A89EDC61268DE244E80030E81A55EF145AE6F6ECBAFEBCE061E4D612FA9AD5BFF7CAEADCFD60C017F9415C4AB24F4E362A342A0D5F8522DD03B58B5BAFA3462C7F210117E3CD743FC65747E7F5E00A31699F85C5662E2E0C70400BF8BC1A3FC5E1D7721B085900D57AF8DEEC281C99CD5A180737C47C14F6B9C618ADA9E7B235B080CCF3722DB3CFD0F6D1E8950E406861793C5DAE666B2569C41FAFFA573B8906ECAA930EFF6CF44008CD9F2FF7F99EB3A4EC4F57AAA8D42A4E17D2F0CE2C9C84E29ADFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "293B30AF7C56C2C9CC30148E8483769EB05F05D16367BA2A10675E31DD8F69102531ECC15629D7FF9A4AA49796685F46634FD8EE0C42E176519BC3E4A31407AF984F35BCAA10CB628BB6D0EE24E777FF10A19053C8401E6430D3E723870C3F001C15EB31AA8767CCD39D328B4FCA62BAA9862C456732CBFF8EDD9543FB34F004F5628E326E167922285EB5F797A7345665BDCE8EE71CFA5E769BF7CCA3D677FF194A07FBD58CC8686A132E9A2786DFDE9A890A125762F6015451647C5A5DBF279D24B830E3ECC7FF5E2B76432AD009ABED813817F19F43947C78FF1E45402E0CE5E39056FDCD0783DB062D6B88D4D7FFE224653D98BAB8940798CFC16CFF1EF2";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "AE980CAD9B7636F9B0B72BA0983496E644655EDCC8E97FFFCA69C94E1004FEF4C63623EE107E3410CDDC1EDD3337902789398C1B6EE7809F9DD517B8C61BFFFFA5BED8E1135F9CA5616B8B795D345DC59B50408E02D882271FA49E207BD06CF5AF68888505A9DFFF13F0E02A4A16208422663B1525FBE74221B3BCC86D4982DFAF2FEBC47C33CB2D2790239BF3F47FFF0DE6DAF67840D7E9B110BD2FFDEF49B5629BE67E3B6B9A7CA028CF7292233C4B2DFF3398B778FFFF68049A003D3C8172AD9F561D6E1B7437A88DABF6F4366727A5569ACCFE65EC67934D5A7AEAD37FFFA1D008FD8F73514DC2DB7AE5893C850BAC1FE6D540F0D2B4BB6A2E308B934CAF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "B4C9B730A9427FFF0368BF3B165882C9A94080647529FBF43EA9751CCA1045B3E000F354255E6CCF33927398D463FFFF42DA984A4A987C4F9A657E78F5AB11445D9D17C6DB9BDC20A980C1531E20DAE334EF3E8BB123FFFF47BBCB4AB74FC77C58F0F4B1B741D0D1C8FB0657E6C3D479B0CA89FB76C0E76FC748D38C6B97FFFF49BE1CC934A89BC8D6C06458E235D2071E2DF8F5A8282B9B65268D85B7B874F43EE278B33A8BFFFF6B0CFDC5F5BA21C07305A267F77221F0D999534529C90990CA68FD59AA7D4327DB5447318745FFFF73A936434F825C4CE4CFA67140BC86891CD701E6339643EB838C041A39A5FF5C489403AFC50DFFFF7D7FD1F868ED6441";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .lut_mask = 64'h0000000000C000C0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3] = ( !\pixel_gen|Add0~1_sumout  & ( (\pixel_gen|Equal0~2_combout  & (!\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~5_sumout )) ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] .lut_mask = 64'h0404040400000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 .lut_mask = 64'h4444000044440000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "E5C199AD7B7FFFFF6CE7F8AA269DEFA8CDAD85B83939FF06AB25AD1246502B752FD206A97D2BA4B108F7C8E0B427FFFF87F361579A56C96B7E935E1068D1FB833743F0CD2FEDA1481AC41D9FAFD9B004BD92FD3739F3FFFF62D9392654F2B40A8E5A4E39D0E3FC9FEAB80EDA1DDE3B2EAE786A998D49CCC25425739D8AFBFFFF6004D641768D4F8AC52DD9519623FF82CD5BDC3AB5E395DD96216479857F8761F568E00FB17FFFFFC0013E8D56560383186103EA68C5FD824C71E103CFC949A77DF57D0DFE2ED3A23B60D10AC773FFFFA83C459B516827F7925F45591BC93F0D9B27CF0623874A5CF6A22DA2C497D8C6B8AEB1FDBCBFFFFF513FA31B71FF07D2";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "390E8F3F50B0BD1ED629E2939CAA4D0BA95297E2E5075F7AE0BF20186CBFFFFF506601DF538D879AEEF5C09BC5244D0EE531B3FFBF6C1B5FA4EAE3E92E656A1F6EB4E7239DFFFFFF85CC30C5499A423228735E8FEB71171E29073FED64540D1B47D0CA7E595527D93ED391D0C533FFFF13FB9ED947E57871B98A1FBAA546E31E92688260ED50C3C62841F98D736494CF6CB85DD8929CFFFFAD03FEF9B8491BCEF29D98E1E95502FE1C82E50BC7709FC0B49A263840A52C5F66555CDEF8B3FFFF11A32CC55CC64A4DF0D41F2343AF787FC282A605DDCD419AF4021F70B74AC3BA85DBB98DFA919FFFED689FD1FB24C5C0B9C0BAF5D54F7C3DE1006B9ACDB614E4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "D21A62DBA8D58CC5713A35F15049F7FFA8D4E3D24245B841A42CE80C62B7730020FD2774426A8BCF0E9D9F076E41D2784DB05DA61EB8A7FFED9201DA5DA579BF8ADA702D6AFC32E2F89F576985F251F77DDC691D706A50396E3A975737BBA1FFEDDD111E38B46C5D09C59753954BF27386C68C81E3C0594DFB8389DF332A68BDBBBF345F226EED7FEBB5B93C63589A93EFC455A401CB8316E669B5AEA80B435942FF833E92BE50E4A4AB6C14133CAD7FEBF0E0A843471BC6985EB2B653DF9CC1FA19D20E9B67395DEA63D7A0FFB3E123AA0E52F05B6DB2FF8BB867AB808C086C90AF2A28A1CFE1C604F5D0C43C1CB645C797712312C0D3F9C84706C871A985BF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "93B96038C11A8C8E3FB02559160068FAD0C6B4E30C600AB50F2D7F0A9B42A8729299BD333CD5E5EF13A0F3D24C1DCFF606CD577E730F5FE2644712F5AF086BEB28A4DD30B8F7BE72AD46A4459043B28F12A4E53B77FC000AFE602C8937F92F9F5E4E12CEA84701C82371C78103CBD6209CCE53DCA0E8A08722C7CB1E98F77F647B5F134882C0FB5620A490B87A2A2B91DD008B2A193813C7BACA483E9D967F9774CDEE693EE0B003D59F44377C3F834E1FD507CBC6AF170139B19E67FFC1DA0331303198ADF72B7524CFEA1F15382001855778C0EC287751FFAACC76C6BB8768319DF2B77FE1521C5D8BE5D33A4E05DBAD5DE901566FDFFF0D5386BB06E030C6";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .lut_mask = 64'h000000000000C0C0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N45
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3] = ( !\pixel_gen|Add0~5_sumout  & ( (\pixel_gen|Equal0~2_combout  & (!\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~1_sumout )) ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\pixel_gen|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] .lut_mask = 64'h0044004400000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "864A50E125ACF279BFD365D44CEFF67F1E590AC02E255B880F6C418D497FFFFF4B035BB9EC3D7BFC393CEEE4749C4EC0378D7C66FFC2D52C4EE6D980D3731915409295C6B425FFFF20D1D3D911FDB57EF6B1EC2D0D87A0397FD6B25B95571EC7F09B85F7C75DB827B6B7BFAE9D8BFFFF418FA85575C65C9BD454BE0CAE22D5B1CED29E921B26703EDE05CE3A20D25A8CDD28C34F6D0BFFFF7167D20555D9402E5BC82CAD8C4AA47B9DAE034C5003A31A53DA3E92D357B37F795EDB961CC3FFFFFC98F12CD03A38F6A3454FC6750ECBB062FDF9B706F1FCB042ADE4D38410E57C95F56F74E917FFFFDD15CCEEAC6782E9A2C1983028057369A01AC59AC4CECC62";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "A8331BD07B0D96617AC4061B74DFFFFF809588EAB351EB1EB67A41238FAB5F54037F8261D37355D7ABAF6BCB3BF33940B9E2B1E314C3FFFFA118C4138DB99E433479AF0A5E782278D01DE8CDF0CF075CEF5A3696A38EF0731395A164F92FFFFF3F43660B3F83EE42E205C6B85A3E563CEA8AF77B9B2FD928AF9893F66CF0599D5BFC977A3007FFFF7FE1952E19C9B2CDE1C9D6A86487EE1C690FD4B90E794E9BB8B9E0AAFD815E37FDE90A847B17FFFFEF1C459FFB8DC97BF1C79D8A326CA8A4A2CF9D7E0B0C9A2C1198ADE9FEA14608F5C1A267177FFFFFE370909E285D7AFFFE5197C3060FE960209F67AADE499B5AB6FD5B1CCFF1DBFF3CD55EE35A1FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "23BBA7E70AB9B10BC58BF2CD87B7DB0E10A2765939F8418623B4AD8032F338F83D7A549E29DFFFFF3FDFA5751E42A3043814630C87D7B15AA1D254FF9B1F9C640099A8DAA7D84FCA88BE338294FFFFFF802B27EEE22312D89A1A95AC83C4E0FCAE61AB4DEDAA9FC79CEA214698C27AE118D1A7DC1F57FFFFE154FCE41EAC4F5B1A345AACC3E62B952BDBD1AE0600D020B70ED7DCED84233157D4B86BE35FFFFF06C3146975B2962A034B2ECE47618E4292FD46291C6B58D7D5411FB2B675092B0BCF3A688197FFFF09097CE0B6B80739719D506BA3C70FDA28631AB9C2BEBF467F54A6EE05332EEFB17592FA231FFFFF9F9DDF864B5A090E42F9A807512F061C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "7C5F64759A99576276DB367058BB43B91C15B6CA611FFFFF7089569A730A1FE6797A7FF7302E0239FE1DC7B5DDEDC47871F1AB5DF0E6F33FB9F41A79CF3FFFFFF120D013B5CFB16456139A89280F87847C02088EB22EDF616A0B80D80557F453939825503A9FFFFF8146C34D2DF250AE4447DE6EF49F9C95505F000851034D6795FF0BBD57B6E0D72CDFBD940CBFFFFFBF1502B8ACF02DE0FB6058513ACF6E037024FC98DE411E77EB830F2DDD792A99B6F4F15E219FFFFF46130EC33B9C023C25D6ADEB93F5FC26F47C290AFB6086EAE2F4A3EF4D37498BC9B65433E437FFFF38E4403AD39EB1BC9B19EECA39EBFC219D3E2AEEB57DE273642AFB4A22C309C9";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h440344CF770377CF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000000000000002;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "FF1E047F09F39401E1896081FEC301936C4308773FE038430F000000339FFFFFFFF001C401E00001FF9FF07F0C6D1F00E0863841FFDA40E4C2B2FC3E13441D000F04000031C3FFFFFFFF8FE001E000007FDFF87F0E1DDBAC000E5C407F9D30426D0F4A302E7201F80F060000107EFDFFFFFFFFFF85E0000007FC7FFF9C03E0F0000AF940371D1833BAE74DB1FF13C0FC0F06000030193907FFFBE1FFC7E0040003F81FFF9C03A4C33007F1703C188C1A207145F0E242E0FF0F0F0000200083F1FFF0C0FBFFF0000003FC0FFFFC0116042067C0F01878CC0E478872F8458288FF0F0F80003000478807E08000FFF8001803F807FFF80118241C72C87003FA3E04";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "DFE00E602AF651FF070380003000FF8C03E0E00031FFF87FF1E1C03FE0031F012E7A5CF007F31E009FFE0388167E307F070080002000FF0703FF4000000FFFE7F807F800000FFE014E3A5FE01FEFBE01DF9F01CF8F53FA3E0F8000002000FF87C1FFC000000FFF00FE1FFF0800108C6C0A443FE033E078DE278FC3E7D905C8FF0F0000002000FF83FF83C00080061E00BFFFFFFFFE4001E7FC9AAEF873FCB0FF8D04E7F7F9C36C7F070000000000FF80F031E001C000000003FBE0F1FF0007BFF40E9FF8EFCDC3FD8DC63F8FF92F7E370F0000001000FF80001CE180E0000000008000000000687FF1FF8B393F89CF67A3C21F042CE24E1F1F00001030007F00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "0007B3F00000000000000000010089FFF4FE2A397DFF8A62DD8A0F0210C3781F0F00001830003C0000006C3000000000000000000701E3FFF61FCD31F4FF08607D8E00008892ED0C070000C42000000000001700000000000000E0000621CFFFFA1FE3F0F3FE0C1845CACF01FF8F7680070000400000000000000D3C000000000201FFC060A05FFFFA1FF9A0747C0E1879CC67E07FC3794007000000000000000000049F8000000D93FFFFC0FF675FFFFA1FFC9079E8070D5ABCA111BFCD6FC00700000000000000000004CC7000000FBFFFFFE03E803FFFFA1F7E6C7FF9D0E40056CFBF3BFC26A0070000000000000000000CCE03FE001FFFF9FFE03EDCBFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "FA1FFE17F8BDD8200C4166CC7CD969300700000000000000000004CE003F800EFFFBFFFF067CBFFFFA1F3FC3F8F30DDC42CD8361F81F1DB80F00000000000000000004CF000FE0007FFFFFFFC27CBFFFFA0F3FBCF9C9FF1787CF91F8FCCC07400F00000000000000000004CF003FF07E7FFFFFFE727CBFFFFB0E3FB2EC1FFFEBE6BA58DE1F8CBEF01F00000000000000000004E7003FF0C007FFFC0072FCBFFFFB0E1FB665BFFFE563D67FC31E0C56B81F80000000000000000006E7007FF0E7C7FF000032FEBFFFFB0E1FBE25FFFFFE796C3F8E7CBC87580F800000000000000000EE67003FF8711F0FC00032FCBFFFFB041FBE37FFFFFEFCC633D3F4724E28";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "00F0D61E27FF47359607CFCFFF82F057783F50D81E011C608690075EFFFFC12A77C1091B94131FE932E5CF1E61F707A8D6E8DF9FFF00E01F781F14A8622FA3F06290044EFFFDAEEED0FEF3DCE9FC1099407CEACCFD78FFC8A7105FBFFC11843F7C1CB456481E5E0032980020DCFD189FCC6A7EC81A367D1CF6A810BF97329A9E29BDFDEFFE01CCFF7C3379DA4DFFB1E03AFC0000FBFF8444341DCAD1F7EF7C31E6E938C10B69208D1FF6FA1FFC41F9FFB04F73ED2667A0FC1AFE0044F7FF5EDFA3F0A32CCE6CA3DBD31A52690D87DFEA79B1F81FFC60FAFF8CA000361311B8067AFF0058FF7FE4F20234164087528FC68123E805AC71E5FFF2C3F9FFFED0B1FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "0ADF301F8BEFBE027979035AFF7FE422A9B4A688446BDD960920083DD116673E6B41EFFFDEC095FF1610BC1FE9F03F033D79073AFFBF179696374A16536F342901187C20CE02290489E7C0FF8C111FFFE176A213E5FFFE019D190FAAFFFF27A2DDBBF6699ED41B400FFDF00E8494B7443FA3A07F40921BFF701AA1D1E1F000019D8F1F9377FFD71624CADE38856E41606FFFC01D187DD1999289F01E000227FF8904A0383F0307919C8FFF913DFFD686E2A7314A93BF02F9FC7144AE09D0D9BBD3580040003F3FFF67E3A01CD807FFD1990FFFD199FFE2B8A9F4B0B981BF779407C008A40D45F9E81FB20603007A77FF5AE1E932E907FFC8CD1FFBF1D8FFF897";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "BDCFA8577A3923EE5101A8643CD8D1EF4530010000176FFFB3C5DBFCF93FFF88E5DB3FFFF8FFE1953A9BEB44DABAE8FBD1D041F98CD5988A8B58398000073FFF7F8E5725433FFFD873EF27FFEDFFCF1764437CCE1DF420A881CC07F8189454F66FAC7F00005F7FFF1FCFCD1647C03FF83A2E27FFB7FF810A84BE2D47F940FD3C8032DFFF2195EC6F35DCDE40483D3FFF0DEF0992A4001FFC19C625FFFBFF0F65A5796651722F30E2783210276EE433271F64FED0099A3FFF082F2802A4001FFC4E5364FFEDF3092849A8E077C7FC15011C50D49FCF3073EFB7725E0005B5FFFF00172A79260C7FCFE37DC6FD623002DE46C6C57F878608C31E6D5B6731EF391F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "7F3F4F0006A5FFFF000778FD363CFFCFF1AE8361122000077D2B63DAC2870BC2C4894B92DEC06D4CAFFAFF800BF8FFFF40635A31563CFFCFE1A6810351C0008E121AE2CCF6EC7085718E7053EBF92561CFFF9E020395FFFF40F152F99B1CFFFFE13209860F66C04FB3B915E19DD6DE30506B0F55E861759B0608D884019BFFFF40F95B7C63861BFFE30998FE0E3EC0B77CE7503A2D8681C4986C4931C38D247316886C00023BFFFF60FFDC7C258001FFE3E9FC1E031E01C39AB8673E82FA317012D2E219F28FBB4187841A0007FFFFFF707C1D70DA80007FF1E9E606038F03EC9F4EEFC97AE5F6D81D72BA0EAA42551FCF841F8003FBFFFF78842CF99D6C007F";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "EB27FF140C7FFFFFFFFFFF1C0CFF8063FE7CFFFF69FFFFF23036C74928A55BCA02B609184000FDAAF744BF1996FFFFFFFFFF9FBE0489001EC03E3C7E68FFFFF3270E8778C98F39C3CF183208144EFFA9664D9E082CFFFFFF7FFE19FF02C0301C003F1870E0FFFFF9F786EB7200381775FF7C6E2014863079EF8DFC620AFFFFFF7FFF30FE00307F80003BC121E03FFFF8F7208F3A0B6AB1CACB3C03D0000160989F9FF86005FFFFFFFFFFF0FE00187F83003BE38FBC0FFFFE48F89EFF3858A1CC0503607000180165B79FD02215FFFFFFFFFFE1FC000E7FFF0031F7FFBC0FFFFF49FC800B1F2323D4108F999020710084779F61E51AFFFFFFBFFFE3FC011E7FFE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "0931FFFFB61FFFFF4BEEE0978FF431ED8052BD061843078C9F9C43F3FABFFFFF0FE7C1FC1F9E7FFE0FB0FFFFFEDFFFFF7386D4F7FD99900730FE78C490373F289D180DB39FAFFFFF0FCFF0FE1FFC7FFE3F30E1FA25D9FFFF0086C463F301914410CEFA8119F16E8089093CB0FDDBFFFF77FFFEFE1FF87FFFFF70E3FA23E0E7FF90C300207780BB0035DE78049C9DD60298407009EE00FFFFFDFFFEFE1FF01FFFFF6067FA23E007FFFC432F890484000AF87E5E93F0BD810490DB5154F81DFFFFE37FECFE8CF80FFFFF00E7F911C003FFFE670FC187485C06CFFF8ADB695B0880F7D190FC63C1DFFF809F9FFFC07F07FFFF0047B9188001FFFF3F87E7C32C8800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "061BDC58022C1980BE6180F006004FFF81AFFFFFE07F007F860807AD080001FFFF80C1FCC16780800071C1201239751878018EE00C0003FF81E7FFFFE221803F02180F24080000FFFF9CE1384018CAC0000003600222600098100EC002980FFF81C4EFFFE708F01C001C0E009880007F87DDF30C88DE5FD0005CCE82C6EC0085000043C3C08E02FF838380FFFFBCFD00001C0E589C00001E07F9FF0DDCF7D782201FDCCEFFFFC3994000323FC070007F83C0701FFFFC1FFF001E8FD8FC00000003F9FE016F1FFA0A008DF861E648ECBE00003E7F801801BF83801F8FFFFE0007000F07905E001E0000F1FCC034DF783C6007FA7C4A4C21814F3071F63C8E007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "83800FE73FFF7073C0000F040FC01FFD2001ECC011C7FF8C0C27E3DFFFFFE876FDF064F9E10900BF838007F03FFFFFF8FF000E0C0FF0FFFFFB81C8C420BBFDEEECB0A64F001FFF5FD3E1933F0360C20F838004FF1FFFFFFC07801C1ECFFFF81F7FE188CC38D53FF1B7F1D9000005FC5B83E6F7F3C267C41F8380067F98F7FFFF81E0FC9FFFFFF01E3FF00AF839CE27F941F3D48A19007B7EC7DAD8306C47A7138782061ECEE0BFFFF8FFFDDFFE1F801E1FF809F800C8DF9E613E6F07FFC634149F72F018F879A3098780020013F83FFFFE1F79CFFCC8001FFFBC0FFE02F7AF02610CE3077FE68910A8A1E004DF2431C70F02000074FFFFFFFF8001CF01E00007";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "F0EAC0F083CD03E9B569BB225A2A4A3C75B6986DFD804D3E874267DD00FDFFFF48FC8A8C9EBC00FFF0C940FDC378B3F497E170E763371648C10628303F8E517A838337F881FBFFFF0079E6868C9C087FF8C6903E2218F83883B88F8ED687E63021BC4A3C2DA1B8180A173C38C0A3FFFF404630C3CD9E001BFE61721EA068F83924E692310A3C6640015B49590D679274034D904980F3FFFF705BCC632D8F000E7E71333FE067EE36FAE303BF809FB8C063C765AAB061B30437DECAC091FBFFFF7C4CE626298780063E19890F0017CE3DF0F7C469834EA9CC402234FC3392ECD277BB5EC183FBFFFF5D23E72665C0C0003F0DE6C70850C3BC2E8A3B6D52239649";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "8DC0BCDD9EEBA14323DF65C08BF7FFFF00381F36F4C0680037E4FA738F4B439FBE2F75A000729C2ACDC1DDDF62A272DB397FB0E18BD7FFFF0074F00E84FF7E0037F2EB73DF0F639F6C79E7B3FCE28FEE1534F2063CEF429D785B836107EFFFFF006E08F29E7F3E00E2194933FB8FBFC72929FC967D061DF5F4A0ECA52081AE0F64B7C2710F0FFFFF006C6489BFBF1E01E01D0C13FCCFC7C38DF72CE4C256A5F13C40CE5E24C49E05F79F00B1072FFFFF006C24DB82479F03F01CEEE3FE6FE6DB9AA746F535C0E4B0CC7E2CF8EE05B59EB8BF00F6071FFFFF00379863F13BC7FFFC1EE4EBFE0FFA7BD94443949732311D129FFCECF077A37BBCF045FC4E2FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "001079E19D84E3FFFC0E3429FFFFFA77CC8C4AAF5B282907E08E8B766E85A3CFD7FB34D01C3FFFFF0018269C79C270FFFE079A28FFFFFB73EC61D8B246682D26B39F895E26C8710FD5B6E1E08C3FFFFF001F66FFEFF98E07E7C3C934FFFFF9F3EC0188613EEEA700B26FBFAA28FC3321EDDA47F64CDFFFFF803C3CE7CF1CE1C001F7E494FFFFF899E24B811330340E15B52FEE2387EE5735E66DC753D8DFFFFFFF3007C3EE8E3EFA001FF26C7FFFFE8DF9E600617B0FAA88705D1031B6C417CC844DA54098AFFFFF79E00FC370E7830FFFE0FBAA3FFFFE8DFC0583828A33398D38BA8C1AA4CC6A0F8267F8C210EFFFFF0000265BE3F0F9E0FC1873DA1FFFFE4D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "FF9D9A3602596AA131D7EC38801C6BDFD21FDAE016BFFFFF00707ABBC3F0061F03E707D39FFFFE3CFF867BD8D3F3EAA1460AB040803ACC1F4736DCA021FFFFFF00FFFB4D8633F208F878FDE5CFFFFF9F1F87F8E6E5F48D607C5604E4B029CE00FFFFFC18399FFFFF00FFFAC93E33FBA30703000AC7FFFF83DFD648782F81E1DA3EDF51C5000081495F7924147ADFFFFF00EFF898FFF7FCFFFFF9FFDA43FFFFF35FFAB0013431804E244C8418C09A137FE77A348F133FFFFFB9EFF8F9F8FFFE0002024202E3FFFFF267F03F92274A6BC9AF787E2D84D03FBFCB7A8F8711FFFFFFFFFFFDC0C4FFCF8019F988FB69FFFFF421F21FB7C03D0B18E595DDEC000865F9";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h40434C4F70737C7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init3 = "000000000000000200000000800C00000000000000003E000000000000000000200000000000000000000000000000070000027380027A2000800000000001E000000000000000004000000000000000000000000000000F0000000000000FF800000000001FFC700000000000000000400000000000000000000000000000030000000000000316000000000002000000000000000000007FC98000000000000000000000000003000000000FFF0001C000003000007FC0000CF500000000000460000000000000000000000000000000000000000F000000000000000EFF00000FFF8602000000000000000000000000000000000000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init2 = "00000000001C60000087FFE60000000787000003F400000C0000000000000000000008048DBF7FEFC1700400043C20000007FEC008800004FFFE7FE7FFFFF7FFBE7FFFFFFFFFEF7F00000000000000830078000000180000007FEE00190000008000000000000000FC0000000000000000000000001000000000000000380000033FC6001178000000000000000000000100000000000000000000000000000000000000003000001B9E01F803FF0000000000000000000000000000000800000000000000000000000000000010000179803FF003FFC0000000000000000000000000000001800000000000000000000000000000380001DEC0FE00005FC000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = "040000000000000000000000000000000000000000000000000000000038C0070D01C0000013F000004000000000000000000000000000000000000000000000000000000030001F0D1300000033E000004000000000000000000000000000000000000FEC3FFFFFFFFFFFFEFEE0003F809A00000036F0000000000000000000000000000000000000000800F77FFE0F3FE7FFFFB07006FE08980000000CE00000000000000000000000000000000000000000000000000000000000007A6F7F081000000000F00000000000000000000000000000000000000000000000000000000000007F7FFE0C0000000000700000000000000000000000000000000001";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = "000000000000000000000000003FFFFE0C000000000018000000000000000000000000000000000F000000000000000000000000003FFFFC02000000000010000000000000000000000000000000003F000000000000000000000000003DFFF83A00000000000000000000000000000000000000000020FF000000000000000000000000003FFFE818000000000000000000000000000000000000000000599F000000000000000000000000003FFFE000000000000001000000000000000000000000000000130F000000000000000000000000001FFFC000000000000000000000000000000000000000000000000F000000000000000000000000001FFFE0";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3] = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .lut_mask = 64'h0000000010101010;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout  = ( !\pixel_gen|Add0~1_sumout  & ( (\pixel_gen|Equal0~2_combout  & (\pixel_gen|Add0~9_sumout  & \pixel_gen|Add0~5_sumout )) ) )

	.dataa(!\pixel_gen|Equal0~2_combout ),
	.datab(!\pixel_gen|Add0~9_sumout ),
	.datac(!\pixel_gen|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 .lut_mask = 64'h0101010100000000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "00000000000000800000000000000000000000000000003F000000000000000000000000001FFFE0E0000000000000000000000000000000000000000000003F000000000000000000000000000FFF80E0000000000000100000000000000000000000000000003F000000000000198000000000000FFF03F0000000000000000000000000000000000000000000107F0000000000003F8000000000000FFF0710000000000000000000000000000000000000000000E41F0000000000003F00000000000007FF0600000000000000000000000000000000000000000000EC1F0000000000011F00000000000007FE0660000000000000000000000000000004";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "000000000000DE1F0000000000180F0000000000000FFE00F0000000000000000000000000000000000000000000161300000000001C0000000000000007FC18600000000000000000000000000000000000000000001C6000000000001C0000000000000003FE38600000000000000000000000000000000000000000000CE000000000001E0000000000000001FE386000000000000000000000000000000000000000000009C000000000001C0000000000000005FC7170000000000000000000000000000000000000000000030000000000001C0000000000000003FCF030000000000000000000000000000000000000000000000000000000001C0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "000000000003F86070000000000000000000000000000000000000000000000500000000000C0000000000000001FCFDF8300010000000000000000000000000000000000000001E0000000000000000000000000001FCF0F838000000000000000000000000010000000000000000000000000000000000000000000001F9F3FC30000000000000000000000000018000000000000000000000000000000000000000000000FBFFFE30000000000000000000000000000000000000000000000000000000000000000000000000FBFFFE300000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "0000000000000180000000000000000000000000000000000000000000007FFFFE000000000000000000000000000D80000000000000000000000000000000000000000000007FFFFF000000000000000000000000000F8000000000000000000000000000000000000000000000FFFFFF000000000000000000000000000980000000000000000000000000000000000000000000007FFFFF800000000000000000000000004000003000000000000000000000000000000000000000007FFFFFC00000000000000000000000004000007800000000000000000000000000000000000000007FFFFFC00000000000000000000000003FD000B8000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc}),
	.portaaddr({\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,
\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init2 = "0000700007000060000600006000060000600006000070000600006000060000700007000060000600006000060000600006000060000700007000060000600006000060000600006000060000600006000060000600006000060000500005000060000600006000060000600007000070000600006000070000700007000070";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init1 = "00070000700007000070000700007000070000700008000080000800008000070000700007000070000700006000060000700006000060000700007000060000600006000060000600006000060000700007000070000600006000060000600006000050000600006000060000600006000060000600006000060000500005000050000500005000060000600006000070000700008000080000700007000080000800008000070000700007000070000700007000070000700006000060000600006000060000600006000070000600007000060000600006000060000600005000060000600006000060000600005000050000500005000050000500006000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init0 = "06000060000500004000040000500005000050000500005000060000600006000050000500005000050000500004000040000500005000060000500005000040000500005000050000500005000050000500005000050000500005000050000500006000050000700008000070000600006000060000600006000050000500005000050000500005000050000400004000050000500005000050000500004000050000500006000060000500005000050000500005000050000500005000060000600005000050000500005000050000600006000050000500005000050000500005000060000600005000050000500005000050000500005000050000500005";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "0000000000000780000000000000FFFFFFD00000000000000000000000003FC0203800000000000000000000000007C0000000000000FFFFFFF4000000000000000000000000000008780000000000000000000000001FC0000000000000FFFFFFFC000000000000000000000000000031F80000000000000000000000007FC0000000000000FFFFFFFE000000000000000000000000000003F4000000000000000000000001FFF8000000000001FFFFFFFF000000000000000000000000000001FC000000000000000000000001FFFC000000000001FFFFFFFF800000000000000000000000000003F4000000000000000000000001FFFC000000000001FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "FFFF8000000000000000000000000000FFFC000000000000000000000000FFFE000000000001FFFFFFFFE0000000000000000000000000007FFC0000000000000000000000000FFF000000000000FFFFFFFFF0000000000000000000000000007FF80000000000000000000000000FFF800000000000FFFFFFFFFE004000000000000000000000003FF0000000000000000000000000060FC00000000001FFFFFFFFFF800000000000000000000000007FF80000000000000000000000000387800000000001FFFFFFFFFFC00000000000000000000001007FFF00000000000100000000000001FF000000000000FFFFFFFFFFFA00000000000000000000018F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "FFFF00000000000100000000000001FF8000000000007FFFFFFFFFFF80000000000000000000001FFFFC00000000000000000000000001FF8000000000003FFFFFFFFFFF80000000000000000000001FFFFC00000000000000000000000003FF8000000000007FFFFFFFFFFFC0000000000000000000003FFFFC00000000000000000000000007FF800000000000FFFFFFFFFFFFE0000000000000000000003FFFFC00000000000000000000000001FF0000000000007CFFFFFFFFFFF0000000000000000000001FFFF800000000000000000000000001FE0000000000003FFFFFFFFFFFF0000000000000000000000FFFF8000000000000C0000000000001FC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "0000000000003FFFFFFFFFFFF40000000000000000000047FFFC000000000001E0000000000001F80000000000001F7FFFFFFFFFFE700000000000000000004FFFFC000000000003E0000000000000F00000000000000FFFFFFFFFFFFF780000000000000000000FFFF8000000000007C0000000000000F000000000000007FFFFFFFFFFFFFC00000000000000000007FFC0000000000007000000000000007800000000000007FFFFFFFFFFFFFE00000000000000000003FFE0000000000007000000000000007C0000000000003FFFFFFFFFFFFFFF80000000000000000000FC1800000000000F000000000080003E0000000000001FFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "7B4F040D4B18C83C59EB62722E259D3C81E638CF4737F76E71F4E09052EC371E11FDF729988C185F69F4399DE0A7EACA5DA103E55B0EA76900A88A250124898A16F8856AE1AB48BD573176068C12BEE08B060B8767D5E9336A08FE52EEB7AC739E7DD04D075AEE456F293144EAE865D29444BC757C64037FEE7DCEC678EEDCBBC0B715D912020BBBDB6EBFC03032B940CA45E5778621C36494B0A11514C64A5A1B948CDFDFF2664F7C812E11FF47CBA8A0C39DD4B5985DAD758E51A0FDEE19C7B1FA5996218D3FB3BB55AE302D3CE8F2DB4F4D819A725713AF75204EC8528E7CA5274E0C4B1ADA1AF21C1A784F5401A4B6C5F6C5FFF4D6B6576A1F20BA5D409E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "4D9163D8AB77EA2C9FCC9A506A72025881BD11386CF9727FE9C2D1ABE3E0DDF3317CA284D763D2BAF0086D61E67C14157BAB73431C6D27C45977368C71EE242A6961BC3D4592FAE74ACE3355569DD100AABF92751EEA9A87617B4C32007B4B077A571F70A409F25256701FB74DDC9E4E3EBE30B1FC8CE817EF9492EB0AC663478AD397BE65DEDA8299C376A2E3E36238C9A429F74CD3694B2D699F2771005477FB5E165D30426ED5D7484EC69306132AE5A07521FA29D73F2F4337DA12773D7F3743AF968B866C34B0E0730CD12D3EE84011A3FF29B130E5C17AFEDB3B36940D8EFE8E747606F40A940AC8FE3C2F4DFEEE47A8E77E269AD4C010E868982244E0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "FF5F426EFFED2AC0056ABA94D64458E08A5F4448126B90F0B1BC9F4C18D2A0485EFA4013D7BB8C237A8CBA2E4F6479E392416A1CEC71D30C27ACB7A0B0406669D0BAC51CE99F762F44A87C225C98469103453BB61B73E150DF4423C4E41C573D7F1F39F0BE7D9B7B4653C490E57E755CD4CE6F4FCAD8E77EB7F786583CAAD21354FE8B579237BD581EA0A512E14D10BB94EE3203E2CCDD25CDF23CB7D92A52A8AF012A8060947497DA60890E67EBFCE261A6C292017816669235165B768B8134CDB901A7AC9FF3C4F95FC89EBD2A5FAC54CE8F418B0B0D1BEEA14943241819A9EBE43DC56C8C39E329B48F6D6950B8567907E5BA738DFA647C7652FFBF4E4735";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "6D4D3B49F820DF07E94037D016DA318ECC7C135FA21BD7DB126ED5DD751425E66B6748FECAC70CD9249674655F0A8E6EDDDA04F2B695D49F35BC6615051E5F37C51A9A17DDB1F2ACED1955A647560A8DD5A9407B7EB02F44BC7E89196F2A123F272D2B446EAB2D59F65897A73B379BE67873D80A742F8BD3863C10877F9C195D387E60A5D786F80C7BC1302376B25E03AA94B28ED0C0758EC073E45DF29F8407FFD848E4C5FC6BEDCE5F18041A2CB4E1C1669FCB769E534557A023D585EAD16F9A78A1627ED2542731DB3F95E5EB2659AFDBB01EB764A56B740811A10A700FF372519A01BD34ACFBD40A6E8EC269C79044B535B0A83925AED82DF0122855A3B9";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init3 = "3B7AE57B42C1FE2DA362FECC77D4E89B147A48D33E372C0E4F7A65CFBFEC4216EB8EBF0B7A50DF2DCA92B8B1FF672A54D352B3FA26160C636A00DDF99BEB40F3F9346B967A70C73B81B366A3E548539BF8D77C3A3063D2A4E7E6D31B48BD07E678567395307A298738D0EA4F118D3A22D771348B57312DB8718CFB05D9929E51A2F6324515FAC2D6E41276808D0627BADC6E7D5F0D22017881F4E046B30689C195D343B80EE96F8B372AC0DAA7F1C46C5CC3E15ADB5257537FD3D82F81A2CBC91D9A415BE5A3820E0D8BD68C74A174A434C0C6872BF697492142FCBFB856EAE1235B8E8FF1927BFA6F9B4EE477F1DFD0607788337D2CD7976E7C016D4B48F9C3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init2 = "CE1FFB5BFF95330A989E360B3BC7122D0EB3B05E9D8A3981CA9647341B8437682892C019495E6C6A5B74CFC1969EB8A4EA306E20051FC6F4486EE368D5DC9167DAEF63AF1373EE3A03C9B79E8D32A2586A81D438CF9AF08230C18234C1B266013021F341448C9F63C88A78A35A8D88D3073A33C7153EA5B079EDC1B796210968A32DDB64A779C16D05BC03DB630B435624E2E87B85BE40706383E41DDA859596DA837F63762EDF1BFDA544C5A6FE26F046C2EB155CA3804E5386BB16C74FDDB3377757BC1D1C2D0F27E770FD07E86C063826EDDD0DCAD3EAB13AF69B00DBA9B3CC152BE196089AF90ACC9CB623D1D92E1B4ACF23871E55F0514C3FE50F69D825";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = "2487CFC0FA11739AA20AD8B369D32E38F17AF139152B66E9ACCC572FE79846434DBE249FACC5BF5F83AE4BF8139F87BEB715B7141A05F5977CC1855DFCBA0FFF1C56511D18AD4549EBA33755799B9344E7E74246FEE1719DDF6BE453BBEA662B6B9E48104224C8EC84F64415711EBAFE59347AB016F75CE4A55694E8CE90854F8E6B8A441D26BB480B85996F38974D09002B8C1C2852B08D792F9DD318888E07A5283D3DFB04A8F6E26BA8ABF8C330C9A10DA271A0274CE0DB21AAC553A916F9A934342BDD5D769378D422580CEE7148D1112883478F5E6B0ACED812BDDBBCB47F80E9B10AC248EABEBBEBE083A54130EF5684FABBB3BF2A1D0D1A0841E1FECC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = "4E85D69C71A1E2DEA2A839852E9F3A36F80C9E5BF740CBD60CCDEE91E2DCB554D85ADCD9CCBB930C3835E6CA6A41CF8FA0E43A36C0AD002C9F71A03DB912E89C387E00186A52AB847DD440F43461B821FD89D397A3E28FC2E0DBFA7B161B1720CEA3C50FFCC85596606D2A0F791DC240C0FF5CE7A729F0E33D73496FCC4F288F27388BF05A9CFD9FD97397721FD158339918505635FD7855BEA35A9F24827F84093FEA21913B3A6561227312679444D526102A2246814139E69E8FFE461FA85B0FB9E6DE5B8DE7E242F1AB30C6CCF44F2685218253421AAE329E8004F861F53FEF6F4451DB084076DD9770267D2CD023BA52DE73BC0E8CA36AF8B522435CC07E";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init3 = "489C7DD17EC125DB567D9BFC9F168437FC1483A5A5DDAAD8FE55306F68D67B07A4A8FDB8D7A480137BF83270D38F953565E5408029D2AFFC093E418CD768733FB1531766FA2DD51C5393EE3573BAA7A0B7DB69BAC4B53DDD39072000341E725142FEC8CB5B790C0F0C217C470741CA3404A5EF31BF49000D3074F519EBCC21C32CC32BF122D72C330FF087D03DF6D9B176964F04DD1EEC7952028FC58B7D97D5A1A5CB2A6DFF47D45251D5753B580EAE65DABA497BC4003C305277D490A167D6B283D7C90B0BDF44FB02865853254FE6A6973689E683B4C2B9B211508BD59375C09F1A6C54F568FE09FBEB4AFAE3C1222CA1BEE61D9A4702440E437EC917C8C6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init2 = "01E59F04D05544C08C3B313B24AC7E12904C5F2DD7076C94535E8B5C843AB7AEAD99D2C8DC1E4435D6927AC41DED2280376EA48FF225768903375922240C743100E4BC0EC9F397265DB87708FF08370EE4D19D9D4E91B8ED2D83463642A3D38A21D38DC8EAA1048284E216FE75CB64D4CBD01BA0D75A6F48362125B181464C46B279566C83980B1BAB5C90E8F6D96BABBAFAD699BF528E8BBE6B353CCDAE0121D948779B018A58628402FA5532CBD435A1C65306D05A7DFC1BCA4F73DF58C712C4BE68F4E9895B8B7219D1572161D1372F08D47BF3DACF91124279532B9EBC65F6CF4C6C7E6C60B1117BB0355856765586121AC337D6696142A36F87C7528D28";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init1 = "96E40C7925556577F0B9D5D0238BA55482CA19FB4CC1B98F8724E671A8675627BF080EA0944D19BA3F9788F7C595F308895A9F1CF9F443D5FB244CCEF5CE1FE4B9B50286F3767D7973A88F3DE3AE724DB6A42461D45D6BCC958A8A879FACE636C655FD4CC341E80CD55C12040BB65AEA1F30FD54E0FC2EE06EFFDC0DAEDB3AB31C0E71CC2CDEC73D73536DF44BE4126A998F83A6CC0D62089BD7995578BB091960BB0B4C056B032D706DB7A9095D489D9D6A30D6B1DFD12E800C3748EB42B37A44408BE4BC033196E4B95DCA42A3BC90A76F39C84870F6F0AFD6D57F6A6061A23058C09CB984F3E3B24D2A88484EBB165499806B7036656B431402B13936A71A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init0 = "3D0CC9EBDFB8378D151DD87DBBA9BD6A2DF15BFD9A496A2A8A5B2C49D7714ED476C0122EE5EB29573EC034AF9D87BD68EA6218336E6BAF4DE628A0151B1E7E2EF526C26B94C0441CD2CD108E871B668621B94ED2E0F47ABBEF1608025686DA7C9DC7EC2036ADD203A2E7859C0F3963FC170C6386965D208F069E7687EE075B79FC4D23725EB3211C89BFB96ABD56E50BCFD8D562C0E73F569565CF890B40E72C62C0E0A000A002D2418A920F9A16D9D91F48683147D6D2326FB9BA6E6EDE1E5DBAF86BCC54E8835238B3BCC211C2B79461CB5C7F75148C46769A60C34338BF7C70925C44373AE4FF9D1EFF267C06607FBE466C506C12D76C4E7E36F4047FF0E5";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "C25051C223F91D94DF4C7C7E965067955E58B049F0E21C9F5624FF1E4FD8B88A0D93DEC8BDA76FBC7A943E49F76C83C6166200B48DB8A37FDC7F7F71543264189DC6D5B6BE7D9813ECA88DE3B40BCE3F97911A97D82447B7E9D507D01C0784612502FFBC6A281B5CBCA1CD9C0DECF8B75E01CC569CE5C033ECA9342FF8D2EA080FEECA980F1207CB1417ABB5295D0EF971597C33829EC4B34C1965D6F7E39FA45A238C1FDF9DF3E960095B54F6639C87F81D76FA3F15AB2FC2565F359F97E5A4825C3AC3E6ABEAECB261B0BFFF754168F3743E37FDDF659D68E3DC971602D1BAAA4C1992D64FF0F201E863CFC1F5DC325E6DFD7A033F6D7DB8FE3F45FA02E95D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "DFDA3AD142BF7EC4B6055AC2432B91C121C6A077EC6821AD8597FED01E9FE5BF4FAF5AF5DD3C9EF8EB1AC3111ECA30DAAFA4B9895C51802E66356C7E6334BD79734429C431E81FA220C170525D3F5AC3F55DE0A8C8F83EF7EE70AC5E0DB5604DFA81FC9B3433F526D0B44E40D51527E9A30B738EFD00695DBD8D9544392573D3E7F573A54084EAE17216072012EB35BDFA548E02CE722E50141993967C110D4F175F623AFDA4D78401F6B6C76217175B99E40FA07180DD40EE2AB831F9BBDBB434D9F3FD0129CD35DEEA804B339C667293396ACD113A9A706D3BFB03E2EF4A26EBDDF1C38FA4BE075E60B48919C51F7201AAA880267365D020DBC13053DD9950";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "F67463068E17D743C82EC6087770B25182907C6D0D5FDF75D48A1CA626A5334846170B74F7D3F77A64EEF2817F40997B43C89AE4B921A98EE27B3D0C37601E3BAB7AF441093CC126891DA6C10660FAEF1CB86A8DF80170925FD3EA9DB77153E984EDBF753C8344F69C52C38088F0A4FF2F3E215DD3FDC16818E7CB033E41FBE23515B2C9E75914150C8347E479AA291D176B57EDCE87F02C5A0AD73FD4A4658D1C71C192E645225F39405305866C3A311B65B93B87E209C595EB1588B499C0FDCACC7121D6F42722BC81C1591D5F51EB0366530756169429DA645026AD8B4F579E27FC64A53E952D20D636D615163E1A1A43E83E2E95537D22B24F829B85120E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "821BB05657F8B987F0C8448A3A3F44FFF26F8C64334BE0A36846F25BD56BD537387AA3C2EE91024AE7906DA1FFC1F8A1889C34E6F7DC04336ECCB83E1041F591802E2F34F14E4EE430E123F65336DBF9BD87495AFECF0CA145C45EC7656C2D5CF6885F6FBCF7081E7209FDB93A82B472E9072E655668871C6784B992FFFF295F483D6B1E5EAE83B569FC47B9AD19E558819A029E308F4E2CEAF11ADED90DAE6CD98D50814DFF9E109E8E1A0F14B44EDE778072AC846EAA4682592EB4DDDADE5F0AEAB55B0CD9B8BD9D6386446C6EAD5CC3731006A987BCAB61AA864877F836A77AC7A037774094172ED8BBCF6A6BC58C5DC34785383D838164ADE731B5F86278";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = "5B161845DFCAC6E462BE1D7BFB4548572D54A6833D13C397C006F5DFC564391B1B5C40E9C59D45750A94E6ED6D079680CB4E7EB15A59A1679427EBE658E69D6CBCBCE80E67C0299C17909F48B37F031577BD8DFF7BE4FBDF2229507A40AC693130BD85E247DE85817FE72384487742FB25E7F872F9F0CE9DFFF84918BF88DB23513858824AE2500933E606C078CAD7B54170A59B05798B869E2ACAF9DEC0836E93B9D1536FC0A61090416A675968A7DEE31C0B5AB0186FDEF1A2C232947BA3639DC02C5936F83A5045DB7A53C3CDF45CB23E7B30DD048AF1CB1730CF7F0317829E4D9EEC82F5553446648199B450C93A9E96A10D1E6E7525DDC719015730FD6C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = "302AFEFBF8BA6C6F5F91EEBA4302CA48DFA9771DBA4341427C027875EE3EF70506698E8F3EB79B17D52CFA75AA660F6C7C307A72195C07DEF07C22966095719BC5EC528E5CD427D88F7DF52366F5A2532B29B540DD414EB0E8C1E4FE2EE12E44C7B7ABE9459FA8A501F73E386E4E5F575275BE0A33EF3D26ABE2D843302DDDA34BEE0AF6334A488339E7CC301E08EE06B6F9B65A42B6729CE656AFFEFD8BF328C06BBCE6B9F843CB79E685251E00F127BB9ED95098727C576A082ACF00BB7676B02D5AD58BE7D36D307D51E1F8512DB402271CF1A7B45FEF59DBAE6975C78102C25CEA280F1410F72F30387E331287D68A989D397C0EE3C3344FC5C99B9FCD27";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "4A7D7FC67AB7B8D58F58A9F5675C5F200AE9FFACB9B6901F814652711C46ADC124BFC3867C1880A79853965082E7266A73BEAF0E511DF739F3EFA045B79FDB4B59435CC11743133C6643DFDE0255223B0778E9024EC31410D081DBADC1B966288CCB4F1574B0BBCF4DE35C0B67B05A962D39985ADB10CD4B4259D3FFAFFF430B60616C4700320AB7F4A137C413249E2A8F4B4661C6F8504566CA096F5975A5F6696D6A4FE2E327356F74C706F2BBFE94A7225B36A6EFB180817FEE182A6F74B8E319EA1556802E98C8278197248F1EE260F7BA92F1F952EA6B49BCE4FF49F0C93CB2E01100CFBF79E41E470E9C7F5E3F75CF43A90B26481F2AB9C3070FC4FDCB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "881EFE62D1B0F9692889EC0794B9BD69DDAF955FFC97A558F9EE23372A54CF9E7561FB095ED849C9D091EBCF240609E226F368B4AC65D488DBA17619388E827E25DFEBA505C0413ED074BE289740634954D4655FAF60DF9878630A784067155D4735375943AFACEAFDCDEDA348EF721D1DB462C8C4169BC827F30CC33981EADA3C51FB908B3EED892F7762D5E02EE832EDE0FCD05ABA39B2E35392C8E959BB560FB21EFA702C462CACEA2092CE521CC4F365533FF0E96CA5B0905C636002362973D403C9742E5ECA7C2F653C80A1122F085602428B6F9094325C9D336089252DA3807FCE7F100AB47CC67214F3CBAC78E1572BE3245B32533876E1C6C61F05BC";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init3 = "FFFFF8D0001800000000000000000000001000C08F000001F7CFFFFFFEF7FFFF843FFFFFFFF2FFFFFFFFFFFEFFFF0000000000000000000000000000000000001FFC000F7FFFFFFF93FFFFFFFE00FFFFFFFFFFFEC7C70000000000000000000000000000000000000FC200000063FFFF1FFFFFFFFFFFB3FDFFFFFF39C3FC00000003200000000000047FFC0000000001FF7FFF9000807FFF00007FFFFFFFFC07FFFFCF0001F80000007800000000000001BFF00000600003FC7300FFFF001FFEE000FFFFFFFFFFEFFFFFFFFFFFFC006000040000000000000000000000000003E3F00071F9C0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init2 = "000000200700000F617A00197BDF81F8000FC4000000F8F0F7FE000000F89C00000000000000000000000000000001FFFFF8010FF77F0FF170000183FFF8000C000000000200001C07C0130000000000000000000C8007FE7FF101FFC6CFF8C1607FFFFFFE21FFFC01FE770C37C1C0000000030000000000000300006E0003FFFDC039FD4405F60F0000000FCFFFFFFFF03FFFFFFFFFFE7F000007EE00000001DBEF801E798000FFE4E9FE0018006CFC00000000000FF7FFFFFFFF8FFFA403FE03F00000018000000000101FFFCCFFFC067FC003F4003FE0FFC00000003C000000000037FFE803FF07E200000003F74000001FE03F8001F8013F01FFFF002F85";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init1 = "F370000000600000000000000FFFFFE0762780000003FFEE348CEE601F800370F7FE3FC0FFEC0FEFF138000000000000000000000BC00001FFFFFFF3FFF300EFEEFDFFFEFF84FC60F2EEC0C01FCC07C7FEBC000000000000000000103C000006000000000000000000818000001F9FC07F6D0080038007CFFFBC000000000000000000003C0003FC000000000000000000000000004FF001FB66008000F303E1FFFE000000000000000000007A01CFF800000000000000000000003EFFA400103FE80000001E0FD1FFFF00000000108200000003CC01FFD100000000000000000000007C07A00013F7F0000400038FF8FFCF800000403386C000010F00003F8C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init0 = "0003000000000000000067F07FA01043F3E0000C0001E3FC7FC2000008CFE19F8000000C00041FD000E0000010000001FE67FFFFFFF00422FD800000000067FC1FE000000243C0030000001000003F800CC1CFF000000001A007FFFFFFD800076500000000003FBC1FE0000022418202C80000000001DD0000000000000000000000007F3FDC00542F00000000018F7F1FF600002001000488000000000FA660F0C07800000000000000003C3FC4801E3800000000018EFF46F600020002000678800000003FECF0FFFFFFFFFFF0BFFFFFFFFFFFF02241BE783000000000FBBFE3F300060000003FFBC00000003FFFF0FFFFFFFFFFFFFFFFFFFFC000002F0057";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "FF0000000007F01FB000000000001FFFFFAFFFFF9E0001B800000BE00003E03FDFE40000007FFFE0FE0000000007E00FF800000000001FFFFFCBFBFFFF4000FC000000440001FFFFFCC70000007FFFC0FC0000000007C01FFF00000000031FFFFFE3FFFFFF8000FC00000000000040FFCA874000007FFF10FE000000000E0009FF80000000071FFFE7F8FFFFFF80001C800000080000003FF42B800001FFFFFFFE007000000C0001FF80000000021FFFFFF03FFFFFC0001EC80000CE00000018C68FC00001FFFFFEFE004000000C0001FC00000000021FFFFFB27F3FFFC0000FE00001BE0000000C6D8FC00000FFFFFFFC000000003C0001FC00000000021FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "FFBD77BFFFC0000FE00085BD000000010F03B00003FFFFFFF8000000007E0001FC0000000002DFFFFFFD9FFFFFC00002F050CE1C000000038FDBB00000FFFFFFF0000000007F80007E00000000014FFFFFFFCFFFDFE00001F11A638F000000038FF7E00001FFFFFFF800000000FFE0003E00000000017FFFFFFFC1FF9FF00001BD0829FF80000000C7EFC000003FFFFFFC00000001FFE0001F00000000037FFFFFFFCC3B3FF00000FEC19C3CE00000009FC7E000007FFFFFF800000007FFF0003F000000001E6FFFFFFFF617FFF3C000FFE0DFBBE0001A97BFC0E000007FFFFEF80000001FFFF0007FE0003000FF77FFFFFF3200FFFFD801DFFC2FFDF8000A50";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "7FF8F800001FFFFEF80000001FFFF0007FE000300000BFFFFFFFF9307DFFD8021BFC0FDF78000FE3FFD3F000003FFFFFF80000001FFFE00071E000380000DFFFFFFFFF307FFFA00001E21FFFFC0206E3FF03F800003FFFFFF000000078FFC00031E00018000080FFFFFFFF000FEE440001E10FFEFC0037C7FFF3F800003FFFFFF0000000FCE7E00031E000180001607FFFFFFFE60FFE480001FC07FFA74037C7FFF3FC00003FFFFFE0000003FF83F00070C0001C0007B01FFFFFFFEC0FFFE00000FC07FF99C0049FFFF7FE0000BFFFFF70000003FFC7FC00F9C0001C00007807FFFFFFFC0FFFFC0004FFC1EFDC2006FFFFE7FE4001FFFFFF38000001FFEFFC00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "FFE0001C00001807FFFFFF7F4387FD0000FDC3F7F0DC00B7FFC3FE000BFFFFFE180000017FFFFC00FF60001C00002C07FBFFFFFFE087E90061F0C7FFFE1E00A3FF83EC000FFFFFFC18008C09FFFFFE01FF70008400001400F3FFEFFFD8039A00C1B001BFEF0E00F3FF87FC0005FFFFF93001CF1EFFFFFE01FFF0004C00007880FDFBEFFFC001FE08808000FFFBFD8079EC3FFC600FFFFFFB7003FFFF7FFFEE01FFF0004C000078007FF7FFFBE009FFB80C4003FFFFDC403C201FFC4A3A3FFFFFC007FFFFFFFFFE01FFF00068000041807F3FAFC5C0207FD804401BCFFFFF7F0B03E7FF1800FFFFF70007FFFFFE7FE700FFF00078000021C0FFFFCF8D0C007FFE";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init3 = "FC0000038001FF5BE0791000C00000FBD3860000000FFFC0FFFFFFFFFFFFFFFFFF800001C02E0139180000038001F6FFA0080000C40000F3C38E00000407FFC0FFFFFFFFFFFFFFFFFFCC001FE01E067F18000000C001EF0FF8000003C4000003870800000181FFC2FFFFFFFFFF9FE23FFF98000FFC0702DC48000000E0037C7FFC000003CC000013040920000180EE86FFFFFFFFFE3FC03FFFB80007FE313EF8E8000105F003FF7FEC0000018C0000710002000009015EE6FFFFFFFFFE7EC07E7A38000F0F187CB9F800000FF807FFFF6C0000000000003E00C80000030113E800F00001FE7E60FF3830001F03B07DCB9800783FF587FFFC000000000400000A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init2 = "00400000020121E000000001FFC3F0FF3000003F00147CFF0800243FF78FF9F8000000000400007F000800000003E9EC00000001FFC3FFC70000181E00087BE7D80000D3F08DFD380000000000000008005800000003F69F00000001F3E1C18000001C00001C79E7902600C7F801EE3800000020B0038080001000000003F11C0000010FC3E1000000000E00001E7C47903E007FF80FFE0000400030F00787F00010000000013638000003CFF3E1000000000E00000A7BCEC07F007FF80FFF080040801A600E9FF80010000000007CF0000003E7FFE3E0000000040000047B0FC8BE007FF003FE004000001BFC3C3FFE1020000000003FE5000001F7FFE3F000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = "0000000000047F9F88FC007FD023FE0000100007FEDD3DFE30200000000003FB000000FFFFE3FF800000000000007B0204EC00EFE01BBF00011000037FFB3FFE10200000000000E10000007FFFF7FFC4000000000002310F04C001FFF01FFF0000760000BF7877FE300000000000007F8000007FFE7FFFE4000000002002370E03C803FFF001FC00007E80003F787E7C2000000000000003F000003FFE3FFFE0000000000001740001C007FF2001FC000077880001107FF82000000000000001F8000000F83FFFE000000000000170C001C007FEE007FF00007F201800A260202000000000000000F8000000001FFFFF80000000000081C001F71FFFE0032680";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = "013F790C00CE30404000000000004C00FE000000003FFFFF8000000000E083E001F7BFFFE001BF80002FF92400DC23C04118000001827800FE00C000001FFFFF80000000003F83F0C0F3FFFFC000FF80001FDB9800CE1F80C31800000380F800FE00C0000001FFFF00000000001F07FFC2F3FFFF00007FC00019BFB800040480C7F800000161F340FE0000080001FFFF00000000000087FFDC7FFFFFC8001FE000016F6400008003CF4E00000371EF80FF0000000001FFFF0000000000000FFDFD3FFFFFC8000BE000001ECA0000BFFF9F84000000337F80FF0000000003F1FF9000000000009FFFE73FFFFF9800038800001C980000C02FFF44000000EEFF00";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "1000000003FFFFFF000000000000000000000000000000000000000007FFBF3011000000000082440000000007FFFFFF0000000000000000000000000000000000000000077D600400000000000000400000000007FFFFFF00000000000000000000000000000000000000000570600000000000000000000000000007FFFFFF00000000000000000000000000000000000000000430000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000023000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000040000000000000000000000000000007FFFFFF0000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "0000000000000000000000000040000000000000000000000000000001FFFFFF000000000000000000000000000000000000000000400000000000000000000000000000007FFFFF000000000000000000000000000000000000000000400000000000000000000000000000001FFFFF0000000000000000000000000000000000000000004000000000000000000000000000000007FFFF0000000000000000000000000000000000000000004000000000000000000000000000000001FFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFF000000000000000000000000000000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000003FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000000000000001E000007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000001FFFF00003F000000000000000000000000000000000000000000000000000000000000000000000FFFFFC0001F000000000000000000000000000000000000000000000000000000000000000000003FFFFFD0000F00000000000000000000000000000000000000000000000000000000000001800001FFFFFF80000700000000000000000000000000000000000000000000000000000000000000E2000FFFFFFF8000030000000000000000000000000000000000000000000000000000000000000083001FFFFFFCC0000100000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "FFF8000000000003C0000FFFE0000000000009E0007FFB00000000000007FFFF000000001FFFFFFFFFFC000000000003E0000FFF40000000006200F8007FF980000000000007FFFF000000001FFFFFFFFFFE000000000003E00000FE800000000040207800FFEC80000000000007FFFF000000000FFFFFFFFFFF000000000001E00002FF8000000000184330003FE00000000000000FFFFF000000000FFFFFFFFFFF000000000001700002FF0000000000300390043F800000000000000FFFFF0003800007FFFFFFFFFF000000000000700000FF00000000006001C0021F000000000000000FFFFF0001000007FFFFFFFFFF800000000000700000BE08000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00600CE0013F800000000000000FFFFF0000000007FFFFFFFFFFF000000000007000003F0000000000600460053F800000000000001FFFFF0000000007FFFFFFFFFFF800000000003000003F4000000000400120009B800000000000001FFFFF000000001FFFFFFFFFFFF800000000001000003F800000000080000000FF000000000000001FFFFF000000001FFFFFFFFFFFFC00000000000000002FE000000000800000007F000000000000001FFFFF00000000007FFFFFFFFFFC00000000000000000FE000000000904C000066000000000000003FFFFF00000000007FFFFFFFFFFC00000000000000000FE000000000186C00006C000000000000003FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000003FFFFFFFFFFC000000000000000017FF80000000187C0000DC000000000000003FFFFF000000000003FFFFFFFFFE000000000000000007FF800000001808000194000000000000003FFFFF000000000003FFFFFFFFFF000000000000000007FFE00000000800000000000000000000003FFFFF000000000001FFFFFFFFFF800000000000000007FFF8000000080004000000000000000000FFFFFF0000000000007FFFFFFFFFC0000000000000000FFFFE000000064E0C080000000000000000FFFFFF00000000000007FFFFFFFFE0000000000000000DFFFF800000017C180000000000000000007FFFFF00000000000003FFFFFFFFE000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "0000000BFFFFC00000008010000000000000000000FFFFFF00000000000001FFFFFFFFF000000000000000037FFFF00000008000000000000009000000FFFFFF000000000000001DFC7FFFF000000000000000007FFFFC000000C000000000000000000001FFFFFF00000000000000000003FFF800000000000000007FFFFF8000000000000000000000800001FFFFFF00000000000000000000FFF000000000000000000FFFFFC000000000000000001000000003FFFFFF000000000000000000000000000000000000000023FFFFC000000000000000003001000003FFFFFF000000000000000000000000000000000000000003FFFFF00000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "0000000000000000680000000000001F00000F0001C01FFFC000000000001FFFFFFFFFFFFFFFF00000000000000000002D0000000000003F00000FC01FE03FFFE000000000003FFFFFFFFFFFFFFFF0000000000000000000180000000000007F00000FE03FF47FFFE000000000003FFFFFFFFFFFFFFFFC00000000000000000010000000000000FF000003F03FFFFFFFF000000000003FFCFFFFFFDFFFFFFC00000000000000000000000000000001FF000000781FE1FFFFF800000000003FFDFFFFFFF3FFFE6000000000000000000000000000000003FF0000001C1FF1FFFFFC00000000003FFFFFFFFFF8FFFE8000000000000000000000000000000003FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "F000000E0FFFFFFFFC00000000001FFFFFFFFFFFDFFB8000000000000400000000000000000003FFFC0E000F87FFFFFFFC00000000003FFFFFFFFFFFDFF60000000000000000000000000000000007FFFC07000FC7FFFFFFFC00000000001FFC5FFFFFFFFFFE0000000000000000000000000000000007FFFC07000FE7FFFFFFFC00000000001FF99FFFFFFFFF7C00000000000000070C000000000000000FFFFC03000FF7FFFFFFFE00000000001FFFBFFFFFFFFFFF000000000000003FE0000000000000000FFF78000007FFFFFFFFFC00000000000FFF3FFFFFFFFFE7C0000000000000FFE0000000000000000FFF00000003FFFFFFFFFE000000000007E0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "3DFFFFFFFFFE00000000000003FFF8000000000000001FFF00002001FFFFFFFFFE000000000007FE43FFFFFFFFF800000000000002FFFE000000000000003FFF00002000FFFFFFFFFE000000000007FCC0FFFFFFFFFF000300000000007FFF000000000000007FFF00003000FFFFFFFFFE000000000007FDC0BFFFFFFFF0000000000000003FFF000000000000007FFF00001000FFFFFFFFFFC00000000003FBC05FFFFFFFE0000000000000003FFF80000000000000FFFF000010007FFFFFFFFFC00000000001F981DFFFFFFF00000000002000007FFFC0000000000000FFFF000018007FFFFFFFFFE00000000001F80021FFFFFFC000000002300000FFFFD0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "000000000001FFFF000010007FFFFFFFFFE00000000000780040FFFFFDC000000003DC0001FFFFC000000000000BFFFF000000007FFFFFFFFFE000000000003C00887FFFFF40000000038F8001FFFFE0000000000003FFFF000000001FFFFFFFFFF000000000001E00007FFFFE40000000030F80007FFFE0000000000007FFFF000000000FFFFFFFFFF800000000000E00003FFFFF80000000021FC003FFFFE0000000000007FFFF000000000FFFFFFFFFF800000000000300001FFFFE800000000001C000FFFF80000000000007FFFF000000001FFFFFFFFFF800000000000380001FFFFC000000000081E0017FFF00000000000007FFFF000000003FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000041903FFFFFFE00000100000000000000000000000000000000000000000000000000000000000000381F7FFFFFFF800000000000000000000000000000000000000000000000000000000000000000001C07FFFFFFF0800000000000000000000000000000000000000000000000000000000000000000000107FFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "3FFFFFFFF700000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFB000000000000000000000000000000000000000000000000000007F0000000000000003FFFFFFFFF00000000000000000000000000000000000000000000000000003FF8000000000000007FFFFFFFFF8000000000000000000000000000000000000000000000000000FFFCFE0000000000007FFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFF0000000000007FFFFFFFFFC00000000000000000000000000000000000000000000000001FFFFFFFE000000000007FFFFFFFFFE000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000007FFFFFFFF0000000000023FFFFFFFFE0100000000000000000000000000000000000000000000000FFFFFFFFFE000000000003FFFFFFFFE110000000000000000000000000000000000000000000001FFFFFFFFFFF00000000000FFF3FFFFFF18800000000000000000000000018000000000000000000FFFFFFFFFFFF00000000000FFF9C1FFFFC840000000000000000000000001F800000000000000001FFFFFFFFFFFF800000000007FFDE0E7FFF900000000000000000000000000FF0000000000000001FFFFFFFFFFFFFC00000000007BFFE06FFFBDC00000000000000000000000007FFC20000000000000FFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "FFFFFFE000007C0007FFF833FFFFF600000000000000000000000007FFFF80000000000007FFFFFFFFFFFFF00003FF0003FEFC3FFFFFF200000000000000000000000007FFFFC0000000000003FFFFFFFFFFFFF8000FFFC000327F0FFFFFF840000000000000000000000007FFFFC0000000000003FFFFFFFFFFFFFE007FFFF000B07F79FFFFFC40000000000000000000000007FFFF80000000000003FFFFFFFFFFFFFF03FFFFF8001829FFFFFFF840000000000000000000000003FFFFE0000000000003FFFFFFFFFFFFFF8FFFFFFC004C207FFFFF7820000000000000000000000003FFFFF8000000000003FFFFFFFFFFFFFFDFFFFFFE0000007FFF8FB000";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h0530053FF530F53F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = "00000000000000800000000000000000000000000000003F000000000000000000000000001FFFC0E0000000000001000000000000000000000000000000003F000000000000000000000000000FFF80E0000000000000300000000000000000000000000000003F0000000000001DC000000000000FFF03B0000000000000000000000000000000000000000000107F0000000000003FC000000000000FFF0710000000000000000000000000000000000000000000A01F0000000000013F80000000000007FF0600000000000000000000000000000000000000000000EC1F0000000000019F0000000000000FFE0460000000000000000000000000000004";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = "000000000000DE1F00000000003C0F0000000000000FFE00F0000000000000000000000000000000000000000000161300000000003C0000000000000007FC18200000000000000000000000000000000000000000000C6000000000001E0000000000000003FE18600000000000000000000000000000000000000000000CE000000000001E0000000000000001FE386000000000000000000000000000000000000000000009C000000000001E0000000000000005FC3130000000000000000000000000000000000000000000030000000000001C0000000000000003FCF030000000000000000000000000000000000000000000000000000000001C0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "000000000003F86070000000000000000000000000000000000000000000000400000000001C0000000000000003FCFDF8100010000000000000000000000000000000000000001E0000000000080000000000000001FEF0F838000000000000000000000000080000000000000000000000000000000000000000000001F8F1FC30000000000000000000000000018000000000000000000000000000000000000000000000FBFFFE30000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE300000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "0000000000000180000000000000000000000000000000000000000000007FFFFE000000000000000000000000000D80000000000000000000000000000000000000000000007FFFFF000000000000000000000000000D8000000000000000000000000000000000000000000000FFFFFF000000000000000000000000000900000000000000000000000000000000000000000000007FFFFF800000000000000000000000004000003000000000000000000000000000000000000000007FFFFFC0000000000000000000000000400000780000000000000000000000000E000000000000007FFFFFC00000000000000000000000003FD000B8000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init3 = "0000072FFFE7FFFFFFFFFFFFFFFFFFFFFFEFFF3F70FFFFFE08300000010800007BC00000000D0000000000010000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000006C00000001FF0000000000013838FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000E000000000004C02000000C63C03FFFFFFFCDFFFFFFFFFFFFB8003FFFFFFFFFE0000000000000000FFFF8000000003F8000030FFFE07FFFFFF87FFFFFFFFFFFFFE400FFFFF9FFFFC000CFF00000000011FFF000000000010000000000003FF9FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF8E0600000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init2 = "FFFFFFDFF8FFFFF00085FFE684000007FFF03BFFFFFF070F0801FFFFFF0763FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FEF00880000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FECFFFFFFFFFFFFFFFFFFF37FF800000EFE00393000008000000001DE0003FE0188F3C83E3FFFFFFFFCFFFFFFFFFFFFFCFFFF91FFFC00023FC602BBFA000000000000000000000FC0000000000180FFFFF811FFFFFFFE24107FE1867FFF001B1601FFE7FF8000000000000000000000000070005BFC01FC0FFFFFFE7FFFFFFFFFEFE000330003F9803FFC0BFFC0000000000000000000000000000017FC00F81DFFFFFFFC08BFFFFFE01FC07FFE07FEC0FE0000FFD000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init1 = "0C80000000000000000000000000000089D87FFFFFFC0011CB73119FE07FFC8F0801C0000013F0000EC000000000000000000000000000000000000C000CFF1011020001007B001F0D1100000033F80001400000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE0003F80920000007FF80000400000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00FFE00980000000CFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC1007BFFFF001000000001F00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF83F87FFFFC080000000000700000000000000000000000000000000003";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init0 = "FFFCFFFFFFFFFFFFFFFF980F807FFFFC0C00000000001C000000000000000000000000000000000FFF1FFFFFEFFFFFFE01980000003FFFFC02000000000018000000000000000000000000000000007FF33E300FFFFFFFFE5FF80000003FFFF81A00000000000040000000000000000000000000000020FFFFFFFFFFFFFFFFFFFFFFFF80C03FFFE810000000000000800000000000000000000000000000599F0F3F87FFFFFFFFFFFFFFFFC3C03FFFE000000000000001000000000000000000000000000000130F00000000000F400000000000001FFFC000000000000000400000000000000000000000000000000F000000000000000000000000001FFFE0";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "0000000000000FE0000000000000FFFFFFD00000000000000000000000001FC020380000000000000000000000001FF0000000000000FFFFFFF4000000000000000000000000000000780000000000000000000000003FE0000000000000FFFFFFFC000000000000000000000000000031F8000000000000000000000001FFF6000000000000FFFFFFFF000000000000000000000000000003F4000000000000000000000003FFFE000000000001FFFFFFFFC00000000000000000000000000001F0000000000000000000000003FFFE000000000001FFFFFFFF800000000000000000000000000003F0000000000000000000000003FFFE000000000001FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "FFFF8000000000000000000000000000FFFC000000000000000000000001FFFE000000000001FFFFFFFFE0000000000000000000000000007FFC0000000000000000000000007FFF800000000000FFFFFFFFF0002000000000000000000000007FF80000000000000000000000001FFFC00000000000FFFFFFFFFE006000000000000000000000003FF00000000000000000000000001FFFE00000000000FFFFFFFFFFC4C000000000000000000000007FF80000000000000000000000000FFFC00000000001FFFFFFFFFFE80000000000000000000001087FFF0000000000010000000000000FFF800000000000FFFFFFFFFFFF00000000000000000000018F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "FFFF0000000000010000000000000FFF8000000000007FFFFFFFFFFF80000000000000000000001FFFFC0000000000000000000000001FFF8000000000003FFFFFFFFFFF80000000000000000000001FFFFC0000000000000000000000003FFFC000000000007FFFFFFFFFFFF0000000000000000000003FFFFC0000000000000000000000001FFFC00000000000FFFFFFFFFFFFF0000000000000000000003FFFFC0000000000000000000000000FFF8000000000007FFFFFFFFFFFF0000000000000000000003FFFF800000000000080000000000003FF0000000000003FFFFFFFFFFFF0000000000000000000000FFFF8000000000000C0000000000003FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "0000000000003FFFFFFFFFFFFC780000000000000000004FFFFC000000000001E0000000000003FF0000000000001FFFFFFFFFFFFF780000000000000000005FFFFC000000000003E0000000000001FE0000000000000FFFFFFFFFFFFFFC0000000000000000000FFFF8000000000007C0000000000001FE00000000000007FFFFFFFFFFFFFE00000000000000000007FFC000000000000780000000000011FE00000000000007FFFFFFFFFFFFFE00000000000000000003FFE000000000000700000000000001FE0000000000003FFFFFFFFFFFFFFF80000000000000000010FC1800000000000F00000000018018FF0000000000001FFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init3 = "AA0B818F91AAAA45F60D8B44D948B94DFE894A3E22A7ABD8382DFBD90779E67064D8B35828263BD021E79F9F6BECEF5AAD86BE682396CA741001B18B571023B5963FB3F41B88A0BE770F769A8354D0576858965376458F47C6F614E83C6851115C5727379AB8966A08A575FB09F392EC677FF4ECEB68ABD0DED50EEC9432BBBCD134F4D91A070464E1D7F83345191C7EA66383E2C63BDBFD8F8159D3F4A1286ADFD816DDB2E0EEBBD26C70652B839EBC7E5B081103E3F9A21682734A3800375BFA36790DB1DE01B41C5EDF51A0E9EE9A364C4AC6337F444757DEFAF067030B3C28FC06896E2E4C464F6F6E77B5C7E848311611B14E19BAC53054C661209AC6C3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init2 = "79117BBFA4D9E23EE5D2FDD3F4AB83DAE3F0866AF6C666FD157BC3D8F1C14B46AE5B04C980EAA437EAE72899BDF14E50ABFEBD4C934DB05289BA86A3713A65135DD8C100028AB8DE2FD7EE0B42D6F52ED886E562E72D6E3C8CCE40733A0D936321710E1B9E6E99241007E27F868223C408F267DF49D8488BF46054EFEDA6FAD9A1880B091B0B8219505C9711341DFB5B15D1EE53C201B335FED156874DAE34964826D9576042CCD023E18555F0D15CAC72D422AAB0629D650C1AD70079DE7F4A853768E2F9997387E2B22A55FE870439ADCDCBD912A080F3768E6DD42613ADE7E191B1B977B20B42D04B815851406FE471BDF13F8918EC1B12B726139AAF0A7A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init1 = "AC06EF8B77151C6E6E71FAC629E4769D82C320B770E9AB1B313E018FF6FFBE4D4574FDC514BF0CD734ACC68B278D5E1C77AD61EF171249607CD1B2E52582205D76B1EB6BF4892006D28E4F36AEA8F537D35C9AFBF85AFE245C4DDD14D4C7B3FDA044DFEEE1898644CCF263E368EC6BE53EB85C44F8E05B6E064724FE6D57CA9E64E7AF2D92FF2307633A500B0544236AD98D4C1EA6B565626D98D8706698EDAEA69414365ADC98EA8118ECA8ACBD6FFE9DEB92121A03923CADF5F78F73BA0C8FF20977C00C64A705205CB19F5AB27DAF199A014E4918A2392F564EC9D5359AD26FA0E51582F7DF011C4FF089411FB87BE1FD431570BF1ABBB612D4BB3876A8FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init0 = "5158F254D413773D1118F682978C3D185F2004E39827B321B90EF5F0ABB54DEC6F4F8F22E46B34AB74FC871798FFB3373853E471B57069C8B208A33A0EA2402B4C838C697AD04604CBB0E796861863769F4606296ED91E0C7D576D8556BD300FFE05DAD2DB87CCA2B10EA9940B3963F41FD585AF965EB6E75733BAB8F2F55579D32DA3250CB7605652B62FB598E6EA9A879A5966C0E67D76D464707D0B508AC14F48B05B525817794CB16C4AEC381C1B2277393C6C52DAEFEA4A06616EDE089DF6EC165654D17F5CCFDE1B0E3AFAE2E453CB25217AF2C0F2D2EF2AC9215AAD5ED1D43049371001DFF84395991C4F10F9C59B98EE048648AE4979669BB458F761";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = "E82BE7B4AAA6F97B351D52CC77F2D53F3FDA511DF602F729F0AA6080999A9A231626E6E35C155CB40E12B98613E713D6577D5FFA241B279B7280503A1B95F8147F54E24C1CDCF70A6653E5C8E6A7A552C1910BC5FBA5D22FEDAC3B1B4080E8BE25F64CF8730CC6AA5F43986D28269AA24D9E2B5A562E8AC443CA646200581F5274BC524516C55194E372687D42E8D7B99991E04E002642BE48502FA2B3190D4B81F95C6E882065A25D4CE0DAA9F19BB65F61E6C59FA2BE65534D083662126B4970D98ED5E5A7448B37ACF958F45931E7C480868730FC29FB65A2FE1C3F2ECBC6793A3DF270A63BFE9752939D6E2197CA93B5977DF7FE57E7728A616D72E9384E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = "2F67F2A531E8A40E604AC9F46F9A0647892D893F23BA1A4732F66928785405E91DF2A0198A714ECABB3AE61336D793C48334361AEAD5CEC28EE01489FA561F24B2CFEE03ED0167B800F34F9E8CBD455AED81A3CE4FC6A44B8C41F1873E59382DC75576C62D44804953EC67A8FAFF8CE29F0403C736FC237CB46512584636C0C9C38707865C78086BF9C09D969D8455F80CC5D61D5DDA953DA35DC41DD94EE6745488D2D8D60DA65048E32A45316E5CBE5F47E03090C0152723E40E0CAA8DED90A3F147BF05D3697D3EE7AA137FE9B5926422195D910E53CAA61EF7018D36970AE881D40ECBECA87D32A6BCB425A34C2ED04F5C21771D6E9DA50FFD05F9BB240F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "DA83402F5ED5BB52506026E3B512AD586D38193A15BAF4EE7DC3A59E8F9B33274415D76D570C7C65FEAC5666BF60DC701D7EA862D324ADA638D48559FAB204AE6A5FBED3B0ADB047943ECED617F87D8069A794D07E8332CDBA16F445502DF8286FC9F410A7BA2EEA72F9E27A691E80FEE98095726FA7844981D7906636207222C42833A95DF7C842C34C536F2D77F11F7E2E6BE6D0524B8583F4201DFC8F61189C88932C710ABA8915AE98508766AD64065655F24F0461F15C3218A023A2593950172F0D2EAAC512732425D8C4551D8860E35FF620F79761394D279531032DB40C9642DCFAEBDF6A4684C13F5FFB9298A28884FBBA320E73C99086C3A066040D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "EE2A2363FF6AC5A098EB55D7DEC9BBE60588E1A43AC0A3835E59AE36A2EF57BE2FF4506E25161A10F1085B05C7145B5FE867D5C220D377AC6352B86623DDE90C98AE00129EBF04619E525FDA63265323D2FE2647B2052D43582D4985E624CA603DDEFD702CC1D643EBF0AA1099EBD419A289C30F345A04B3B205F7F74003D195B523776A1AB044FF259C7F3DDFEEF2DE9B52B4A0B4A8F96CB6E96D7FB7B59CA4A3F03D06454EA8614B91C3EC5989BB255E6D1A3DAF6F8F766C314AC247380A1B242D305D640A95FA627E5E47DABDAE0411C7DE2E3D7BA62CCAB0A01F7EBF86F08E48C58CD3F862EBAF9200AE0702186B6E7D3B4F483D09135B0526657D658AA6";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "BB5355B0F71EE80882AE01F36935606ABEB3C8B6F6229991270FC11FE2CA529A237E721FB585921C12DF102B8C32382C5B423CAE72B0A8C026649084D4F60413ADC3AF910029DF93FC59A61A5804312E0CA218EFA00F2E7489DD1E7DF2859A986C4F20726CE88F5D44B7725B703360B7DDC16FAC38B1DAB302A97B185FCCDEF7CFDEC8BFF32DDEE3856B546F189DAEF2BB53466579613CB3D6E55A2007D5E520584B8A18201FED2618FC5A3B0B27985151D3CB068B85FB2BC2176132D9E80CA4C050353E06BE54EEF15E9760C0A94FE328083E5A078EB96D511AA767505057822E54E4169BAADAF26F266C3021D672305842FBCFFCB17387F710399A04FB7124";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "A683A9226D6BF6C12FB727D202A66391C19BBF08086BD8B382AC292FE182B8D23C505AEC21216F1494B2246101CE20CBE5B0048A41E270EE72716781D226470DE53BD63FE89EC05E6B3C415684DE333D2D53A24AF7F0B676FEB4124E0C1BA04C741FCB606005010CDB4BB1BF2B0A9F511CB563BECB3588E3E7A106A3C36553D7D3F10C9F416A34E3FA3658DF83F449AFC6AA77FD317DD70DB9F4919AC02B884EF97B0D840FA4DF94A9E14E01212CEB0979D6145E23977D42BCD147CA053463BE8336F6947B12D51A119C69B48CB9783AA9D6B4AD119175E9906C6CFC09EF402716222E3C726B47C04A3F3438E21C32651C12496FD9556FD01B24593053F0730B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "FD227CF9B41513425AB938F78ACB5B5EAACF7C48A5DD9B619AD8AA9DD827334065E8EB74F7E80D0413CEE570D8431F18BE77E57B42AF99194594FC2B8F234443444AB538D434952482C20EC1066043391DD875740A60EFF0A7ED15424E9E93F23B925F9940C7E848D47F27435F8C253FE4018A5DD3FD2D961727CDF4F240DA18CC1A4D362381362A92F9B7B104E9A80EEE7AA58A75DFAFCC0BD73B7FD4A637C313C9C22D3AC029A7C44BAEFA767F1A2F7ADA5B4F7F869FBB180BF6AFC4623909CA2AB021D6F7BD73A5BDCFA6CE71500BFD41ACFAAD8B592934D50B4A5790CB0A434484F3C1DCAACD0A29BDD615168D19665FCB41A29CA64D3D3CB07D6437358F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "EF464BB029D81494ED2E5FEA2D19792BF99C7C64334BA29F5D3AF4546AFA2F4133ED5C3C2D2F2C13DB271A430FC3DB58FBD07FDCF27FBBED6493643E6841F4B7BE1E34FB0E9DADB43F44DC0996EE8170623E363A8C7F16BD395B103CC631AAA1EED7A94F80EB0809F409EFEAC55D1C62F2885E9A97B288BCE178273600F34490C5C5315A1C67810979CB8BB9A405E41311C215EFCF70AA36AF0EF28309F7A9D3E6422C73B063E99F9C9BF720B4F34F26791BD66C0D9EAA475E59299E0027CECEF514255BD02364A6ACACF99493CF29431688415704817455115C2968806436A6DB67B6C888BE95D282C5E941A8DB8A5858407A64C6ACDA96B4B992ED6E26F687";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init3 = "604818F11812C3ECD942B17BFB41021706948E403518E09188B908909F7866CE0ED44009E78C57823016E4EB027831EC7042DEB15A5DD60384A7D627D8F3D56043639198152FF1BC09B09E9AB239B7EC617BF93A7F5F04971C3C907A489291D5751DB6E7CCD2338C471F43A426CDA67B4816EF0AF8FAA801BA7CD2CA90FFA4EAAB2D78824BA72DAF30861040FA33F095C0E12565C9BE0D46D38E0545DED98754607BD10580FE53EDC61C6A6757971F92E03C0A40B4B1C4744DB11D2489E56063FCC262A336FC7A30A01873002C924FE37C213B30CEF9FF238FB7306CF82A9D17D993EF21039D3680D6EDD038A47CC53CF8E4B670FB918AB2294C19015DCFA319";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init2 = "F14AF7A13851B077370DDB4E1327B1BF493B7E9E267D6164BB92709E31410AC3EE16CE8FC64637689524D3B50A90BAF3F430EE94F3B7F86E76F23E374515F86F9A145CDD9359D9DB740A4D236E000B9B2929A1705D26F50F68411809108297C40063D928051020791D6D19C481B1A44612308E0A1B13BD99E0EA39E4B03301836BC602986B384007C1E423997C0073EF0103A1C1156D10DCA60BCFFEF6F26E0D8A60D1C599D9E3E0CCE2212A0F72AB6786A02BADD452E5411DB2AC38A6068655A4248AD692D3DD1EE17E010DF0529F831A2300EE37875FCF5F20570F75051554B933FE08D9EBC0772773F87E3554A7CC419A1E3BFC0F0E41640E03366B3ED507";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = "708289FBDAB514C346AD4E6C44635D009AA477AEB9DBEF5A514A00507C471684C5161D1A2F2AC3BD84AC6035827D38CBE661840BEEC2A728B7E55045B50CCB1F1D471DCD1F43AB3B8DC510E00409547B8F87147ACEA0D8E9626727497983602B8CDAB715D0290F6785E5580E77B05E96720B1AE4B32C6D6262A72900406FDF07726F18178BDA49BFFC2175C4007A9772974AC279EEF81B4D1BC22CFFA94EDAF149F21A3096673606401FD4AD44E2321D06280135957219031E624C5D7A653DF84C3AEA4977EAAD99C1087FE8DB257E85E0F611132931D2E069C89BE6702736B6D7A24D3000C628795B339DE1DC65C71F3960BC56F4A7FD5B14B4CCFB50B4FF0B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = "88B4DDFED617EBC93A89C207B4F13CE927A5DBFBF9899504F9F19CE9B47476F1666B60308CA440C5D899F0050BB758FC06F345806C37A308478C79DB60937F61459014379EECF7869150BD1CBB46235579AA43CFA1120998E841BBE25043DD3D850A38A953B852F48DDE9223F77D747CE3D27E3B0F7497872AFFBBCBB20CD5B0043170E0CB0F11E9F72A7D58203017331DE32790A50E887840C18057A91C3859577202DBE7F68BD8FEA00F7FE87859E4D34B7CE25066D3AC421E63A39EC53D93F1BCC5578F4CCCCDACA13A0CE30E753149BE3C3DC955CA96025D1AE810D6AB225EA7004288D0014CDF4382634B278C7F515A11D26FA832FB4E2E4F3AC43DF33C";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init3 = "F1D64659A353B60D0019FCB08445E2B472EB1AC8533654E78F9560F8683FEA2B0C89D86BB971740DC61709BC2B3D2A0BDFEE747EB952CE10D3BE16D508BC3E4310B2B227B56E29A1AC1BAEB83294418ED1E2B57598C8AC662FE8D3891A59871F3444A630FE89E27E1ECD48D9FD72C82BD6F5FD78232DCB619E5DCFD647766CF567606308AD0697BD0AF97B91A00A0DDC3F20936471C620A23AB35E285296BE2C60E5990BC3CA16BFF061299B271A89FE0631A0FAD2BF86DFA5E0ED37EBCAE3B3CBD3B05B2D9FE01B4D175D6F37EFEE146E9380E8F3E4D8DDDF0DC97CD92DBA8BE2C885DE369B6415EDA9651819E83C709AC3CDF81E0060739622C4B80AE695E7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init2 = "130D5BD4ADE9D1DC64F8D453E6FD5A4C429A2ED4FB0405CECB4EEF18DC764B3EB2F9CC556B33BD67B75022CD88FFD4AC9ACC01F3EC76F3660CC0EC9909E394FDF7379445DE89293DA3443F2B5C322CD6FBC519A6567DB8090A6BB87461BCFB426DB3E48487A6875D717A1F08EA37624D99614FA7AE435DD08C207FF04B57ECF8FB26F8B22B516394CFDBB6A35BBE0DB182FC814F7866A41DA33B75C59F03B5AF468488568AE9A6C224D33FD00665497EB753DE30E1F7EE9304C8F722134376A4096630F186FC629EA563877B1E2EE495AEEF3E8BA614FDE83173D40A65C53772FA043D76ADBB2509627F4CBA92E1D00DCF521FCA53E16594C93803A074161331";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init1 = "688D9C11B055C1669FCDF0CE8910AECA2A613C92A766114596BCC9F62DE56D9D2F13B888D5E468B4B7652058B5B5890CBC5C6D091031296332F1D4A67A507A4021B38D2125BED44BF0675924CC7238F16252F437FC7F178C5C1CAC88E835DCA9C486C078B93C52484B6A74EB51CD2C8558869728B095BBC1F50196046E29D6B76410D666C31DB5DBA287F0102DBD71ECC6881F636DE398BE6FAAB1EB79442138239279D6FEC57E2D00FAEC7547FA68E6E233234FE6D3CD869D9552D0E2A3D20EF837562055DF56D2456D69A05AD9CDC507FCEF4AB27F2778D5E67E0DCBFEFF7853D07512FE30E37A2F42F6949C1DFA700B5BFB177D238853617DF8CA3C9B7D1F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init0 = "55DB41D6EE3A74218F80FC4D013C03EE4C80020CA208E4B3B4CC619300300D9C315B427AD8EFCE6B8C23015529C5F25C772FFD6169CCEFD7C43C5C5C40BB3968BF7DA4B5F56D191F845B587F2D0793F6937EAAA95BE4C221BC66963F525E9517B2C0657ECA40C3702C9A5DDE02A629E7A68E7D550E8AE265964DD9B0920CC8C04FD76AE25E621382767209494429E5335168E9F457F4E6081FB7DE79D5873030FC800BD727D2136F82C68ECE497E60A0CF3B43B475133EA584D420DCD61C0860427F4CB176C38DC869A1CA4DF3533A2873604599BC0D4A8BD4F800EFC38DCC2183AA5881553A545AC7F698ACDBD72CB7899895220A67A2498D2C4CDD3BBF7F01";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = "08F61F178BC43CA088BE29583470E1372F697306A6C4DC2A074707709D83F415D888801EA8272F4C056CDAE543846D75C2CD1585880008EFBDF1CE3E40CC878B437F8FF818A2652E2FCD005A91CF7F45916F2302A3E3D465D8516B116AA10FBF74E7F4FFC26240F9B8E03C23CA67205D3E7B13E410EEF8B565302C2A00AFC6B4475C2505B3789CACB372D07FF57C39353F81E67C1363FC50568BF7D3B97FCC72F7FFA5414498511D1939F503F268E0AAC1DDF27FD37D888CBF7E01C5F218D6C24B8BF2CE9E23D05322181F0FDE0AC1BA8EB5474D9703F9657D97C07388F67DE4589C1E3D022A0ACD4FB7ECFDB9DB68210FAACEEC9A4B619AFBEE019E0933E8AA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = "FCDF03BEEC665F7A78F03A7F03418177A68F9C5ED10CF30F2457E616F9866D94AC9DE2699CBCA97D43F723AEFF3A5CC8F830E0F3FF03807C2EBF246C170011510DC0AF83484E9337E7595786CDFAA9DD5A3441FFACB440AAF041F758E140104087C1821C2B709A86B3E6464560FD302667075E564CF2E4DFE3E859FFC9A32300B3C7F69789FB6FFFFE7F751FA3E3028355D8A35858BADE84AF60DC0008E26A4C21A893DFE042B96AB0E3DC97F03D2000784122B2ECDCB5B517757AD52BF5A9E916581CE3B4BA937358AE271F804947D07C23F9DB850B7430383D9351F226F3B0EEE01CC39647EE8BFD948CB51CC43B0F38DA7A3F803E4C6E660FFC23ACF12E07";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "BFFED4E5CD290B9757AEB07F93AEDEA49C3FF7DB575927E0449EE45EA03F9EB74617E2F8551CF88E0BD3D30EA5968AC295C1C5AB36C7D7913F77E06AE2CAB835A4DBFCDFE83DAF6C0607E2AFBDF01415F8F8B60B796DE1162F940A649CE54D851CF3EC21F97E4F6E8879B89ED87C32A483F3E2AF860A4425F4F899935985DEDB1788AA025FFCA610CE88C1F0D1999D6098B6BBFFFB784A8313FBDDBF723CA979EEFD90A379803B3880E20F54DA58C4D30E447DEFB83BEC6019FE3FFF77E0A046A82319CFF81AF8685E0FFAEBE78567B5321543E6A7CF35C0E4473BE1F2EAD05AF0FEBFFE6AC1B68754208A00DC11522FA60F7C7C35873D76C88E4B4479B5006F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "C3234C3AF22748874BFC3FFAEE17B2E3F233A00007B8E3E8E61E7DF5B3B9E1F51E85A7DCAA591FAD51A6B1141152A8BDB8E03DFCD27F8C104E12343C604FCC0EDE5FF2F39F437356E78538209475BE39F45641F5C0C1EB9A2EFE77FFE41F9BC20C102C627F8919464E1F76E39F0DFF3C4EC7622DCB5E67D82A013E298BBF40B4F863FFFB9A937EC60032F4C23FFADB3A6E03D3A08B607F654B189DAA975E4CEA1B6580FA8D55CB63149BCF3FFA872E5B2772B9E41F9FDD96C7E01870C9799BBD6708B9CE004F7D4B4B96206404C38231FB0B7C3FFCED4A453661BDF31F0AE6E53EF07C33CF6112AC6E1876097607638B84090564885366EFC070E73E77549393";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init3 = "CCFBF80D0BFB389F6866E0472FAC00E4AE79ECF9DA73330AFFFF000F61FC05EBC300FFFE3019FE9D57B7FF1C83FA7621A2C7D48B3BE001043CF1F9C1BA9A69D8437F8007E123DB3A1401FFC6DBE11D7D174FBAFE73FBC9D860DDF0141B4000707CF7FB003C00385D000000200C91B9970983FCE21B13F9D44F401CEAE0B114F9FBC5F200000003A9FBF6DF800E3C152DFF81E783E217079BD933F8F07DCFF418E7800C40B4F3FE15CFE6320000001FEFBFFDFD8006FED77DFF0001FBFC448B7E30B3FDE0F0EECE8BEEE7FF01C67D4E7B6A7A3001EC001ED183B7FF801C797F135860003CFC2E7380F787FFE2C45E8EECB75FB6C367F70F9E23733600EA006FBB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init2 = "03FFFC401573DC267FFFFB82FC9BDECED78FFFC0E0F68C5F6FF7C280B78F59FFAFA2D7126B03B932A0D7FC400431616CFFCF1F0E0156373B697FE7E1E72EE47987C0FF43C0857C1FE7664279FF062DE8A8A7FE00002017A7FFBE0FB802D0D07CF83E43FFCF4AFCC507C67F03F8F1CE1E672E01DD4F0971A9306FE6000026B287FC380EF00AE970000000F1E03FE7749335B4DF97C0F4FE84EF3A03CF0F145550F06F6C20004673EDFF1C043002ED30000000D4C0FCD972B407044E9533ED96E1961B4337D774EE8D3069D8E000462B4E7FDC04187B5F9800003C0361F03321676E3E57AEE7C18EFAB797C30405D8655B205D81C00000CD9A67F002C06FAFF7F8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = "00FECFC1C03CB4F21644BB9B4781FEFF9E2B8800091DB944545D1BA100006FFF47E80107C6A34F3FF0FFCCC0981C357DEA96FB07C6D9BEFFBE67BF848C6A703CA41C03200002504107F8019F8653A451F0FF88043009599692CFFE53ECFBBEFFFC81F3CFC66BCFFB803E07610003E11A03FC019F845C3441F8FF860CD00004909DF43191AFFDE8EE3E76764FC2B8827D907D04000407E5FDE3FC0380FC207059F0FF972CE000886FEE6A4B032E71A8EFFE33F6FB7C073F9A10FD80008C1FDF82F03C07CF001A73A8600FF8E400040B687FE4740ACFF06EFF9C3C1B870E0883DC99FD00019D3FFF00583F07FFDC0F21D0000FFC7033C7B59C2211561999FDA6B0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = "3E1434F112C1A22911FF000119EFB31C043FC7FFFF87800F401FFC31B13D30F560D21816C87D31BA2F8F4811E11DA375F2EF02033E4F97FFB41E23FF9FC0B38F601FF1D39EDFB049ABF3DA00D049F1BE0FE950771DC7295A34EB00003C7FAFFFF61E33E380785F87701FF1C39F23A4B1DE90E609006114FFD5D59953046455753A3E0004669F1CFFFA3DFBC3C0075CC37003F0408F1C7098E6FF9C634860FC8FE4BCE8B3008C1905B1AC30C0048F387FFA7C7FE7E0035E7848007800CF00B7BBA74789C7D87017EFF76F3D35007EE0076DBA83C005CDC57BFB7E7FFCE00460E689007C00CF012D3097C8020318381103FBF70B67883E620A091B98C18F118CFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "FFFC000000000003C0000FFFE0000000002019F0007FFF00000000000007FFFF000000003FFFFFFFFFFC000000000003E0000FFFC0000000006000F8007FF980000000000007FFFF000000003FFFFFFFFFFF000000000003E00000FFC00000000050207C04FFEC80000000000007FFFF000000003FFFFFFFFFFF000000000001E00002FF8000000000180338007FF00000000000000FFFFF000000001FFFFFFFFFFF800000000001600002FF8000000000300394043F900000000000000FFFFF000380000FFFFFFFFFFF800000000000700000FF000000000060E9C0021F000000000000000FFFFF000100000FFFFFFFFFFFE00000000000700000BF08000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "00663EE0013F800000000000000FFFFF000000000FFFFFFFFFFFF800000000007000003F00000000005C0F60053F800000000000001FFFFF000000001FFFFFFFFFFFF800000000003000003F4000000000DE0320009B800000000000001FFFFF000000003FFFFFFFFFFFFC00000000000000003FC000000000D8008000FF000000000000001FFFFF000000003FFFFFFFFFFFFE00000000000000006FE0000000009800C0007E000000000000003FFFFF0000000001FFFFFFFFFFFE00000000000000000FE000000000984CC00066000000000000003FFFFF00000000007FFFFFFFFFFE00000000000000000FE4000000001CEC80006C000000000000003FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "00000000007FFFFFFFFFFE000000000000000017FF800000001C7C0000CC00000000000000FFFFFF00000000003FFFFFFFFFFE000000000000000007FFC00000001E3800018400000000000000FFFFFF000000000007FFFFFFFFFF000000000000000007FFE00000001F0000000000000000000001FFFFFF000000000007FFFFFFFFFF800000000000000007FFF80000000FCD04000000000000000001FFFFFF000000000001FFFFFFFFFFE0000000000000000FFFFE00000007FE0C000000000000000001FFFFFF0000000000007FFFFFFFFFE0000000000000000DFFFF80000003FC18000000000000000003FFFFFF00000000000007FFFFFFFFF000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "0000000BFFFFE0000001F010000000000004000007FFFFFF00000000000001FFFFFFFFF00000000000000003FFFFF8000000C000000000000001000003FFFFFF000000000000007FFEFFFFF000000000000000007FFFFE000000C000000000000000000001FFFFFF00000000000000000037FFF800000000000000005FFFFFC000034000000000000000800003FFFFFF00000000000000000001FFF800000000000000000FFFFFC000000000000000001000000003FFFFFF000000000000000000006780000000000000000023FFFFC000000000000000001000000007FFFFFF000000000000000000000000000000000000000003FFFFF00000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000103FFFFFFE00000100000000000000000000000000000000000000000000000000000000000000200F7FFFFFFB800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF0800000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000CFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "1FFFFFFFF700000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFB000000000000000000000000000000000000000000000000000007F0000000000000003FFFFFFFFF0000000000000000000000000001E300000000000000000000003FF8000000000000007FFFFFFFFF800000000000000000000000000027E000000000000000000001FFFCFE0000000000007FFFFFFFFF800000000000000000000000000007F800000000000000000003FFFFFF0000000000007FFFFFFFFFC00000000000000000000000000003F00000000000000000003FFFFFFFE000000000007FFFFFFFFFE000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000001E00000000000001E3FC07FFFFFFFF0000000000033FFFFFFFFE01000000000000000000000000000E00000000000001FBF80FFFFFFFFFE000000000003FFFFFFFFE11000000000000000000000000000000078000000000FFF3FFFFFFFFFFF00000000000FFFFFFFFFF1880000000000000000000000003C000190000000000FFFFFFFFFFFFFFF00000000000FFFBFFFFFFC840000000000000000000000001F8000000000000007FFFFFFFFFFFFFF800000000007FFFF1FFFFF900000000000000000000000000FF000000000000003FFFFFFFFFFFFFFC00000000007BFFF17FFFBDC0000000000000000000000000FFFFF800000000001FFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "FFFFFFE000007C0007FFFC7FFFFFF60000000000000000000000000FFFFFC000000000003FFFFFFFFFFFFFF00003FF0003FEFE3FFFFFFA0000000000000000000000000FFFFFC0000000000007FFFFFFFFFFFFF8000FFFC000327F8FFFFFF80000000000000000000000000FFFFF80000000000003FFFFFFFFFFFFFE007FFFF000307FFFFFFFFC4000000000000000000000000FFFFF00000000000003FFFFFFFFFFFFFF03FFFFF800182FFFFFFFF840000000000000000000000007FFFE00000000000003FFFFFFFFFFFFFF8FFFFFFC000420FFFFFF7820000000000000000000000007FFFFF80000F0000003FFFFFFFFFFFFFFDFFFFFFE0000007FFF8FB000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "0000000000000000480000000000001F0000070001C03FFFF000000000000FFFFFFFFFFFFFFFF0200000000000000000050000000000083F00000FC03FE07FFFF000000000001FFFFFFFFFFFFFFFFC600000000000000000100000000000007F00000FE03FFEFFFFF800000000003FFFFFFFFFFFFFFFFE00000000000000000000000000000000FF000003F03FFFFFFFF800000000001FFDFFFFFFFFFFFFFC80000000000000000000000000000001FF000000381FE7FFFFFC00000000001FFFFFFFFFFFFFFFF900000000000000000000000000000003FF000000181FF3FFFFFC00000000003FFFFFFFFFFFFFFFB000000000000000000000000000000003FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "F000000E0FFFFFFFFC00000000001FFFFFFFFFFFFFFFC000000000000400000000000000000007FFFC04000F87FFFFFFFC00000000001FFFFFFFFFFFFFFFC000000000000000000000000000000047FFFC06000FCFFFFFFFFE00000000001FFC5FFFFFFFFFFF4000000000000000000000000000000007FFFC03000FEFFFFFFFFE00000000001FF99FFFFFFFFFFFF0000000000000070C000000000000000FFFFC00000FFFFFFFFFFE00000000001FFFBFFFFFFFFFFFE00000000000003FE0000000000000000FFF78000007FFFFFFFFFE00000000000FFF3FFFFFFFFFFFC0000000000000FFE0000000000000001FFF00000003FFFFFFFFFE000000000007E0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "3FFFFFFFFFFE00000000000003FFF8000000000000001FFF00002001FFFFFFFFFE000000000007FE6BFFFFFFFFF800000000000002FFFE000000000000003FFF00000001FFFFFFFFFE000000000007FCC0FFFFFFFFFF000300000000007FFF000000000000007FFF00002000FFFFFFFFFFC00000000007FCC0BFFFFFFFF0000000000000003FFF000000000000017FFF00001000FFFFFFFFFFC00000000003FBC15FFFFFFFE0000000000000007FFF80000000000000FFFF00001000FFFFFFFFFFE00000000001F981DFFFFFFFC0000000006000007FFFC0000000000004FFFF00001000FFFFFFFFFFE00000000000F80027FFFFFFC000000003FB0000FFFFC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "000000000005FFFF00000000FFFFFFFFFFF00000000000780041FFFFFDC000000003FF8001FFFFC000000000001BFFFF00000000FFFFFFFFFFF000000000003C0088FFFFFFC000000003EFC001FFFFE0000000000033FFFF000000003FFFFFFFFFF800000000001E00007FFFFE40000000077FC0007FFFE0000000000007FFFF000000001FFFFFFFFFFC00000000000600003FFFFF800000000E3FC003FFFFE0000000000007FFFF000000001FFFFFFFFFFC00000000000300001FFFFE80000000109FC000FFFF80000000000007FFFF000000003FFFFFFFFFFC00000000000380001FFFFC0000000010D3E0017FFF00000000000007FFFF000000003FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "0000000007FFFFFF000000000000000000000000000000000000000007FFBFF001000000000082400000000007FFFFFF0000000000000000000000000000000000000000077D600400000000000000400000000007FFFFFF00000000000000000000000000000000000000000570600000000000000000000000000007FFFFFF00000000000000000000000000000000000000000430000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000003000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000040000000000000000000000000000007FFFFFF0000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "0000000000000000000000000040000000000000000000000000000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFF000000000000000000000000000000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000003FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000000000000001E000007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000001FFFF00003F000000000000000000000000000000000000000000000000000000000000000000000FFFFFC0001F000000000000000000000000000000000000000000000000000000000000000000003FFFFFD0000F00000000000000000000000000000000000000000000000000000000000001000001FFFFFF8000070000000000000000000000000000000000000000000000000000000000000002000FFFFFFF8000030000000000000000000000000000000000000000000000000000000000000000001FFFFFFCC0000100000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h028A139B46CE57DF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "0000000000001FFC000000000000FFFFFFF80000000000000000000000003FC020380000000000000000000000001FFE000000000000FFFFFFFE000000000000000000000000000000700000000000000000000000007FFE000000000000FFFFFFFE000000000000000000000000000021F8000000000000000000000001FFFE000000000000FFFFFFFF000000000000000000000000000003F0000000000000000000000003FFFF000000000001FFFFFFFFC00000000000000000000000000001F0000000000000000000000003FFFF800000000001FFFFFFFF800000000000000000000000000003F0000000000000000000000003FFFE000000000001FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "FFFFC000000000000000000000000000FFFC000000000000000000000001FFFF000000000001FFFFFFFFE0000000000000000000000000007FFC0000000000000000000000007FFF800000000000FFFFFFFFF0002000000000000000000000007FF80000000000000000000000003FFFE00000000000FFFFFFFFFF866000000000000000000000003FF00000000000000000000000003FFFE00000000000FFFFFFFFFFF6C000000000000000000000007FF80000000000000000000000009FFFE00000000001FFFFFFFFFFFF8080000000000000000001087FFF0000000000010000000000001FFFC00000000000FFFFFFFFFFFF80000000000000000000018F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "FFFF0000000000010000000000001FFFC000000000007FFFFFFFFFFF80000000000000000000001FFFFC0000000000000000000000003FFFC000000000003FFFFFFFFFFFF0000000000000000000001FFFFC0000000000000000000000007FFFC000000000007FFFFFFFFFFFF0000000000000000000003FFFFC0000000000C00000000000003FFFC000000000007FFFFFFFFFFFF0000000000000000000003FFFFC0000000000000000000000003FFFC000000000007FFFFFFFFFFFF2040000000000000000003FFFF800000000020080000000000007FFC000000000003FFFFFFFFFFFF0300000000000000000001FFFF8000000000000C0000000000007FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "8000000000003FFFFFFFFFFFFF7C0000000000000000004FFFFC000000000001E0000000000007FF8000000000001FFFFFFFFFFFFFFC0000000000000000005FFFFC000000000003E000000000000FFF8000000000000FFFFFFFFFFFFFFC0000000000000000000FFFF8000000000007C000000000001FFF00000000000007FFFFFFFFFFFFFE00000000000000000007FFC00000000000078000000000003FFE00000000000007FFFFFFFFFFFFFF80000000000000000003FFE00000000000070000000000003FFF0000000000003FFFFFFFFFFFFFFF800000000000000000007C1800000000000F0000000001803FFFA000000000001FFFFFFFFFFFFFFFC000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8046FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801CFF8000000007FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFEFE6000030031012FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init2 = "FFFFFFFFFFFFFFFC0087FFFFCE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FEFC1D80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001EFF083FB000008000721FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0023FC77FFFFE000000000000000000F85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BB1601FFFFFFA00000000000000000000020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFBF9803FFFFFFFC0000000000000000000000000000BFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEC0FE00FEFFD800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init1 = "0FC000000000000000000000001F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8801C0003EBBF8000FC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEFFC03F0D11800003F7F80003E00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0007E8092000000FFF80003680000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF08FFC00900000000FFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001000000001F80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC080000000001FF8000000000000000000000000000000003";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFC0C00000000005F800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFC0200000000003F400000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC03E3FFFF81800000000001060000000000000000000000000000020FFFFFFFFFFFFFFFFFFFFFFFFFFF93FFFE818000000000003C00000000000000000000000000000499FFFFFFFFFFFFFFFFFFFFFFFFFF03FFFE000000000000001000000000000000000000000000000130FFFFFFFFFFFFFFFFF8C000000001FFFC000000000000001400000000000000000000000000000000FFE67FFFFFFFFC00000000000001FFFE0";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2603w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,
\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_width = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_width = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_last_address = 255;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init2 = "C49D4C49C1BD95CBB92CB990ABB92CBC93DBE95FC0970BC94DB994DB994DBC980BD991BB96EB893CB28E8B38E9B58E9BA92ABD95EBF970C0960BD95CBA92AB58D5B98F8BA92BB78E8B9918BD95BBA928B58C2B88F5BC92BB88EAAA84EA581AAE872BD92CBB93CBC98FBB96EBA950BB950B7909B791ABD980C09B5BC971BD973C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init1 = "49D9C49E8C5A08C9A4BC6A1AC49FAC6A1CC9A4FD0AA6CFAA4CEA91CDA92CDA7FC8A06C8A05CAA26C49B1AF870B18C6C19C7B993FB38E9C59FCC59FCB48DBB791EB690CB38CAAE895AD883B58FBBF984C29C7C29C6B792CB18C6AD873AD873AD862A982FB18B7B28D8AB861AC871B38E7B692AB591CAB874A88419E7999A756987449C767A07CCA3811A5845AA88BAF8C1B796ABF9F1BE9F0BE9EEBE9FFBE9E0BF9F0BF9F0BC9CDBA9BAB7976B6976B7987B7987B6976B6976A88A99E7F09E7F39D7E29E8069E7F59F7F5A98E4A487FA5870A285D9E83AA185B9E838997B19978F9979397761977719C7C69B7C39476D9275C8B708866C3856A09479F957B3937";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init0 = "80967B4846A3725B378608846A4886D7856A4836828D72A977C19C828957B29178E9178E8F74B8B6F68F749866AF8465B907059777B9B7B19978D94714916BF956E49371496757997899C78B9C76A977059973898727966F6956F3997359D77BA37C09879CB19ABBFA46B79ABAA8ABAC888AA823A77F0AC823A37BC9F79AA27BC9E779987129C75599723966EF946EF9570295703977269671695724906CF97724A07BCAB857AC868A47DFA57DF9C768997359C7249C7459E769A47DEA8824AB826A47CEA57ACA57BDA37BCA57BCB2889A97F0A07679C734A47BDA47EEA27CBA07A8AB843AD876A17A9A57DEA67DEA379AA378AA27799A6F19E745A479BA57AB";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 23;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = "00000000000000C00000000000000000000000000000003F0000FFFFFE00000000000000001FFFE0E0000000000001800000000000000000000000000000003FBC807FFFFE0000C000000000000FFF80E0000000000000300000000000000000000000000000003FFFFFFFDFF0001FE000000000000FFF03B0000000000000000000000000000000000000000000007F007E180000003FE0000000000007FF8710000000000000000000000000000000000000000000201F0000000000033F80000000000007FF0600000000000000000000000000000000000000000000801F0000000000119F00000000000007FE0660000000000000000000000000000004";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = "0000000000000A1F00000000003C0F0000000000000FFE00F0000000000000000000000000000000000000000000161300000000003C0000000000000007FE1C600000000000000000000000000000000000000000000C6000000000003E0000000000000003FF38600000000000000000000000000000000000000000000CE000000000001E0000000000000001FE3CE00000000000000000000000000003E0000000000000098000000000001E0000000000000007FC7BF0080000000000000000000000000FF0000000000000000000000000003C0000000000000003FCF830000000000000000000000000001CB4000000000000000000000000001C0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "000000000003F86CF0100000000000000000000000001C1C000000000000000000000000001C0000000000000003FCFFF8380010000000000000000000001C00000000000000001E00000000000C0000000000000001FEF9F838000000000000000000000000180000000000000000000000000000000000000000000001F9FFFC30000000000000000000000000098000000000000000000000000000000000000000000000FFFFFE30000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE300000000000000000000000000000000000000000000000000000000000000000000000007FFFFF20000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFF200000000000000000000000080D80000000000000000000000000000000000000000000007FFFFF200000000000000000000000080D8000000000000000000000000000002000000000000000FFFFFF200000000000000000000000000900000000000000000000000000000020000000000000007FFFFF800000000000000000000000004000003000000000000000000000000020000000000000007FFFFFF0000000000000000000000000598000700000000000000000000000001F180000000000007FFFFFF00000000000000000000000003FD000B8000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h0F0F227722772277;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 .lut_mask = 64'h5555FFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "FF83FE0001FF00043A1070481FFFFFFBFFDFE60FFF8FB0FF7FFFFFFFFFFBFFFF0003FF9FC07FFFFFFF83FE00C07FE004101070003FFFFFFFFF9F3D87FFB3867FFFFFFFFFFFFBFFFF003FFF8FC07FFFFFFF80FE00C01FF00416C41F003FFFFFFFFFAE5F83FB18137FFFFFFFFFFFFBFFFF007FFFC7C03FFFFFFFC0FE00C00FF8021C901D007FFFFFFFFFE4FDC7FF830FFFFFFFFFFFFFF7FFFF003FFFC7E03FFFFFFFE07E004007FC0298921D007FFFFFFFFFC9FDEBFBC16FFFFFFFFFFFFFF7FFFF003C7FEFF03FFFFFFFF07F000006FC038C041F00FFFFFFFFFF9716FFFDE8FFFFFFFFFFFFFFF7FFFF001EFFE7F01FFFFFFFF01F8000007E008E209F40F7FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "FB99C15FFEC07FFFFFFFFFFFFFF7FFFF001FFFF7F00FFFFFFFF807F000007F008C000FC0FFDFFFFFF3A3F096FAC03F6FFFFFFFFFFFE7FFFF003FFFFFE001FFFFFFF807F000003F00CE0013C0AFBFFFFFF721FCD3FF647F7FFFFFFFFFFFEFFFFF003FFFFFC001FFFFFFFE03F000001F007E4013C03EFFFFFFE727FF5BFF00FBFFFFFFFFFFFFEFFFFF003FFFFFC003FFFFFFFE01F0000003803F8003901FFFFFFFFF67DF03FF81FFFFFFFFFFFFFFCFFFFF003FFFFFFE03FFFFFFFE01F000000380378403F01FBFFFFFF767FB079F99FFFFFFFFFFFFFFDFFFFF003FFFFFFF81FFFFFFFF01F000000390078003F01BEFFFFFF3B35B479F93FFFFFFFFFFFFFFDFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "001FFFFFFF807FFFFFFF81F8000001F0018003E80057FFFFF1B3CBE79F33FFFFFFFFFFFFFF1FFFFF001FFFFFFFC03FFFFFFFC1F8000001E0098019F8193FFFFFF3A1C7C7DE7BFFFFFFFFFFFFFF1FFFFF801FFFFFFFF80FFFFFFFE0FC000001E001C011F83FDFDFFFF3C0FFCFDFFFFFFFFFFFFFFFFE1FFFFFE43FFFFFFFF803FFFFFFE07C000000F001C000F83FE7FFFFF9D0328BFFFFFFFFFFFFFFFFFE1FFFFFFFBFFFFFFFFE007FFFFFF01C000000F8000180F03FF9FFFFF8E80113DFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF7FFF800FFF8FF81E00000078000182721FFC7FFFECF40A07DFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFF8004000700E00000078";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "0001003407FF1FFFFFF80C2FFFFFFFFFFFFBFFFFF83FFFFFFFFFFEFFFFFFFE000000000F8000001C0000003C07FFE7FFFFBDB87FFFFFFFFFFFFEFFFFFC3FFFFFFFFFFFFFFFBFFF800100000FC00000080006001F87FFF1FFFFFF38FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFC80007C00000008006300FA1FFFC3FFFFCB1FFFFFFFFFFFFFF7FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFE0007C0000001C006230FF1FD873FFFFFF1FFFFFFFFFFEFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF987FE0000003C00E0325DC3801BFFFFF87FFFFFFFFFFEFFFFFFFF8FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFE0000003E00E0337FC08008FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "FFFC007FFFFFFFFFFFFFFE000000C0FFEFC05F0001FFE7FCF0FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF000001E05FF0800380047FF7FFF0FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFF800013C03FF80001C00F7FFF0FF0FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF800003E01FFC0000001FFFFF07F0FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB80000770073000000003FFFF84F0FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000073001E000000001FFFF80F0FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3800007E000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "6000000008FFFF81F0FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE300000FE0004000000004FFFFE9F0FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF809FFE000041FC000C000000000FFFFE5F0FFFFFFDFFFFFFFFFFFFE1CFFFFFFFFFFFFFFFFFFFFFFC7F7FFF0000C3F800180000000007FFFC7F0FFFFFFDFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFFE3FFB01F0001C07000380000000007FFF83F0FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFCFFF800F8407C02000F80000000003FFFEFF0FFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFC3FFFC001FE0D80601BF80000000001FFFFFF0FFFFFFEFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "FFFFFFFE1FFFFFFFFFFFFFE1C03F8FFFFE000FE0D80007FFCC000000001FEFFFF0FFFFFFDFFFFFFFFFFFFFFF1FFFFFFFFFFFFFE0407F3FFFFF0001C0FC0007FFFC000000001EEFFFF0FFFFFFDFFFFFFFFFFFFFFFFFFF87FFFFFFFFF000C07FFFFF8000C03CC007FFF0000000000E77FFE0FFFFFFFFFFFFFFFFFFFFC3FFFE6FFFFFFFFFF00000FFFFFF8000C00F9801FFF000400000037BFFF0FFFFFFFFFFFFFFFFFFCFE07FFFFFFFFFFFFFF80000FFFFFF8000600F3800FFF80000E000006FFFF0FFFFFFFFFFFFFFFFFFDFF00FFFFFFFFFFFFFFC001CFFFFFF8000300020607FF84000E8000423FFE0FFFFFFFFFFFFFFFFFFDFF000007FFFFFFFFFFE003CFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "FF80001C0047831FF8000380000009FFE0FFFFFFFFFFFFFFFFFFDFF000003FFFFFFFFFFFC03EFFFFFF80002E00DCFE8FFC0101C0000005FFE0FFFFFFFFFFFFFFFFFFCFF000003FFFFFFFFFFFF83EFFFFFF800077F1F7FFA1FFCD8070000007FFE0FFFFFFFFFFFFFFFFFFCFF000007FFFFFFFFFFFFC3EFFFFFF800079BB9FFFE1FFCF8000000003BFE0FFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFC3EFFFFFF80007E9CFFFFF1FFE7D000000007BFE0FFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFC3EFFFFFF80007F77FFFFFBFFFBDF00000087DFF07FFFFFFFFFFFFFFFFFFFF8000007FFFF0FFFFFFC3EFFFFFFC0007FAFFFFFFDFFFFFF8000704FFF";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "FFFFFFFFF9FFFFFFFFFFFFFFFFFF803FE67FFFFFE0000003E00C03B7F800400FFEFFFFFFFFFF7DBFFFFFFFFEF9FFFFFFFFFFFFFFFFDF001C403FFFFFE0000001E006C3CF38829FFBFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFFEE0000003FFFFFE0000000E00041CDFA8F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFC0000003BFFFFF0000000700068CDFBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFE00000039FFFFFC0000003850600CFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFE00000031FFFFFC00000079FC7004FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFE0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "0021FFFFFE00000073FC78027FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFE00000031FFFFFC00000033FC18031FFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFE00000030E7FFEFC0000000FC0C000FFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE7FFFF7FFFFFFFFFFC00000010E7FBE7E0000000FE0C0007FFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF800000000F7FBE3E00000007E060003FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE00000000E7FBF3C00000003C030300FFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF80000000E7FDF9C20000000001C380FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "FFE4FFFFFFFFFFFFFFFFFFFFFFFFDFFFFE3FFFFFFFFF80000000E7BDF8C00000000001EF00FFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFF7FFFE1FFFFFFFFFF00000007F3FFDC000000000C1FF80F7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE7FBFFFC1FFFFFFFFFFC0060003F7FFDC000000000C1FFC0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFC3FFFFFFFFFFF03E0001FFCFFC000000001F7FFE0013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC7FFFFFFFFFFFFFE2001FFCFFC000000001F7FFF4801FFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFF7FF87FFFFFFFFFFFFFC7801FFCFFC01F000001FFFFFF940FFFFFFFFFFFFDB1F3DE90CFFFFE1FFFFFBF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "F87FFFFFFFFFFFFFFF801FFEFFC07FFC0001E7FFFFD814FFFFFFFFE000000009008FFE0000FFFFDFF87FF7FFFFFFFFFFFFC03FFFFFFFFFFFF001C7FFFFEC601FFFFFFF8000000020001FF000003FFFEFF87FF3FFFFFFFFFFFFFE7FFFFFFFFFFFFFC007FFFFEEC01FFFFFFE00000003E0001FC000002FFBF7F87FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFC02FFFFFF800000006FF003E0000007FF8FBF07FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFE077FFFFF00000000FFDE1F00240007FFCF7F07FF9FF3FFFFFFFFFFFFFFFFFFFFFFFFFF80EFFFFFFF0FFFFFFF000000007FFFFE00730033FCE3BF0FFFFFF8FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "02F00DE1FFFFBFDBB7FFFE7E87FFFFEF0007F8FFFE3FC0000FF0007E000030407FFFDB067F080FDF02E44FE19FFFFFFFFAFFF1FF83FFF7CF0001F03FC01F80000FF8807E000062007FFFDB3EF680039FC06CC1F303FFFFFFEFFFFFFF87FFFFBF0007F01FC001000007FFC03E000058007FFFF81CEC8001FFF0E0E1A060FFFFFFFFFE68FFDFFFFF7F000FFC0FC0000C0007FFC07E00006C022FFFF400FF90037FE3E1D080F4EFFFFFFFFF23FFDFFFFEFF003FFFC7E0180FE003FF007E00006E400FFFFF800FC006FFC311C800FB87BFFFFFFF87FFFFFFFDFFFC7FFFE7E00C03F803FF027E000046000FFFFFE004804FFE80318800DF93FFFFFFFEEFFFF5FFFDFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "0E7FFFF1F00001FC03FF07FE000027800FFFFFF800003FF208200005FA7FFFFFFFFE3FFFF3FFFBFF027BFFF0780001FE03FF07BE000063C007FFFFFC00003FF900000001FCF8F7FFFFFFFFFFFFFFBBFF0239FFF030000FFE01FF8FBF00006703A1FFFFFF0000BFF000000003FFC7D9FFFFFF7FFFFFFFFFFF033CFFF01007FFFF01FF9F9F0000270660FFFFFFE0000FE000000013FFD8F3FFFFFFFFFFFFFFF7FF030FFFF0000FFFFF01FFFF9F00002600403FFFFFEC001F8800000037F7C01FFFFFFFFFFFFFFFF7FF860FFFF8001FFFFF01FFFFDFC0001200C03FFFFFF8003E000640003FFF0C5FFFFFFFFFFFFFFFEFFF3C07FFFC007FFFFF81FFFFFFE000081F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "C00FFFFFFC01FF67BFE0087FDC1FC7FFFFFFFFFFFFFFEFFF0003DFFE007FFFFF81FFFFFFE00009819407FFFFFDC7FFFFFFF0007FF55FE1FFFFFFFFFFFFFFDFFF0001FE3E007FFFFFE1FFE7FFE00009833F07FFFFFB80FFFCFF9C01BFEF9FFCFFFFFFFFFFFFFFBFFF0000DE3F0FFFFFFFE03FC7FFF00008033F43FFFFFD0FFEFF7FCCDFEEFFDFFCFFFFFFFFFFFFFEBFFF0000EFFF0FFFFFFFF03FE7FFF8000C043AA0FFFFF81FFFFDCFEFFFFADF9FFE7FFFFFFFFFFFFF7FFF0000EFFF07FFFFFFF01FE7FFFC00060676207FFE003FFFFFE3FF9FF986BFFE3FFFFFFFFFFFFBFFFF0001EFFF07FFFFFFFE1FC3FF7E000307FFD87FFC603FFFFFE1FC04FC017FFF3F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "FFFFFFFFFFFAFFFF0001FFFF07FFFFFFFE0F81FF3F800187F7BE3FFF023FFFFFFB7C007E06BFFF3FFFFFFFFFFFE5FFFF0001FFFF07FFFFFFFE0F81FF1FC00043FF571FFFE03FFFFEFFFD103C067FFE1EFFFFFFFFFFCDFFFF0020FFFFC3FFFFFFFE0780FE0FE00021FFDF8FFFF9BFE1FFFFF8803847BFFA1EFFFFFFFFFFFBFFFF0070FFFFE3FFFFFFFE03887E0FFE00199F9FC3FC387FFFBFFFF1C03F047FF81CFFFFFFFFFFFBFFFF0047FFFFE1FFFFFFFE03F80E07FE001CBF1BE6F8017FFF8FFFEF603F737FF47E7FFFFFFFFFFBFFFF0007FFFFC0FFFFFFFF03FE0203FF00047F1A643803FFFB6FFFEF2C1FFEBFF0FE7FFFFFFFFFFBFFFF0003FFFFC07FFFFF";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init3 = "0000000000000002000203FFCBBFDF03E000040000003E0000047FB90000000000000000000000000000000000000007FE107FFFFFFFFFFFEDCFCFE0000001E003FC00FFFFCFF8000000000000000000000000000000000FFFF83FFFF3E6FFFFFFFF1FE0007FFDF001E60000007FFF8000000000000000000000000000000003F00000840061FFFFF00000381E07E000FFFFFF900080F07F00000000000000000000000000000000E000FE7FFFFFFFFFF00007FF28007FC07EE3007FFF803FF80000030000000000000000000000000000007F010FFFFF2007FF01E7E01EFF00F3F0001019E0C44FFCEFED000000000000000000000000008881C000001F23FC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init2 = "20E00000001C2003F378000031FF81F800000001800000000000000000000000C1E6FEFFFFFFFFFFFFFFFFC26E000007FFF80103E27FCFF07FFE3FC7FFFFE7FC3EFFFFFFFFFFFF3F000000442603DBFFFDFEC0000000007FFFE100F7C04FFFE17FFF8DE00000000000000000000000000000700003FFA0000010000C0018003FFDC038800001F60F0000087FFFFFFF07A00000000000000000042000001FE800000000000010000844E9FE0000005FFC00000000000FF7FFFFDF00000000000000000000000004000000000018000004067FC00000003FE1FFC00000003E0000000000FFF400000F00000000000800000000000000000010013F01FF010027FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init1 = "F030000006E00000000000000FE07FF00000000000000000000000000000000077FE3FC1C14407FFF03C000000000000000000000BEE000100000000000000000000000001003EC0F2EE41C03C0807FFFC1C000000000000000000103E0000063FF0000FFEFFFFFFFFFFFFFCFE0F9F817F6D00C0070007FFFC96000000000000000000003C0003FCFFFFFFFFFFFFFFFFFFFFFFFF904F7003FB6E07C001F081FFFFFF000000000000000000007A01CFF80004CC00000C300000000000002000103FE8039E003E07FFFFFF80000000108200000001CC01FFD3E0000002000F00002000000000000013F7F0011E000E007FFFFF800000403786C000010701003F8C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init0 = "00000C00000400000000000000A03C43F3E0001C0003A07FFFFF000008CFE3978000000C00041FD00000000000000000000000003FF01E23FDC000080004C0BFFFE600000243C0030000000000003FC000000000000000000000003FC1D86207E700000000026F9FFFF7000022418202C80000000001DD000000000001FE3FE00000000006DC1057A700000000039C3FFFF600002001000488000000000FB6600000000000040800000000000FC4C01FFF8000000001FEFFFFF780020002000638800000003FECF0000000000000000073FFFFFFF02261BFFC300001BC01FEBFFFF700060000003FFB800000003FFFF00198000000003FFFFFFFF800402F0057";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "FF8000000007E003F800000000001FFFFD87FFFFFFC00FFC00007FE00003C03FDFC50000007FFFE0FF0000000007E001FF00000000001FFFFF81FFFFFF400BFE400010460003FFFFFC8F0000007FFFC0FF00000000078001FF80000000031FFFE7E1FFFFFF8001FD80008084800078FFDA07C000007FFF10FF000000000E0001FF80000000071FFFE7D8FFFFFFC000FFD800C10B0000003FF40FA00001FFFFFFFF007000000C0000FFC0000000021FFFFFF03FFFFFE0003FF80080CE02000018860FC00001FFFFFEFF006000001C00007FC0000000021FFFFFA27FFFFFE0002FF18103BE0004000C6C0FC00000FFFFFFFF000000007C0001FE00000000021FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "FF9D3FFFFFD0000FF180CFBD000000010703B00003FFFFFFFC000000007E0000FF00000000029FFFFFFDDFFFFFE0000BFA72DF1C000000038FCBB00001FFFFFFF800000000FF80007F00000000014FFFFFFFCFFFDFE00801F93A6F9F000000038FF7E00001FFFFFFFC00000001FFC0001F00000000017FFFFFFFC0799FF80005FDC979FF80000000C7EFC000003FFFFFFC00000003FFC0001F80000000013FFFFFFFCC093FF8C003FFEB9CFEE00006009FC7E400007FFFFFFC0000000FFF60001FE00030001E6FFFFFFFF6007F7FE601FFE9DFFBE0001AD7FFC0F800007FFFFEF80000001FFFE0003FF0003000FF77FFFFFFB2007FFFD803DFFC6FFDF8001E50";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "7FF8F800001FFFFEF80000003FFFE0003FF000380000B7FFFFFFF9307FFFD8039BFE0FDF78000FE3FFF3F800003FFFFFF80000003FFFC0003FF800780000DBFFFFFFFF300FFFF61001F3DFFFFC0236E7FFF3F800003FFFFFF8000018FFFF800037FC00FC000080FFFFFFFF900FFFE60003FF0FFEFC0037C7FFF3F800003FFF3FF0000009FFFFC0003FFE00DC0001C07FFFFFFFEE8FFFFC0001FC07FFA7403FC7FFF3FC00003FFFFFF0000007FFE7C0003FFD80BC0003A01FFFFFFFFC0DFBFE0005FC07FF99C0079FFFF7FE0001BFFDFF70000007FFE7F8003FF8C0BC00005007FFFFFFFF0FCFFF80C4FFC3EFDC2006EFFFE7FEE01FFFFFFF38000003FFEFF800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "7FF8E0FC00001807FFFFFFFFE083FD8042FFC3F7F0DC00B7FFC3FFE01FFFFFFE18000003FFFFF8007FF861FC00002C07FBFFFFFFEC03FD60E1F8CFFFFE1E00A3FF83EE000FFFFFFC18018E1FFFFFF0007FF801FE00001000F7FFEFFFDA33FF41C1B003BFEF0E00F3FF87FC3C0FFFFFF93003EF7FFFFFE000FFFC00FE00007800FDFBCFFFE30DFFFC8DF010FFFBF98079EC3FFE7E3FFFFFFB7003FFFFFFFFC001FFFC00FC000078007FF7FFFBF67C7FFC0CC013FFFFDC403C201FFEFF7FFFFFFBC00FFFFFFFFFC000FFF000FC00004180FF77AFFDFC7C7FFE0EC01FCFFFFF7F1B83E7FF3E47FFFFF7001FFFFFFE7FC0005FF000FC00002180FFFFCF8F9C203FFE";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 22;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init3 = "FC040003F401FF3FF7F91000C00000FBD1860000000FFFC0FFFF000001FFFFFFFFFF0001C02E011B18000003FC01FE7FFD382000C40000F3C30E00000407FFC0437F800001FFFF3FFFFE003FE01E027F18804401CC01FF0FFF220003C4000003830800000181FFC2000000200FFFE01FFFFC001FFC0506FC48800315FF43FF7FFC220003CC000053040920000180FE82FF81E7FFFFFFC01FFFFC000FFE383A78E80003BFFB07FFFFFC0000018C000071000200000901DEE2FFFFFFFFFFFCC07FFF7C001F0F183CF9F90000FFF987FFFFFD0000000000003E0048000003017FE8A7FFFFC3FFEE60FF3878001F03B87DD99800793FFD8FFFFDDC0000000400104A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init2 = "000000000201F5E080000401FFC3F0FF3870003F00107DFF08083D7FFFFFFFF850400000040046FF000800000003E9EC00000001FFC3FFC79000181E000879E3983F00FFFFFFFFF8188000000001D01C005800000003F29F00000007FFC1EF8300003C00001C78C7983F80FFFF0FFFF998C00020B00783C4001000000001F11C0000010FF7E1800000000E00001EFD431A7F007FFF0FFF7B10C40030F00F8C180010000000013678000003CFFFE1C00000000F0000087B8408F7817FFC1FFF1E69E48018680F900C0010000000007FF0800003E7FFC3E00000000C8000047B07C9FF807FF83FFF044868001BFA3FA34A10200000000037E5980001FFFFE3F800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = "0000000000047F9309EF007FF87FFF0061D00007FEFF63E230200000000001FFB80000FFFFE3FFC00000000000007B0005C400EFF93FFF00419800037FFF63FE10200000000000E1F800007FFFF3FFEE000000000002310605C001FFF31FFF00037E00003FFC67FE300000000000007FFC00007FFFFFFFFE000000002002360003C807FFF003FF0101FF88003F7C767E2000000000000003FC00007FFFFFFFE6000000000001700001C187FFF18FFF0001FF880003F8FFFC2000000000000001FFC00030FFFFFFF780000000000170C001CB8FFFF00FFF0003FFE41801F77C202000000000000000FFC0000023FFFFFFC0000000000080C000DFBFFFE6037FC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = "01FFFB0C01FE7DD06000000000004C00FFC00000007FFFFF8000000000C0830000DFFFFFF783FFC0007FFFEE00F673C04118000001807800FFE1C000003FFFFF80000000003F83B040DFFFFFEF80FFC0001FFF9800F61F80C318000003807000FFE1C01C0007DFFF80000000001F03CF80DFFFFFFF80FFC0003BFFB8000E2680C7F800000160E300FFC0003C0001DFFF80000000000087FF9C7FFFFFFF801FF000037F640002A003CF4E00000370C780FF8000180001DFFFB000000000000FFCD80FFFFFFF800BF00000DECA0001A67F9E8C000002323F80FF8000000003E0E7F000000000009FFFE10FFFFFFFC00FFC0000FC980001C02FFF44000000EE7F00";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h30503F50305F3F5F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h303A00AA353F55FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "0003FF800120E000000081FEC03F3FFFEECFA0FF81F818020F00000033FFFFFFFFFF81E001E0000000000F800060F000000080FE803E1FDDF08FFC7FC47C08000F00000021FBFFFFFFFFFFF187E00000000007800001FE000001007F806C3FDFFBBF863E4F7E00F00F00000020F8FFFFFFFFFFFFCFF00000000002000003BF3C0001007FE0FC1FE7FDFFC7F81FFE00F80F0000003078FE3FFFFFFFFFCFF000000000000000033FFC0000047FE3F88FF9307FC7FB03FCC07B0F00000020307C0FFFFFFFFFFFF200000000000000811FFE0000007FF7F8CFFEE07FE3FF81FC407F0F00000020003C07FFFFFFFFFFFFB0180000000000000FFE00011C7FFFF81FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "A07FFFFFC8F8207E0F00000020003803FFFFFFFFFFFFFCFE7000000000030FFF04019CFFFFF01FFFC07FFFF7E4FC30160F00000020000001FFFFFFFFFFFFFFFFF807F800000FFFFA2E119FFFFBE03FFF407FFFF270BC101A0F00000020000000F3FFFE1CFFFFFFFFFE1FFFFC003FFFD82C3F8FFFF3C07FFE80FFFFFB107C30380F00000020000000007FFFD81FFFFFFFFFFFFFFFFFFFFE5FF30D4FFFE3F8FFFC80FC7F9D017CF07C0F00000000000000003FFFF807FFFFFFFFFFFFFFFFFFFD7FF5FEE7BF83FDFFF180BC3F0480BED0100F00000000000000000DFFFC0FFFFFFFFFFFFFFFFFFFC5FFFBFE101F27F9FE40803C1F03C01FF0000F00000010000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00003FFE1FFFFFFFFFFFFFE1C03FB3FFF9FFEC1F27FFF800CD740601E01FE6000F0000002000000000001FFF1FFFFFFFFFFFFFE0407F4FFFF8FFF03F03FFF8007C700000701EEA000F00000020000000000007FFFFFF87FFFFFFFFF000C09FFFF87FFE3FC33FF80030300000100E77001F00000000000000000003C3FFFE6FFFFFFFFFF0001F3FFFF87FFFBFF067FE081038400010037A800F00000000000000000031E07FFFFFFFFFFFFFF8003F3FFFF87FFF5FF0C7FF00091400E000006E000F00000000000000000021F00FFFFFFFFFFFFFFC00633FFFF87FFFAFFFDF9F80094440E8040423001F00000000000000000021F000007FFFFFFFFFFE00437FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "F87FFFF3FFB8E2E000000380000009801F00000000000000000021F000003FFFFFFFFFFFC0C13FFFF87FFFD9FF257FF0040101C12000E5C01F00000000000000000031F000003FFFFFFFFFFFF8C17FFFF87FFFAE0E1BFFFE03CD80702000D7E01F00000000000000000031F000007FFFFFFFFFFFFCC17FFFF87FFFB545AFFFCE81CF8000000043A01F00000000000000000001F00000FFFFFFFFFFFFFCC17FFFF87FFFB9E57FFFF6C4E7D000000007A01F00000000000000000001F80001FFE01FFFFFFC7C417FFFF87FFFBCC3FFFFF8C6FBDF00000087D00F80000000000000000000F8000007F87F0FFF80FC417FFFF83FFFBF6FFFFFFCC07FFF8000744FF0";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "FD0FF21E0000402CB778818178007FE3FFF838EFFE23C00F0E0FFF810000DFB1800024F980F7AFD4FD1BB01E600020447AF00E007C0077D7FFFE303FC01F8E0F8E077F810000A5F2800024C1097DE3963F933E0CFC8000366FE000007800FFCFFFF8701FC0011FFF86003FC1000087E080400763137FE1F10F1F1E5F9F484100FE0197002001FFFFE7F0FC0DC00033FFC6003F850000B3FA50598BCF006C63781C1E2F7F0B160100C000DC002001FEFFFFC0FFC7E018701FC300FF958000B1B0703F8040F03C46FC3CEE37F704784004000078000000FCFFF38FFFE7E00C7C07C300FD9D800089F190FFC010FB6C4FE17FCE77FF266C02000C0110000A00FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "0D9FCFF1F1E07E03C300F81D8000E87D31F7C004DF903F8DF7DFFFFA098000C1F481C0000C00F9FFF1BBC3F079FFFE01E300F85DC001BC30183FF8138E903E86FFFFFFFEB34708FB708000000001BBFFFBD9C1F031FFF001F1807048C009A8F3AE3FF990E330BF0FFFFFFFFC283A26FFC0C080000013FBFFFACCC07013F80000F1E06068E70DC8E66F0FF3F61E700F1FFBFFFFEC002AB3FFFF8000000003F7FFFAF7C03003F00000E1E00060E71DC9C043CFF2E612C01E77FFFFFFC8184E161FFC900000001FFFFF85B7E01883E00000F1E000203F1FF580C1C7FFD086C631FFF9BFFFC07933900FEA480200007BE7FFD379F004E180000071E000001F9FFBDF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "C1D7FDB80365E098401FF780E8A03600F83000000013FFFF9FFCD006FF8000007DE000001FBFFA6194987DFE6227BF04000FFF800D219D91741000000007DFFFF7FEF9C67F8000001DE018001FFFF27B3F087F7CC440FF14C06BFE4013A662B992001400001F9FFFFFFF59C77007C0001C2038000FFFF1F33D4C1EFA028E01428033201100C0028048C09C00003EFFFFFFFF6C07701FE2780E30180007FFF46434AF1FE806100002B050600522A38140E0002C0001BF3FFFFFFF6C03383FE0F80F98180003FFFAE66A219F89FE3608801C0F9F8679C7F9B04800640000FB7FFFFFFE6C7D383FE1FCC19C3C0081FFFDF787D89F839C3800001E0C14A3FE8FFCB8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "00003A0002FBFFFFFFFE3C7F387F81FFC1CE7E00C07FFEBC8E8E4FE4F2B80000048D8861F94FE0E000063C0003E4FFFFFFFE3E3B183F3FFFC1CE7E00E03FFFDBE46767F216200001000C9C23FA0FE1D10005600001CFFFFFFFDF3E01CC1FFFFF81E67F01F01FFFCDCDAFF0D805B81E00203A8F27BBC7A59901F7300001FFFFFFFF8F3C00EC1FFFFF81F27781F001FFE97F684CC3C45001408030DFB0F89FC7830077900003FFFFFFFFB83E00660FFFFFC1F207F1F801FF24DCE46905F1440070002E79A08C03CB718273E20007FFFFFFFFF83E01C707FFFFE0FA01FDFC00FF1D78F5ABD7C3E0049000ECAD9802C00EF1803BE10003FBFFFFFFFC1E01C187FFFF";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "FFFFFFF80A7FFFFFFFFFFE0C04007FC01981FFFE1FF603FC1FF7FC481818402EFEE1F0013F7F7DBFFFFFFFFD1BFFFFFFFFFFBF1E0420FFE3BFC03F7C1FFE00FE1FF93C30D8829E7ABFE3C007FBF7FFBFFFFFFFBC09FFFFFFFFFF3FBE0611FFFFFFC03C701FFF00FF1FFFBE320A8F9CBF24C3F01FFBFFFFFFFFDFFF9C09FFFFFFFFFF3FFE0203FFFFFFC400000FFF00FF8FFF973203C7FE3224C3FC3FFFFFFFFFFFFFFF9C0CFFFFFFFFFFFFFC0001FFFFFFC6000003FF90FFC7AF9FF307F4FE302203FFFFFFFFFF9FFFFFFE1C08FFFFFFFFFFFFFC0001FFFFFFCE000003FF00FF86038FFB00BFFC2042026FFFFFFEFF3FFFDFFC1A0AFFFFFFFFFFFFFC0001FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "FFDE000001FF9DF38C0387FD802FFE18000047FFFFFDF93FFFFFE00C0E7FFFFFFFFFFFFE0001FFFFFFCE000003FFFDF3CC03E7FCE667FFF980680FFFFFDCE07FFFFF604C68BFFFFF7FFFFFFE0001FFFFFFCF1800103FFFF1FF03F3FFF06FFEFBA1FC0FFFFF1F90FFFFF8804B022FFFFF7FFFFFFE0003FFFFFFEF1804981FFFFFFF01F3FFF86FDCFF817C07FBC00639EDFFB8804403FBFFFFFFFFFFFE0007FFFFFFFF08049C1FFFFFFF81F9FFFC67FFFD007C016080467FFBFF2080030FE27FFFF0FFFFFFC001FFFFFFFF18044C3FFFFFFFC3FCFCFF67BFF93038000001CCE77BF8200003FE00FFFFC03FFFFFC0007FFFFFFF1802463DFFFFFFFFFE3D3F637FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "F19B00100103A667C000000FF8000FFF81CFFFFFE0007FFFFFFF1842673FFFFFFFFFFE11FF007F7FDB80800000048EE58008001FFC001FFF81E7FFFFE2000FFFFFFF80C0023FFFFFFFFF3E007F0835BF9FC0000000189C780010001FFE1801FF83E7FFFFE70803FF9FFFC098023FFFFFFFFF3E003F0E313F0FE00000001350500000003FFF0E02FF03C183FFFFBC00FC1FFFE01B003FFFFFFFFE08001FFEC03F7EE0000100000044000000FFFFC0007F0380803FFFFC00001DFFE03B003FFFFFFFFE08000B7FE037F4F2000E00000000041001FFFFE0007F0780401FFFFE0000387FE03B003FE0FFFFFE0000006BF007F4D80000024E0C216F3007FE1FF8003F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "0780000FFFFFF870007FE011003F8003FFFE18000027EB0B73D8001FFFFFFFF6FF701E0000FF001F078008003FFFFFF8003FC080000000000FFE380000139FE1334E407FFFFFFFDFFFE0707FFC3F801F07800C003FFFFFFC0001818000000000003FF80000153FE1000601FFFFFFFD9FFFE1CFFFF82C040F078006001FFFFFFFF80001C000000000001FF00000C63FD0000007FEE7FFFAC0FFC63FF8E07C07070F8006001FFFFFFFFE0001C000000000000FF00001861F8800000FFF80FFF3F51E11FDBC006003090F800600C7FFFFFFFF0003C000C000000007F10003A24F0000000FFF8077F8FFF06FF8CE033031C70F00000073FFFFFFFFC003E001E00000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "F07A01FFFE00FFC435FE9DB71E600004085D09E6039040E080BD990700FBFFFFFFFC0E61C18FFFFFF07B01FF3F801FEC0FEF90FE3E0800000093CF77D8CC76100074C80F80FFFFFFFFC00270C187FFFFF078E1FF3FE00FE9093BEF743328002000A98223FB67F34001E0C3EF00EFFFFFFF83E038C3C7FFFFFC3CF1FD3FF007E6136FE5616240C00000F74E07FF9CA7C800A26FFF01F3FFFFFFCFF83863C3FFFFFE1E71FDBFF803E0B52DE573008440000066FFA90B9A69C80021353F91F3FFFFFFCC7C1073C1FFFFFE0E78FFFFF903E42B3BEB10CF00400001BB16B60DF1CE003C44B03F81F7FFFFFFEEFF18F3E07FFFFE0E1E7FFFFF81E32D5D6950D4006010";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "0499CD520E5D0E003C20923F8BFFFFFFFFE7F808F3F07FFFFF07060FFFFF80FA2FF6F1D0E02060100DE330291A9976901E204FBF0BEFFFFFFFC3E000E1FE3FFFFFC7070FFFFFC0F849FF2DC0904070000921058E0334038007207C9F03E7FFFFFFC3F060C1FE3FFFFFE1830FFFFDE0FCB1BFED4011006208190703660310C50043003D9F07FFFFFFFFC3FCF9C07C1FFFFFE1C10FFFF87C7CF17EDD1210005B00C1C727BF0B81E1886180FF7E03DFFFFFFFC7F8FFFE3C0FFFFFC1E18FFFFC7C7C497BBC7349401B0188379F3B6999C0091080FF2C07CFFFFFFFC3F007FF8E0FFFFFC0F1EFFFF87C6C787FBC735A100E409CEA5F7B6BD3C1332003BE200FCFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "FFE01801818383FFFFC071E7FFFC0E0E3E77FC68C26806C02FCA898FE133C030305BFBB00F0FFFFFFFE01C0003C1C0FFFFF039E7FF7F1E1E76FFE678E6A042586DD94FAFA07B80F022CFFF10070FFFFF7FE03E000FF8F00FF3201CE3FF3FBE1E7EBFEEFBC13860C63CACDFB7A7FFC0F81A67FC600E2FFFFF1BC010000F783C0000001E73FF1FFF0E7E3DFFFBC7D60126166C32DB06FFE3F81BBFFC800E2FFFFF00400000061E078000000E1BFF3FFF076FFC7F30C7F5115F875FEFE328FFE0F07BBFFE800E3FFFFF00000000800F81F000700799FFFDFF87C7FA7DB2E3FB207BD369F7E138DF90E07F9FBF800C1FFFFF000060100005F8FFBFFF8FC9FFF1FF87";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "DFFEFFD47BFF8053C0128BC319FF90216FFBBDC0185FFFFF04F8793800006E09FC0FFFC87FF1FFE3FFFFFFCC6BFF001BB04B37B311FF33E7FFFEBF401C5FFFFF83FFF87C004007800101FCCC3FF1FFF7FBF9FFEF89FF6D95B0176762137E33FFFFFF9FE01E9FFFFFB1FFF8F800C003FFFFC800463FF0F3FF7FF9CFFFAEFE0225B050BE861FFF7FFFFFFF5FA80CBFFFFFFFFFF8F8000000FEFFFE00063FF0FFFE3FFDDCF0F61A7CA1F1920E053FE7FFFFEFFFCFF00D7FFFFFFFFFFCE0000000000007987F1FE617FC3F95FCDADDCFAE78F1CE781279EFF7FFEFFFDFF0097FFFFFFFFFFC0004003C000001FFFF1FE607FC1FD5FCC83CF70B58FBEE0012AFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h447703034477CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "FC7FFFFFFFF9E00307FFC3FF90E12191020733F9003FF003FFFF801FDFFDC0374462FFFFFF80001FF8FFFFFC7FFBE30180FFC3F18DE3631F407101FA02BFF401BFFFEFB9FFFC6B080FC8FFFFFF80003FF0FFFFF01FFB81019C7FFFF20FFC67C1D805C0FC9B7FFE027FFF7F7B7FFF870C16963FFFFF8000EFF8FFFFE0003601019E7FFFFE0FF9E5DE5824E0B0FE3FFF1827FF3EF4FFFFFFC4696E5FFFFE00000080FF8FE000740380CC3FFFFF079CE3BC000E3408D61FFFCC07FF7F31FDFFFFE77AEE3FFFFE00000180FF9F8000E403F8603FFFFF031DE390105DC008EDDFFFDD0E7EFC41FFFBFFF397CF3FFFFF000000C0FFFE00018C07F9F1FFFFFF033CEFF8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "C062A00475AFFFF08E7F3042FFFFFFFF58E34FFFFC000180C3FFFE00039E07FCF0FFFFFF03FC60F9390A30027F9FFFF4458D20E3FFFFFFFCD0364FFFFE00781E87FFF800070F803E70FFFFFF033FB7FFF0403C0FDBDFF7FE06C5D060FFFFFFFD37851FFFFE00787783FFE0001E0FC00F10FFFFFF000207FFF0103C7997E7FFFA023686007FFFFEFD7B1FBFFFFFC0027E83DFC000FC0FC002187FFFFF001F60FFF230328937873FFC001463011FFFF9FDA0271BFFFF8080FFC3BF8007F01F60001C1FFFCF87E6927FFEF009C0654019FE001620041FFFEE3085BEC7FFFF8071FEE7FF001FE03FE0003C0FFFCF1F00099FFCFC4DF8698327FC2083900207FFEA7F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "8E8687FFFFE0787EE7FE007FC03FE03F200FFFC71FF809867C3E06CFF01F27FC6401F02087FFF0043E0B07FFFFC03FFFE7FC03FFC001C07F2007FF87000045387E1C40CF888C09EFFE8C200003FDC909FE0BC7FFFFC67FFFE7F80FE70001807F2803FF038001BF39AD3E406F888419FFFC80F00103FFC858FFEB97FFFFC1FD3FCFF03FF60000C0FC2001FF238006B0C8090EDB116FF403FFFE03F80058BFC078EFEB03FFFFC0FFDF8FF07FF80018C0F820027F43807C186402CD9C03FCFB01FFFA43F880663FB8C0FF4E61FFFE40ED9F6FFFFFF80018F8FC30073F438FFFACF98586BD08FFCF007F3B003C1023DFF1C4DF97E11FE0007FBFB7FFFFFC0010F8F8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "70071F03862045EB0307BF381082627FBD003C080F23FFF0CF23C01FE0001FFED7FFFFFC000278F078079E0380001000040707301273029F1E07300001E1FFADEF7BD1FFF0001FFDD7FE71E0000770E07C07FE018000FFEF0881D792254B00BE3E4FFC4010F1FF4D8C47C3C3F0000FFAAFFC10800047E060FE03FF0180008FFF0285F3101CF17803720FEF6004067F8A13200181C0001FFD4FFC00040183C079FE03FF030000FBE3800A000409827703F33FEC000023BFD4DC1E010080003FFF3FF0000E03C3C07CFE4FFF030000C24E0A8850020383F781F13FE030000080FDA2E600C1B8017FFBFFE01F8F7E63C03E5E0FFF0301006E7C0200307063DFBF91";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init3 = "DEFFFFFFFFFFFFFDFFFDFC00344020FC1FFFFB7FFDFFC1FC00047FB9000001807BF00616468F80000000460397C3FFF801EF8001000000001230301FFFFFFE1FE3DFFF001FCFF80060C000000FFF800000014881FF3FFFF00007C0000C1900000000E01FFF80020FE1D9D9B006C1FF80E00000119FF27C1F002231FFFF8FFFFC0FFFFF7BFF9E00000FFE0FC7E1F81FFCF83981EFED4F107F7FFD8017A00047FF9FFE7FFFFFFFFFFF1FDF0180000000000FEE7800D7DF803C4123007FE9674EE804680300000030FCE0600080CC13FFFFFFFF80FEF00000DFF800FE181FE100F8CCF07910195F3BCFFCEFED00000000060000000000001FFF777E3FFFFFE0DC03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init2 = "DF1FFFFFFBE3DFE30D68000031D847F9878011FE7FFF0F0F3C11FFFFFF8FF7FF3E190100000000800000003D91FFFC0721E04103E25E39F08001C139BD101803C1000000020000CCFDBFFFBBD9FC240002013FFFF83E707C3F6144F7C04FD813403F8DE000DC0003FE3D8CF3FDFFFFFFFFFF8FFFFC005FFFFFEFFFF3B024183F3DC038801021E9028027F7800003FF07A1000000000001C0FFFBD83BFFE017FFBC187FE1062FF80845E9FE28017E4418FFE0000FFFF0080003DF00700019FC01FE0FFFFFFE7FFBFFFFFFFFE01830000446CEC000007DACFE2F3C0007FFC1C001FFFFFF007407D80EFC1DFFFFFFF600FFFFFFE01F803FC01180211DFD010BE600";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init1 = "F42F607FF91FFF9900020003F0E07F8DDDDEFFFFFFFC001FCB733799807FF007177C3E3E4157F700F073F007FFFFFFF303FFFFFFF411FE0E8000001F800CFFB2190610800170395E82AE363FDC1B65C1FC5BE00007FFFFF3A3FFFFEFC1C007F9C00FFFF0010028000000000301EF6FBD7F6DFF3FFB06D7C1FC95E80393FFFFEF9BFFFFFFC380FC030000000000000000000000006FAF76FBFD6DF83FFE7441C05FFEEE09FFFFFFFFFFFFFFFF85C23107FFFB33FFFFF3CFFFFFFFFFC000586F68DBEFFC61FFCCF7800F9C7E5FFFFFEF7DFFFFFFFE33FE01AC1FFFFFFDFFF0FFFFDFFFFE81103D7FEB97EFFEE1FFF260500F887CFFFFBFC8793FFFFEF8FEFE41F4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init0 = "FFFFF3FFFFFBFFFFFFFF9801809FC3BA73FFFFE3FFFCA8780F80FE7FF7301C687FFFFFF3FFCB78B6FFFFFFFFFFFFFFFE019800003FCBE1D23D3FFFB7FFFB00B80ED9FFFFFDBC3FFCFFFFFFFFFFFFF4DFFFFFFC5FFFFFFFFFFFF8003FC1E49DF027FFFF0DFFFDAF9C0FE8FFFFDDBE7DFD37FFFFFFFFFEDFD7FFFFFFFFFE01C01FFFFFFF0006E3EFB466FFFE03FFFC6C3C04A9FFFFDFFEFFFB77FFFFFFFEF1B26F0F3FC7FFFFFBF7FFFFFF0701881B3FDC187FFC03FFFE0BFE40287FFDFFFDFFF9C77FFFFFFDC0609F000000000004000073FFFFC20FFD9E7003CFFE0E43FE02A04028FFF9FFFFFFC0047FFFFFFFC087150198000000003FFFFE0007FFBFF0FFBA";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 21;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = "F33BFFFC0BFEC7018806EFBF3FFFFF042E79FFFFFFF00C45FFFF000001FFFBF03C00FFFE3FD1FE95DFCFFFFC03FF821F02C7DB7F3BFFFF0C3CF1FFFFFBF81867437F800001DC3F31F801FFC11C11FDC31F70BBFE33FE26CF80DDFFECBBFFFFFC7CF7FFFFFE7E1365000000200F0E6018F003FFE1E3F2F988477FFCEA00BC68BF83DDFFFCB3FFFFACFBF6DFFFFE43730DFF81E7FFFC0FD81C2003FFF001CFC568EFFFFC4004F8006E23FFFFFE73FFFF8EFFFDFFFFF682D5ED00FFFE00003CDC7C0083FFE0F0EFC23DD6FFFF000678B00402FFFFFFFFFFFFC1FFB7FFFFFC876CE75800003C006E6CFEC787FFE0FC4F812997FF86C00270F06223FFFFFFFBFFEFB1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = "FFFFFFFFFD8FD5C97FFFFBFE0043F080C78FFFC0FFE780F907F7C2A10000B007AFBF3FFFFBFFB900FFF7FFFFFFCC8C2CFFFFFFFE00CBCFB86FFFE7E1F8DB85A297C0FF003000E007E77FBFFFFFFE2E23F7A7FFFFFFDCB750FFFFFFF801CD107CFFFFC3FFF0A5841697C07F0000F0C006673FFFDF4FF87C3AFFEFFFFFFFDE1B43FFFFFEF009E47FFFFFFFF1FFC02E08C3158EFFA020F30084EF3BFFCF0FF1F497FFEFFFFFFFBED057FFFFFC3001E03FFFFFFFF0FF03208F8427167EA243E278E1961B7FE797F0700AFFEFFFFFFFBF93BF7FFFFC1800C21FFFFFC3F37E0FCC8307D61C6F9007C070FBB797FFE405C04B48EFDFFFFFFFFFCB9A67FFFE00106207FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "FF013FFE3FC385932E28C780878000FF9E2FFFF80100A0A38BDFFFFFFFFFFE0F47FFFF003862303FFF003FFF7FE583001243072006C000FFBE67FFFC8011A3CF6BDFFFFFFFFFFF2107FFFF8078327B91FF007FFFFFF6CD667E5C06BC0CE000FFFC85FFFFC013A5854FFFFFFFFFFFFF8103FFFF80783FFB81FF007FFFDFFCCE606A5BC86C0FFC10FEFE0077FFC083F4015FFFFFFFFFFFFFFC03FFFF80001FFF99FF006FDFFFFF89F01DDE78F80E7010FFFE0077DFFC074003DFFFFFFFFFFFFFFE003FFFCF0005FFC87FF0071FFFFA893F9DC473F40FF000FFFC001BE7FE08E25F5FFFFFFFFFFFFFFFA03FFFFFDC00FFE03FF0038FCFF9FB2FFCD041E619FE803F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "FE0804F3EE0DB3AE9FFFFFFFFFFFB3FFF83FFFFFFF807FF07FE003CE4F3E3CFAFCD187E9087C803FFF800011FFC58D9ABEE7FFFFFE7F87FFF81E3FFFFFC07FF07FE00FEC61C03C4FBCD007FF107F003FFFE0886FFF05FB653CF7FFFFFC7F8FFFF81E3FE3FFF8DFF87FE00FFC60E17C307FD019F6007F083FFFC40057FFF1D00B3817FFFFFE9F1CFFFC3FFFC3FFFEDFFC7FFC0FFF70FF28006370639C007FE30FFFFC869BFFFDD6FC30C1FFFFFC8F387FFC7FFFE7FFFEDFFF4FFF87FF30FEF04327887638007FF40FFFFF2135FFFEA64E610FFFFFFDCDC07FFC7FFFFFFFFDE0E70FFF83FF30FEE0C01E8FFDFC803FF003FFFF0367F7FEDDAC3047FFFFFF1180FF";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h4403770344CF77CF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h40407F40407F7F7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init3 = "210000000780C1FDFFFDFC01B44E20FC19C40A9E02FFC1F3FFF473A933DC005FA40FF9E9B9707FFFFFFFB9FC683C00F801EF83FEC00131E012B0301F800FFE18DBABC30E61FFF9FFDF365805F0137FFFFFFEB77E00D810900017CC360C190FF88018E01FDF8602081D132607B9A60F9C5FF80FEE600D83E0FFDDCE000070111C0F9C9D7BF39E031F8101F0C661F81FFB9F47FC613293607FC04261E85FFFB800600180000001F90F1F271180DFFF0007C81180F0D42F903A7D438514171891581B97830047FF0F031F9FFF7F33EC0007F06380FEF00F00DFF8E0FE9B1E6110E4E55306961A982A8E1CE9ED084FFF1F89FFFFFFFFFFFFE000777E3DFFFDE0DC03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init2 = "DF1FA40FF423DE13E97D79E62183FA8E7B7C2F827CB0F3FCC3AE0020027008003E191D2685BF7B6FC020143591FFE302DEDEB543EABD36F6300152BE42EC1A6389003BFFFD7FC0D3F27BC0BBD9FC248102793CFC27D9887B47E182F7D94F20CF60418DE67F23FFE49DC2730C0200013F600EA818FC005F3D33E838324FE3E724FF713C00A1D9FF151FD8778CEFFC7F07AEE07FFDFD9FFE3F004A97C40060177843E787DEF9E007E856CD76D7E288C0636E1FFFF006118802E1971C8FFFEE03DEF8710100798C3BFF7E000193D81FF007B76103F40B8E7B52D4A3FFF8FFD93F9E00009F079439A7C903223265FFF53F0080001FE07FF83E16411E298301F5A585";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init1 = "309C9F80F93A0066FFFDFFFC7760796A223900183FFBDDE0348CC8667E38CF8A1732E1FE814404EF3EEA0FF80660000CFC00021FF45185967FEC2FC07DF34C4DE6F9EF7FC13F35E5706A2AF3042A9A0E0D1E1FFFF800000C5C00076FDD2BF83AC00FFFB7C53FD7873DFFFF1301E6D09FC96EEFBF097F2FCE1CD057FC6C00001064007DFFDB7F4D221C000800F27FFC000003E0006FBC197F5F58F81F82F87DC1A7EC51F60000C9C300007BFFE53CF3D5FFFB33FF0073CF19F20F803FFC4213A8CC4CBC41E2538371F46E41A00C77EF51400077F633F3020D1FFDFDFDFFF0FFFFDFFF817EEF6BB5AF37790EE1E3801028F44503009CBFC979000026F8FEE58A50";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init0 = "FFE033EFFFFBFFE63800643E78D0C2B7B35FFF637DCDBC4450428180F7301D6876003FF3FF32AC2000007E03C03E0D81FE67FE003F44E04059BFFE54FF435AB411598000FDBC3FFDFE043EFDE60DD8C8000003A081FE3DF00007FF3FCDB31DF067BFF8F2FFF58FC110488001D5BE7D7D05F83EFBCC324A2B03BE004F6E01C01FBFE000C1E6D1ED9047FFF1FCFFD1E49B1A5D800B9FFEF7FB77FE21E63D7093C7F0C03800003BF7C00000F8E247DBB7C2007FF3CDFEEB87A906DE5006FFF5E5F9C77FC1EEBA1E8A409C000433FC3BFDC073FFF83DEFDD927C09E7F1F243F2FA7FA15A9002FEFF00C0147FE67CF93570BA01980001F0003FF001DF87E0B040E98D";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "727C3FE00002278297C03C006F1FC26EEA52CD069E2D109BF8F3801F201C1F28913699E10F88801F04F03FC3800DE4C178E03C0E721D50E0A064FA75FDAC1469B00FEFB9000596F5AA7FF1E727B3443F0CFDFF8FE00D86C16360008DF07C682EBAD83F0364FC063A7F497D7B0007870050E23377C78C1CEF04F7FF9FFFC23EC1616001C1F01928A1AB60BF4F01BE071427A53EF40B00C04A0EB657FFFA0F38607EF78F1FFF90FC7CB32301C0F864AD40EE0D0BF729DE07D247BB5F17810401E7CF8D3EFFFE0383C17EE39C7FFF6DFC045C3781C0FCE26C6BEE5D5F17129F8BD2CE3AFC51C04900F3D5A4B9FFFF080FE0BCE1FDFFFE15C805E9FFC0E0FCC38007";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "3B73B79BAAEC99F76E793002C07D807E2A0EC0FFFC01FE6C33C1D1FFFCA64802E8FFE0E0FC044F4CC2801FFDB9D7FF14858D60EBC07B000727B0EDFFFE0F87E1678007FFF9318FC16CFFF0E0FCC2B8003DAA6FF045FF759FE6C5B160C06240028202FF9FFE0F868862001FFFE231C7F0CEDEF070FFFD880C0966FA58EA87BEEA2236A6246005510258CA7F7FFFCBF58173203FFF0C33C7FDD66F6270FFE3DF160DC9B949EEF73FEC364463051007795E83FE9BFFFF8F7F1E33407FF830E367CFD21F0148786A1484212B08087A0019DE569622041806E587BA7987FFFF9F8E1E9600FFE3E1C0E3FFB24F83CCE73C0A6003225DD356FC273C3B5B90020404C0B0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "317417FFFFE2879E9401FF9FC1C027C09C6F83F4E3E79A79934D16DE7DE2A7BC4DC1F020860661EF4D02E7FFFFCFC03FD403FC3FC07E478080E78394FFFD2687913BB305830289EFFF6C29CB03064BFA270627FFFFC98060D407F0E700020F8088E3E3027FFE5740D291BF6EE36819FDF940FCE103023B6DC01E6FFFFFC60300AE0FC3F658034F03B0C1FB2A7FFAAF97F6F12495180E42FF7EEBF8305AB005BF5C12F3FFFFC707A86E0F87F8FC1B4707B0027F5A7F9D34ABDD1263CFAD30E1FFBA9BF908663874CD4EA595FFFE4F1D6D4E001FF87E1B3B0228073F5A70383F121A9952F41E8EF4733B5C3CD0ABDC3AE2397E911FE0038E4F66007FFC1BD71B06";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "68071F0A79DFDA109C8820761CF9DE77BD60BD684F20071B78FB201FE001E40E8403FFFC11FD9B0C66079E027FFFCA3B1748ECCAC338EA9B1A67301841E80142507435FFF002660880FE71E039F891184307FE017FFF0E575A7C01ED21C69ABE3FCFFC5C76F1D0D0733403C3F002741A79FC90843BB86198C1E3FF017FFF03C13276346FDCF28603720FEF14E50E7D66DAFF8181C01FE40A61FDC71A3E6C4085F9E3FF02FFFFA41DE9ED0654898878BBF73DAC10F023BFA913910100801FC03DA3F1FFB17DBCC082F9AFFF42FFFF363151BE5D8283804A19F13CE3124CCA80B69FE570C1B80E8215C1E0E476825CC0C15DEFFD62FEFFF2431DA62D746BDE396D";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h041526378C9DAEBF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "0003FF80FED7100801CD61813FC30371E943A0FC71F018038F3FF03E34E180000C007E1FFE1FFFFC00000F80F3930F00018F60C17FD2409A90B27C66254008008F3FF01E267410000400000E781FFFFF80000780F1E201BC000ED8407F8D307C084C7A21AF7100F08F3FF00C27273C0000000000300FFFFFE0000200E1F444C0101A90581F1D1839BCC43BE7FE11E0F88F3FF07E378439C0001FBF00300FFFFFFC03C00063FCCE06303F85701C188C1830B039F4C203387B8F3FF0FC27CE931000FFFF87000DFFFFFC03E000437EE67C30F780700878CE0264881CF84582B87F8F3FE1FF27FEC30800FFFFFF80004FE7FC07F80003FFF67C60FEDC7003FA1E04";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "FF81F0E42AF6587E8F3FE1FF27FFC70480FFFFFFFF0003018E1FFFC00FFCF066747E5CF007F31E039F80F80816FB08168F3FE1FF27FDFF0601FFFFFFFFF0003807F807FFFFF000091E2E5FFC1BEFBE07DF807C0D8B5BEF1A8F3FE3FF21FDFF870C71FE1CFFF9F0FB81E00003FFCE00EBD8D66FFC33C478FE27000804E901CE388F3FE1FF207FFFC7F180FFD81FFBFFFFF0000700003FFAE0E933AFFEE3F8F1FD8F038062F8E70C7C8F7FE3FF000DFF83F0407FF807FFFFFFFF3FFFFFDDFFFF0FFE0E57BF83EDC7F09F5340FB7D276E108F7FFFFF0001FF83F0727FFC0FFFFFFFFFFFFFFFFFFFC83FF3FD181F2789CE41A3C3E0FC2CC66E408F7FFFFF9000FFC1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "F87FDFFE1FFFFFFFFFFFFFE1C03FD4FFF5FC1B1F27FF08004E8BF9E650C768008F7FE7FFA000FF03F87F27FF1FFFFFFFFFFFFFE0407FF3FFF4FFCD3F03FF080DBDAE6FE788D2ED008F7FE7FFA0007E07FE3E09FFFFFF87FFFFFFFFF000C1AFFFF47FE0BFC33E191D41CF20FFEFCE74809F3FE3FF80007C07F83E04C3FFFE6FFFFFFFFFF000205FFFF47FF0BCF4670E1463C7580FEFDB79508F3FE7FF00002007DC7E32607FFFFFFFFFFFFFF800DD5FFFF47FF8DCF0C40F1C5AAB8CEC3FC06FD08F3FE7FF00000007EFFC22738FFFFFFFFFFFFFFC01A35FFFF47FFE6FFFDF998EC0DBA0E83BF422F01F3FE3FF00000007AFB82671F0007FFFFFFFFFFE01C31FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "F47FFF53FFB99A2209127381FDF9E9F81F3FC3FF000000078FFC2670FE003FFFFFFFFFFFC1415FFFF47FFFCDFD238DF1080169C2DC9D15F81F3FC3FF0000000207603670FC003FFFFFFFFFFC79411FFFF47FFF940E35FF5F87FDA473DCDC276C1F3F83FF0000000007F0367018007FFFFFFFFE001D413FFFF47FFFBB44BFFFEB6EDE00001FCCBAB41F1F03FF0000000007F006300000FE0007F800000D411FFFF47FFFBCE3BFFFE73BE650181E0C57B81F1F03FF0000000003D806380001FF1DE7F800038DC11FFFF47FFFBE11FFFFF4396A5F1E7E0C87488F8F01FE0000000001BF0738200007C78F0F807F0CC11FFFF43FFFBE77FFFFFF3FE63F87F47A4FF8";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "FD0EF21E037F4735B687418178578F9583F848D33E3CDFF08DEFFAF1FFFF77AEBFA108F594F65F02CD1AB01E617707A8AAE8CE407C1F977B83FED7A1C0D091F04DF77FB5FFFFFD6D3F3834E5697E13813F933E0CFD78FF48AF180000787F7FF781D8B7D0DC012E0065F03FDFFFFF679D07B994E313703CCE091FFA5F93361A9F39BD971020FE3F3F98717C8A5E00D3FC37E03FBBFFFF3BC6DBA63A9D00E7DF179C1CED670A71208D3FFEDC4021FE777FF0CF73C46F18B01E3280FFAB7FFF61B89FC37373702624E9ACEDBC6B0DFBDFEA7BB07A0001FF6CFF0AB000262FECBC063A86FDA37FFF59C27D03B07B7B52C0197FD87427232FE5EFF2C510000AFF4DFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "28AF3031F61B8E033A8EF8217FFF7342D60BFA37AF63206DF6D7F408933C673E6B71C0000DFF69FF0B8BBC107A003E019ADFF8433FFE2C3E69D0862BD1620D46FC07008E4B3F29048B70080023FEB5FFF169A230320FF0018D7F70563FF638C2AA40066E3CDEA48FE000039DC4B126003F20830033EDEBFFF654239014380000CD1E607698F208D673302C291FEC0C9F84000BAF98FCD0199060008081FDEBFF023BA1D1C5F10FF8DD18006ED8E209BE5D702519D1BB1D74000011DB29DED93BD34A64F0E3E0C3FFB74191E965E1FFFCCD10002F22E02D70D608702F55A089F129BF1CD8854EB99015B43DF07F85C7FF6E82E80D1E83FFFE6D10818F02601713";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "00307A57F298DC99613FC7933560ECE7450CBFF8EFEC37FF601DDC03008FFFFE6310800302401641956FB304DA1558FBC42EEF8189A25CEA8B0FFDF86FF8EFFF881E75C8BFBFFFFE1BD19800500008F76F9BB88E11F980A80871BE4011F990F66DCDEBFF3FE0FFFF801FDDC9B0383FFE1A39B800480062EB8304ED45FABCFD3C817E20111D7FFB6FB50C63FFBFC2FFFFE00F2A0933E01D86C9ADDA00240071B5A4A12657770F30E2703FCF856D3C70671FEED3CEBE47FFFFE00F2B7D5BC01F07EF579A003A0CFB504A37A675ED2815039C872B7679F8662FB7779BFEFF0B7FFFA1C62B8259C01E03315B3C029DCFFD6C43C92F7F9A6608C71E1664D3F93112D7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "7F7FC5FFFD1A7FFF83E67F8059807E0039AD7E0EDC6FFE777B2853DAFE270BD3C4A7DC71FA501C8CAFB9C3FBFC04FFFF03FE5DC529C0C0003DAF7E38AE3F1CBE170578CD093C70857036B383FB801421C7FA9FF9FE0EFFFF0FDF590ED4E000007D957F01B79F0C63B38E15E06386DE08D19306BFBCE955D14608C879FE71FFFF0F8F5B87246000007DC97781F1E11C3F686FDC38D07E82C158534764FD82371F07886C43FD87FFFF0FB85DCFAA7000003DE907F1F9F19CCF5ABC317EFD3231F0D8ED67F889CD2AED858C1D03F801FFFF07F81D1E49787C001CF111FDCC78F8EA9F80E0C83505F494DF0D29F63681EE8F8FC41E8FFC05FFFF03FDAD0ECEB8FC00";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "0E73BD07E636F83BB52BF232A5CD4A0577DAE689FFA75B1F874266D8FF05FFFFA1FDD566CEB0FE000F76FD013787181397E88F670C749680CF3A1A402FCC5B6F038B37F07F01FFFF31C3FD714698FF800F761D013FE70C10897C6FAE3954E61581A6BCDB28A7C03C0E1F3C10FF57FFFF019C1F3945C87FF003338D823F1706192AF6649FF5BE26492369FEB30D244C74BF5D9000FE07FFFF81D3C7B8A5CC3FF001996D82BF08039E9E6769807C5BB8C663DC00DAB17E06363FDECAC26E0FFFFF80D47393B4C61FF981C976C0E3C923D992F3BD76F43FA9FCC205359D3393B8F643BB4EC77E0BFFFFA076F0DB14E383FFC1ED997860E7B9DDD89243669267946B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "85F94FEDF7E3356343DF6DD27413FFFFE3E987CB34F081FFC0E4858800E098C54A6973A4372B9D2BCCAE4EFF50A643DBA1DFB048F42FFFFFFFCC1FF1667EC1FFC036F488006040C74C60FF37BF5E8F6EE07CC85C1CFD728F78DB8360FC3FFFFFFFCC0F9D463EC1FE0011728C002220C3FFA80FEE2D2F1DF5F2A6C7A5009AB70F3DF7C260F8E7FFFFFFDCF326419C60FE001939E80007BC7B42FD2E9CD90EA4F12250EE1E14BF1017965F0085FCD7FFFFFFC87700FE4470F0003D99680003847B9AA847F6344CE4F0F9DE27B0FE78B3F6ED7F00D318EFFFFFFFCC0CF801B23000003CC9180007846BBB404794CB53B1BD4DC37C64F01332CC9CF451DF11FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "FFEFE60E668D9C00003C69D40003F209CCBA1CAFFC69293FDE2767DE67B133CFC7A13447333FFFFFFFE7E3078CC2C700000E35D40080E219947384F7E6906DA63C55053E27387B0FD530E0EB3B3FFFFF7FE0C100103B31F00CDF12DA00C042199E298A644C12AF384D0A2F8A2B243B01E59A47981217FFFF1BC1EE383098C43FFFFF196B00E0010D868B913C586B1EDCEA8B22338B485405E47DC778361FFFFF004FE07819EE3987F58C0D9300C0016493CA01455BC8BAA04FA61101BF0C17CF844DA548366FFFFF9F1FF07C8FF186F000700451800200A43845819B67FBD1843F337622BB286B1F8267F8783C4FFFFFFFFF9C2C1B1A690FBE0F8C25C00E0084";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "2038DE74FFF99CAC383C3CA886186BDED21BDA28283FFFFFFB0785447C0F96F603F0F82E600E0062003EF85C3DFFD7A44FDC21288E32CC18477EDCB72CFFFFFF7C000482E05E7B80511E033B200E00378407F86F72FC80EA6CC9B61DAC81CE00F7FBFC1BE63FFFFF4E000537C0DC147EFDC9FFB5300F0C0F60074870A7BD191A7EB4AC49A00081499F792456F5DFFFFF000007270008030100064065B80F0006200A7C01F8AE78BE24C88A9AC018033BAF73340FF4BFFFFF0003231F1F1001FFFFF9987C1819E80430603F9A9FD5D7F7AF38786D06100F9BEB73A60FB3FFFFFF000003FFFB803C18C20EFF849019F80418211FB9E130F463D515FDED500867FF";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 20;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "F303D01491FFFFFF000001F3FB007FC8198206019009FC041002CF4B2925701512B60F9EC0806DAEE64094010AFFFFFFE00040E1FB20FF63BFC1C0839001FF06106C2530C99A39BF46183E08044ABBA96600844010FFFFFFF800C041F991EC3FFFC0438F1000FF031877EF3A121E174ADF7C0EA004863078EDA88063C4FFFFFFFC00CF01FDC3C03E7FC47FFE0F00FF0188FB873A894AB1C99B3C63D000116098918D3060317FFFFFFE000E03FFE180007FC61C7A03C06F00C5AF9EFF7878A1C6CDB6007000080161B31E61E2157FFFFFFC381C03FFF18000F6CE000003C0FF0036038A6B1F2323D5250D919020710084333843E5B3FFFFFFF87E1803FFF18000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "F05E000009E0620C0C0380058FB431E59501B9061842468C98881FF3F33FFFFFFBFE3001F0E18000E04E000183E0020C4C33E404E9D990063068F0C410231F3811089DB397AFFFFF7FFC0601E001800000CF1801D020000E7F33D003F751914415DDF0D100E06F0080077CB4FDDBFFFF7FFC0201E003E00000EF1805581F00000739D380FBC0BB003D7CF8043FF9C6128047502BFC02FFFFC0F81101F007F00000FF08057C1F2000019999C30CCC0002FC7C7E9B70B9810480DB5174F01DFFFF8F003B803F81F00000FF1805AC3FF80000C3DCC18F485C06CFB83FFBE213188407D191FC01C1DFFF3843FFC03F80780031FF1812A63DFC00007FFE3E4F1C8800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "0E1B1E0B02BC59983E2080F0060047FF71D3FFC01FCC7FC079FF185A973FFE000077FE12836F808024609921127B751A68098EE0020003FF71E901C01DDE0FE1FFFF80FCF23FFF0000013E014969DA406038436C0267638788100E6239180DFF73E8000018F703FF9FFFC0A4F23FFF0000033E61F80E1EC0F01CCE88E7ECAFAF000003CFE28E06FFF3CE7C00004300FC1FFFE027603FFF81E0020873DCFED780811FCCCEF7FEFEBA4000333FC33800FFE38F7FC00003F0001DFFE047003FFFF7F806083FEB7FE34A0B0DF031E64078EE04103E77801C01BFC787A7E00001FFFC387FE0C7003FE0FFFC06001F70CBF0784B27F2380A4E0C216F3079F61E27007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "C787E7F00010078E007FE3ED003F8003FFC61A3F39A7EB048C27E35FFFFFFFF6FF706673FCDC803FC78FE81FC0180007E03FC378000006000FE63B3B89939FEECCB1A644001FFFDFFBE193830320600F878FFC7FC7FC0003FE01827000000FE0803FFF33C1D13FE6B7F9D9000001FC1F9FE6D200C62BC41F879FF67CEFFF78000700063000000FE1C01F9707E72C2FD185FFD481180038AECFDACFE75C4387038FBFF67C27FFF00001C01E3001FFFFE1000F9207FE7DDF8985BE6F007F0215E81E72BDB3F85F83098FBFF67EC9FFE00000FFFC39FF3FFFE00007F101FC5DAF0003BCEF807F8A89E328A1F8C99B2831C78F3FF07E75FFC0000C3FFC1FFE1FFFF0";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h40434C4F70737C7F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h012305AFCDEF05AF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "8963F8DC780BCF736D303C006F5F6C26335D4CE7E9526126C70D0A17A0246258DEC2E61EFB957E1FE6EFCFB3B0000CB0049C3DCE725CA6208440FE0508D3E0D52FF302ACF01995E4512A4E18DB88AA8F8AC2074FE01E9AA3621E014DF180707F5D71FF1B6643FADE78B732797808C77F10DB2C8A39CAEB2F86C8FC5FFFD242BF0DDF0601F1E2A220D0BFDF5741A1F008E65A2884969E3FDBB19C4A040438D090FC898C9FFFAD107A029C8686F96C740A8168CBB768D5F8488D4569B96593F20751DC2108027D6C3DCC9D9A7F3F228416522842A7FCE597486BD326A75C8C7412AC549DE727B0B160F9ABD64E07379CDF229E01F002A0B87FCDE02747FCC570D4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "45BA466BDAE3661B5A57B142A19B100808BF5F44041E3C52AB322DD01DC8B039DEB81552FC1A7FB2C413231DA0D849F6FDC9AAE7A004C010A91372000E1384215647E7C01B56B7C1DA982F18FCC65C820EB62EF1FC88826A47DFB2E3B1C53030014E586B9E1A81E87187DE40E4D6483699A90F88FFFA48126BEF0D19DDD0CD13BF3E87DBF09AAF7B1CE536807C55B9946A27B80314D4C805E5509DBCFFE647285901D30F29E72614CC95F7390219A83A79F41A81F0B17F21AA4E7839D36D683139C0FE8678A1852BCFDDBB605B37D920EBF26914D629D886AA21A703F3A1AB234D1CD1EC2ED72C3F21A07C7AE9422A60CFCD233E70C0FAC1C663BBDA800B2BA5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "DD4CE7064BED0FAFC77DC7A85E44E8C033987C42EC1549EB62006B2A4AA0FC4676D5FDAA0D177E9CFEF0960E67D7DE4083FA1CDCDD9EC8BEB3477DAEFFC3FC47A0F78EF8047F2182F6442084B6810770192B9E0BF7D1843E83F6F325307CB0BCF9439D1B7F00C34F52C86621573A5CF21420F9DF7EE19E4F3CCC660B3DDAFA0E39EDC4F6A465D1734121C5337F1F892DC6392476482A09788316CF494E8985D1D20FBF92FDC9DBC4C98F99F90B99097611E261417FACDCD6ED2AE781CCB880C6623FDB54E22770D2A1B789F93E501562198063F991DD7D7383E731457045FAEF632D7E98EC75680E2FA2B99760DB1843E4D54D1C61F9875121C38FFCE41B6975";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "5FF5111759D08651E56D4C0146B3AFF8AD4DB08AAF3A5A4312B5821BE1C782B43BFCBFFC6AC5896B15F490BF7E001BF8EAC1EAB733324F876785B024A5F50A3F2F6B59FFF1658815370271E046F8B2173AF478C47F807591314ABE6CFC8EBDE8EA787C5890DF2F77330E3BC3F0BDBB853E75568845A820D6BC1219CC7F0CA9A96F8EA8A31739B6BBD28025ABB6C742B851F1C981C0A30BF66EFC28685254D1A705F311CFFF9C01FCE101B9CF61066983BA7ACC8A4CBAF45941E0DD409823DFCEFCF2CE54BCC5591875BF002BFFB01C7745BB1706EA20FD78643B90A432749A73D90088D1B8528DE2BE236A7890455D4451FF821BFED31DF97F181871CF0CD6EB";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init3 = "21003F2678653EFDFFE51D8E3451A0FC17E2F3A1224FC10A78784C914DAE1E27D74E09A9B95C7FF20008B979683CD10C01EFBC32B6EECE181374307E7FDFFE1763F22551EE4FFBDE3F2C276A11EA7BF9E03EB77A30F06971F02C7049FC1970FF4FA6C9DFEFD9023D93E8A1487B0A7FB249C5F226600DC6E2C1DDCE003871EEEC8A634B7A4C926CE24A81F74D81F81E22FC334A7F9975905DBD8B9E285C7FBBD06001A0FFFC0606D71EA321BD20F1F069EFD1896CD73F8821382E52EFD030C501A3954323BA60C1031298237F33EC1D8B8F9D80F231D238DE2B1087589C8164D6AA2C003FC5B7138CA0E6ED77B200FF39643C027FFDFFE7FF55722A6123205C02";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init2 = "53105BC344025D9A210CA6ACB4C5AF921C636A24674B90B0C2E61FDF3D7029807C0D69597811855039DFE829D4003AD450DFABB96241443F60348822C2AB399E5149C5B8258663F2CA446C3ED9FD2542B2B13B03D7C5BC4E92E3AAC1F87C7412B2D28D6999237E984BC2730DC20C1EC0979584E5143C5EC2CCFCC4D143C7E4B657EC1AAF4E3F3397A3D9B4931044B346A2F39E3A82687EA3FC995FD4E0A056B443E7E3BAE14F070A5AA8BF121DF75FA6DD0C01D1080809FD5C512B8C0CE68BA2F49EFEFF8582DA60990C424C38430A4D05B6948BC7569D97DF7FE3F91E61886E103F633B9440A6BDF88ACD1A6F74991F7E2C1FA47C44BB1992CBDF5E8D54199B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init1 = "FF4A938769540866FFFD073DF0EF764723A97F675807AAA0B48CC86671B36850FFCAC7B3814F81D340A00FF848DA000CFC039DE6D4C150627D92502842E0934DE2F92F5FB96BBF4F89DF482CCF1CE7023B641FCFF800003C5C037AAF49943E45F989385DE946557AF28582EF81DDFC05A1D89160DD2060B061DC37FC6C002D71E40F8A796FFE3267E37FF7E10D82021F3FF410FC6E04780B3E3F48A67C1C09AFB848F1F6013B2604600594C2943DB2CBFC7B30E0FDB3CEE66DF26C2F034090F8FCD14DE01D8EA1CB9AE301A0F1888AECE00188AEF088F2E518FA82053CF0FFE7DC00794EE8626A4ED49EF2CC1C7031074886E3086BA4F8989B83DA0CFE921661";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init0 = "AB9CD21301FB885847FF63DE46851226E490008E82377B56ABC1898D95607C2FC8A7C31072B8C5FBFB1FBCECE7C1F261FA641999BEF42574B180014700BBD4BFE1F8480F0DBCBFA6E5EBC77AD8FA59C6603F73A76601C20E038478B8C16199257AD8069B040EE79AE040E82A1DFA748F3607C124334503B46D41E7B09601C010401E04BE96E8AB8D6119CD81382C7420E35BF01247CA28DB64C1DE9BCB025D60F0C03820FFCBF4B00100F8942FF90F9038508E36BD153CD03D2A291D2F091E99D740BE154ED3E61F627FFBCC03CBC230739F8625D86D86C268180D14420C76BF06CBE91DEF04E960144F190300483E2E01986E1E0C1831E01FA0771FAFF0D69C";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "FCEE2BAF7ABFFFFFFFC3F1B31B85CFD4D98CF9856F09FC0DDFC3B63839CAC415905AC066CC99103519A629BB6E7FFFFF1FC04CED8BA080A3BF4ADC834FC1FF0ADB911BB6E8F8B50355F581F81CAD543699CC1A4B4DFFFFFF87F0CF49C95113DE9E00820CCFE0FF0D10AEAA920AA98B00DBBC0F499771BF8712257C8838FFFFFF83F8D001CDA33FC986549C7188E0FF068D74C5167A2F5DDC861C0BEB0F8E9F676E52C82BC9FFFFFF01FE11838FD97DFF8046EB8502346F0172A8C14385A815453548188E1DF7CCFE74C1B1E1F4FFFFFF03C7E3839FE97FFF494A1FFF1A3CFF008202A59B670C4F0CCA75F06F1FADCCDBECA72345513FFFFF0781E783802D7FE7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "0FD2084F1518620CBC3A970D86C999E7E82CBAE963A6067067145C5BE59FFFFF0401CFC9CF1D7FC31FCA00DA4FDE020CCC4ACB08C86A20143D69763ACAEB1E85AE309602974FFFFF6003F9FDD0F97F03E649187BF0BF000E874B2B8DD2C60934DAECF00880E42E73798753C4FDEBFFFF7803FDFDD1E31F03866B183779C0F80078452E47005F637FF35D793C5C01C69258076FB7C4427FFFBF076EFDEFE70E000F730B355DCEDC000EA56980F77BDC3AB1DD0C975DA9C28550752EACB0113FFF497FC47C20618FC07F771FB48DBF0400075B2CBD97FE625CCD280A1434A31286F64E6A3C012E3FFFB6DC0038336E47FFCE671F2BB63D830003BFC62751CCB349";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "0E4E25ACFA045C98A1F777D0E5C78FFF6D5C0039DF33703F86E71F660F3FC1003889E6529DE281AE250CA75E890B5812572A7161E007FBFF690EFE39DDAD0E1E70C386D86A27DCE3FCFF3EC6F68AEA7E60272ED3E5A503877555F1ADC4187AFF4A6383FFD8D6838199C1C6806233ECFFFFF53E928703B4BEF04751755828AFABF8CCFF501D6E327FCA527C7FC042F0FC1FC0EE239033FE7E1F7E8981FFF2F973E117B3308B677D23A04C4F4824B47BFF92934FCFC07E0DFE1DC02793743FFF08073ACBC17B1764A96B99CFD51DB88450445C4B887FFA4E7FB698B86F80FDF03338602742063FE0F1F3FAC3E0BB2B362A2BA3E974C64E6DAD6F3C9AEAD956E25F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "A4B8701001EC078D80706CE9063F8F03F83A9DC0D6866B74ACACFCB1F0077FB4E171AAACE22A606F24B0FBEFCFE738661E3FCD740B0019FF0FDA0CC476529DFF8CA1BB3BC7E01CC005EFB6BC93BF003FE4B0A8805803FFF3F9019E4C0FF9F21F40238ACD2EFB21E86FC9ECFC003E2E4C61AE75F304A0B447E4E1C0BB700087F806C03A2FE7FFF79E31D862FB9908F3D33BBC2F611807EED6B1ED15973A1B574F6CC3E4BE68000FFC313FE2AFFEC00F92FFEC653883E877881A4DB0C07F04327C92A345AB8401030F68C3CE81D2001FFFFCC005F601201F19FFE6113E4155BF7C1D474E607F8D1017C052F8CD6623B1C46843498156C03FFFF33FE490DE107F0F";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "FBF3FF9F62FB18340F3351713FC42D43AF04A0DFCFC79803484589C1B17E7FFFF3807E13FE93FF03F1F80F9D6D854CBF0A715CA17FCE1F9673958459B63AC8016C458BE1A285EFFFFBFB000E7817FFC079FF878D6EF68543D9F0873C7FA92F2E75434E35AF0CF0F36C470FF3A351C3FFFFFFFF80300FF9C81E7FE20E52C95AC2EFE66B241F78978A4623A9F6D9E9DCF86D470F81B38345C7FFE040FFB00FF079037C300F95C4953ADFC376C81CE8ABEB31CE2AC4E11A047B6C4FCF03A9CC2AE3FF061E78C60DF879E31DD88FA542AF814F2BC1CA098EC9FC2B97D50460738C7F6C5FDE00A8FD4AD3CF0E1F007FC04FE7FBF9E7CFFDC3998383729C6F0409DDEB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "208669189881C47E6C479E00A80046CD631F1FED00FC03198DE7F83FF38CF198A5B814EF8A15C5FC808176EEC512C7166C4F1E20A8027ECAE201FFFFFC0FF8C7861807D01E1603F556687643AB3521F86380823DA0A2289A6C4F1C78AE027E7B0D8E3E1CFF860F0479E79E03FE51FF4751684043DF5BF700CD60F714AF3AC938684F9EFCAF807E39FEBF3FD81FC400000F1FF8FF185E04471656A0C12E7A1EFD2533BC629E481F7C6C0F1DFE87F23E7CCC8DBFF807F8000600C00000227F64B00AF034B0801539F2296ADCDB4B472FD0680F01FE83FE087C0F929C3C0FFFF307822C0C3FBFFF56CFE40264D0247126C855DF200593D31D204C0E81FE13FF003E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "078C6C061FFFFF8FDFFF9FE1C020BF3FE1824ED1A00FFD9D4CAED91ABF72EB60480719FE23FF00FC0780CA031FFFFFFFFFFF1FE0406FDC7FE8E02DA100F0F7920F87D798BF14E7E0480E19FE27FF81F801C19279FFFF87FFFFFE1FF000DE71FFEE701CA0CF31EAAA93EA5F03683819F019441DFE07FF83F807C18943C3FE6FFFFF7E1FF0006D0FFFEE600EE37E60FEB1A164E4302987DB28085019FE8FFFDFF82381B6AE61FFFFFFFF0F87B8407A6FFFEE60C7A304C3D5CEAC68D2E25C806F2B084019FE8FFFFFF81003A6946FFFFFFFFF1F801C1EE3FFFFEE60C1F80FD1B6951A709CE85AC5F30E99401CFE87FEFFF85047AA960E007FF7FF3FC01E1F9BBFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "EE61E0BA38AB85FDDA84EBB23A17F91798403DFC87FE7FF87003229301F03FFFFFFF8000C31DFFFFEE7BE011F22E7350943115FCD04A352790403CFC87F47C1DF89F329303F03FFFF79F00039A1DBFFFEE7FE0100802FF27F985CA7452292CD390407C7CCFFC7C1FF80F3291E7E07007C00001FC2E1D9FFFEE7FE046425FFFE6738BA6312C38B19B9860FC389FFC7E0FF80F0AD1FFC0F180F807FF00341DBFFFEE7FE07169FFFFE4A7C15064AD06EE779860F4189FFFFF0FFC2782D9FFC1F0D269C7C803B49DBFFFEF7FFC5BCBFFFFF5BCD99F6DE103F0C748F0E6418FFFFF07FE40FB59DFF00737B30C707F159DBFFFEF3FFE5CB7FFFFFA3C8F73ABAB114E27";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "094542EBDA49F42B2F85A764DE989646FD8E48FA71D82B9EDC4A26A83719FFFF5EFE23EA501119FFEA438AE72BBA1447D7E6604260FC6B37717AF70CC7843DC87F8A17D64373FFFFCEC5E5D7DB2B187FEECC9AE0632E0BD4D51B9EA88C743D4A5F6C515052E27D5BF05E3C16C13DFFFFFEA5D0BA18DB900FE2AAE86360A235D3D14B196B987D3DB6DCE2C6F1DDB8608D435C9006E0CBFFFF7E64F47B8CD4C00FE1551962A0DE7A567B5A95595F23A53855DF156ADEC0CA4DF25CCA44089FFFFF7F606B549D5A60E67925EDB01C215B11E1B9C6A1A884364264D95772958FABDB81A99DF9CFF3FFFF5FA288992564BCE039D914709748C59E31E785B4A6B88B8D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "F1411020130A62D983DE6D6D4523FFFF1C2247A941713E003CF67307F05726A59B39D96BC8A686F6BEAA574B80454AF9615B0016950BFFFF00D4100BA39B5E003C2D8E4F6490DEB52766E469BC412E950A4C3ED59DA6CCE998450BEC9DC7FFFF00D5EDBB1A464E01FC186BE8165262F819760C81AFD6BD06B930ADF6CCCB86FCA6B9EAEE1907FFFF80E52956FEA5A701FD15B48C0737C4460045FC85E4A4053BA133A136C0F3D0258C233F091D5FFFFF81DB85717E9D930FFFB3547E03939D7CABD0FCFCBE23C4640A5D2663E3FD4992AA011E5AE177FFFF81D42BF9F0D653FFFFBAACCF01F789EE0DAB7BBD8B9C41B2251C4D2685A5CA485BF869DEF2E7FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "81F265F25BB6AC67F7BA5D038033F7845349A95B25BAD93ECA8BAB137B36A5DA0FA4C84AD12FFFFFB3E82E0855475B07C00DA39F8080E69587C022BA26379EA7988EC9D9AAF0C5581D395EF4D927FFFF7FE750FFE7D956F00CDC999190C044558DD7A9FABAF2B73DF958B19D30DA774725BDAB9DB60FFFFF9BCE6DC7D2A95CCFF3B8DD5EC0E00F6B9B3BCFD0AAD0EDDBEFB696EA8CA608C2B1402B5CDEF7FFFFFE501F9629665AB80A73EF46C0C0061697D2D6DBC0EAE9AEED7350C281D85A0C95F61B775EAFFFFF60E7E8B2B4168B30E0702675600201D63BBF5CC239F4978D1A96B14707FCC51489FF5C47D47FFFFFBFFF986824EA9331BDF78A0B300E013E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "205AABB59DFFD92DBF2FB06A56860DDC9D6B5E17C00FFFFFFB06B517821E9316FAF704F4180E01A980474C3B50FBE6F74913C697EECC0018D88C00A8F40FFFFF7C0070311C4D819FAD66436EBC0E00D7647A7426E0FEC96A5F6785031CFDE5C6091CE2142B2FFFFF4E03F24C30E2699D42CAE0A1AC0F0CF3407EA7017344F9A8410492F1F610AAB6E09229D57C9FFFFF0007F454FB34390105FAA797660F000AB00C107F33E519CF9A1D75628DDEF8C5C8B9B1861F5FFFFF0004D85CE2E8003C77FA987AC619E809E86FF4534680CE1048A669AD87D77A67ECAD799B5BBFFFFFBCC3FBFC0B7EBCE73DF2277A4F19F80FC62886C05710037478801A2D50008306";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 19;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "1505DBF67DA64284209671B178AB946E6418DEB4DADD40364B7FC5ACFFC332B7174EE6EB88F5C0EBB54180CF3AAA5889F86F2E207DF3A5BC440E7372190F31F76B67600BFFE120C5947BA3101FA3AA1868F26B0CE0CD1EC9099500787B993838C229D19962E171EF57602164FDC1E35EBB3E8328F240C192D67C55109644AEBB175717682130D2435B960546AC6773C3AD182398FFFF338677A74B310840B326105A2A590919DEDC6BC5DDB022688A03EF510CC2B6DB101DB87EC7A87FFFA7A9E0856CBDC18A871276FA11FD647DE4454D467DE60265119F79107FC7C7CD8C5734798DA07FFF1322B7646FC49B5045DD678EE7DC3D5F5D57F5F816000BF8367F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "D9F0B7119E14B27AB67188027FFF1822D89ABD4A846EBC7C74590BCABBAB679ABEC1D0002CE1927FE25A07B07E00C27D5FA69861BFFEA52A6EE377C3750D317E92E8B3D9273D4EC3F5681704543688FFE7F1165CB633F07D68467154BFF690A3F691E8E8DDEABEBC900F0C6C9565FB6F3F3C8CC1CCACDEFF389C9DBFD1C9BFFEAB91696418F238808059DF46652202C41480B44C7BF14BA60C160F657F9C87FF745D1E162016F006B396197F9AE239394CA3FD4CBD64187213CEEE8EEAD1CCA42F2D9B6F1CE1EFFF0E524E0B58E60F82E399F9A685E049C82057E0AB291FFB9AD180EBD32283207CF539C46F80842BFFCA8B07F9538C1F894F897010D5600FBC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "64F0B6EF72A31288CBF3B0A8B59B314D2A43411F15EDDFFF6C21483A71B03F8959C9439CD540201457DBBA3800AFCB9B8A19D1976B878365ABA83B9F9E1E1FFF482C79DAD0CFFFF995385BBFBF007E4217F104C62C825E60964656673283CF5C0D9A6B00C6E39FFF786717D350583FFDD716EE3FAE639BC378756BBDF7D1D9899EB74095432A77D4902B624B5BD89FFF1F97E00394601D852DEA8D3A526F96D41E278B10A5D48C5A93FA615D981D7BB0047552F15E5B5FFF1FD7AA9C3CCC1F24DC04411641D33DBE08688F7CC129D8ED1539401E481995E096A83A430F133FFF5E2EAEBB0ACE1E7329F6A78DA8100365CA3012EF9A17D52AFB852E5B3716ABB0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "8AB375380D0A7FFF7C1EDAB90A9E7E78350A66F1CE50003768BC9D826350F426F7D2771CD97618BB547843941C217FFFFCE2E04442DEC1FC337D1CC641A6E3867AE2094FD80E8D6BA247172F0E814B350AEABE063E4DFFFFF1D1E5B24F6E07F8734F1D7D585EF3ECCED8A963C7A13EC5785F8195AAD8D4650A0FC70602E9FFFFF18D674941AFFFF0732274991610E32880357573860104FA27FC1A28C0A467534B8F2FBC046DFFFFF3B87D31DEF3FFE0339886710A6D62EC0FCBAB303FB2CC770149A35C8C1CEF13E90D10FC0B8FFFFFF97BDBE69BF983E012E2E80DB5A606EE403503ED4E960DB329A364572109866FB5D41A761CDDFFFFFDB653F673F903FC";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h0007888F7707FF8F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N41
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h55330F0055330FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "8CC813BA36D64B5C049320B9482E8E06D829B9F405E5A858A0F9E508863D146834B97D6B49A76ED5601A899E47DDD7727ED38EA6762CC78CE91468B6442CB9722F2740EA801F6B8CC1913882395241C357D46A3E1E50E0A3E8A6BCC779B31B376E380B2949D77DD3E30812E98A3E458CE9A466AFB5FEC07BEB5B46DFEFA2902758C991A0234A7A749D838F6BC19C622265141502900025BA9D8EEDB1841AA035488A7B49A77DAC62B212C0AA3BC61C7C9806A34538E5C6186E64FB4A003C01BD5664B6EB5E3E902934E8E68F117645B8BDF87A493CFA8560A0D60065D30754ADA30875C1440E172D0E0757EC23F3C3217B4571492E6AEDBF0A13DBDE2A173A80";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "DD7830D1420576A629D7F83AEC03587934ACFF5155A9E10591C8A2B81ACEA82023CF0FEC7E5E53801A5924634C3F4C9017E0EB682C03DEAD3B24BD6AF9DC313263F04F3545F45B568C4C30FBC099AF7F1F4F2F9370D4F19BCFF0063CB7061AEE173AF419708F0BFB1392BD09203EB14EA26EDC2E8D41E17F4582A0B4B05A47FC24C066B5D21236C6D027000C91264F28657F554DA793118C791F7F5B7A2648FF359B3FCA92FAF7847FF1BE85B783C05EB6D4FFE7D584CECD253138083A35B1DD9AC93B89153835FF73601B82706E101BAB0C7FBC20E0A5F68D2B238935C7E72CF7BBAFA67431787354C1ED08FFB481FFE9B264C2A73466541A176A468C65F486";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "DCAB63C7E171A0D964C54414656C691A44E65EE77A0F8BFF3BC01ACE685FC154F0B761FCFC43C5580571FA813DFA4FE7610177AA9334CE621C6B77E7D1E9EFFF09E3AFF32F15438543EECC5B8A67F561B5369EEDCD1EAA06B7F3EFD8D483A3B12DF6988E58012FFFE7A817CB37F83FF138B169102594121D31049DCD8F0A70DEBA33353A8A899200870413840C743FFF9878AF9A00AFDD9737530005D590AB5AA89A193FC72B1A7CB66034D86EC2E3031D20F7E74A4F3FFF9BABC4EFE9539F572AEC4DAB0621499EF40213F55963F5347F48C5946B7A1DC7B15B338513A31FFF5A1E0D127F511C8B04E2657497AC7EF832D987D257E7FA9117648CC89CD22637";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "558F05C6D5203FFF7CDAD8DC67A97E97AF41DB5002173BC619FFF01EE20403AC1C0416340261DF5D334C83EC6C7F7FFFFD7218747B6DC203A909C240FD5BEB303A512DA7EF63FE915D851F7AE53B89FF3D72533643427FFFB2DB4377FD3DB807C9166AB9D3779231432B069582CFF6064E0717C7B3C63D70B640EFE79F82FFFFB68AFBB236C3060F6838D7A48BCD8A15EB5EBE7A73FC3C511EC571AA3373BF37A78050BCFAD9FFFFB4B82A36A1B5FF1FA97E7F90909E69FF35310406A12D07EEB42BE7BF8032C965B9EC99FC7177FFFF8AA96FE8523A839FDBC52D0530D4BCB5BC43F54FC3FB44D0BC4EB9464025F321684846D8252DFFFFAE4C6C9357DA6BC3";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "04EA1C2192D37ED332B209CD3FD0F4A28555A8A37F6DDC0AED1A62C1999661A1B3F077DDFF7C38C30EE408239C22AA32F5F10AFD7FFA417E960499DC5603A80DCB5A44E16B266FC1FB84BFEA78F87038666075B2427979EF26FAA4E97FAAADB2FC5038DB91F08CF4CB58C0F369117241CFFF9E7FB2C00637D9A3D235272C7BEFE96C3DE31F2D07CF07AB1CD755A50AFBCA78E88178B5777987E65E8677E30B86F88C29F488A9D6EA6B441C1FDC7E83B600C1D02CADA0321BDB70290322C9EFB58319E17899ED97961AEC3777BF06FD06F3CF6BBDCBBADDDD6BF7FBE1033F471FDB60327C232377A9B331ECC34F384860760BD4B7C687F0E775E0BD98C25509DB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "F99A930B25F7F77ED95A72FC21F8C4BB5D60EF128EF3FB6589EBE63FF4541E9A90F86A0C77CEC83C195F8D7916100796C912D2DEA1FABDB774FE07F783A9E74475E8072C21393DF691EB9BA342CAF4192479F36D83D3EA1AD970F586E63AB94D648EDA1CF4760B3C75E86103BF9FF770844F4FAB028B7407125074AE62CBB938CD705F02E780912AEB610FD81E35E0FFCEE7F8C0E60DF629C582FE396181A8609C7AFB6A26D28AFCC9B0DC01C9F2C1672BD28078C707FBF9FCC01F0E229E9FD3E33123889A9528F0844FA2AB1071EC50CF30C201C40EF77CECB223CCCFF00CF87DD3F3CE41F88E5003834809E278B45399E2CE867C8B0A80ABB142115C077F3E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "8792D21A1FFFF07020386021C1BF9D4FF87B86892436B0AFACEAEB903E98CD802DB8DA9D6C0310FC078E0D851FFFF81F0078E0E45F5115FFF69E3BD0286E3B263FCBB07BE52A7F932DB1DAFD680181F801C1CEE6F3FF87FE0021E07606CFF6FFF34F181046ADA2D2F0751170AD9EACFF74FBDEFD480083B807C144583CFE6FF30081E013E09063FFFF5FCCC301C497F2C49756DF6E632FE745CFDAF1D100DF0823817D77583FFFE060F07859BF669FFFFB5F27937693A228F369FB061BF0C0E445DFDAF1D3807F0810032C3F4DCFFF8040E07FEDE0486FFFFB5F3974F0F084002F2282AFAB96E3A1D45F9771DB813808504620B0EDC07F8800C63F262286AFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "F75E10A1C5F33C6020ACCEE07ED0CE70D15FB402FB6180007002A8A5718F2C0000044F3F4E386FFFFF4410719B251DD23DF3B556897286BED9472D22F9CB83E5F89EB825038E300B8860C602A97CAFFFFF40180700237F321F481378CF4A63D3D9046582B1A283E7B80EBA26E7986E0837E781CBE57C8FFFFF401932D5C7FF3D5791C14ADB04132BD528E5C6E7D381B0180E8366FF3CEDC303C7E8FC5E7DAFFFFB60DD153A5FFFE8220FB0B35EF83A8FF120C9E6EFF000901C27784AFE39ECBAA23734039AFFAFFFF260C33B88FFFFF187781002FC4EAF6D25B09BBD5FF050980E4089CADF8846A4D50B4C7F7DF9AFFFF6A1E1BCBBFFFFFE0E5C84514AE0F90F";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "1A741F006CBFFFFFB83C0D52AABA7046391E7973D689FC03EF2A55D756BF5A2ABC92712EA2C51BCCF7054A19821FFFFF9E3F53A37AA9C69E809760B27F21FF076C0D4E03771AD4474146311D309DDEC4E2A1DDCEBBFFFFFF07889FD7301193DD6159D9AABF1CFD17F5CF9226602071EEB610011A7549C8D3006D7378317FFFFF03C6C0FD351A3C55B92D387960DCFF3BB6E7516B40A1A5393B211779756F8760CC00E0D248FFFFFFB1FDF17A77B05A7CF67333F5F82A6F27D3AF25738FA94AB506401F0DEE3ED3A42280D7CB2BFFFFFFA3C60263601E58642946EC66AE72FF0184D9411FABE34ADE98AC97A2C49719C6C2E4B68D4F7FFFFF0781E66B70DBDA19";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "EF9EF7B0B0C7624CB9D70E79D82A4D006B9EE9E2E7AA3EDE6E5B070813CFFFFFC439CE352879CE255084E1243BE1320CC1CF0C84E15C1B5AE66AB5E9A48349E3ECD48BBB154FFFFF587BF9838B65FEDDD957D9801D56F80E21FEE316A1A40D1BF038742EC6A808482F1E6934E533FFFF44F23DFBAE1A1CFC79615B4D7A961C018910807B7330C3C090016DC5089B47532B40BDBAC9ABFFFF2106AEFB87DECDFFF0E74EFE5495DBC0F661CD3DE1C89FCAFB30EBA66BC8AC59388B18AE47FB3FFF26FFC47231596C2F99E31B5CBC6C87C419E3B6E2E38D01A2F0B240C740939AA4900294C59D919FFF64246037ECD167C04CF31B8A322D4EFF3CF03A0B728614F0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "DA7B7C2056454E19B9591D3177987FFFD9A401A617A2CE3FB4431A739507BCFFC708F897FC957BD474B2A6EEE7B3F48A1CFC158FF1F8EFFF4CBAF6263D7B8DDEA92581D0F218A21C0362206A920C0F646D23BDC2F187F965F6B813B5003BA2FF2FB17DF13AB472629626D8A40AAC13A0F869FF848C2E5ED4FC03A1D2022D2B2EAC2C64C3DD8EC93FA3F7DC87275AC8C411A3215F9CAC017218844AACCBB4BECEB19C133EFE9115BB1CABC917FC809FBFD93540DFA7A38A011DA3E80E8AA01EC8F4C82DC2BA98BE9BFB03BFD8BBBFB3269C13D6AB6517B0FF252B0F867F7928CEB85CCB377930EC8E0B19673BB5EAF3F92B333D6F580399E169C30DCF94F605BF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "134AE827BE2A07896F6FA56009BF90C3F7394918CB9DAB15CC556E8A092297C2395F13C912E2853F93D33363D7E4C79D19BC574804F069E2CFF9BEF476DD9AE0C0D58D3BB83E3BC31736A54568BC508F52D7510188037FAA05C1A46BE006059779B1CFCE9E38FE28D978448207DED456204F6DFCED33748F53A63253220887F405BFD88819FFFB522E37E7395BB5D454FE4E8B111838535032C2127FB4388FA7D88C0ADBC01FEFFBCCA1E749F320474CF05B7CDB4E42E8E82B700CB07F05E16DDE345DBB31D8DB75CCCC279C8E0FD7F80AA1E8A60337E79671D5C70E859C7889A04ABD187F8F5BF39F8188C74745F5FBCD1CA081A803A1FE72A1194920FFBE8C";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 18;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "E1ED095C9FF8823CFAFD76A57414F7C180048519DCB1F7DEAB1442FE89F5FFFF5706B86072C365D804EBB75A8BFF9E9D26E5052E4EB07413B1900C672CA6C8F65CEDA5212583FFFFCE4098E38E9D267C0D6497FFA00BFE20710A332A6E8C5FDA8E3F5DB8D81592C8EA886C91FB9FFFFFFE083A09CE75AF0FD38ED3732258C9FDE9EEA96F8CED3044004C1D073E26CBFA811101061E51FFFF7EF72A3D6A4D5FEFDC02CBD300B3B06DD27904CE83D8A321AF867C4EDC920280E15FAABD67C7FFFF7F0142F1DFCCA316658E44B974111EAAEDCF043B801AFC8F7920B0E671A1E60B43B55F481A0BFFFFDFE8EE3C5BA9FD11A50B79C78997877769CF06607D4B4E4C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "C7C36FE183986C9E99C40E4694C7FFFF9C5E6779D0339EF3BADAF14C6F38E445F2AA2299980414956A2AFF7BCC17E4B74002B153F4DBFFFF814783E06AE66E7C3A3E22B49A793C6E41EAEF56388B04FC2B38B1B1439BC354EF75A11A4E63FFFFB97C98D2E89B1679FA8C1853E81A64BF036C55969B78DAE04B1560909C386C21A50E97548A67FFFF3F4F42FFCF0CCB61FECE2057F88F9F195072F18408514B4B6677EBDE8C63CFC81A0D00CA868FFFFF7E71AE233848350F386931D5DC6BAAD36D0253044F5379DA433114C042737507081DA196EB97FFFF7E405F62C2E480CFF062719CFA0F81619094F952A39ED8ABAA2F4E75F75AE400DF3BC3D4A7FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "FE252017FF75959BC8776C927DCBFE09EF4905A7668EA238167D0F4448D18FFFAB845F7CD617FFFFCC00729BE7CE0908378B2D037CB0E178A03DF301629A3DFCF108CF5E105370BFFB4038E96B8FFFFF40202D0FF86C0217CCDACAB16CC04ABFAF3256F9FEAB623DE80B35CE2340659E1509A70044EFFFFF1BD6AFDE5D830957ED44B480BCE0029DAE062A4E0D5C90CD414F72F8ED853C03CCCEB6A71267FFFF8141DCADFCB2EF88CA1209C7BCC0198290E3BA906E4766A832401CB8EE620D2C8B5F3A9CB347FFFFE6284F089A0E3359DE5CD06C5C022FFE3CFCE564D69672CBB26599E275A52BFB35759261516FFFFFCE3E120BC41A9358B3F889E5AEEE7E97";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "20D2888822F2C0ED0A7EFA7DE0E543B29E51B6347ACFFFFF9B25C2E33BF5103647397F35466E0633701A10133EFEF4858ACD3B542718F338ACBE5AE0F3CFFFFF7CFCBCFB7C433988A9E0BBAE12EE0314F4239F3079FACD8F907B29D1F7ABF4539C25255C763FFFFF4EFC3634A8CFA881BE485F2EEB0F0D37500A9FB1764C469E75904852A868E0D2D1A07951012FFFFF00CBFF72C4D7D5DD3A60BB83350F00F3480933F700C2B2A80B75833A2ABB1B66498FF3B9CC3FFFFFBFE8D33AE58FFAC3ABC090668519E807AC610BD518E74C6212945BACBAC8B036320DB9FCC93FFFFF4337F1CB32117D66650752EA6E19F801972EEDE1DF07CD8CA5AAC749D535361E";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h01AB45EF0303CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "86E7B372F6E0E20BB219BD8E2EA2B12FC1B88746F1B69A6FE4DB6594AD03614E4F3A4CC394AD15A49DAE90664B5EACFDB09BBC325A362F09DAC0182BEEB06B84DEF52B4BBA441B3CF058C258D00C83916CF2EE7858A89F9CAAF0E1AD9E5298F6330DF035B9584A6F67B6571F6DD8839225254078B817E698910BA737A06C77A830DFBA251B7FE66F130E94A789BB594C34CE302E8327D7246AF5991ECCF5CE94BDAAEC5456AF6751D504E96CFA08D88149131754C9ECADE9FFD11263446E00C7C9D86B94ED9A5211F0958ED8E558F988248A6C6F8CA4BCA42A542466E60478442998CD5BF9A4211A148B8A384F6056262077F78FFFA697F1B77398DABB5E6019";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "CDAECFFB8BAB766A067259C02D8078AAE1F598B87AC9437F8F0688A9E0233B608C01AA9D940E3CAA7FD554F1CEFA262C159DB0D4E3A38F3C0C33AA8DB8D72E6698619C29637B5AFDF48802F87826C7440A303B7638E73206C0C4CE27F3AA8B8F2A68B7750105D4284BB07DB74C14CEE080F32D8535EE1DB64DAB9EEF0416D753BB86148476CFBFA154E3AEA382CC0C2AD8A52D7709434A09125A9D2ABDC6016BEABC389C3DDEF6CD2B5E1B30DC0A1DED47A5692C5923873D424725CE10824656D813AAEB0DB88F44897153ECB00821A5BB44199F2B592717C0FC569F24368A0E9DFEAE7477CFE5DE6BAA4D411BD982EB7D1A0C9765C0B4D4980084689990425C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "0FF00A6F3DEEECFF6E98BB84D5BB41E357AD977540E8E4EC41D3B5EA1155E24066FAC153D383932E9D83922188E6A39517B9EA74E3C232C65930F687F39F33CFE3A3B62AD297232D4888B5225C9E29CDB0C52FB02D819AFCDA75236461EE2559C18F1D6C3AB8AAA32A2C958C9CC2FC1F2804340FCADAF442FB279F554AE9222D514E8A57A6D19A1FE105853D7ABAFF2C89FD7E77F464811591DD30F7D92D271BB1613EC5C811538BDF248B067044D0D55FC2D0888D10DA714954FF00DF8D0700E0205EA7AC9C7326E41FD186D0C053FC4422C5438F1ECADF110FA5C4B0E2516E5D13D6945781E95312B5A42D69504EF934E3D9628C747D2CE88752BFB7306A76";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "92AE155EFCDB626F9C7E8791886BC22BD7F20F5FA21B91D63522DC04B7C4BB697697085FEE35B3A6C348EC5ED1BDC8FFF52A6CFAEB2E5C2D3A59C635F90E5E24262AA3CDDDCDEDCE65BB55A661532766646FC0BC5209EE0242A35E026DD25C3A384531E4AE9B2D7789D0AE5133D1520A258B7F0E3E18B2B7780B61D2FCF1EA5FA78DE26682331B4A73680C8301945FB4B4CCA27DD0C3301EBA723CA2A7796C41C070CB0EC861302D171C9C14166B04EEEE86C74A80B05375B350282AA7E905441878316A2330A7E30F939DA5ED5EE681B58FEA67E07E6D7904F74CC0F7950FB1E381837F3D068DB58FEC3230C48733B97AB9F23BAE2C19FEF353C40B15D0B6B8";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "69C5F4DAACE029F04EE705517C02FB1485E1DA5AFC1044707618BD02E33C901BF081A7E87053D516373CB066D1592608D4374E294EE87690303B4F5CCC9727B836F95358BC1C37B922A8717A7587174AE3A6B90F51578F9DE26720CF58AD85DE802322B69878E036E7B88E7796EC9B73755CBEADCFEA65FEAEE319C5BDB1935D59A6D793B97B78CCB8AB272F51CBC32715A68A2980C742E8D68DC80009EFC9A4527009EE690E51E97D2F5A3924868C447FBFED56A7C8B143283BA1EF7043D4E6B75CB7CEDF901EB6DB38FFFE55DA82E2846DCF785A33D5640539BB6FCBC0472C22F2E57A3870E46803920F07418AA25B14EA101E7F64109B014115A9BB9FE29F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "AC762A8F62C090D315E6524B427FCE33BA48258A1E19D603AD000143120E4537C96E6092D7A4E79FAD33FDC46EFB166A0EA6CC79133FE5865D69128633262905E8F88775CCFFB834393AC7AE99DB23FF2FBAD2C1256C1A87C2A21EECCA112DBCF45D165D73E7531595DC1C5C5D727F549428EA951000D3FFEB3A97B670A65A18CD03162743D1963FD65393CBEF5563292D15642D781887C2E484956B26034D7F7CD65A2328E4FB57D90065DDE9F8DF9150B900EC3B4507D7869DB78929957F82397DF44E193F30FF3D634E7DE32E27600F8EB813108DB73A9ACFFD1F086CBB088D27D42F53BC8BB8C6BF159C874C02FF0F957FE3FB9CA900334A5A7F472A932F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "049773166FC7B180C68D914B7954914EAF8DDDC552AFDBFFC6690B48B13052277752F1CC5D7CDCBDC2CA79BAB0A99D7D02A7046DF84730EDEEBC93A4E77AC7FFABC3F456FC8AA5060126CC1C04B3859AE240D4D1E9CFC07383AA8F00D1AD7740E9948270A9797FFFD785D50683AB678AF31673FAF068BC4F27E86C1D57434B2EA040A30086E68EBDE31549B1D001DFFF937901D6451BB58967300194BEC760347E30EC21D9EE0A4DE6B30455DC1B48C871374B0DE04A7FFF34DC5CA0CB23F1DA5A189D4815A216F77D927F57039B636C2BAC1DA695827F3935EA6A3B75087FFFF7BE8BA73FBCDA39BD103E56A9B0BC5FAAD32570048AF19A54717C8256E86097";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "E1F2A57226913FFF314205934E147BA1E7A49BA88B5C46DCDB666B1F18CAB9003CCD430923D011CC68E0B584BE296FFFB484E61ABE58C63BCF9868C476A480FA9B680B648E351D2E2A51E39190D6925399928849FE5DFFFFF4C6B0DD85B37F846ED3C55878EE799534B13ECE918EDCB40328E55CED0F8AD18917E1927E6BFFFFDE82DAF8F5A4B968C181630476E764DB09F75697E3A70CCA776128EFA84DDB23F96BD6F10C17FFFF143AAA92AF9690D3714305B448033221957E552F4A33C17E41CFA316243C6B625CB0CE39FFACFFFFBFDC44EB61BBA257298DA7046393157FDE83E131FA26A83924AA0FD44A57C1FD1B556BFDC9EEFFFFD44B8D0B1CE91623";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "2553AEBA65CE5996D1F937E123C9118545C0B7AA108C4A3E267A55412C1A5E5E734D6AC84E7C76BA88530CBA6E55A37714EF17D373BC76D76FEB37BE766158D7193A0521A8ECACBE0BF4C0CF6B1B88FF54184A988345E320BFC1EC4272E0B3EA219F650889B1CAF019B8BB72AF974CB637072D73E52272B11DDD3A491E28AD9A408679259C27EC35C14195771FD096087C98C180BDF402DA4829CD793A0CBD82E281FC03C7D0E9D31CCA6FAE1D301A50DCFD91A3631D256B6DF0027EE0450F764D290DFA2B5D65AE7CE61D41987C48EEED5C16DD8A95F80E276F2F59A293B7FFCCC59C80C1105081375732BC16274EB5A31E2363ED2D71F917A0D54CA1A64273";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "A6BB8C494FDD26FEEABD5C638AFD0F7407A0E0D2D0E3F331A3A1C5837C26B7C044C094DF5132B344BEA22721E469CC16DB55FF5C4A83DAB0103C09C84346559339A386AB4D86CE0B55DC8DC64829F90984E2898858D4955A8B16D8B733C697A1E0EFE614EB00E557073061E25D05EB20FB2DEE92DC0BDBDA6EA9361D6B6BB5B81FD37213E3892997CE9853DBDD2C514B2CBF983EE4E3648B16420D355A080E95C2ED9F82FEDF8E5C1B10B674C2B241DD73D2DEBB24F0F4C982CFE4D63A3C88BDCFC4A7A70B4AB3B3600683A36191AC1C159284F9CDFC75E55FA622552E0C0C8C5D53B3C05EF4C0435A43FF97B54FDF1413E006383490CE9C691507EC5409B8A6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "57A7632EFE000E7621C460C5921EEF1049F32A90674EC08864790D6F0D73AE1F9718FF6165856EC4D794BD4C17FEFFE0C0A4E72B637754B782491B2B483EDB9268E358444FA7F83DA311291B61E899E201DF3F940DFF8001F05DA0B93F7DEB7F1908D6454D4F4339EAEC3E84AB95F8785C5A1D0A59F9834007D7C0BBF93E698CFC81E034767EC5FF11192B5298A4F17E81458B5D3081B690EFEF380E82F35FF02389369FF6C7F9839CF0784AB9EFFFFE55131DCBF9D7237DA4AFD8B13F9266B46B7F200C8514B0B8103A6DB03AB6F061ACE76FB4AEB08FFFD41725E73D5E5AAC86C2AFA8FDE02D9932A14D082C7557905077610A5B224049FCD922C8E0A70FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "D89E0C99C289FE25E92DE0079C186E8E37A26A7B0C8438087000ED7C0C4893F1C11BF6DC7CEDCFFFF225CE70EE2E0D82041F461A528B01BF0F9891424A2A83EDF89C7F981A69E0344860B9396FB93FFFD060D7D50E153E19FCD9D717039EEED6ADDB40E2125182285809BD93E646591BAA18413654B91FFFD361D6D87F77FFFC37882BE0B0B94288F1B4804C482AF157A80D80433CA2890D49A797E2113A2FFF97513294557FFFFD71B0C8A150CEDC1DD70EACE441C87E72E4260B2E01A59C9E18ECB7FB54B82FFF9ED332FF18FFFCE0B2CF2F0FB48AF2B72AD0DEBFF7CDAE09124045A15064B4790E62687C3B3F2FFF9A12197A31FFFFF7D0F4E92F75E2002C";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "E623519992EB3C0F5B399725168A37BEA5956968DDD5C056B97804BECB92FFFF1BD1E111B30683E41DBE539D5D1C1B1049599A6709A0423E9371736B56739FE33E653AA31DA1BFFF8149453AEBA9CC73DB309051D27388D33EFD6387B6A8D0BD6B7151AAA098EB231331D34EE79DFFFF2F209CFCCC780CEC2312F05F91EDF728377E8D5B4EB0BC2ACC2BC0282A67AC324539C22002A5FFFF6FD534284C73E6D9F104773E334931441DB1F579189B904AFEABDC5BFB763A33CD1971D30E71FFFF9C5E7ED1038AED47C623B32E7C63D69B46439162C9E0A7A33960A99E48A140A8816AE0C1530BFFFF5636C495FA7DDD5A96A259E71E3E508E01B4475A73C62291";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "6FFD2A9E6405B9685C4659A540A7FFFF1CFC378CFF90E37D44D864680F2E26B199BDD0FBB754F654C49CD37FCB4C1D9426F03C500E13FFFF782859FC58BE96A33D37D1A4BB3EA3EED1D7079AD04369B0DA471F3C9F5FD307B33C1B8E3797FFFFE64EDAD4C0DB5A85BD4D9DCA29CACD28105AA26D2B501E49EBEA3A6DFE2655BB209DE6EFBBEFFFFF71DEC7C680E6AF911A81B09F89548C61B0E5240D3A2DA8D485CB0FFDED6F31DE5A3B59E17DCFFFFF889CCC9386CAAE48D421FE7DA7F0E48BA6114E64145F0EE7FD80D59FB5A9A14142E3F8FAFCC7FFFFFE3CC973EAB855738F3425D6D71D9442B1F196F62ED71221A426598F7840C570DDF9432346DFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "6608857E12C3EA9FCB3F10376B03D1F85EEBF30241B4DBB2E5CC64F12C05A8FA632955CDD597FFFF4C2E11917A153DF3AB0C5507FEC88F9472EC073B72A1909217DDED294D4140AA8D67B4241707FFFF3F697CD6E2D191002DDD5FBDEEF954BCEA116C44B695F19AEFA68E06CEE474C0FAE4FA93AB8BFFFF5B1B0B45AC928C801CCE96AC3AE0967361D7CB0298E68BE9E7A13A4EED760CCD76E320C34383FFFF857A7B3F7A37FFDD0A719989F8D4283FB5B70C51BDFFFFCD07E5E83E362AAB8876E9F9FAD267FFFFE8DAB41BC3B3FA1737375B875CFAD7D92BDE803D5BD64A05500025B247526B9B1EF711C8147FFFFF41441A4E64AF78D6E911B7B1CD1E8730";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "A30E931B31B5322F6EEDCE1994705B967D93499ED2DFFFFFEB556B4A811B3B6C0053F0CD55BAFAF121C02E5695FCC0585A55CC24FD2EC698C52A0B2A84EFFFFF0D3303B91A68B83CEEAAEF38991E414775FA78406BC36C6A1ECAAB6D7E7404F7EDA599B1B7CFFFFF4E4509C26CC8EFC9B24CC722DAEF4C5D73A4474727998727A1F92929FCDACE05546744C1333FFFFFB93B21C093D8EC3D7AB91D89A1A7010DC7D13092DE711914EA7F13CEF54074F6B7701E2F108FFFFF4157C3B6206FE4FA4FA14BC297C1EB44A64F1825013A22C63C90E869808F5901731369185CF7FFFF432C669206612C2D27D10C5090A579D9F5E1FBEF8D9F712CB1A35B9D5292B841";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 17;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "9D14C55E3EE3FFFF446409D17FDA3F334CB1382B59C9181A32F30C64F8DE536E5898090EDDCE243C613BD37B7623FFFF31F246701367FFCBA685EAE2B007F17BA5AA4217A360EBE830A4F30E3764E6144D47231B9843FFFF756E56658973D26F67DFC1B39F82EE674E7AB103976219D4322F9DCD20CD84D15B3301679383FFFF73BDE6989C668AC1C840BAA84432E5420905D2AE0BBD9704AFC78C5CF3AE63133A58635ED6A3FFFFC9BB2D67DE1486FB681244A418B8495863A4BB89F0D33F205B96DCE79A722E66961189066D33FFFF1251EB5887D58583B93D999917A3FFF38832F40477A65EF26E4D34107A0337DA74AAAA72C253F9FFA6B9E4761FC425C8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "D0D887F180F662ADF9CB91EDBBD15EE642FC393C88529A5D31564871F99FF9FFA455CDB48417B11FA6F68E205AE58AEDA497CD70B3CCD66A83899199A5A9DF4EBDD790BD77B7F9FF25B2184935EC40A7FD6278829331BCEF884E98703A4A50DF69EDA9AE2992D9514E2E38E5DC01F9FFB7085C0516749281C7E43AFC618CA0E08979A1B86DF7B8A3444993B033D0BC9DDF290AE2A4B73BFF1F04EA95C81429E3D07829C65F78982158948BE7D6CA8B3DA0AADE692178620E54DC5C71424EFFFF0DAC75489A15D8F3848DF3BEB80F2FBBFA14A500C1974538AA30541CA4265F5D85D97C4FB8FF9FFFBD4C93A4AD64B5E00A8DFEE71F95B080DCC8AE91468E1814";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "DE355104817CD14208232AC3DD287F7FEAF1E2722A4769A1E7B9194B83ABD9C1C7EA1883AA558E18FCC30676F622B119956C4A2C3A8191FF9446EAF797218987DDF3AA4928BF289CFBF202BB16382111CF60AA215E0DBAB3B9B3E7EDD41CCBFF77A0E0C89DB261C492E249F429461EC3748B22592DE48A79D8CDA8DC0CC4EC4CD79350F7369E5A7F84A6EDA183FDAC89BE6710F72D7C1F6C76E56DE22298FA568C8390686C22AAA7B9C0ED44123B853F3A2064751B9B620585F408853931F82B26D1FA700579A0C49EB06A70448D95FD361D9CD9DA53FC3FECF04CB1C1A2DF4A2B23611D188F22681E80A43CC9F875BAEB74CCCC6BC3C4F9BE350B28FC00589F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "349523175EEF748E10CD90B91979863BBEBBD059A7E5E9B7E45F1985BA6B204C964EFF5DCA035A0FB44514B17166F5941F239E06D4498905BB9E2751C590716A3679504B22CDF591C5AC01FAEB1458AF65D14D9ACA0EB85FE0A19CE25107954B265459B0B779F3F039A98F3379EDC0B7C321A1EF1DB2193744BA29A5A5F4F74E3060C3C098F1D60E8E11FCD8C910B7F56ACE01475AC8EF17B7CA5ADFD3F2A72B8BD41B0FDBA84DC3491EE37E8E23921EE988E76D419EE3AF13B7DBAA5F3C38D4EAE44C3C50538639D59C7FFE1AF2EB847602102EEE7BEACF8A732542B8D7B803D0D94F50678E2E8255AE0EFBA95327C8D47CB3BF0824760190D29D53E78B816A";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h018923AB45CD67EF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h01AB45EF0303CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "1EB48F67BBDC000090812B6A2ECD62DD98A2048B826CF4C08F0BC1352C275EB86430BD4F36451D044FAC825135280000592B8A935EB2AEEF891850F3139B1B3816F2880C666462A267CC93E0C1574EC8084BF523DD180000E247C6D618910E386FE3305158501338C7564333CF443A08564B9000CCA35F331FED66660C700000FB4DD8272FD3001CFD842C2BE6933A2CCE8A9326538E3A3DE6F693E2C0C6854DF4AA375626940000E7513A475BD52AF6AB3E3BF8A05324B22CA326FF032357E3B8713710CB3E86DF104589480D600000DFF723EE62A40B127099CA582FB8B9611EADC69F6664C18670192235EB3F38EDBDDB84F5773C0600D17C315DE2920D43";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "4295458BF65438ACCEA0F0871BA48D06538A7EF441FAB5D291173B1BD7903600000A1B73916316B8AB6C5F6703C09F1C3429339F4BF3F353C6A051219749D3A8989F8F8430A7B600DAB43B4D8D75366FA38FBA3CB1BED00758FEDC7F393BFECB72F2FD07600677690355F505BB59F600EA678D9D8BDB98CDE8F7E5EC8779D702EA2585582254FA91DCD2A6DF6FEC00DEC22FA041A6801400A6E426FD590601012D3D2733F297511E320857B8955849A936ABBF610D8623C6609C837E35CEF800C81246B9131BEB7C932B7E6D323392A8B84EE3CA39DB5E67075376631078AF731DDB2C980396EE0028C81D0BFA550E8F9E9E40C6B4DDF244D95FF253FD4FDB0D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "EB339BF373E0BBAB0CF5CE62DAA64680FE3E70F48814AD024B5B6CF7872406FE642AD2C7383A8C3F8637E48E1D2A6F5CD3EE462BD7DBB5C0BF9399DBFC0567DAF2EC15AF51E3423473877DF18602C47366EB29482E4F75615EC60CC5E3F5A600A7335C22FC6DCFC79DF3CDBBEFAC9A51020443EB48666493AF2B2E15CE82BA397DC1B09F913D0BC08D9D1D1ABE770D64C34165ECC8B2684E9C89E25C2103C67F0BE2B94232F55A302A1D2597BD8A4CD06C89B31625134E7E816D563CA87625954AC17D9AAAAE053998A9D1DB454523DD879DE67FC6E8B5B03D3F8B3D401DC06304D3FED5ACE112DAAA6897E5822F4E6543646B7ECE4AB03420C693512758EE78";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "99C9D99BC1CFA17A54DA623D5A70AAB965C4E9F645708B825E78B5B242F5E8520186A3FD14254F8C888606B4CAAE4E8CD5788074248987C0293A23ED53D4E20E91E7851341E98FBAE18E6B9A89E7DD5E55FA60ACDF10B15D5B808A798250533D06AF0F4E7182446BE988A16B9B1025C4D27B21378529A8C6346CAE9EB516A1A7FE923B140BCB38441E835BA01C6C3925269A2249FC75C60F96DC7377998C4367D14DCE11A111A2B6D9013CB665D73FC2F28EF5A36F4028793B69361D2F373FBCF59EC82048A7AFF193A4E7EC4F859C32761FDE60D1E80EF7AC3CAF552EFEA7611D0553D75BBE4811CE1B7A40912BF91D020686705128FA29A020FBC62845FA9F";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "50E9C6C99DD0ABC150B66F63151888A041562680EC353316BF2A2EFD76D2725F56621EA881045963AC72B08A3A99978D1F5711BF1C698B3F6E73C8B93EEB622051AE7BC085ABC963F30D4CD44DF838038AB1647F317C21706F173972AC017A53454BFE3141BC1843C36EC973204C802AE1BB5C61150FF5F2BD9F9EB17D39A597AA70D560C39098ED66E213A28F7811B992EED5F95E71907CC1E17081DCD42DB4C297A69B42015BD369F675C791697422F8AAAF30267741FB8FD7241BDFE806B734103E502DA1EAEF3CF6BBC6862FDBAA2B4175042BCE0508078465023D92CEEFE9EB3A2AA9D1384FE531EF3CBAB0DD6E0C1ADF153FF725E5930C7B28D0A9D918";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "3C1F22768A771C7A0D7CC31E67B49439536FB492E18BCCF98F77FDF89966E665A3F74068AA278FCCC2B33C283BB314D438FCE749305F3FFF8A723BA9A258FAD04D3144AC86FF41D467D0573AA19ED2B92CD54C53B089174B4883DC040F43445A0A8A659998610CC57BBF0FCD5F210D60FB9B4636E0980F498337706021B14323F63C23AE31B4A40D0E5B50D0B9BEBA1E1DE6583EA1053CE0454770E0F8B0BBE111FF43D970992CFDC01F98B0E34D1C3D3909C74972E7E5CF40560AA92BA1D3E6CA5A64867057F69C3D44ED605850EBB9CDF4A036A9F636DE8A4AD81F7920ADE23CD9D3D57BE2EBA7AE6A8FA1E3E33D45264C2026D540A4E4D1E36CE155D6441A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "6D4BCC85D9E80937A8C1AF2F4E715A478145C6C63494E55620B609BFB4DD98B1FB988979E57CACA127A0B463D8C13722291F867A4681BA8853D1DCB4D24432DB7313BF30567D385E5121D20DCE16A505F14F5F93CEF185B78E0B4731789D6E20C00C862BCB38D3506BC095A146FABD39D2E1277306060BC386687492A5166E04E881A120D85B7C007A10CA0D53197C182D195B4B6FB25F67636B812DC4A4488BA396BEBD1ACFC6558E9778F3F520C701BC8D66BC48B671AD3B9D04D023F4B8CC25C89809E028CCD110424634C6336CC632FA5DEE00A14FC0138964CF594A56E4D6F2995AD77F08A583A6418C7B09C441D1575EF20E0C242A83C89DE848ED2FC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "7B7358BF127822E709DE95D99C06B73F45B50672D3D1B60865322B529926B0CBBE0B604B9155FFC071D4BDB42E3E75B0F20B76CE0158931D797DB7459738384DDEBA14B6E7D9A8542B63E943900E0FE033DBFF5A5B3EFEA9B85AE578DD4DF04C1F5BF721274B794C4F265DBFE51D65FCCD9927A1903B8FF031FBFE054D6FFF3B90F35D6C7424F373AB47C0D5E9AEAC1859B354F7C2F154458917D4DA2A5ABFF875AF1AF7F13FE1F963A5B96E8E63DAA19441AE2C0EC8988D0834AC3DFDF1724B32A7E382CE48DFFC7E6D21B317F9FBE71F7125E99D12D18A9087FABBBBAAA86EE450858EC949B4EEBD6EA3F133FEBFFF6E38841FEFE1FE3BB3CBA09E39C3C4AB";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "45F03125EA87BE1AF8012D822824A85C6BFC4163465C259AA293C63200CDC0000A7D3ACD6DF425A4658F7C22C33CB5AC81D81C32A00208DF46ADB58801ACA54A939F33B5B034C000EFDA89527CDF757EB20F4CD234F9A15D644240164B3AE61334A17CA5698FD75F4A9330D10F178000F1C5990C25F6EE9C9DDD2378BDB0D989FE5DC10A30E31A9FD2553010410106F459AB51737E87000010032D2B7FB779FF92A28FEBB4A98930CF26D6AF246677E980A2832F1FD6F68D126385C9EBC10000E35713D102E1F5A4D27167F13ABD10D1475787F384AAD3C4F0738049E955C6CDDBD0377C8E8F0000028856EF211CFA2D2D7AF1A4D26AA3DE019C3A49E9963B04";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "C88B8434CBE83A8007E1DBAFAD7F00003FA4A4881DC61E7E2313C9DFB3799DC543B76AF77B7F4ED8C91CA4079B04B9A7453AD344C1E00000A45FDF79E2A5405A86C4D79E59D1EE24D798BE197914A54F88CD79A05A4660A40FFFF6AC22130000C7DB625ADDFF0687555DD063BD1BFF7FC39E112254444989780F033B5DED926FD829C26759960000C74B1B55D2EAF5F62200A7961EFFA79C15AD4F7B079700CF18E3759E39DBBC6CB918EFDEADB6000073F7AFAA822894EE6F3A2F1FE938D913D536B1823D361D96BB98406D669BC3A5752657F6F31E0000A2EB69C924D2E4386895A1AFADE622798C7A28D742D60177C20CEDFFCE42B2BA1B156A1C746C0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "3E74E8E7DAD4E754AEABBE3C5693CE05ECD925E21A63F33C325223FC7957DC58F91794FB6AE600000D1BEB8220228E424FF3FAA8F298A4595F86248B79CC5598DDA6086B7B3174DAB8011B5C82260000AFEBF2B95440636B969EA21FEBD201B075E234FA4815E12A971294808E86C90FB7C511F5F04E0000B33E2FC591E1804FC805D6E849D951E67B7202243CC053ED90AA5A3A0993AA1361AECA2AB42200008A578536032089DB2A21181ABACBE11C5D19404D1CEFF0FA2422A163F3CDF218C5ED6F6648A600006FA05FCC14FC16E7597B0146B2225F13CB74108254ADE7559FEE450168344F38541F01B021D400005012A4EE21A3B28EA79D79EC3C28024C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "E5371F5588593CDC4ABA46344ECF33C61028EB352D8C00002B12CB7E8F6DFB81FCF5032465C75386D22F58AD8ECF2ED103378440D0A942406DA888B9541400005D68B0DBFE3D8CA82930A061614ABB68523D20F7CFE39816E21C43DCFE886FC24FFD2B8423E800008F61B00705943FF22B2F3B1DB4EB3E11EC0C8870BB90A2A64A246822899A9377BD1A7634D7E8000036E522C5EC8454B0A3C65C6E4A7BB246C0FAD4F0D9089E194CA625A73340496F4F09B0DC4E800000388C15D84BB491ED3B2AAFFED112689E75F625668765EC917074F28F678FFF0DFC9148C859600000396D7AE5BAB9382F783150181549C33470103CDCA54640F69BC6EFAB237631C6";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "4DFC05B946F6276EA4AC6181E48F8B281FD21016410009A0CD92142559EED003A2F8057C017199F71F92AC327384D36C9A0126F678A61A12E5E3EA0B074B749187D65F86420ADB4741BE560B54D0F91847CAC9CDCE2DACAC0205E8766A7575E915AB48E27EC159154F64A2F3623A6E701FAF1E36DF850F4F86CE71D7DE6FF15BBE7338CE86CED45E9BFF3833C81A74F187DE187A68387EAD6FB0017B32DE02DF24B3200C89AB30B45611C394E504AC7CB5569CD41D38FE906F133681428F31CD20F599020CE2B8A950082BE8674AEC66E47A9EE10F4A96EB8FFA252D3E3C11A5FA7C5D9CCA358E24B62B4AADA759CEBA67202A9B6B7C40B54B314CC7C964A820";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "C66045122917B5F1E2213137F5356440DBC895A6308DA41793ACF216D57843F15956AECDF612BEE040B4C67A9EC1B0AB1239EDACFEDC8A96E4476FDEC822291E327081C37F035EB4CE4A6C5B739F778057F77DB4C00474A049E956812DF57D0CFBD030162BA279A62831F328FAA656F3A4D5B71AD5F01980CBC3C17F34D64985467237C268BAD764A1F11126637F8913DB8FBD78945F7CCD8EA507309292C200ACC69C5DF81A058EBED17B927E6AB5613201DAAD6C78A8B31E5F0B96BECF0AFF7EA99C444F320200C94ACC104CE8CF47AC7B93DB76CC68261CDAE899683B14FE8CA7CB46D49B250AD0CD021D27702700CBBAD9DFD33D0325C8144803124ADE86";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "C83DFC47FD299511D31D8A7CE3530A317523EF60F2E67D00F8275885BE19C67DF4AB4566BB8118F650237ADFD58D2833E3D7BCDF05A967EFE9518672F3B3220028DC91DA8F1A990C5A537DF6EF403864F62466CCBD7B16A4B821D027B66D024CA74DA5FCAD61C400F2DE8D1E39972119FD5177E8B6276AE83057F3B19361263256F708C0C23F758DBE0607DC2FDB9800048EE343BA0778A147103FD1C93CB52B1247657654FF7F95F11AC42853D9D60CB768D29F5C27B800D50FEEEC59DF5B3BA4C666A198423EB76AA1DF25DEEA47897621B4EB00C7A8A105193C1DFDDE3000D40815E2A07DB2EF22DD9EBBD030761DF595987B9A700A4A7C97B7CE21DA6EDD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "6B083B02797A600064293BE21F086F0D426565A2AD0AC6F4BBABC06E59D50E2C4F55D43346313B8F82D4FE8C211CB0008F579B8447C2FED33BE0BCDFC76175F605E348ECE79E9BDCDD47E1D86B89B7A0B99396A5904AE000917F92554FCF5A7367149E93C0F638692520DE55CDC60D3FC2A413EDE4E05E6E1A87BE81F414C000BBA3FD57B4D601895786E351137C216F325F19842E2E68CF24D36A8E8CCB380005C0F82DD2658000CB084EE9829A66FD397DFF3775C9B08E7BB35FA37C8C3B3D2354497505A11401DCABEDF4B56380005616EE8C2113D3BAFD8F2D4573C4B0E3598B7F920C2C813326F17B67512673D22396DEA34C868000D4F21A8D26DB339A";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h028A46CE139B57DF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init3 = "7A83DC690877F6F92E7B53693DD149BCABFE5E7601BCD0197EB6CEB4924584B31846383C994CE1140B1D3CE474994A71ADB77817F372F49B20088239C104B884C7FBCC2BCC2CC99C698330856E3DF83F29A989F4130F71F10309179BA466149AB58058DB0A0B27074586822276CCF67E2DF8A3A70ADBB8D5DF7963CE856B40292D5F5D1F86F0E598A5674B87AB9A09BECCA79CF05CA2EA3980592790E27B165F501573EA7EECF4885B59C4776BFF8B6102AB6A63D0CD993D8BE6BCF3466FDFFF40A43C7D7162C7C16E58FD1364E6B05DC31FB6A2FFF475286C26657D710605A5DA5E44B4788BC7840B36000F042C461D61D9F15956ADD36B25A219117C5E2838";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init2 = "A17A96011A97B4DB452222434B9224EB1061298D103D855956FFC4A38929312F368F1CBEA6D1F07CE05C37ADFA3CEE6B0A9ACF4A47873BED06B0292163F961F395254612A2EDAD96A07E09CB7650517AC847E82FD6272117337ECFC1DF3E2593D0F4686A9FB018414F71E6F4402824E3BB5908D375259B8284D58C1B3218F25B5D5488F0FB6C0FF90C2B3F9225551B6B9472BDBE12D0FC20DDFC9CF71DA12A09113FA2C55FD4D434C3E9E83880BE67B0FC2BE8C837941B5FAC5DE6C9E60D19D46B3E6C87A2FFDDB6D6C60511BF3E3D5E03EAFEEC1CA912DFF6A5A365F2AF684E426AAC1C41088F49C6BFF1C2F5A3953B9DE07EFDA282F2A76B9F070CD6D253D5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = "08349E715F70F2548017E9F1C8375C8F03B9DD1B2ECD6A4F5EB40D5ED72488C79A97F9F239CDE047912702EA1A250A9079B503078ABC25CA8BEEE5EC95BE3A2D9FD1103574D679F37766847F03BF9F7576547CC0FBBAF282F7F0C91BAA2348F8DB3FC869E68E4C5B4C257990EE7E37AD3B4EC43830547A59CE0D2959FACF4261B60446B98234F4513731CE8BEE2E2AAECCFB180D00A0FB66A722361C56D5D0A08488F5D7949355958D65786A8541465250A2A7286894740634904DBAD7720FB7D39B869274BB256AF4DC698038DF92A8DB4C307148BF82F40C7FE169F7EA6EDC147F18930B1D9776049DD1DF73CADAD7337FF355A47F490595CAEB18A169F57A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = "1D4726837DE79DCDDD2087ED07C2A2B2DD69C207105BC31EEC0DB1ABF554A0B999AD6EB47DE78EC516ECB8605B330F65A688981B0CC6C694CBCED49B6120C4E1FB1F266A2E3A648E1A4CE021D0FACCD19026D23FE6CACD1A567E4917494AA5B52CB0902CEDF65CA1844FDDBFA044855CF3B766CCF58ABE98702E19E369DF42C5535627EBFD503917B36A000289484D3F89A865800B03C7A76BDD0B4E840FE4D3B1F999F86BED661EB93C1F08493CEBDCB9BFDC5686593F89A5146744237CD12D8CF1296B300D9DBB3F71F6988BBC574137510853B859B88C5F496CCB912B8CC962CD4794002FA554B5124B9B4F0077B8E9CBE9CA1BF0A07681F04CB1C29E42D9";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init3 = "BD77FB5CB80A7701A0106E5D553046BB3E596F2451D6010354B8561D78948F3D53ACF7DA1C302AB8F8FD9AAC0C0024F1B49C7BE19EAFDAAD44F37F9807C170C81745DAABB691D52D7F818EC5D04CD7F94DD498C64AE46F06538EC3F8CFA57F06C0A467F33F8B9AF13C8CA5FC7E8662D4CA56584814DC2BCDA4A4B38C874E2CB0C50B27F10EAB469FEF1CD112A484DB4FD19E7899DF8E577F68A8BCF8776DB5A971FB1596690747B3686C7F402FA4A6D213FA53B38668655EBA2BFC9F776A63118D332DFDB1D95E80C78D96771B4BE04D1782A6742A0A96C8E5196F5D658548A677149ECE1F4C476B11CA84D184C19B27FD6814A6EA9BF9ABA249A39ED2ED0A59";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init2 = "CEEE4E8EB297EB04E115AF3B128FDA4CCA5685768705F7F27148B75C69939A086E88EB79085CD1F13B3CB968950E73B1DEF1AB8FF929091555C75F3A1443C33FDAF38EE9FC8425C8FCB904409265F7ABF85956188743A16ED26A9EAD848F31C51F2100782A2043DAADE64BE1163E2F1DBFFB834061021A5BAC2B77A086FF7BEF38E6CEDBD1621400FF097D5C1E33F73E2773C5D3B2C71BE84990D4545DDDED4E67E152DF0DA75220B82EFBE60501A2AFD5F667E351D4CAEB948C4A4B33276EEB3F263FE894E06BB10AFEC8ACB1D191F915770ECD2C4856551A504A3969CDBCD1081D5CDA0904600D9EDB0EB306C9A88F16575C12787FB448B45BADA3A805DA62";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init1 = "38B99CBAC96896E631A243D209B30ED8FA4D20BFFB89687E49E59935CA6EC6987FFD5F440D89F72D4FF735A3E83F52AB650808F39C3F28B18ACA4DF66E6D7FC1767D9E6D96FA8ED3F2567C3B787967E1259A8998F8996A171638AEA40CC763B561A9E652C6CDD3BD5B97D04C70F9FE05F3E7731E39358200888E87483C8B1B57A77626C9E5C3BC4DC3C2445D4E0F0819FD442AD86990F54E091BCF251FDD7F69B77060D232E85638DE8A8AD982A7DBADDFAB62C4AB8E43ADD4787CEBF2F2DD249B9F7C2DF10C2A0E2466B3A92B816E80515AA9BA8F8CFB6B83FE1E2E3F53DC3D61CFD8EDFDBC59F0333ADAA57148DD0E34A33F278775906E8AF9D3395CEA3C73";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init0 = "DC9565BB0ACB42D745C2D79B6E7DF922CB036F8F827C211070411FC7ED1BCCA94E71183C2467E90D01E3F78B90595B74BC46EA029A46293160BA015E65AFF99E394A91503B10F2B80202741A3D08B8C46CB7B93A51ADFB5D5CB2A33EA1664119828225BD3D381FF22525538DDD8D2911CF278397F12ED179AE545EF0B96277836404DE1C26004825E319D15CF5F3FFAE9F3833A19171D66E8B3E9E13EBB8AD2A937786F9732BE098768AF04D360207D617BF5F24FBA58109149AC002E7FF6919DE47FA4247A3CAA1C592E68FF8FBB219E2B1B2346C18E0BE8C0731040A63DBFA1F55F6CCAAFABA00050BC54E63916E29C5DDC6452F278C7265BAAE25A4B37E8A";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "AAEBCF2AA92352E5E80D29E0761D46B4A036B8ADAC3FF2D5EA57AAFD801337EC330DE656F32101FA28CD9042B8BCA44772F56ED910DDC4ADA8A1932F3F68CDD9DBF045FAA411A5E71E1F78BCAB7A38500060BFFE2C7FDC9DD733A13C708E361E3CC3207902B333D01D34F82079CF1EC2435F30936AB1E1E300A79226A11EA3609C24709F929EC0EB94B12BE75D34BEC9811AA012FAF9E2CE2D50A41F267585CB81D89883D9CCEC70340E376D52F2EC70E8860AB50B834F9B75E19339567FE86E250D7CD562956FA5C8D8F544D817557A2F551D6A35288550BCA2C44CB92901C5F117532F91411CDE82262F61FE305D90F0137B2FBFDECC91D299D06417978839";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "B9601C0952C363B8E06610EF900D9D88BAD4BFE1ED86251F7F8E2BE61E5BCE6EA55CA35E5631D62ED246B0EDB6D989C6A01485EB98312F01F62161E246470A70FD09CC12B8BF856D0854C6F5E1027DF97F0DF53F5E5247567ED125EA29AE6377458D77E6566D36581341182BBEFCD03AFC7D62E89FD5BC1A1CA8C566998E4AEBE6D57ED76D3D61D4236D9C8CBEF2CE6B6C49AEFC6A856EFDD532FCAE9BB8F7BF6F0DA536CD6163675D956E0BD0C6C4209D4900624C993345120C18540E3D79E26A58DAED49D9A1C6C060939F00DAE0B2592FD39A458367F54AB824DBE1CC9ECFCCB9AF2C054C1EDF48206A73BDF810066A9B8337591991E9FAB29BE00E41BCB6";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "AEC5D8D607FEC7862BF03FD476D3E52403E6EC95C6F1A6FC175EF0C0F8088CB78AEC66A4B6A256392174325031411FACECF0E5E8FAA8398D909C5A17D3B354E74F28BE725B77AAF96AD036BA66F873984A1F0AD9D315B4549427B4B9FD14822AEAB5231C3FF9CF480E5EE6256B7AB6D0077AF54961DD0AD5B88C296281AA638AE49BD571A43A57F92F27692FCC8DCBAFF315C0F4562EA0ADBC5093559CBE96C1C0340C69107D806C744D42FF6490D79CA264195697FF7AD61D9176243EDE862ACCA7E0D374BDE494EAFA2D5F98D2F59608649E870616EAB1E67EE8ABE913DC3251255E68BA4BD0F5C39E5CD4F223056FAD3D09FA0147F567CDE99D444CB1B00D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "57A3AFA53B428C891006A75840F47FA0E0DBE3CF0DF4F454E4E036CD7D2BCAF00FD370B9BF84B4DFC51E98F3C56EC500752D9DB0E48075BCECA65F894512B5DC77D7C491BA84910CF1A7F870ED4AA5DC9566A9DF71C726F3A11AE96C39CB470CD24AFDFE75ED27D62DF814860A7BCE93C47C5DD0D4096188233775F17C9299FC908132D9739F2162F89F8A6E4DD96F3E92642DB02DE01B8A9AD74EA84B961856DCF883F49472045FCD56FD97A93B91DF644AC36929D4E875A0E3DF86BB51B8BD4E6313F67A5ED2B0D318B73CA5DAAB20276FD69D7E8848FF19D7688B6ED801DBE531A3FFDAB03FC8B6C8B351B984D48ACA58CB15802A1B0610CBD1AC6BA295EF";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h03CF03CF44447777;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h550C553F0C0C3F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h0434C4F40737C7F7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h070007778F888FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N14
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h3535353500F00FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "EFFFFFFFFDFFFFFFFFFFFFFFFF81001EE01FFFFFC0000003E00C03B7F80040CFEEFFFFFFFFFF7DBBFFFFFFFEF9FFFFFFFFFFFFFFFF80001C001FFFFFC0000001E006438F38829FFBFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFF8000000019FFFF80000000E00043CDFA8F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC000000030FFFF80000000200068CDFBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF000000030FFFF180000003000600CFFDCFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF8000000009FFF1C00000030187004FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFC0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000FE31C00000071FC78027FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFCF8000000000063CC000000207C18031FBFFFFFFF83FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF06000000000007BE0800000007C08000FBFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF040000000000073E1C00000007C0C0007BFFFFFFE81FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7C00000000003B1E1C00000003C040003BFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFEFFFFFBFFFFFFFFC00000000007B1E0800000003C020300FFFFFFFFC27FFFFFFFFFFFFFFFFFFFFFFFBFFFF07FFFFFFFC0000000000739F00000000000000380FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "FFE4FFFFFFFFFFFFFFFFFFFFFFFFDFFFF01FFFFFFFEE00000000073CF0000000000000C700FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFE00FFFFFFFFF00000000063CF0000000000000FF80F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE00FFFFFFFFF80000000003CF0000000000001F7C0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFE0000000003CF00000000000C1FFE0113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC007FFFFFFFFFCFC0000007C600000000000E3FFF0801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8001EFFFFFFFFFFE000003FC000000000000E7FFFF9C0FFFFFFFFFFFFDB3FBFFB0CFFFFE1FFFFFBF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "8000E7FFFFFFFFFF000003FC00000F800001C7FFFFD800FFFFFFFFE000020389008FFE0000FFFFDF8001E37FFFFFFFFFFC0007FC03000FFF800007FFFFFC601FFFFFFF80000010E0001FF000003FFFEF8007E07FFFFFFFFFFF0007F80379DFFFF00007FFFFEEC01FFFFFFE00000003E4001FC000002FFBF7800FE07FFFFFFFFFFF801FF803FFFFFFFFC007FFFFFFC027FFFFF8000000067F003E0000007FFFFB801FE03C7FFFFFFFFFE3FFFFF7FFFFFFFFE00FFFFFFFE0F7BFFFF00000000F1DE1F007E0007FFFF7801FE01C1FFFFFFFFFFFFFFFFFFFFFFFFFF0060FFFFFF0FFFFFFFC000000077CFFE00F70033FEFFB801FE00007FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "004009F1FFFFBFDF97FFF03004FFFFEF0001F0FFFE3FE0003FF0007C000026403FFFDB0614000FF7004008E19FFFFFFFD2FFE0E003FFFFDF0001F03FE01FC0001FF0003E000043003FFBDB3460800FF74064417303FFFFFFE7FFE4FF03FFFFFF0007F01FC00B80001FF0003E00005B007FFFB008800003FFD060E18062FFFFFFEFFE40F803FFFF7F000FFC0FC00000000FF0003E00005F832FFFF020008003FF8040C000F4EFFFFFFFFF21F80BFFFEFF003FFF87E01E000007F6003E00004FE20FFFF78C00019FFD8211C800FBFFFFFFFFFF87EE1FFFFDFFFC7FFFE3E00E000003FE003E000047000FFFFF6700017FF8001080005F9FFFFFFFFECFC831FFFDFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "0C7FFFF1F000007003FF003E000027800FFFFF3020047FF000000001BA7FFFFFFFFE3FC073FFFFFF0271FFF07800007803FF003E00004FE007FFFFF82009FFF800000001FCFDFFFFFFFEFFEEF7FFFBFF0238FFF03800001803FF001E00006F83A1FFFFFE0001FFB000000001FFE7F9FFFFFE7FC5FFFFFFFF0338FFF018001FFC03FF011E00002F86607FFFFF0083FFC000000003FFD8F3FFFFFFFFEFFFFFF7FF030CFFF00807FFFC01F8191F00002F00403FFFFFC000FF8000000017F7C01FFFFFFFFFFFFFFFF7FF860FFFF80007FFFE03F9F99F00001700C03FFFFFD0183A000600001FFF0C1FFFFFFFFFFFFFFFFFFF3C07FFFC000FFFFE01F9F19FC0000B1F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "C20FFFFFF001FE01BFE0003FDC18C7FFFFFFFFFFFFFFFFFF0003DE7E003FFFFE01F1C19FC0000981BC07FFFEF887FFFFEF30001FF547C1FFFFFFFFFFFFFFDFFF0001DE1F007FFFFE01F9C3BFE00009C33F07FFFEF980FFFCFF9C0027E79FF4FFFFFFFFFFFFFFBFFF0000CE1F03FFFFFF01FFC63EE00008C23F43FFFFFD0FFEFF7FCC5184DFDFFCFFFFFFFFFFFFFFBFFF0000EF1F07FFFFFFE03FC712700004043BA0FFFFF01FFFFDC7EFEFD8DFDFFA7FFFFFFFFFFFFF7FFF0000EFFF87FFFFFFE03FC7023800060676207FFC00FFFFFFE3BFDFF886BFFE3FFFFFFFFFFFFFFFFF0001E7FF87FFFFFFF01FC39E3C000267FFDE7FFC003FFFFFE1FDCFF8017FFF2F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "FFFFFFFFFFFEFFFF0000EFFF87FFFFFFFC1F01FE1E0001B7FFBF3FFE023FFFFFFB7C23FC06BFFD3FFFFFFFFFFFF5FFFF0000FFFF83FFFFFFFC1F00FE1F800043FF479FFFC0BFFFFEFF7D707C067FE61EFFFFFFFFFFFFFFFF0000FFBFE3FFFFFFFC0F00FC0FC00021FFDF8FFBE1BFE1FFFFFCF07807BFF01EFFFFFFFFFFFBFFFF0030FF8FF3FFFFFFFC07003807F000119F9FC3F8307FFFBFFFFDE03E047FF01CFFFFFFFFFFFFFFFF0000FFFFF1FFFFFFFC07100001FC001CBF1BE678017FFF8FFFFFFE3E017FE07E7FFFFFFFFFFBFFFF0003FFFFE0FFFFFFFC07BC0001FE00047F1A643803FFF96FFFFD7E1F76BFE0FE7FFFFFFFFFFBFFFF0003FF9FC07FFFFF";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "FE07FE00007F00043A1070401FFFFFFBFFFF541FFF8F14FF7FFFFFFFFFFBFFFF0003FF87E03FFFFFFF03FE00803F000410507000BEFFFFBFFF991D07FFB2067FFFFFFFFFFFFBFFFF0007FF83E03FFFFFFF01FE00C00F000416C41F017FFFFFFFFFBE5F87FF18137FFFFFFFFFFFFFFFFF003FFF81F01FFFFFFF00FC00C00730021C901D007FFFFFFFFFE4BD8FFFC21FFFFFFFFFFFFFF7FFFF003FFFC1F01FFFFFFF80FE000007F80288921D00FFFFFFFFFFC8FDEFFBD07FFFFFFFFFFFFFF7FFFF003C7FC3F80FFFFFFFC0FF0000007C038C041F00FFFFFFFFFFB3FEFFFDE9FFFFFFFFFFFFFFF7FFFF001EFFC3F807FFFFFFE07F8000007E008E208F41F7FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "FB9FF35FFEC07FFFFFFFFFFFFFF7FFFF001FFFE3F800FFFFFFF00FC000003E008C000BC0FFDFFFFFF39F7B36DAC03F6FFFFFFFFFFFEFFFFF001FFFF9F800FFFFFFF807E000003E00CE0013C0AF9FFFFFF3BFEED3DF747F7FFFFFFFFFFFEFFFFF001FFFFFE000FFFFFFF807E0000006006E4013C07EFFFFFFE37FE7DBFF10FBFFFFFFFFFFFFEFFFFF003FFFFFE000FFFFFFFC03F0000003003F8003D01FFFFFFFE35FDFC3FF80FFFFFFFFFFFFFFFFFFFF001FFFFFFF807FFFFFFE03F000000380378403F01F3FFFFFF36FFFC79F99FFFFFFFFFFFFFFDFFFFF001FFFFFFF803FFFFFFE03F000000180078003F01FCFFFFFF1A7DFC79F93FFFFFFFFFFFFFFDFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "001FFFFFFFC01FFFFFFE03F000000180018003E80057FFFFF187CBC79F23FFFFFFFFFFFFFFDFFFFF000FFF8FEFFC07FFFFFF81F8000001E0018011F8007FFFFFF1877787DE6BFFFFFFFFFFFFFFDFFFFF0007FFFFFFFC01FFFFFFC0F8000000E001C011F83FDFDFFFF197FF8FDFFFFFFFFFFFFFFDFFDFFFFF000FFFFFFFFE001FFFFFC07C000000F001C000F83FE7FFFFF9C7FF8BFFFFFFFFFFFFFFFFFF1FFFFF801FFFFE3FFF8005F7FFF03C000000F8000180F03FF9FFFFF8E9B113D7FFFFFFFFFFFFFFFF1FFFFFFFFFF8FE1FFFF8000000F01C00000078000182721FFC7FFFECF28207DFFFFFFFFFFFFFFFFFBFFFFFFFFFFC7C3F1FFC000000301E00000038";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "0001003407FF3FFFFF397C2FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFC7FFE1FFE000000000F000000180000003C87FFEFFFFF9DF87FFFFFFFFFFFF6FFFFFF3FFFFFFFFFFCFFFC1F7FE20380000F800000000006001F87FFE3FFFFFF38FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF01E7FFFFFFC0007C00000000006300F83FFFC7FFFFFF1FFFFFFFFFFFFFF7FFFFE7FFFFFFFFFFFFFFB3C3FFFFFFF000FC0000001C006330FF1FD853FFFFFF1FFFFFFFFFFEFFFFFFFFCFFFFFFFFFFFFFFFFF801FFFFFFFFFFC0000003C00E0325DCB801BFFFFF83FFFFFFFFFFCFFEFFFFFCFFFFFFFFFFFFFFFFFA00FFFFFFFFFFC0000003C00E0337FC08000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "FFF0001BFFFFFFFFFFFFFF000000C0BE6FC0FF8001FFEFFE001FE00003FFFFFFFFFFFFFFFFFFFFFFFDF80019FFF7FFFFFFFFFF800001E047E0800180007FFFFF001FC00003FFFFFFFFFFFFFFFFFFFFFFFFFFE03DFFF7FFFFFFFFFF800013E023F80000C00F7FFFFF801FC00003FFFFFFFFFFFFFFFFFFFFFFFFFFF03CF7FFFFFFFFFFFF800003E01EF80000001FFFFFBF803FE00003FDFFFFFFFFFFFFFFFFFFFFFFFFF89FF7FFFFFFFFFFFF80000F70070000000003FFFF9F803FE00003FCFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF80000FF801C000000001FFFF9F803FE03401FCFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF800007E800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "4000000008FFFFFF801FC07C00F8FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE300000FE0004000000004FFFFFF801FC07C00C1FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF809FFE000041FE000C000000000FFFFFF801FC0FE0001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F7FFE0000C3FD00180000000007FFFFF801FC1FE0003FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFB01F0001C07000380000000007FFFFF801F81FE0001FFE3F87FFFFFFFFFFFFFFFFFFFFFFFFFFCFFF800F8C07C0600BF80000000003FFFFF801F81FF0001FFC3F03FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFF001FE0F80605BF80000000001FFFFF800FC3FF0000FF80";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "C01FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFCC0FE0F80607FFDC000000001FEFFF801FC3FF0000FF03400E7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFF801C0FC0007FFFC000000001EEFFF000F01FF00007C00000E1FFFFFFFFFFFFFFFFFFFFFE07FFFFFFC00C07CC007FFF000C000000E77FF001E01FF0000780000000FE7FFFFFFFFFFFFFFFFFF00FFFFFFFFE0C00F9801FFF00063E000037BFF001F01FE00002000000007E07FFFFFFFFFFFFFFFFE1CFFFFFFFFF0600FB800FFF80021F180006FFF000F01FE00000000000007F00FFFFFFFFFFFFFFFE03FFFFFFFFFF0300060607FF84001F9000423FF000001FE00000000000007F8003DFFFFFFFFFFFFF03FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "FFFFF81C0047833FF80007CC000009FF000001FE00000000000007F800007FFFFFFFFFFFF83FFFFFFFFFF82E00DCFF8FFC0103C000000DFF000001FC00000000000007F800003FFFFFFFFFFFFC3FFFFFFFFFFC77F1F7FFA1FFCD80F0000007BF0000007C00000000000007F800003FFFFFFFFFFFFC3FFFFFFFFFFC79FB9FFFE1FF4F8086000003BF0000007C00000000000007F800007FFFFFFFFFFFFC3FFFFFFFFFFE7E9CFFFFF1FFE7D600000007BF000000740000000000000FFC00001FFFFFFFFFFFFC3FFFFFFFFFFE7F57FFFFFBFFB3DF80000087DF000000F8000000000003CFFC000007FFFFFFFFFFFC3FFFFFFFFFFE7FAFFFFFFDFFFFFF8000704FFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h00530F53F053FF53;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h010345CFAB03EFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N20
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "EFFFFFF80EFFFFFFB8020000007EFFE11FE07FA63F80000C1FE7FC48191840CEEEE1F003BF7F7DBBFFFFFFFD0BFFFFFFFF000E0C007FFFE3FFE03C303FE0000E1FF9BC70D89A9E7A37E3C007FBF7FFBFFFFFFFBC09FFFFFFFFE00F0C007FFFFFFFE608207FFC001F1CFFBC320A8F9CBE24C3D01FFFFFFFFFFFFFFF9C09FFFFFFFFF80F98003FFFFFFFCF00007FFC003FDDFF973203C7FE3024C3FC3FFFFFFFFFFFFFFF9C0DFFFFFFFFFE1FE0000FFFFFFFCF0000E7FE0027CFFF9FF307D4FE382203DFFFFFFFFF9FFFFFFF1C08FFFFFFFFFFFFC00007FFFFFFFF6000E3FE0001CFE78FFB02BFFC2042006FFFFFFEFF3FFFFFFE1A0BFFFFFFBFFFFFE00003FFE7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "FFFFF01CE3FE00408E0387FD802FFE18000047FFFFFDF93FFFFFEC0C0F7FFFFF1FFFFFF80307FFC7FFFFFF9C33FE3000DF83E7FCE627FFF9807C07FFFFDCE07FFFFFE04C6DBFFFFF1FFFFFFC0F9FFF87FFFFFF841F7FB800FF83F7FFF02FFEFBA1FC0DFFFF1F90FFFFFEC04F032FFFFF07FFFFFC0FBFFF03FFFFFF8C1E3FFC00FF83F3FFF82FDCFF817E07FBC00639FFFFB8806603F9FFFF01FFFFFC083FFC03FFFFFC4E1E3FFD00FFC3FBFFFC27FFFD007C096080467FFBFF2080230FE27FFF047FFFFC003FFFE77FFFF84E1F7FFF003FC3FDFCFF67BFF9303D800001CCF7FFF8200007FE00FFFF0F8FFFF0003FFFFFFFFFF8C60FFFFF801FFFFFFF3F637FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "FB9B00100103E67FC000000FF8000FFF0FE7FFE18011FFFFFFFFF8C30FFFFFC07EFFFF3BFF007F7FFF8080000006CEF78000001FFC001FFF1FF3FFE1C000FFFFFFFFF9C30FFFFFFFFFFFFF007F0835BFFFE00000001D9F7D0000003FFE0001FF1FF001F3C0007FFFFFFFFFC30FFFFFFFFFFFFE083F0E313FFFE0000000137B7A0000007FFF0002FF1FF80007C0001FFFFFFFFFC30FFFFFFFFFFF3E001FEEC03FFFE0000102001C66000001FFFFC000FF3FF8000F80380303FFFFFF839FFFFFFFFFFF1C000F7FE037FFF2801E00000040000001FFFFE0007F7FFE100780FC0001FFFFFC03FFFFFFFFFFFF18000063F007FFF82020024C04004F300FFE1FF8003F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "7FFF180001FC0000FFFFFC03FFFFF07FFFFE38000027FF03F7DC201FFFFDFC76FF701E0000FF001F7FFE1C800FFE382003FFF803FCFFF0007FFFF80000039FE1334FC07FFFFFEF1FFFE070FFFC3F801F7FF81F801FFFFFF000FFF807FC8620000FFFF80000153FE1010E01FFFFFFFD9BFFE3CFFFFC2C040F7FF01F800FFFFFF8007FE007FC000000003FF80000863FD8000C07FFFFFFFA46FFC63FFFF07C00077FE01FC38FFFFFFC001C000008000000001FF00001865F0840000FFFFFFFF31D1E11F81C006000097FE01FE3E3FFFFFEFC00008000000000000FF9F001826F00000003FFF7FFF87CF06FF08E033010077FE01FFFF8FFF7FDFE00008000C00000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "01F601FFFF80FE0E35FE9D3E1E4000040879BA920390E4C080BD910600DBFFFFFFFC0E78E0C1FF8000F301EF7FC0FECD0FAF9066AD08004000952EC7D8CDD6100074C80700F7FFFFFFF8007CE0C1FF9000F181F33FF0FFE9093BEF257328002000B49007FF67F34001E0E3EF006BFFFFFFC3E07E71E0FFFC00F0E3F13FF8CFE7136FE5616040E00000FD0E4BFFDD37C800A26F7700C3FFFFFFCFF83E31E07FFBC078F1F1FFF807E0A52DE57380844000007701CD0B8B59C80029353F0097FFFFFFCC783C39F07FFBC03CF8F8FFFF83E02B3BEB30CC0040000194ECF60DD0CE001C44B03F81F7FFFFFFEEFE3C39F83FFFC01C7C7EFFFF81E32DDD5151D4006010";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "04F332600F5D0E001C20923F81FFFFFFFFE7E01C78FF07FFC00E0E3FFFFFC1F02BF6F5D0E02060100CDC8BC9389D76900E204FBF01E7FFFFFFE3C00678FF07FFF806061FFEF9C1F849FF2DC0906070000CBE121C2324038007207C9E03E7FFFFFFE3F060607F03FFB807071E3F7879FCA1BEED40510062081D5018A60308C50043003DDF03FFFFFFFFC3F8F0E03F03FF1803830F9FB87CFCF17EDD5210005B00DDF82EFE0BA0E1886180FF7E01EFFFFFFFE7F871FF8F80FE1181C30F87F83C7C497BBC7249C01B418C0C1AFB69F9C0011080FF2C03CFFFFFFFE0F001E183C0600381E3CFC3F80E7C387FBC734E300E608EC6DCFB6BD3C1322003BE2007DFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "FFE0000001C1E0000101F3CFC1F80E7C3E73FC6AC26802F02E660DAFE123C030301BFBB003CFFFFFFFF01C7010FCF800000071C7FC30061C3EFFEE78FFE042D86E67FD6FA06B80F0224FFF1003CFFFFFFFF83C00067C3E00000038E7FC000F1E3EBFEEFBC03060CE7E5707D7A7FFC0F81A67FC6207EFFFFFFFF00000021E0FE000003C73F8000F0E3E3DFFFBC2D601EE4617EF5B0EFFE1F81BBFFC800F2FFFFF7FE00001C00F81FA08000E33F8003F0607FC7F30C7E111DF8701B0E320FFE0F07BBFFE800F3FFFFF00000701E007F8FFFFFF0E13F4202F8607FA7DB2E3FB207BD32681E13BFF90E07F9FBF800F9FFFFF00000383C0E0FC0FFFFFCFD9FEE06FC7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00FEFFD47BFFA05FC8D37AC31DFF90216FFFBD801F5FFFFF000033B001E006004007FFC8FEE007E7F07FFECCEBFF081BB86967B311FF33E7FFF6BF401F5FFFFF0000337803E083E20380FCCC7EE003FFF07BFFEFC9FE5F9FB0132743177E33FFFFFF9FE01EBFFFFF000130780FE181FFFFFC00063F4001FFF07FCFF784FC0065B053EE86BFFFFFFFFFFF5FE80EBFFFFF0003F07004C3C0FC3FFF000E3F0000FE380D4CF0F69A7AA1F1920E073FE7FFFFEFFFCFF00D7FFFFF0007F8400007FE000003FFFE3F00000C3C05FCDADD4F8E70F1CE7C0279EFF7FFCFFEFFF80DFFFFFF0003F8000005FF000001FFFE3F00000C3F05FCC83DF70BD8FBEE0013AFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "000FFFE400206000000080FFF7FF3FBE6FCF007F81F81000FFE01FFFFC7FFFFFFF80000000C000000207FFE60008F0000001807FFFFE1FC7E08FFE7FC07C0000FFE03FFFFC00FFF7FFFE000000C0000000001FC20009FE000001807FF2EC1FE3FBBF073E4F7E00007FE03FFFFC007CE7FFFF9F000080000000000FC30801BF3C0001007FFCFC1FEEF9FF83F01FFE00407FC01FFFFC027803FFFFFFFF804000000000076008001FFC0000007FFFF08FF9007E01FB03FCC0607FC01FFFFC030001C7FFFFFF864000000000002000000FFE0001007FFFF007FEC07F01FD81FE40607FC01FCBFE03007087FFFFFFFFF000000000000000000FFE0801807FFFF817FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "801FF0FFC8F820007FE03F83FF07007083FFFFFFFFF8001C00000000000007FF04019CFFFFF01FFFC000FC67E4FC30007FE03F83FF3E007003FFFFFFFFFFF8FFE000000000070FFB3E119FFFFBE01FFF40607E3070BC10007FE03F01FFFE003001FFFFFFFFFFFFFFFC079F00001FFFD9FC3FDFFFF3C02FFE80603C18207C30007FE03E01FFFC0038003FFFFFFFFFFFFFFF1FFFFF007FFF5FF30F4FFFE3F8FFFC80F81800017CF0007FE07E01FFFE001C0781FFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFEE73F83F9FF41803C000000BED0007FE07E00FFFE003C0FC07FFFFFFFFFFFFFFFFFFFFFFFE5FFF8FE101F07F9FA40803C0003C01FF0007FF03C00FFFF007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "3FE03FFFFFFFFFFFFFFFFFFFFFFFA7FFF833EE1F07F9F800DC740000E01FE6007FE03C00FFFF00FCBFF18FFFFFFFFFFFFFFFFFFFFFFF5FFFFC07F83F03FFF8007C700000701EEA00FFF0FE00FFFF83FFFFF1E3FFFFFFFFFFFFFFFFFFFFE0BFFFFC03FE3F833FF8003030C000000E7700FFE1FE00FFFF87FFFFFFF1E7FFFFFFFFFFFFFFFFFF1F3FFFFC001FBFF067FE18103063E010037A80FFE0FE01FFFFDFFFFFFFF8E07FFFFFFFFFFFFFFFFE637FFFFC000FDFF047FF08090421F180006E00FFF0FE01FFFFFFFFFFFFF8F00FFFFFFFFFFFFFFFE0407FFFFC000FEFFF9F9F80094401F904042300FFFFFE01FFFFFFFFFFFFF8F8003DFFFFFFFFFFFFF0C07FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "FC0007F3FFB8E2C0000007CC00008980FFFFFE01FFFFFFFFFFFFF8F800007FFFFFFFFFFFF8C07FFFFC0007D9FF257EF0040103C00000EDC0FFFFFE03FFFFFFFFFFFFF8F800003FFFFFFFFFFFFCC07FFFFC0003BE0E1BFFFE03CD80F00000F7A0FFFFFF83FFFFFFFFFFFFF8F800003FFFFFFFFFFC7CC07FFFFC0003B505AFFFEE834F8086000043A0FFFFFF83FFFFFFFFFFFFF8F800007FC0CFFFFF007CC07FFFFC0001B9E57FFFF6C4E7D600000007A0FFFFFF8BFFFFFFFFFFFFF0FC00001FE00FFFE0003CC07FFFFC0001BEE3FFFFF8C6B3DF80000087D0FFFFFF07FFFFFFFFFFFC307C000007F83FFFF0003CC07FFFFC0001BF6FFFFFFCC07FFF8000744FF0";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "FFBFF60E0000402897F88FCFFB001FE7EFFE30EFFE21E0023C0FFF830000C9B1C00024F9EBFF8FE8FFBFF71E6000204452F01F1FFC007FCFEFFE323FE01FC0021E0FFFC1000084F2C00424CA9F7C0FE8BF9BBE8CFCC0003667E01B00FC007FBFCFF8711FC00B9FC01E0FFFC10000E4E080404E777FF022D02F9F1E7F9D4C4103EE01BF07FC00FFFFC7F0FC0FC0003FFE0E0FFFC10000007B50198FA5FF7463B07FBF3FFF0B160100C000DE07F400FEFFFFC0FF87E01E3FFE0609FFC1000090127037884C5FED9FEA7DEE37F70400000400007811E0007CFFF39FFFE3E00E3FFF0201FFC1000098F19077C0873FC175C7FFEF7FFFA66203000C013037CE007FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "0FBFEFF1F0003F8F0200FFC10000787D31F7C0C8AF046C0FFFFFFFDE4B8820C1F481C03F8C00FDFFF1B1C7F07870FF878300FFC1800190181837F807A009FC07FEFFB7FEB35200FB700100110800FBFFFBD8C1F0387FFFE7C300FFE18000B073AE3BF8812011FE4FF39FFFFE281A06FFC041803A0001FBFFFAC8C07019FFE003C380FEE1C200C066638FF364FEE3FF3FF1FDFFFC002AB3FFFF8000100001E7FFFAFCC03009F80003E187E6E0E709C0D843C7F0E43C80FE7F37DFFFE8184E161FFC9000000019EFFF8537C01801F80001E3860660E700F8C0C047F0802C9E35FFF9FFFFE07133D00FEA4800000011D7FFC33BF004C1F00001E1060E603700BCDF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "C2D7FD900E21C1FE401FFFC0E9A73600F82000000003EFFF1FFCD18271C00001F1CE3E6037003A61BC9879BD67679F0410CFFFE00D39BDF1741000000007DFFFC1FED9E37F800001F9E63C401F23F23B3F087C4D0640DF14C063FFD81BA26AB9920000000003BFFFFFFF4DE37C000000F9E039C11E63F3323D4C1EF8028E01428033AE7B20C00280C8800000001BFFFFFFFF6CE3380100001C2038ED8E7FFC7435AF1F400E100002B850702722E10540E0000400001F7FFFFFFF6C01B81F00001F3038FDC7FFFBF66A219F0BECF608801C4F4B8779C1F1B058006000009F7FFFFFFE6439983E00000F983C61C3FFFC9787DE9F83FC3800001E05CF87FE8738A8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "00003800001FFFFFFFFF2C39983E0000039CFE01E1FFFECC868F4BC1F23800000485A3E3F94602E800063C000034FFFFFFFF3C018C3E0000039EFF01E07FFFDBE477E5E236A000010084F063FA03195100476000007DFFFFFFFF3E40EC1F0000038EFF03F03FFFCDCDAFF0C41DA81E0020167067FBC18F9903F7300000FFFFFFFFCF3C70740F800003C4FFC7F80FFF617F685C47CC500140001C2221F89F8F0301F7900001EBFFFFFFFF3E003603FC0003F4EFFFFE03FE24DCE46984F1040070003CBFA1FE03DF718073E20003EFFFFFFFFC3E006301FE0003F443FFFE01FE1D78F5ABC543E00690009E71908A801EF1803BE30000FFFFFFFFFC1E60C181FF80";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "F8FFFFFCFC09F01F4FF0018100E121FFA02B01A061FFFE47FFFFF41F803C60374453FFFFFF80001F81FFFFF0381BE00F07FC01C000E363BFE02A047000BFFF03FFFFFFBBF01E03080FB0FFFFFF80003F03FFFFE0001BC01F00FE01E003FC67EFE0470010007FFF03FFFFFFFFF81FBF0C0656BFFFFF8008EF01FFFFC0001601090C7F07E603F9E5FED804E000007FF7FB7FFFFFF7FFFFFFC469DA7FFFFE00000081FF8F8000340101807F87EF039CE7FCC00E0000003FFFE937FFFF31E7FFFFE73B6E3FFFFE00000181FFBF0000F40391C3FFC3EF030DEFF87A4D40C000BFFFF01FFFFE41FFFDBFF3966F3FFFFF00000083FFFE0000C403F9E3FFE1FF013DEFFC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "E142E84020BFFFF01FFF7A42FDFFFFFF50EF4FFFFC00198087FFFC00018E0279F3FFF5FA001C2FFDF98A700039BFFFFD4FAF31E3E3FFFFFCD1264FFFFF03781E8FFFF000038F801C71FFFFF80007B7FFFCE22C0051DFFFFE0EE59C70FFEFFFFC37851FFFFE00787D07CFE0000F0FE00631FFFFF800028FFFF9723DDF87CFFFFE42F7D6007FFFFEFD7B1FBFFFFFC0827E038FC0003E0FE00010FFFFF8000DA3FFFB31B03B278FFFFF013E63C31FFFFF7DA0271FFFFF81A0FF879F0007F80FF00038FFFFFE07E6967FFFF90917E08C3FFF001F20441FFFEC40C0BEDFFFFF8071FEC73E001FE01FF000701FFFCE0F000BFFFFFCCDF8C18027FE2003D00207FFFE3F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "8C8687FFFFE0787EE7FC007FE00FF00E601FFFCE0FF801EF7E7E06CE720227FDE403F02087FF70041E2B0FFFFFC33FFFE7FC01FFE000E03F4E1FFFC70001613FFE3FC28DF0045FFFFE9DE00003FD790C3EFBC7FFFFC6FFFFEFF807FF8700C03E2E1FFFE70001FF39FFBE66FF8011BBFFFE1EF00103FF8848FC0B97FFFFC1FDDFCFE00FFF0318E0782E1FFFE7000618CCCF3FFF19C825B7FFFE03F80058BF8878CE0B03FFFFC0FFCF9F803FFC007C70786F3FFFE3003828664FCFFE13EE341FFFFF03F880663FBBC0EF0E61FFFF40EF1F6F81FFFC00387C70E63FFFE303FF94FB878FFF1BDEFF03FFFB003E1023DFF1D4DD97C1BFFE002F1FB7CFFFFE00107C70";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "F01FFFE3000054EB070FBFB8A38462FFFF023C080F23FF504F23C1FFF4000EFED7FFFFFE80003C20F09FFFE3000018000647EF300EB616FF9E0F380001E1FFAD6F7BD3FFF0000F1DD7FF73F600003E01E08FFF7B0000FBEF1CC9D7B2237265FF3E4FFE4010F1FF458C47C3FFFA000F9AAFFE30E100007E01F80FFFB300008F790287D3103F7D01F77F7FFF6004027F8A1360039FF0000FFF4FFC00008180EE01FC0FFFB30000FBE3810B04041FF7F147F3BFFC000023BFD5DC1E03B5C5C00FFB3FF8000E03C1FE01FC0FFF970000D2468AC0553A3EDC4227FBBFE430000080ED23E600E7FF000FFFFFF81F0F3E41E700FC0FFF8700007E3C16003872F3FEFD81";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = "E03FFFBC7FFE00651F86EBBF3FFFF7042C79FFFFFFF01C410001FFFFFF9801E01C7FFFFE3FD1FEB7D7CFFFFC7FFA0A815FF7FB7F3BFFDF0C3C71FFFFFBF81867FFC3FFFFFE003FF07833FFE11C11F9C117E0FFFF3FFA14C807FFFFECBBF39FFC78F7FFFFFE7E1365FFFFFFFFFC6622387067FFF1E3F0FDA047F03FFF1FFC83B883FFFFFCB3FDBFECFBF6DFFFFE736309BFFFFE00E1C7D8380047FFF801C6C1C8E7FFAEFA0FFC008C13FFFFFE73FFFF8EFFFDFFFFF6A255E900000000019EDC7D85C7FFF0F0EF825DD7FFFFF007F8000093FFFFFFFFFBFFC1FF37FFFFFCA711E7FF0FFFFE01BE6CCCC7CFFFE0FC47803B97FF87C00A780003FFFFFFFFFBFFFFF1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = "FFBFFFFFFDCF09C9FFFFFFFE0043F080CFFFFFC0F7E3815907FFDBC008701607FFFF3FFFFBFFFF80FFF7FFFFFFDCCC6CFFFFFFFE00C3CF38FFFFE7E1F85B8624D7FFFF2C2F72E2C7FFFF1FFFFFFFFC37F7A7FFFFFFFCB340FFFFFFFE0DEC3E7FFFFFE3FFF02085341FD9FF3807FED1C7FFEFDFDF4FFC737EF7EFFFFFFFDC1B43FFFFFEF03DE4FFFFFE7FF1FFC02689879FC5FF8007F001FFFFBFDFCF0FF86BCDFFEFFFFFFF9EF137FFFFFC300DE0F8007C61F1FF03028FCEEF9CFFA007F018F7FFBF7FE59FF16FF6FFEFFFFFFFBF90FFFFFFFC1800621C103E01DBF60F0C830F775DCF900FFC61FFBFFFFFE403C3DCB46DDFFFFFFFFFC79AFFFFFE0800620FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "BF001FFF1FC1859EB7338780AFDC01FFFFEFFFF80123DE1C0BDFFFFFFFFFFC0BFFFFFF001022307FFF003FEF7FE48302136B07201FE440FFFEEFFFFC80055C052BDFFFFFFFFFFF21FFFFE3803836783BF8003EFFFFF6C96F7F5C063C0FE000FFFF89FFFF408785810BFFFFFFFFFFFF817FFFE78021BE701BFC003F9FD9ECCF6E7A588C280FFE03FFFF817FFFC08588035FFFFFFFFFFFFFFC0FFFFFC001DEF99FFE00079FFDFF8DF01C5BD8F8DFFE03FFFF8877DFFEEF80075FFFFFFFFFFFFFFE07FF1FFF07C0FBDFF700070FFFF0893D9DCFFBF51FF800FFFF80DFE7FF5D9E5E5FFFFFFFFFFFFFFF07FF9FFFFFE0F3C06220000EC7F9FA2FFD38E1E01FFCD97F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "FEC086F3EF31CE3EBFFFFFFFFFFFB3FF21FFEFFFFFC073A0660001CC071E3418FDF947E01FFE407F7FD006DBFB2BDDD8BEE7FFFFFE7D87FFF1FF3FFFFFE07F807E0007E001C0340F3CFC03003FFF007FFFE0246FFD392FC53CF7FFFFFC7F07FFF9FF3FFFFFFE7FC0FE0007F020617800BDBC0024FFFF803FFFE64057FFFA77813837FFFFFE9E0CBFF9FFFFF7FFFEFFF8FE0007E0207F28082370010037FEE01FF7FE909BEFDEF07C30C1FFFFFC8E107FFCFFFFFFFF1EFFFEFF6003F010FCF3FA82B8300037FFF41FFFFFE135FFFFB9866027FFFFFFCC807FFCFFFFFFFF1CF1FE6FF0003300FEE1E099B8040867FF7C77FFFFE367C3FF40AC1057FFFFFF1100FF";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init3 = "FFFFF8D0001800000000018F801FC200001000C08F023E01F7CBC0CFFEF7FFFF843FFFFFFFF2FFFFFFFFFFFEFFFF000680003FFFF7FFFFF001C406E0000001E01F8BE3F0817A27FFD3FFFFFFFE00FFFFFFFFFFFEC7C70007E0381C7FF0407FFFCDBE0FE0005FFFF80F3D8110009C007F5FFFFFFFFFFFB3FDFFFFFF39C3FC00008003200000007FFFC47FFC080007E00198A1806FA9478F8108007FFFFFFFFC07FFFFCF0001F800000078303DFFFFF07FE1BFF1FC0063FFC383B300FFC1A02006E000FC67FFFFFFEFFFFFFFFFFFFC00600004000001FFF80003FC01C3C00FFF83D4700171F83FFEBE03F0167FFFFFFFFFFFFFFFFFFFFFE0000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init2 = "00000020071E700E9B6A00197BE043C8030FC401E000F8FCF7FE000000F89C0040047C7FFFFFFFFFFBFFFCC06E1001F800C0410FF75CF1F10FFE3E640007F7F3FE7BFFFFFDFFEB2307C01304000109C3F8FC00000C8807C9877141FFC6CF17335F81FF7FFE21FFFCFDFE770C37C1C00000002300007C0000001300006E1803E43DC039FD4405E9068001FFF03000FFFFF13FFFFFFFFFFE7F000007EE0003E001DBEF801E79B000FFE5E9FE00197C7318FF000001AFF0080001F1FF8FFFA403FE03F00000018000000000101FFFCCFFFC06CE8003F45CAC53053C0001FFC38001FE3FFFC81FE983F807E20000000BF74000001FE03FA001F980211D80FF01AC7A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = "334F0007FF9F880800020007F07FFB1D762780000003FFEE348CEE601FB043739778B43F3FEC0C1031673000FFFF081303FFFFFFF43FFE06FFFFFFF3FFF300EFEEFDFFFEFEA4F3EE82AEA337E7DE20380EFAC000007A17B3027FFFEFC3C007F93980000FFCFFFFFFFF7E7FFFFEFF68DCFF6CFF7F9D8603F01FBE60000021EFEF83FFFFFFC380FC03FFFFFFFBFFFFFFFFFFFFFFFFFC2C90797D74FF7FFF77C3DE07EDEC007BFFFFFFEFFFFFFF85C2310700000000000400000000003EFFDC0328DBEDFFFFF7EC8B2E040CFA1FFFFFEF7DFFFFFFFC33FE01AEC0000000000F00006000007C07997FEB97EBFFFBFF9D8F8704307D9FFFBFCC793FFFFEF0FFFE41F4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = "0003000000000000000067F07F9CEEBE73DFFF73FFEEEBC3803DFFFFF7301E607FFFFFF3FFCB78B200E0000010000001FE67FFFFFF48FB533D7FFF1EFFFFA7F3E05FFDFFFDBC3FFCFFFFFFEFFFFFF09F0CC1CFF000000001A007FFF9FF24FFF0A5BFFE09FFF7DFA3E05FFFFFDDBE7DFD37FFFFFFFFFEDFF70000000001FC1CC00000007F3FE1FFB7EEFFFC01FFFA7750E009FBFFDFFEFFFB77FFFFFFFEF1A267F0C07800000418000000003C301B7FD9DFFFFC01FFFA73A8B909FFFDFFFDFFF9877FFFFFFDC2E09FFFFFFFFFFFF0BFFFFFFFE0000FFDB27185CFFC0FFFFF07201C0CFBF9FFFFFFC0043FFFFFFFC0B715FFFFFFFFFFFFF3F00C003FFFFFF0FFB8";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h55000F3355FF0F33;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h220072F0270F77FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init3 = "DBE418457C00C7E49F86E4472FA808A4AC79EC78D273E30EFFFE023FF867FE11E07F801E30193EA25D24D8047E8588BE5DF5F48B3BE020043C71D801BA9AE9D8003C07FFF99E51EB843300E6DBE1194719DB66032F073207877FF0141B4C607078F7FA003C00787D80001C03E269FA35886600F21A19FDAC408FC7FF1F61EFB70367F200000241E9FBF6D9000E0C2D29400001FF19CF0434704730D87DD6F0B0E80056FA8B1450E639243200000018ABBFFDFC8006DF5F7900FF3C0061A68A43A5C7F0F0F0EE8E6BA3001FF1C580B02699303001EC0418018737FF001C598217FF0FFFF201FE32B2D7CFFCE2C4568F1EB10897C06A09F0FBFF623600E800304B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init2 = "03BFF40015330236F0601F02001B94C6887F9CC2E8FA8DAD205FDBE1B970AE90FCC2D712CA00E780A0D7F4000421BF28F000070E011E30A8B8332461E7AEE7FE403FAF6FDF7212D77CC2E279FF03DBD4A8A7EA00000413B7F0000F1E0C71BE438000623E8FC5FD228B5DC739E7BF11C7BFD621DD4E046F4D386F66000024B287B00006903CE9E000018071803FEFF5D59B4B83B567039DFFBFAC23CF0E19DCFA306C40000066D28C800004300C6DE7FF839E0580FCFA70FACD8ECF976616E0D76FBC0335DE71800D306888000046288AFC00001811AF13EFC1FE2BC9F0F23168C961B48EC87D9F0EBDFFC30403C38949A25D00C00000C19AFE0002087CAF2E00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = "40FFE4C0E03E30CF891F721B285CDD84FDEB8802093A62A1D45D098000017DBBFE0001006E62484C00FFC010981D3842E928C1039FE4C6807EEFBF848C56E388E41C03200002F841FC001C8FC45407BBF7FFC10030095D89331C2ED00B0108851F8DF3CF46FF1704C43C03600003E11A7EC0198FDD8DAF9BF3FFC0605610159E8C3375D40BDEF3010F814E4FC09E9D42907C00000407EFFD0FF003C0F1E1765FC1FFFB6062009C688DA7AB00D1CE93430F8874FB7EE8C10690FC00008C17DF8207E0E7FF07DF753FC8FFF8F0000E0BEA7E0FC803100824C08784DF8703555E5D91FD00009D3FFF00F7E167F1FFE10C205DDFFFF139C7B4DC21E8E61614375960";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = "02C886F1133D6E1131FF000119EFB39CD9F3D3A003C08C5059FFFE33F91D38176128C01D9787D0E081DE06DBC5FE5FB7F2EF00033E5D97FF0DFF21FE0060B17041FFF8DFFEDFBA092B2D1CFFAF81B0700068EC7712B5D9FA24EB00003C7F27FF05FB30FE001EFB3C81FFF8CFDFA3A18D1CCC7BDBFFC08C900027D953002BE23F3A1E0000669E0CBF05F8F9F600027C0681FFF81FDF8C77F5AE88EEBE37814F98082696B310A7220191BC0040008E127F02F87DFC00E37E11F09FFC0FEF029C064230CF7E37C015590306F82500431FC96C92800007CC8F7B02E07FF800E571F9680FFFCCFF012EDC78B7FBF5E7C08D770001E166BC319D0A292B88018F111EFF";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "04E03FE303F2371E480FFE7EFF1FC200597C7E5FE1C00E448003741F7FC5A228934780010F89901F7DE01F8FC7E0278E8783FE3FFF1D5640063B958E02800B4360033BBB0FE3FEF5BA07E00003B3643FFBE0FF1FFFEDC7DE9E81FE1FFC7C7AD1C79AE0EE9B40031BC001F0FF87E3BF0061BAA322038EF6EFF9C3FF3FFFE236C99340F819FC39AEC76BC814F6DEE008E37E00EBE70B00004A3F42722C0A1FF8607DC38E7FFFC0FEF14E407890FC64A9182F6C3F0CC2E400653501C9131B0000E78E5D243C1E17C7C14D83BCFFFF39FC6DA3C03CD0FCF2B303954D86C8ED6C002F1D91FE51800640F3D406B87E3F0A1FE06380F9FFFF49CC05D3001EC0FEC290F3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "DED3CC465D700013DBF17A02821D003E22B2C0CC1C03E67E670003FFFE920D858B100A45FFE020FA1611400246F0490D8FAB31EBDC2200072EA0E1819F0C87E14E000FFBFD9187E349180007FFFAFDBE33187E4F8E80080A4EE5FD70C0520003030AFB0FDE0F8682E6301FFFF310E039A9800007FFFD40BE628DE9A6D0A88C0662F7D6046001110258EA7E5FFFDF7D81E2703FFFC611E00FC8C00037FFF11C3EF4E83BB218EFE607252E63C310016E9E03FE9EDFFF9E5F1E7660FFF81871F003A4E00031F86B918FEEF608D78DCC3F01429F20441800E7F7FF699FFFFF9F8E1E34C1FFE060E071FF6C100049F73CA805DCFEDD12F8C322021BC3D002040054E0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "134417FF7FE2879E9403FF9FE0F031F150180059F3E5F392F91D3219CA3DA405C5C3F0208606E08C2D22EF7EFFCCC61C9403FE3FE01F60C0EE1C00C4FFFE5AC075DC3142788A5790F655E9CB0306B37DC1F6277BFFC904608807F87F870340C18E1E01E6FFFEBF49807D99B04B9DBA30129EFCE103027A5D03EE6FFFFFC602E8A81FF1FF031963878E1F81EEFFFB479B38C8809CA7DBB45802C3F8705AB04D9371E2F3FFFFC303B85C7FC7FC787DB1865F3FC1E8FFD9CCB9901885959EEF1E02275BF908663877CC10E595FFFF4117ED4C7E0FFC3C39BD8ED63FE1E8FC30C700599414A321306382CB083ED0ABDC18F2227EB1BDFE03D6EF64303FFE00138D8C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "C81CE1E2FFFFCF1099A76EF0B7078AA0EF42BD684F2006B3D0BB21FFF401B10C8401FFFE91EFCDD0889CF1E2FFFFD23B750906DA5E655EE1820F381861E80042F07437FFF00030E8800773F638FFCEF19E8C317AFFFF1A576E37A7CC0639E5E12A4FFE5C76F9D0D8733403FFFA00706B78FE30E13BFFBEF1860E01B2FFFF034737F5946BA3BC79F75F7BBF14E50A7D2652BF839FF013B00761FCC70EBE676EF9026E01B2FFFFA59DE8ECF35496758647B2B99C10F8B3BFB813D103B5C5C7F00BA1F9FFB17DA67E7D62EC0096FFFF2E39D5F65ABABD5FF5B60ABCE5124CCE80A61EE570E7FF0FF01381F8E4F0C076277EF2688086FFFFEE930BB61566DA255211";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init3 = "FFFFF8D0011880FFFFE71E707FE03DFFF1D00EC88F7DC1F1F7CC3F707EF4019FE43FDFFFFFD2FFF00000DFFEFFFF00097FFEC03B8800000FFE3BF91F000FFE19D8541CF09EB5D9FEB3E640001E12FBFFE07FFFFEC7D700181FC463800FBF87F83241F01FDFA600300EE478A03F5C7F9C9FF87FFFFFFFB3FDCFFFFF39C3FC001F720321DE41E38306347FFC341FF81FF9601B99E15418907E77F9FFFFFC37FC07FFFFCF0001F8300FFE79CFC207F30F81D9BFF663FC6C103BC292808428D7E64AE4608398025031EFF6F87FFFFFFC00670005FFF33E0607FC0C03863C3C30306218807CF7E1E0C575FC0FE98800001F0F741E037FFFFFE0009CF3E861203F7FFE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init2 = "73F0002BE7218F0DB74E70996AB98EB1848E05A61DF09BF0F6BE000000F89C00BFEB8F80013339E78420032391EFF9D631FEA10D3502CC75AFF5FE1D99070BF2398413F93D0E54E3E7C0137BFFFEF63C0773F8200C943435BAF187C9068CEF637FB2608FFE21FFFC1BFE770C37C1C30D0004D3003F83FE0000EB383C6E34039B1770397D5425231107FE3CF0300710F012A01FFFF88FFE7F000C37EE003C1F39DBEF83DE798F00F3B2CD36381802776244FFFFFE50118802C2AE1F8FFFAC03FEFA700000118C3EF63C001013C01CFA5977614283F62510AF3A23FFFE1E437F9E01C013CAE1EA03C606220000FFF7374080001FE03F9C8108011E297DBE0E4A7A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init1 = "E768FFF8FF9077F7FFFDFFF8708704DA762F80103B7BDDEE348CEE601ECBA35497366B815EBBFB10C134CFFF0060F7ECFC00000FD42F05BAFDC00013C8F348EFEEFDFFFEE1548AB5F06A9D282BC545F9F2A13FFFFF85E84CFD80072FCF3FF838C679F837C33FFF873F7E7FF841540764496F01606680D431E32B9FFFFFDE10107C007C7FDB7F0D2200000004203FFC000683F07803B3E69DFF0147420103821E181353FF840048C3100078FFE53CF3D5FEFFFFEF003BFF19FF9F803EFC446C68DC52079E0820FCAE0BF285E00851EF41400067F433FB020F3DF80C8FFFF0FFFF9FFF807C074E202F3774039A006FFF570BBC02609CBFCC79000026F0FFE58A50";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init0 = "FF831FC7EFFFFC66380064307E132F32B3200092001653B38FFD8000B7301F6076000FF3FE32AC2400E03C01D03C0001FE67FE0180973AC151C000ED0006A74BEFDE8200FDBC3FFDEE003EEDE60DDC880CC1CFF001EC0001A007FF061CF17330E4C001D6000A603BEFB78001D5BE7D7D05F83CFBCC324A03030000000603E3300FE0007F38123993CE10039200063B68E4F9840B9FFEF7FB77FE20E63D728BCBF0C07800037BE7E00000043CB85B47C5C7900386BC057854F92B8006FFF5E5F9877FC0E63A1D6A40DC004F7FFFF0BFF000001FC3C85DAEF18E0003F1FE0105805C6E9402FEFE0040143F847CF93548BA0000060FF80C0C0FF3003C00F070C182";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h0F330F330055FF55;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "EB03D914157FFFFF47FDFFFF1F7EDFE11FE18059307FFFF41012CF4B28AF70F502B60D1C40806DAAE6449D191AFFFFFF00FFF1F30F7F8623FFE0C3CF301FFFF6100CA772C982398FCE183208144ABFAD66049C4811FFFFFF001FF0F38F7F003FFF66365E7003FFE31326ED3A121E174BDF7C2EA0008630F9EF8DF06380FFFFFF0007F0678F3F001C0E4F1C787803FFC1DA73873A896AB1CB9B3C03D0001160989D8DF06030FFFFFF0001E01F8F8F0000604F0840E601FFD8C9FF9EFF7858A1CECDB6207000080165B79FF0E235FFFFFF0000003F8C870000607F6000E201FFFE4BE78A0B1D2323D4240F919020710086F79E61E5F2FFFFFF4000001F80030018";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "C07BF01CE3C1FFBF0E0380058FB431E58100B9061842468CBF9C13FBF2BFFFFFE000000783070038007BFF9C33E1CFFF5F83E404E9999006307CF8C410231F38BD181FB392AFFFFFE00000038F9F00780079FF849F6047FF67B3D403F701914415DDF2D100E06F0089013DB0FCDBFFFFF8000003CFBF00FC0073FF8DDE2003FF019382807B80BB003D5EF8043FF9C60088475889FC00FFFFE6000003E83F03FC0073FC4FDE2F02FF00C38B830C8C000AFC7C769B71B9810490DB595CF01DFFFF84800003E03F80188063F84EDF7F00FFC0439DC18F485C06CFBD9FFBE2130A0087D190F801C1DFFF0FF0000FF03FC0000063F8C6EFFF807FE07FFFFD4F1C8800";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "041B1E0B02BC1980BE2180F006004FFF0E78001E7F11C0000043F8C36DFFC03F8101FF389B6F808000609923127935087C218EE00200A3FF1E1C001E3F08FE007041F9DB6FE7CC000001FF014969DA400018436C02626082BC000FC239000FFF1E33FE0C3FDE7F81F0C0FFDB6FE38C000001FE09EC0E1ED0001DCED8E7EC84850800438FF28006FF1C78DFF83FFE1FFFF3803FFB0FF3BE0000033E63DCEED7C2001FDCEEFDFEE39840087A3FC338017F3C7800F07FC60303FFC03FBA9FF7FF8020031C13EF7FE3CA008D7361E7C8FCBE00003EFF801C01BF7C7E10187F03F031FFC01C3AFFFFFFFBF803181830E3F0784007DA5C4A4C05804F3071F61E27007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "787F180FFE03FFF8FFE03CFBFFFFF07FFE02381819A7FF0C0823CFDFFFFDFC76FF7066FBFCDC803F78FE1487F001C7DC03F878E3FCFFF0007FC3EA3000839FEECCB0274F003FEF1FFBE1931F0330600F78F813806000000FC0FFF9C7FC8621000FF3CB0180D13FE2BEF1DD00001DFC5B9FE4F3F3C22BC41F78F0198030000007FC7FE3C7FC0007C000398E03816C3FD985F3D78000007B78EFDADFF06C43800778E019C390000003FF1C03E008C00F80001C1000027DBF0943BE6F00000635149E72F81BF85F800978E01BE32C00000103C0036001E00F80000F99F0027D8F0003FCE38008068970A8A1F0899B29100770E01FFF8B00080201F3837047307F80";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "17B4D60E27FF473196074FCFFB07E41F11FE50D23E3E601D3269C002FFFF61AE7FA188E46BEC603C07BCC71E637F07A8D2E8DF1FFC138D2F10FED5A0E0C05FDD992FC041FFFFDEED773C300B9603EC7EA09AAA8CFD38FFC9A71C1B00FC39B8BFB098B6D0DC4BA03FDD0FC145FFFF149C03BDD9346CCFC323209F507F95329A9C29BDBF07FC7B127FB8317DC85C005F01ED0FC35CFFFF8847DBE62C689F5800CC73B939E70B7920CD3FFEDE07F5EF01FFF0CF73842E1E5FF1F509C7FCFFFF461A96CF780CAFD1DD1665E8B46B0D879FEA7FB07A11E0E785FF08A0002227CE4FFCF1010FFCFFFF4EE27D8BA097C4AD7A3FE7E96C07A761E4FFF2C13037CEFF87FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "AADF1031F7F0C38EC3008FDCFFFFEB62D60BF8CC309473EE7C71002CD136473E6B61C03F8CE507FF0B11B8107B8F038662809FDD7FFE139669C896142E99C3C7B100488C4F2A21048BF1001108BFC7FFF168A2103B80FFE732C09FFD7FFF2062A2440579C32345CC8C60000FC49117443FA1823A01FECFFFF618A3901A0FE0033260FEED3DFF36565DB02C92E1B3F0AC0E02001D98FCD19D90200010019E9FFF0014A1D18AD800031177E6E498F612A65C78270A3F40FC78C82010AA28D6D9BBD34840E001E61FFFB7C3B189E2F8070193660664D8FF20B895887F59AB588DB021E30CF08D0A79B015B4076007EEBFFF7EC1E80932F00F0190E60E602AFF5897";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "0330726F6FC4B1FF613788D034672DE745141FD847FC0FFFE01DD9868EC00301CC2E3E6028FFD651BD6FB643054168FBD0C8C5E1899A248A8B0D3DF84F78BFFF3E1E55ED908FF701E5063C4000DC0FB7679BBBB7C288A0A088689FD8188588F66DCCFF800EFCDFFF801FC9ED1C3FFFB0F5D0A9C1119C002AA304E9479298FD3C8036AE7B2D2A736F354CFFCB1BE5FFFF800FAAE558FEFFF81330A8ED89803BE5A5A126B80D0F30E2783A15276D5AF4671FEEFBC41FE3BFFF000FAA3E99E0FBFC18AC28FDC4003AE64A3386F653E815039C40D417790E0C2FA7771F421F677FFF000623C6A9C1F1FFCE562461C2003C8C42C7237A7A6608C71E0DDB77B918C6E7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "7F7FC7FA0FEEFFFF00476EC6A9C1EFFFE352FE01A9C40207732955AF6A870BD3C4890B92FA59FA84AFF9C3F03FD1FFFF00F35E7E9DC1FFFFE3599D01206600BE1751FA5D29BC7085708D2443FB8CD8A1CFB89F307FBDFFFF01FB59436460FFFFC26C9D03103E0067B38A15FC5B96DE08D02E8755FCEE2E514408C8001F63FFFF03CF5B709C707FFFC236FFC7180E00B7686FCCB4D86E82C1D86C4531E1824F9706086C401E93FFFF03FF5D00DA7C03FFE30EEF7F0E4301CF1AB831B13D7231F0D0D2DA19FACC1C65878C1D007C17FFFF03FC1D03A57E01FFF30E430F862111EA9F80E0DA8405F6909F72CE0EAA41928F8FC41C8E1F01FFFF01FDAD6342BE007F";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "F18D0103C380F1F1BD29F6A984AD4A0577A6B27DFF85A73E87426ED9BF25FFFF00FDD179615E007FF08A9D1163C2F93697A80FDA9B749640C704E1302FCDA96F038B37F8C70BFFFF00F9FF4D634E006FF88D7C0D2332FC10897C2FF94854E61581BA2A342CA6403C0A1F1C10CB93FFFF00C4186EB26F0003FECE9A0E231ACE18ABF605CB96BE064801628CFD0D65D874975D9088EF37FFFF00D3C43E526780043E66890EE008061ECE670DC0DC5BB8C263FD1CAE906F32363FD6CAC2DF6BFFFF005477BCDE7380043E32E4876007839DF2F39D52A73FA9FCC05D329D33BAA8F663BB4EC55E0BFFFF0076E1BCCA38C0003F1B7B7100E681DD79127B6592679669";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "859C4FDBF28B356363DF6DC24E07FFFF00699F9D8B7F78003FC90938006041CFDE2977A0372F9D2BCD929ABF72A243DB31DFB0409E07FFFF00E431E7BB13380007E58598016641C76C60EF37BD7E8FFEE5F514AE3CAF528F785B83619C0FFFFF00EC0D98A1833C0047E6F699C087B9C3EBA90FEE6D2F1DF5F6CF1BB50082B70F3DBFC2209C47FFFF80CCF70F60C71C00E7E3728860479CDB40FD2EDCC80EA4F13C77219F149E1017961F00811E6FFFFF81E8678E39B39F01EE7133E87807C47B9AA847F734CEE4B0CDCBBDF0FE19B3FEED7F00D20C7FFFFF80EF0CFE1E8DC79FFC719B383C07F27BF9404794DF73B19F171CF924F073B2C99CF451DE18EFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "8067FC03C24261FFFEF9CB383E07F27BCCBE1DADE4282D0FDFBDE83667A133CFC7E134471DFFFFFF80306270177D38FFFFFC69B403CFFA1BCC718EF7FFD02D26BBA6BADE27E8710FD5B0E0E91DFFFFFFE7F842000984CE07E7FC349403FFF319CE218A64C91AAF308AE6986A2B643B01E59A479A1BDFFFFFFFF0FE001DE631E000983B4A07FFF10DC28B813C4D401E15BAF7D4BB87C85605E46DC778131FFFFF7FE3C011CE338E7A08000DAB07FFC105FBCA01455ADCBA284F51B101B74C17CF844DA548376FFFFF0007E719E4087B0FFFFF0DDB0BDFD0A5F845819B67F0D3853A4E8E22BC886B1F8267F87817DFFFFF8FFE7BBBC0EF04F06007CC31811F90C4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "FF18DE74BFF9BCA130EC312882186BDED21FDA682F3FFFFFBFFECFCC11E4FA1FBEF87824C11FF8260F9E795CBDFBCFA4472290008E3ACC184776DCB427FFFFFFFFFFCB8403E085E20387032A611FFC1F8F85F86E32FDB2E07CC5043CB8A1CE00FFFFFC18661FFFFFFFFEC8B40FE1821C70FCFFE520BFFE07CF8048780DBE1B5A7FB75849000001499F79241477DFFFFFFFFC0C8C04C3C103C003000D20FFFF0227FAEC11F86C3E9E24CD8218C018037FAF73340FD4BFFFFFFFF805BC0007FEFFFFFCFFF920FFFFF423F03F9B9F55E65BAE387C7D06900F9BCB728617977FFFFFFFFC07FC0E05FF004002270120FFFFF430F01FB9E030C0E0F515FDEC500827FF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "000FFFE463D3901801CD60C0080303B26C47007E71F01001F0E01FFFCD800000007FFFF1FF31FF800207FFE661EB0F0001CE7840001A40E4E2B27E6633400001F0E03FFFCC7F00080001FFFFFF33FDC000001FC260EA01BC000E5C400D2D10427C4CCB21AF71800070E03FFFCC318318000060FFFF7FF1CF80000FC309E240C0001EF968033D1832BAC745EFFE11E04070C01FFFDC02867C000000007FBFF02FE000076009C7E602307FF17000308C1A00B1C6E4C203386078C01FFFFC037E0E38000E0079BFF87FF801E02003C7F61C30F6C1F000F0060E4680E23A4581BC6070C01FCBDE033C7778001F00000FFFFFFC03E00003C7F07D68FE407003FB164E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "DFE00F002AF75C0078E03F83DF0718737C041FC10007FFE3FC0FFC00030FF802747E5CF007F79E069FFF039816FB0C0070E03F83DF3E0071FC001FFFEC0007001E1FFF800E18F0004E6E5FFE1BEF9E03DF9F81CF8B5BEF0070E03F01DFFE00307E003FFFFFE0000003F860FFFE60006A08DE3FFE33CF28FE279FC3E7D901CE0070E03E01FFFC003800401FFFFFF0000200E00000FF8FA3E7FD31AFFFE3F8F9FD8F06E7FFF8E70C0070E07E01FFFE001C079E07FFFFF8000200000000007FFFBFF4FE173F83F9E7409DC23F8FFD276E0070E07E00FFFE003C0FC79C3FFFFCE1078020003F1FFFE87FF4FF181F07E9EA41A3C31F042CC66E4070F03C00FFFF007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "3FE04C07FFFFFF0FC0FF07FFFFE0C9FFF432199F07F988805F8A8F0314C7680070E03C00FFFF00FCBFF19387FFFFFFFF00FC07FFFFFFE7FFF307E53F03FF1A0D3DAE000088D2ED00F0F0FE00FFFF83FFFFF1ECFFFFFFFFFFF07C00FFFFE5CFFFFB03FCBF873F1B1841CEC003FFCE74B0F0E1FE00FFFF87FFFFFFF267F3FFFFFFF000003FFF295FFFFB001EBEF4679E0463CF63E96FDB7B50F0E0FE01FFFFDFFFFFFFFB607BFFFFF06800001FFE231FFFFB000F5EF0460F14FABBA1B1BFC06FD0F0F0FE01FFFFFFFFFFFFFB338FFFFFE06002001FE0883FFFFB000FAFFF9F998EC0D2C1F93BF422F0F0FFFE01FFFFFFFFFFFFFB39F03DFFC00006000FF15CBFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "FB8007F3FFB99E02091667CDFDF969F8F0FFFE01FFFFFFFFFFFFFB38FF007FCF00060000F97CBFFFFB0007DDFF278CF1080123C3FC9B1DFCF0FFFE03FFFFFFFFFFFFFB38FF003FFF800000003D7CBFFFFB8003840E35FF5F9FFD80F0FCDC072CF0FFFF83FFFFFFFFFFFFFB387E003F07800000038D7CBFFFFB8003FB04FFFFCB645E00861FCCBABCF0FFFF83FFFFFFFFFFFFFB387E007E3F300000FF8D7EBFFFFB8001FCE3FFFFE733E656101E0C57B9F07FFF8BFFFFFFFFFFFFF33C70001E1871E01FFFCD7EBFFFFB8001FD31FFFFF4B9221F8E7E0C874CF07FFF07FFFFFFFFFFFC339C78000787C7FE0FFFCD7EBFFFFB8001FEF7FFFFFF3FE63F87F47A4FF8";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h0055FF550F330F33;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h010345CFAB03EFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "E9643C04A7B609E52393A29925789646ED0CC91451BAEDBF9C5A2EA94133FFFFB35E240BA3E67C7FEEE862135D45B522D7A480BD97B06AF779321A8446B5FFC27F8FB7CEB909FFFFB17BC23425D27E6FE6E8734C1CD5F214F51A5EC675047D4A5F0F40EF54B1814BF45E5C16F5CBFFFFBF599757F6A33F03E1AC17CF3C0DC99270CA783F6B651DB7FEF6B3CF1C69B48C6B5D908E1037FFFF8364B3A6E6A9BFE43157ED8EDF9035D62B5A7189A203A53C55A9E7B6FF893609F255CA44B16BFFFF8080666D4AB487F43D2B96E79FCFB255A5B92685DB803642620719E291AC928BA1A99DFA2A0FFFFF80A299655ED941F0BCD272496301391EF067BDF72C98898F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "E1747E76066062D8A3DE6D7D3E13FFFFA1A65E54B181B8FBBC2C8DB00090FD0F6F79C5FFC02286F4AF6FFBCBA21148B1F15B001E6E23FFFFFD2C2E16C96D587F0613731401161D245166F479BA612C250FC81817BDC0E86198D50BED647FFFFFFF75EA95E29C5C3847D50455C0B7F9A80D770483FB56BD46AD4E8BC4CCA306BCA4D1EAAE6CAFFFFF7F55046921492C70E7DA0B646047A4A41245FCC515A4057BBE0380D7C0DAD0249C633F0CE6AFFFFF7E39948EC6D4A701EE48AAD47807C85CABD0FC7D0EA1C4A634136F03E3FC418A2A011E5BF49FFFFF7F672B621236599FFC4D52A43C07F67243A37BBC97BC41907A747E86858542455BF869D50B6FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "7FA87A0DA0C6A6FFFEC5A2EE3E07F672534DA05918FBDF0EC0B6E97B7967A5DA0FE4C848EEFFFFFF7FD7A3579B874903E3F25D6203CFFA1259C229BA3957DE3717C4E179AB21CFD81DA15EE666E7FFFF1818930019B95218180326DF03FFF114D9DB29F8272AB7352F7FF82D339A754725ADAB9209C7FFFF80373D982D2A56E7E767322107FFF209CF3BDBC0BD6B8D12B13D1A2281360AC2B1502A443537FFFF7FAC382DD7D4B29A080C097A87FFC067FDD296D1E1566926E0F3B10297BA5A0C95F61B74112FFFFF8E1817656B19B930F70F09CE8BDFD1D7F9BF54C210CB158C1D44BB07585CC51489FF5C4179EFFFFF7001F61FDEE569309C08CA15411F9056";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "FF7A8BB555F02920B6C1F5ABD2A60DDE9D6F5E56470FFFFF40714A882DEB2820BD08842EA11FF8650FA7CD3B94FC18D740F7553FEFC40018C88400ABFB0FFFFF00FFCF32F22EBC2242994339511FFC3C6FF0742720F97B204E6CC32268DDE5C60518E317A01FFFFF00FECD83CF2D8EE38F3D4070B0BFFE3BEF89A709DD43026E4083B6315E182AB6F0926993823FFFFF00EC0BEB04CBC303C06541E9B8FFFF0607FCA06F3322562F9A1809A0ADDEF8A3C9B9B1BE287FFFFFBFE806B20F17FF0823C5E7E7BCFFFFF1BBFF3456422078AC59A66DBD875F7A67DCAC59806D7FFFFFFFFC0483B585CF7EA70CD8CDB6FFFFF1AEF987E056123587D8801A2C5030F306";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "E4EEB6AEEE3FFFFF47FDFF0CE47EA06D1E678659A67FFFF1CF13B73C3870C0E4845AC2E44CDD103179A3E2A3767FFFFF80FF9132F40B79C3C021424EA71FFFF2486199F4EBE0F533DDF58D782CAD52B299EBE7C348FFFFFF801F16F27240CFDC00A6D5D96F03FDE51B5FA8920AA98BC1D3BC2F49B371BF56104A0FE875FFFFFF80073F6672F88863F18F6BE777C3FFC2D2ACC5067A0F1D5E861C6BEB4F8E9F67E25A2B3BCA7FFFFF8001EF1C706C80781F8B17B8E5F1FFD94CF8C1438588154D35483C8E1DF7CCFA72406EE9D77FFFFF00000E38737680009FB36840ABE1FFFEFDE4A57B656C4F0DCB67B06F1FADCCD92A49954512FFFFFF400C1C1C7CF28018";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "30B5F01CEA21FFBFBA12970D86C999E77C2DBAE963A60674484B5353F45FFFFFE07E340663668039E0B5FF9D33C1CFFFD3FACB08C86A2016257D7E3ACAEB1F8712E61CBA924FFFFFE1F806026F9C8079C0F6F3854F5447FF18CA2F8DD2B60934DAECF20880E42E7B76993AE0FCEBFFFFB9F803822FB8C0FC00FCF788063F13FF0EAB5143803F637FF07B793C5811C68153076715C4E17FFF9A0003820838E3FC00EC744AA230BAFF017B5B40F76BDC32B19904977CA9E2CD60FF3684B05B3FFF65800103913A7018809CE0483144F8FFC0C365A897FE627CCD2DAA1434A30822764E7F7801BFBFFFC8B0700FCFBF38001094E0C408C37C7FE0B003C451CCB359";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "D47B35ACFA041D8329F67FF0E5CFF7FF89A9C1DE6091BFC079BCE099FA003E3F817EC13985F281BED10EA65C8929BD89C3C67169E0175FFF99B4009E26D681C18DA60901981832000062C142B68AEA7E8F072ED3E5A038E2C1E5F20DC400F8FF99C7FE0C27297C660F271F2518DC73006002E2EA9326B4AE0C46D1A5582C8485F4CCBF910DE07B7F9B9921F83FBD1F030C63CF5C6CCC41E3F0053E90EFE2F93D6C97A318F5F7E299B8C4864834B4FE7FB398CF107FC5F3038027CF9D9EC8007FD8051CEC3F1F2429E4196C8D1C3533A8504DDF207FFBFEFF73BE57E87F020FCD803FEC757FC01F8406051827FB43362B2093C5188E4DF45C4F3D93EADD56E67F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "67AF1837FE03F076FF1FCD001FC0307FF1CC2327E6867F3D68B9D031F825FC76E17FBB64E22A657F673E1C883009C7DB03879B1ACCF9F7C079BDD1CFDF4299EB8CF03A30E7CC2D1105EFB762FBAF50BF67381F81A71C000C3CC03A37EC862EF78FCC3EFE4F7B63EC66E1E8FE03E22F9A61AD540CE9A0B4C76730129057FE1007C37FE1E7FC000823C036791C6F48E3D93BB22C60003FAC2091EF0FE88A1B506B672016CBB3FFE003FC9C0DD0093FF061E01BE607FF489708DD7DBC800001136152B718138401803F656014E2C4BFC0010223FD58CEDFF070204869F1FF759F4819074360080319644052F08F6762941C4D6010FF7907C80201CC7D4BB92F807C";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "004E0C6495D7982403B378B00804BD3C6A50185DDFC7D0098F6018FF36800000047D01EE012E007F0247F86692790CBF0030446000365F918D958259A03BC0048F6038FF35BF00080001FFF1072C023FC0001CC293580143D9F22B7C0D098F420953A1318F0C78030F6038FF34CE9318000060FFCF600E3078018FC3FA1E5EC2FBE29654035D97964120ECFED9E9DE404F4018FF247A15BC001F1F004FB00FD01C03E7606A3BA83EDF830AC800D0ABF981CDBB14E11A0460674011FF04033D16381FF18679B8078004061020043B1D634F2ABE6A031615F0499CF6C260708B604F4013CBA6034B7B783FE0FF000F9018220CDC80043B16828B72216F040CD5B1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "40E0696C9880C00047603383AF0766757CFBE03EFE67FCE3FB11E3C01CF718F4A5B814EF9B1345F9807F73B8C512C3004F603783AF3E7E72FCFFE00013F807181DEFFE7FF1E8F19C87A8F641ABFFD1BC2099814BA0A228804F603701A7FE7E338271C1C0001DE0FF021860F801AFE3E629611041DF50A700CC98C3271F3AC9004F603E0183FC7E39F1806063E00FFBFDF8E00400FFB05D78CA54A0E06E7A36FD2525671F9E481F004F607E0183FE3C1C04AE7803E007FFFDFF1FFFFF9980054FE50474308201194223D95E778B472FC00F607E0083FE003C0FD8A3C3F8031EF87FDFFFC0E000369FE8FF64D1861992D851C0A6B813D31DA00D703C0083FF007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "3FE093F9F00000F03F00F8041FDF227FFF33CC5184197D1D7DAB76E57B72EB604F603C0083FF00FCBFF1B478E0400000FF03F80F1F8148FFF887D5A108FEED92AF836FE7AF14E7F0CF70FE0887FF83FFFFF1E7000031F8000F83FF0F3FFA97FFF2C3E0A08B3CE8BFD3E9E0FC383819C88F61FE0087FF87FFFFFFD6A60C03D8000FFFFFC7FF74EFFFF6C010E17E646EE0A14C3BE6A987DD288F60FE0187FFDFFFFFFF8DAE4403400F97FFFFE3FE83BFFFF2C008211451F5E60C78ED5D9C806FAF8F70F6018FFEFFFFFFFF89546FCF001F9FFDFFE1E1D49FFFF2C00E3C1F9196951E79E1395AC5F38F8F7FE60187FEFFFFFFFF895A0E3D803FFFF9FFF0F2621FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "F240061B38AB31DDDA88D44C3A177B178F7FE601877E7F1FFFFF0D5B00F07030FFF9FFFF3B5E1FFFF6C007E1F82B72D094335F11F04CBD3B8F7FE60387CC3C1FFFFF0D5B00F838007FFFFF644E5E1FFFF64003C00802FF37E5CDE6F3722B4E938D3FE7838FFC7C1FFFFE0D5981F038F87FFFE603B45F1FFFF66003B6071FFFDF790BA2862C38B3938F3FC78387CC7E0FFFFE8D4981F079BF33F000FF945D1FFFF64001B579BFFFECABC1562C0D06FE768FBF838B0FF6FF0FFFFFF44D8FF01997961C1FFCD45D1FFFF660C1B8EBFFFFF53C91DF9DE103F0C3CF9F83078FF7FF07FFFC34AD87F02664D8F1CFE0D45D1FFFF661C1BC3FFFFFFE1C9FE1AB2B114E2F";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "E8BA35E65B6642D80C166FDFEB7AEB9B920EC6F5DBC2AC6CBB8638A3C24320F3D7CF7C01C912003ECAA6F74F79B3D8A9866F3F7FF42C1277930E7D73291CCC2554D03FF080417C4558FC3C2F7F75AB5B9F09BC8CF69D9E4821931B40FDC6C70F3369D2B962AA8C3FB868BE9A88008CDD3D3ACDFC72BEC5E92980AA3099422EBC0F573917FD8529FF3BD7862C8A400CE1D8AE3CE39000AC6D71EF56AB689CC3126EA5DCD90817DCBC6BC5DAC7F650367F0F53AC86F5C6EF0D86093847800018DBC9092B28639691BB490D088D7583A4E549447851E178C9FF3B007FE3CB22F3FA0B01F05F802C2AC2878F70F74353822618311828BB315CCFF1543237CE10C9FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "5B08971183EB458CB986737DEC23BFDB988AB64C646753038AA6F6ACF9A547BABED1C03FAD1A6FFFE2E123F06D8F3C855846671C6C1284766E7B6022710908214DE74913232A52D7F5E918112B5171FF27FE1670298F0BE4ABB66FAB5F1F37FF9E15E3105DEDE1537C60039A9557CA2B3EBD8D3A361323FF28D315BE9E37E002AF521E93B53F117CAED191AAE4976E338E020FFE3BF34E220C560FD1A2637FFF76701E064F280FDAC867E68A529625E541A9F252AC61E14CCB202179AB5DED242B2FBF10E226D7FF0EC56E6BC718F8F94A56064BBAFF133643D7EF6228D80749D9DC902A3AC4F85CF4013E98F86F6FFFDAC8C4C42C73F0FD5DD60E672CFF5038";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "4790BA2C9D5065EEC2C94F43B597404F2E5BE024B81D8FFFA8214D8DAE5FFCFDA93EB6602AFFC7CC695BFD47DD543B9B9CE72A636BB87B05AAAAD380A0887FFFBE2CD8772F3008FDD4D6A44050DC18E2BF7107F9C1532E6A161B65993BFE1B5C0D99147F311D3FFF40270126AC53C04CEFA171C1599C7D6E50756C006A2559889F6B8E6A7255899410409E34A4777FFF701760EE4B3EE0060A9972EDAD804DA69F2780EF7B048C5A9A615AF2984681A014757ACBE1A67FFFF0076943CA60E47BF6FAF2FDF60CC7C8CC64A7C39FE9D8ED15C1456548D27BE0A7A8BEBDE163FFFFF1CEA444FAC1CEF82D053C635BCFC25DEB5E0685E217D52AFA116CA47609E500";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "CBB33705F7F57FFFB3BBC9C672C190FF920B800F742BFC8E60ADD67596F0F426F42E3A230169C6335638438FCFD5FFFF974FE3BA364103FF9A74E3F9CE591CBE7A948A9028868D6BA0BBA8080F8CF8B503A89EC983D1FFFF9EF5E44DB5A4CFFFBB49E232F1A11C79CECC281DFB953E8549BD762EE2475965080FC779E385FFFF9CC867F3B8B07FF93B2A8846E9EF1CB48037648C0A1504DAA6FCF99D1DA0789B4A0F2EBFE353FFFF0C7F7C87709C03F31A86EC9EF7B2BDEF4F9F08CFE062CC770929DF25731D268BEBAD98FF8413FFFF8C25DE8DE80E41F70AE772F66A51ED6E40110112C3160EB769EE8A569D49446D35D45871E703FFFF8606586D0446E87F";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h0F5533000F5533FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = "141FE05833F23D6495E02558347489772DE95385AECC2C2CBFFE0DC00667F2FA227F7FFEA827CFBF08132718D17C6D95763335858800218BBD71E7FE40DD7782003C1801856D8AD1B832FF3A908F3B6A8814D8FD5CFCD055C5B22B116A8C609F71E7F5FFCA6232DE7FFFE3FC136863A289E5FF1411E4BC716F4FDA07F0D0E24D68AE2505B3024EECB372D6FFF74DC13340FF19E717DA7FAFE954CD2BB966C8AA6F805AAA34A600F156DAF503F2000706C1FDF365D7DCF4A88F7CC3C199E2553DD5740F969E2794E36824E1F00218CA59C34B074D960564577937C0F088DE48F8E12E7F0E7DDA4B822048033DA9F765260647276389DAEB60D819019E0A034ABA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = "FD9F0BE42C27316AAF9FE0C4FC81CB0F5FF06B1C4930F1726FA8196338C7656F5374E26925035EA203F72BEE7FAB30848FCF9890E24B8793D7CCC7AD17801B15C7D75C2D1B474AC893A4EF86CC0DF7BD583455FF2C92F87A0F3E13AE0EA17E3F787E21DD6BFF18FEBC8BB87E114C94C8D8F86E564D1D1D45E8E899FCC9B12FC04C100EF03E389000C180B57FA1E89142ECDF5D22B5F3437B1096FC00016CD82AE1ABBFFDC06318817E1808920EBCD7FF839FF3E2E4FFB764DA82811275F12634F9A74CE1BD915E9458AF77FF804BD41483D805CA6AFB8BEFC1E63BA9F2E5600C9F43F722AFAC01F40A688CB51AD98F19B2DAFB3F803F426C89B000EA3330D9D8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "5083AB20ED2A9C354F0BC9EECF8D237B638417D95762AF47D49AB67FA03E8CF39940007FA9CD4773F0804CD6A51515F211B83AAF5825787F808C406AE228F47AE4DBBCDFE83D076F9BFC1DB04627B5EA0F805D0C792CE47689C3D2C3E4E2B47AE30CA421799411E3C47BBC9FD87C36A4713E1AB459D99BDA0BA04F6CD615C9C2059F4645A4231BEF31F779F0C222663790B7BFFFFB784183880C04DC2DCD02003190FCEC92002C63608DE051DF3E3BAC50BB87EF1AEB8E9C9CF39DFF77E8A946F4DEE9F827CF8497A8F87AFCC30F6137382B15698FF84A3519B8C7E17D4DB593C8FE1FFF6AC1B6870FDEE80E63EE2DF01DD03FD53E873CB6D898A04F8A8AFF50";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "3CFCB23AF364FF396BFC13FAEE57B263D5CDF45FFC4F0C4F19F01EE2D9996B133E8AC00A087AE15AAE515EDE35EFE3DF88E017C8526DAF1029C33201C7A14EEF01E0197EFE6F7D9666AEC6FF704C41CE0F83BCE5CF5CEDFA1EFC7587E41F73E2B1C52B3D8066B4B3C1F21B6CD78DFAC32C6C9D12CB219C6FD0F27229864FD37EC043746F9A926EA6F785F635C00533C571FF0BFFD190C8F0971570DD1765B013ECDA7EDA9D632F8736A9FFADFCAED57BF886BADBE0E6B168889F840FA97BB5D21A2744B9901000B6E469C554003D801FDAD37FFDFEFCA445F99F38C4F0E39317600F83CCB061141B125BF9E246309C74DBFEEB453C0F67EFE7C856F875756993";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init3 = "FEF7F8D006987307001AE271CFEC3D83EA9406568FC5C10977C5BBB4B2960FE03438261E6E22B00FFFFF260ABFE100F97E11434548017BEFE48BD910889FFE1670B29F70A4A5D881B3D8380DEE01C4085F801CC0D74F18E81FD2AFBE03A08800B2511010AEB980478CE75EAF86C78EA26BD586319FF0B25DB0203B39C3BC7FE77D1FBCADBE3D84B9B17E1CF3FE081E6D049D6580668B83FEF5C7413FF3C86C07DFFE0F0181F9CF93E14E5A42D80C8F8611AE7493AA7C0EEE4C0145903FCE49AC8B98639865AF3EECE9478181ECD80C68F0464B4CDE490723F40368A722504E5928D37A61FB786798BF09E9F403C900868BE1FC800001E0FFEB0CD59ADDFFA7FD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init2 = "2C0F20A417098EA1C437AD7F423A74BE4E0DC5DA9E8A68B2F55207283AC89D0080F29AA7E49CC7C86450371F846FE52F4AEFB54ACFBFFAB3000A535C64B4A87185C5EDB6C4F1B5CF97DBD3C22632D0BF918AC4DE3CB043399973AD34D9C0CFA012FE96961E25FFC5013E470DB7C5C072F00A7F1DC383B9BDBF0344CE6A283B704BAD0D3D457C5013983E4B30383B2F48FCF1E07D87783661E056F4EE005C1CC5DAAFC4126990F8E666A8F4E21A8217242AE000FE560088F12776F88C0DBD8B82020731E1EC80C709C30413CD267CF5A4C5A65503852269F5EE83C20EE5DB406E11F5ACC90A2C03FDED8A7E7F0262914D7E2C1FAE3C1940F8524BCCFF5D530B9B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = "D7D4F3FB06BE77F7FFFD27FBE798B4B37637A40A0487AA2EB48CEE60152C9B3EBF444A7FA1EFE1D743CEC7CF0698F7ECFC010FF2347AD04EB2BC27F3B76016EB6AB51DDE9D9ED6E3085F910A1E6CC72A3B3F3FCFFF85E87CFD8178EC5A813C43E6F607D8AF4E7D7AF8667704B110D40E60DE86486D25F4A061DBFFFFFFDE1571FC078BF9C3FE7043BE00F805DFC2001F797C0F87028FF9A9CE61B94D0058E98EFA5E73FF8400A704100087C2943DB2CAE105CC50ECDBFCE670606CAEF3A256DE288E3BC0485263EB1A8CC5E074AE8AFC400098ACF080E26B3205F3771CF0FFF79F80784D16C5950E148C0459816DA08348F962606BA59D989B83D806FF921461";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = "0173263A103F039847FA63D1417569A3C4F00680201A681A9BAF0005C1207E27C827F31073B8C4EF00E0424631C3FF817A6419DE4060DAF5393C5EB94401D22BEA870A0D0DBCBFA6F56FC76AD8FA5D860CC1CC71C213BFF1A18470866EFA2DE5B9587134CF4EF797EC5F682A1DFA74873607C325334783DC04FF81FFFA02E32FF01E0E41376AD08F696BC26CFC85542CF224741247CA68DB64C1DF1BCB01416CF0C07873FC9BE7D9B3C70BA56FB87396C76FD27A40063C833DF5F11D2F09089997409F19CED01E1D23FFB083F830BFEFFF001E242FED3E4984E5B203B9C376A305346D1DEF0549C054077B01005B062E8001F9F187F3ECE192883BC9EFC02E8D";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "369FF81373F2D298CF8F827EF91F6FB36CAE8351696D1AD768D9F417FFD92558FC2B79F6F394EE1F711BE06E47EDCF6DFF43FE3BFF54A95F59946E8B882C1F22C00DD68A0FE66DE4494253FF7F8C9B8FE61F04D83FEADB1FFDE1FE9FFD806D1EC2A2DF6964BC05213F5EBFFDF7E43B7F0073B0DDFD9915AF9534F8B007204AA8F200F9D9FDCF68B9F7508B39611E0FF659A7D5171000FFDBE2886FD3F42D3490013D8960205D028C9D6679520D2C7BA71E9900B35C3A07B372BBB63CDA040307102C3BCBE26B383D717CBAC0005684697EA3BD1204B540D784C281C75CF10BD5D3BB866761EF4160FE4DC581C735EEDFDB73058001DCB4003AF1DE2206C66F0B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "1A1B4B49D78891E0359A6B42E2E08048C7435F33E01DE44056E1FB000334F58762E8EAA523E711492F6257FDA127A619082651E6BC594010BEEB6E7E6F10C6252D83CE040EB6886225A4E0E7A3FABA417945B1B3CB7F7514A8A45EF3B0307031847644F02A1F81E28533900031236FD9455CE07703F3174FD434DFBA1A2F12EC50C174FBF00E657B1CC531A00C41718691733001DA26E7B79EA6604F83F53CDF4ED85A8B2618D9EB1B6B43FF000EBFE8F9D4152000A65F214564C0082896F7CC72F60079F8B2F2FE3130BAD4D7CC209F3DCB0354D60743F6C7153C0001A1AB23A6C1002FA1639200CA1F0335F35A788A2C238341A81D053E22B85BDA8004B7D5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "2F3EE40081ED0FAE421301A029305631CC7783ADF497960497AFCFC393DF03B1A8C2FDAA0D04816766208C8100D4D823C032065860EF27506ED3C352CF8081801B183D72D2889E7F0B79C084B681F997E6FB948407D10A3CDC2419B8870D8F5102D1C28CC3001346AD1B51DE08B5A3CDEBDE98DF7EE15D16C3FC640001DAFBE40E18763F7B1A2CA6325C7A95861E912321D648083D55A6A73D3C0B094E89CC7C21FFBE0019CDDD94F27FC8FC8476D685EF383E92FFCBD48DAAF5F9DA03DEBFCD9DE2DA54E22773D1467789A0035E1A821A7E30FCC3AACE8CB6389E92DC4D32FD25F2B8CF3FB482D1F274BB9760DB2A5107D569A21E78DCA12331C07E7FD4B48A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "A0135EA88FF02B51EB74B1B6B3B254D35322308AAF3A1BEAA8F181E034C6570233861C3EA81654DCCE9B0AE280001F5899A677A09991B46A98690824CDF50B228E4B52CB0007D4F537FB521605CF1761588ACE7B81006B9105B0594DA6937F4B1DD0225890D72F69210E2A7ECA1F04773702F6ED05C7D86945697EB38000EF26E2CCDFE717C8B7F03D7451ABB6C342F0D9A1CB1FF02C50192E0D2834825B2874E381BEB2B200607CE012AAC0057D68A44D9EF40A452AF44841A0DBB545F930BFF6184E54B01ABEFA9B03F994939067EB93F7783C2F183D2DFB9106A4B2709A6B582080E6CF1373EBC2396AF6D2EAE73FAB877864C7C27B28290BA016812A426C";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h03CF03CF44447777;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h505C535F00CC33FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init3 = "914A3A5632194C08A019EC10C02F997C7462549629AC55E490C277226FE790637F562B3391F24F8EE4CF6933435E4E511F8F36F6BAEE9418DABFA96E77543EC28466779ECAD40B7F50F53E62B2CD91D199A1E332E288650016E9F3811BBF981F364D810741A97005E3C55FE1FA2C0DFB546789D6632E60B150DF0538D344912949A3682082568059E4D96C52679B0DDCBA92426077E11C7D72CC709226C896063E404DDE71CAC8678072AD8B28BD09EE13B102B3554C791732DF15A37B4B6FE9E31C98BB95ADE1AB49358266972431F38EA4B4A12B1B18DF67E1D87DBE1EDD3AAD4C6261C33A886805F8E0904C362C308BE1DCB9FC062F71D381C4B53BC693E1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init2 = "926CDF47013DADDA833BCBEC09C1391EF1EB5657E235F1C3352418D745B0FCFEBD78605788AD02985D4C0F37D0AFF43BAD341ACC524146021CB9CB1BA0126E059E8DA84CE607065A0DA44E285EC6F6F5273B7F44CCB628B7167A804ADE4F45E3A41D1A9C18E87E22517C35087781DCB225834BF8C7BF4553712ED01F662FD8C2A967D0ED343C94821BC3B6547746611F4E3E6F0A451448571CC32B02E0FC62F1190CAFBF7659A6823DF14B0C00C8B73A1A5C090B5E28790D6184A4AA12A476CCB791CF1A69127D697A6A57BAE0FE24A820DFC87565890AFD4E1C25F7E1BAC872E9CA8D1D7C205AB0154083616517D052415015149BDB318618801059E0B8EB73";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init1 = "416EFC1C6B6A5F970FCDDA08917CCC875D9FDA2554AE1FCE10BC2F989B1DA150CF9F0A00055F8EF1B4F0C8336E42D7AC340EF315F675A948CE2A58837590A5E6A84CB228D1B569A7519726D91D0BDDD94377B0302F85E844FD9EAE4BD362DAAC1D66038547B43A48451A4ADEBDA205F6399968D778F26F5095798E0213DE1A967C1887A76F1D70E44D271FE4D75D6BECB9756CC4B3265C649DC80E34831B310965F9329B84199D28709FDB75C6BA68E01D32BEB0136BBA84A06752520E7619A9EC69DDDFAA2334208554E5E09D264D95A199914CB21733B62AE6F372A11698683C7074140031C0FECD47D96A628069842BC39A7D7D22ED13A079D2C43DDB7A10";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init0 = "8ACB6C3D11C6CBF18F85F7C0F84384896E4FF9E15DD3AF45059DC81A54700FB421DB307AD96FC73C99A38F8AD24203F4950FE529F8E7699188C3A059BBE53E94349966B7737D1B1F9496406F2D0497360CC7FB8020125D6DAE668FDEAF785A10F17F89AEFCBFF16D31B899DE02A629EFAE8607540E887A0D693C427878032B3FF397F5FFADDF9703BF8DF9EF7B76C00E4EA8ADF457F4A6281FB611F1D594BCBC9C004B8C7C8A24364C3802712D3CA0A50EF3A04F62EC3AC2BF6678D4D61C1E200667251CF6D107CAAE7FB6BDE614B84B9E9F9DB8B6AE042C8F2243158430CC1D9D0FB4875539B0BAA7ABE28A1BCDC6B14C3EF93277330D0A73D5A3377BCB791B";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h220A225F770A775F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "07CE9EED1DE8BC11F66E13A772E0F7C090C0AEFEFDF2BE7FEB27CAFA4225FFFF4DA4B75E3ECAF37C1956285046BCE13A0032ACAE474C55D399B8EC788530B2E81CE817B9B871FFFF4FFE25FE898E996FD75309AD7207B9C35009D37F69781E9A0E59F16B8E5A9E5A4E899F91B495FFFF406C56D2D5F74883F8B95F2D10A8FC48506FE805C31910012221D886CB57D57329184B88D11FFFFF7C17671AF5C280142C2554ED774A0701A370E110B13AA325AECD97ECFD437E44C156AFB9A9F7FFFF7FE54C372A1138EDA381F315C3EAC96E1BC7E556810EFC8B3E1810D064322F5963B57F43C5C3FFFF7728F4BF846A02F93A34E021F44984B698443B239FE34C46";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "D72C8C6695E2288939C40A565923FFFFDE9A79EA0F3F3B243E3D7CA470C7DFA376EA186C888014D659202C33E901A6FFD002B158FB07FFFF827F3E1295EC788085D531102D86E38787CA97C23E23074C0D80922223F5678CAFE5A10B79B7FFFFA92E9A03C7ED0CC7443E89B9CEE7DB57274D09F54FD0DAA0544A15629CC2C461A6669704312FFFFF371F6D3FA012648CE7F261E86F7464E32260204DF1114B8F07235FAD8C7A8DC90A4900C7ABA7FFFF66E3B8B347B18B71EE6D36A87B9455236D004285F5D1791C7B2E3CA4421A29198805A19115A7FFFF63235816DD9CCA9FFC68706A3DF47FDDDEB8B8572EB6588DCA9BCBB5DE5A6C0DDF3BC31BE18FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "01CB3F17D485CB43C2F77DA53E3601F7EFCD0CA47547B50A03A6E8204BA48CFAAB445D72365FFFFF3FFB8931513E1B0C1D0B2C8583CF1C87DEAE283942207D6F44869C62112E7A3AF9D83872AB9FFFFF9829C98FE18D04E89BFA8A0E833F9541553CD4FA5CDB623737C5F9762CBC679E9515A70FB0FFFFFFF4D958641D60822B1B64E468879FFD6254061E56976B700496661B70E26F2E03CCF6B7BAE67FFFFF7E4424E97D0117AA0992E01C47BFC6716A034A9A49ECA6602D4DFDF8E3888D2C8BCF3A934B1FFFFF11287E24BAB0CC51489D7FAB4BDDD001CA1C8934F9D6044EB63B78C298552BFB35759246AF6FFFFF303DA38661B295D99F18419421119168";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "DF22A888EAF210E040D51F5C73D543B09E55B675825FFFFF4F8DC29A6B0B54C9B019F0D81113F9CC8FEA9112FAFEF6A592D95B2CB630F338BCB65AE20DFFFFFF8B00D017699CDBCAB9E02257C119FDEB1BA81C31A9FBBA45814833308BCFF45391A124D78A4FFFFFBF06F244A8F8B7488C45A2911CB2FAD8AFE91FB989DDFAD9741650D200F260D6C5E23FB7FEFFFFFFFF1423B0C4D7C21AC19FA66ED6F2FF0CB7FF81E385275EE8CB727CD81FFB1B106EAFF78135DFFFFF401322AB738FF7F45C2B7E1C73E617F853D6CBF00544B5AC2794DC3DBA47B137421CDDE7713FFFFFBCE6015B7315B19DB8F652B3F9E607FE78D7EEC59F85F4F315AAC748D7054E5F";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "71A9F2E59F2FFEC21F72560C08196122A08166296FED9634E820173CBC27E0003BE2E2CA473E387882B7B4A61EF4E2361FB0E73E0007B096846C979C60A2F2DAEC203700BEF318883F818DCAE93C723FB8F81B0A112CE56F26F9F3A90D4B19AD834B910DB1F146046C623700FD5BEB180FFF6CF7B0700E30647E6CC36895258FFC6B1A93C38AFDE4FAE81B4F55A59D432D821778EDB2AFDC07E4EC84768809D01A0DD7608FB93D9F69068FFFC146FBE54CE1E270ADA1376015C71E7C8CFEF83A39EF117959B78781661A88A3E1B8B2E4E34E005DE16721D13D2AD946033CE0E03CCF8CCA2A3B765579DF2C828E086867D1753B47F89887221DA042F8F37253A1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "B92197C425F6F3803027AD832707E577753BEE3E819FFB6076E6133FECD0A96C00F9FE0C6EF97B791BF1AE57161103C03927ABA3233EBD76617DEFE193F4E7661B27F97C1138F06A2C3B5FA14A250D5D6716FCE603D3FF4039272B312BFEB135F08ECE3FF412191EE1E860071F041CD64546BFB94E80AF0713F542E3D2CBBD80382222114C7C913A2AC0A79C1E08E4FD04E7BB00FC1451E92580FE18299986E09811248936D28E802C206271CC0E439DE776B87C5E07F1DDC8E00606669C0290D21B672E99CB9F418EB2AD50D071EC4D682066F0CC06FFBC0849E3CCC7A31EF87FDF9FC4E1F06FA7F2CC4F8841174B4715FE694D9C8B0A0D6A342CFCCC077E7F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "3FEFD31A8FEC00F03F38F81B213FA2BFE6B1240943E8702E15E1419BCA98CD9328A025FCCC0100F4BFF1AC691FBFF806FF23F830EF44FB7FEA6613F96070E1B6DFC0D7DF552A7F8FA8B0C6F6C80183FFFFF10570F3CE07E00F833F30CE2B79FFE4B3D2110BA2E1E5B06750105D9EACC7EDA1C7FE480087BFFFFF25FDCCFC27C00DFF1FD8600657FFFBB00DD191C067ABC43CE276AE6329E7ED20C2FF5800DF0FFC7F790D643CBF0F973F03ECFEA8AFFFFDB6C7516705830553F87877DBF0C260E910CAFD50017E0FF87C7CE54030FE1F9F9DC7E6E1F69FFFF6B7CD33E9BA26A4ABEAF9812F96E338C93F9A795801300FF93C5C8CEDFD7E3FFFF9C71171BD5FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "E43FC7D8C7FA8A4529A0BEFE1ED04C7EC83F9A79788180E7F90CF98D7CCE4E30FFF9CE1F58DB5FFFE3F3E671B52A7C523DF94E4DA9750FA3480F9A037833C3E7DA00F8093CF726007FFFC09A95FBDFFFE133F3270A27FFABA391AD97EF498197CA4F1983700383E29F21DA0B81CF2488670019839BFADFFFE353F3029AB7FFC45D11C5B3DB05F123C84C3982783381F00CB5785281CE750335CFC0FCA0F8DFFFE23FE1332B3FFFF16FAFB648FEF8EA8EC8C4658AF0090090000F81168FCC1545B2D39F0360F8DFFFE31F219CA8FFFFF5073140F2BC4EAFBBA8E06506730810D8001C31E687ECDD734B692C1F6078DFFFE35E319FF3FFFFFA22EC1211CAE0F927";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "8E8DE62AD8364B225653366893C03B2FD436A7B504F593A52F1E07F03DBC69BCF4187F3B74193F2AE022359614C4575E14D3930FC9CCAAFFD71061F77413B829E448E0CE7CBE507CED1FB6DB150956B84FF2D78E090F613ED6A01B088677030F65692ECC498B7A0772F762E274FF2F7EF3287E0004C4EB842A585F37F0A91178C4C9BE639CA4767F29C22C81E7A6E2C50F5DE1876CFFDFB216C4B21A2CAE9FCB418A7688BEFDEE8EF612473274014FFFF8045F00631AFEEB69A80B5A79FFDF6E2988EA57FDA2E976D0F0197B0052855EB9FA5DB16318A1FFC2EE7B49CCEED5F08287C7C07FD3590D92AC17D3D3FC3B05B3A573D1A931FC270EBD3C378DE82BFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "5E861EDD5DE51E89318A14BA93DCC676C01CEBC6F5A5108590C8A1665CFDCDD4235E103E95FAD7FF18D5D823568B0D061ABF0AEA13ECC11F00B9AC0B1D7BCF964300CAC841F8E7628CC92F115F632FFFDF3EEFAF97B714E60CAFE72CE0E9874A6895F815F0A9ABEFEC6A0D74240FC00AA3EDD1FA9AA0CFFF51C288B544D3E018EB3CAEA82DCD09C286AB42DF708AD4239A823130E785FA4A785400F05DE643FF36B7DE1A6A23F32784CF3E8A08745C3B857AFF05ECFA813ED8EC8B977BE9DE5F9ECB244F1C06F7FF71FAEA62D7EF0884463C3BA2F70F2230EBAB27B63638E4D3081C7BB96D6541DBD5F9FA9478EA37FFD9F4271F67B410C3E9A6CBC8098F47AA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "21EB68FA714D294E4D08D54B62EFB859C08AA12328A07FFFC441DC87C843FCCB079B6BEF7F87CDE43E89BB3817A7FD6776C673E49337428F8D2AE00736924FFFA6435DADEF1088CB8217CC5812D46CBD18A6922D13237A0D105923DAD90F5BF1AD963F7EF17C1FFF2248CAD59C0C264EC35919112CB4B3101904858F6546F0DFA0D40C3BB30896FD776D5C74DC2FFFFF0B186C81AF5E983CD09E002DD5C7FCC9699A8B73E6DB1A7CBD97908D4E24C717ED20E82AAA493FFFAFDB1EC9C2A0D4B0D00101BF48C35E09380CA2B5BACBF5347CEF9B7341F00C67805BA4FC660C7FFF8E2E16F23101AE74B90C1B658D9CC6359BAF9C45D807FA90159A5FCA553AD687";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "BC8E4234F2867FFF4DA76B5CC85D517848FFC2F9459B7F8511D9271675A403AC1EFCAD7F5A5D22D5398C8008D367FFFF69251A45F49DCC3856A64A248049EB521A36ABC7E2ABFE911ED243636409F4BF34B032CF9D24FFFF26640145DACA337827D96F482676EBBAC7B4BC56BC3BF646717F819B491E32B0B5C0EDF7E173FFFF6C41FED511177FC6E7B774C4B3CDEE83EB54287EAC1A3C619521C3859874636BA6625181E63BFFFFB4F12ACBF22DC3CCD061AAA7DABA5B7C757CA704CF55076E095F4F59A539E6F99B5E51C08F19FFFF355E6B7CCCB2B9C8E3CB4A2150DCE9B7BC31E649B58B475464630219FFA4B423A95F84D76B5BFFFF7AB007E798BB1470";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 10;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "867466FDF5FFFFFF47FDF8922A9EEEB9C9AAF958E97603FC12DA54F35E455EE0289233AC36811FC8973A36C113BFFFFF70FB7193FAD5C8626C0B01C1289E00F893FCCC457502B4E4E9463D9D05DDD858EBD9035682FFFFFFFC18B99354FFB40286A671D1E0C302E84BDD91266770712D3E10A11A5149CD024D308D1D5DFFFFFFFF04D66574A6648A71C9B692642300C45EDC517B43B1E5BA2B257779B56F876766777CCE40FFFFFF7F19641A765A08869F4D1C36A00590D83270257387C94AB802003B0DEE3ED3A2A97E21C709FFFFFF9E3E1137736403E690F947A271D118FE6CE644FFA5834AD3191E57A2C49719C43991C9FD047FFFFF4EF3E21B73E30FD9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "3F47C05CB611BDBB20280C79D8EA4D02D79F69E2E7AA3EDB50B2F07043BFFFFFA381CB055B8586BAF764C1DC9805CFF315B10C04E12C1B58DA3C9DE9A48348ED4BBDF50512FFFFFFA23739D1CCBB767A2087ECB1556B57F39981F416A1D40D1BF038762E40B809517EED94D0E437FFFFCE043C7B87A63CFD80896BBCFA97ABFFF06E3F3DF350C3C097272DC50C8B464CFC6FB758C91CFFFF1FFC1C7998269BFC00978F7A569642FF0E5E3EFDF5B89FD2FB64F7A74AC80C17481544D647B5FFFFD5A47EF07EB56C1891D71B5BFB6BA4FFC398CD57E3ED019AE3B5F4C76092655B75DBE9899D6E3FFFAF978FCFEB6E87C02D8D1B92718C7E7FE00FE5E0768614A4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "014E6C2056459EE4357A35D177B007FFE52E3E1E425D3C21A4A51A738BC7BF3F81F7236CA485DBCD0CB127ECE791126C0B125DA7F3E95BFFF547C15E39A5FDFE8BBA71E6E9D83300709C2386D62C0F755C03AFC2710AD49A4B4BFC55902769FF9455820D38B4625AFD3B0EDA8D3C72F19867DC7838CB3ECDDBE22F0E0EE9FCDCF3BFB622CD11927F062B227B275A98C4EC5DDCC40B2C411C0E41231113ACBE9072FFE35680616065A7772457EEAB1A7F2AA9372367C70B03603817F595281C77D609D72D6EF0E65B786B5CA2FE33C907AB8E6A53E7564D7FEA8600386139084947A035D98E206074B519C307418251FAE7C7D39333C0E6A8D9FE36FBB0F6799F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "D5D767D83E3A0F8C80985636EFBBD07809B2984033FDBD5E3B4AD33FF3DD3C7CB951E23512E3DA2FD44E289873F5C7D6F367A9913CC6182776639D0BADCDF674F6AC5C70DBD3CE22D726A46581AC0C1FD458109E88E239083ABEDBE41C8626E84FE5943221B9BC2CD0D1CB81FC23D621E04CCC2C10B37D7F145094ACFB01EFE43A40ECB7E5FBFB9CB0261BE05655E55E6A50A810C2C5BE4192C87791C7B8888B1461DC56A4181FF3FA5CF3888B2007D218D3830BC4820A68EC47D3F0003ADF163E200E1371DB5C4D1220DD63E55031F1131C07773333F769DBA46876E624D8B5840BF2180811727F5F9FBEBDC606DA232A22197E17F828027FAC7764B82FB873";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h010351F3AB03FBF3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h553355330F000FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "43B5434396FFFFFFD4C17C3DAE26A37355EAB85FA1C9181AB9F70A53B58557BB6B98CB8D6BAA393A0FA958B392DFFFFF28C621CC9366B1C8B366CBEEFA4FFB7BA4A3C15965708AF21BA4DFAEC224ED635678D663BCFFFFFF7B1E60BC6DE3684F4903E797D3E2EE6709F331039470190F8A2B3DCDDAC58E3E9D1D669AE3FFFFFF7C8FD1644C2457E5F71B991C5B32F54097C9D2BE0CC5D7E7B3F3EC5C3DAE63195B3294F2807FFFFF3EE5BA935842550596D3E0A367EA69583E053F89FE933F2D1C54B8E69A722E6373509470C47FFFFF2DF93CAC13735C394259FC1CD77DE7F3F7F1F1FC78865EFFA1BBE4107A0337CD09753FAEA93FF9FF513323960B62D20F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "2FB6B08D996942A5D66B92ADBB615EE4BE89B93C88529ADAD041F391A83FC9FFECBD0AC0F175596058442EB8A2D98CEDF8B67194B3FCD668FCD63999A5A9DE9945415DC370CFC9FFCC4ED92B61DE885830720D41DB326CEDA0EE8F443A1A50DF68E08FAEAE02DA668173D819DEFBE9FFDBF30C4538BCB2FFC0AC01FDE10E4B8162B8FD5EEDB7B8A34366D7B17E28BDF890D3F51CA44CFBFF18F838775910573F0008E0445910461953D41BE1C23A8B25A6DE426000F8D2B66C41A2A540FD7FFF3D5A9A8A420C580A8835720DFF02DCE5C5126935CD974510B037A83792259915F23FADF9B8905FFFBCB083A8A534B5266B0F8ED85D34BB57E34C9EC85A8E184B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "24140915D1612EC97BDDDE53DF378FFFCBAA32B07DD7FB1ED3A0084296E01C3FB12A369AE24F2E367A94A714D60F1864195DB3D43DAECBFF1675237393DF79A6EE9EFA3734FB91E18C777EED531E213E30C239EBDE8EEDFBC20E10DD47A734FF750474E69E2071FC4B016E76A5147B8E9FFFDC71D9035A3623AE2121C33A1672F0EC2D96AF02A8FFD3AFAEB882F55C80BC661693353C4DDCF83A96A5FB867231B37E0F95A1236091642313B4A5D07ABF3F3A4B75D977831207985FE918382361DD34052B9517591F53775CC5BA707225CC63C7515CBAA27F814EF87E5F40E0C328F0EECC9019AC4D41EF1BCFF416A780686F514BD6FD774E4CC6C5CCDBFDCBDF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "BE97091F46DF3C8440D79C544674C57D01742AA73D9597C808F042CA074074015673AF51CE2628AF3B56D6B1D43744D88A149151103FF03A6E258F4123C59C9619E72EB69C530AAEC5B7E92F92E78B4F3048FD264AE1D6EE3B211C8FD58032C8C9ABA5037702BD6472DEF1E30502FC78C32143D0F73BBE0FD1715D699C9DEF1E3CE3353FFCC5D03569A60FA513058ECBB7C9DC4625021098D7D526624D5FF9F3D8422BF3478E5ECA745D14C16A03D363F717C735E8A61D69D48922E98DF0C10A28AA106C1FDC78E7C6072C23C34FEE096F9DFE11366C78C7D48E75FAD4BB1EFD3598F3D1CBEBD7FCF5A854913FB8D12F3B25CB80477F89FE9D8D6E6D9B19870A";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "015F394F7F9BC580D6B529A21987341531F094B9F42C2FB3D94C4CF514A5FFFFC1A328B8610BAA7BE2047BF4125F431BEC8FD7C72FAF60D82A56FD81A9CB43DC527B7938432FFFFFFE0EB6D9231425EC270A85ADAD7DF8171D676791EEA6B1508097A01C568B6191A7121C4236BBFFFF419CF9FB18F516F3D45BB2A34EECDD7C6C5C26F662BF1C47E2374096F584C0B9A936B5AEB169FFFF3D4766E79EB3CFC40F1E26C20BEF41ADACAB723CD1F9F06C814563DE210EB0C525167AD5BE43FFFF837A6730E99C99F4793F8B533425A245414A91A44674A7A45FA073C2113E39DAA968D4CB8327FFFFAB0CD061FB61DF4F60CA77919C19FF8A42BF1EBA5A2E208A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "1A72D6C515AF7417BC465DB4322BFFFF5E0005DED70759557A10A237EF2F82AE1DC166053B90F69F73936318AFCE5ACC96B03C4AE027FFFF2B0AFA0AFA28E92200EB4D7A533EC3D156306F6C56AF6A6021E057D37A4EA4D853AC1B9D8B1BFFFFD62C45098031654647E08B1590C88D7864335C0CECE81FB97A7563CA5F4F384B2365E63644B7FFFF49BE2814C208502AE7BC76504172886A5296D5F6E947A8125EE085EF2DC55209085F59CDD617FFFF9A76956AD2E309E9EE2538B25BF0ED833012118DEE850F37A6333C339CA6DD1EC23BF892817FFFFF9D91408D4874BF9F341E27093B9B8528EFDC41DBDC7E9349EF0759BFF916487D1C1142CBB267FFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "76909CFA2EEBBEA436BB2A88BF01D37845E42ACD6DB9CC8DCA441B2D2EEECBFD69C156CCDD87FFFF43C7FC2A95319ED41C80777902488D14D293DC865FFA51086A58C1E749004A2F8E9BB4B03C5FFFFF98666F14F9DEF7FF59BFFF4002D974BDE48EA243DD09F1B1A52345BE83A662C07AF9FA83ACC7FFFFCB00017FC890397CD13EA6B74861D6F36456351819DFE3642202A4C70D6D1ACD76DB2111652FFFFF8F68037A8B6C0C2AEA91082404540833B8B1F05BD4D5F737A059A28FD9F56B887679F96AD0A7FFFFE6CF91226CF6F96028FE2BBEEADAD7D922B26C607FF1F898D9F7D7C33D676B9B1EFF11A412AFFFFF504FA3E399F3375742B1C82E751E9734";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "A310331B19EDF0823264B0C80A4F1B947D974954FD3FFFFFC0306B63E67E5F0C093382D6AD3DFBF571F0BD4F58FC36F9E15A5B896E97C698D5200923837FFFFF05776F253F4CEA4A902B99262D16424765ADFB45BBF23475EF07BE6C829984E7E0399A39B3EFFFFFC162CD884C1514B2C9727D408AAD644D7FB1E448D876FE38E8575D5B57454E43C9BD0117F0BFFFFFBB511D3A92D8F485EE90FE1A1FE5010DC7DCC2A44A17A82D2E28B3EDC2037589D8539A84947FFFFF71DBD36996248A36473541C782C1EB4CA625DD0ADD7AE5DFD994649AF750FA3C8F8A09E39B7FFFFF6B1D63684325F3291A1ECC3670EDF9D9E5ED79DBDCF033A57FA3439AF1C64386";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "8EBD17AC0A4C8B8F3C39DCE3C83E65F9182B8120EF6D17C7DD2F8143D79981A1DA52979DBAEE71E6FB2C43EFEF28CB7BFEBE6EB1802A07C701920BF34942A528DBEFA11FD9A16749C7B102E7D83C0AAF2563D150EDEBBFB0EE7554E2ED1E7EA1A7E470D629B0154F5BA5A96EBF68AF19F7AEFAEB075278005F82590F6E6604FBD53225942358866CE5A1301F1F500047384DC186AEC501E4096A9A0339A72FD1DFF6A5679A7D1D4E8AB9108632E796A95F9A599D631E62EF0018CA88D938D89C3A761C39EA2374BAB7EF5965F16DCAA891F8E81D17A600F3B1CC0CC32290586B2B115D497E47D09B42E7C27DD36C6CA4D89B13038D2DE9D46969540C8EB8A595";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "96C38B3F4FDEBA6925BA7E826137AFC8685B05FECF95C02382F3CE8004A3C3FA9DD26A7B06A8CF89FCE308F06468D8BD2CBA79DA753E5BC51583E19E526350A511D307DA71809266322C3BDC771016CDC642B0B598D4AA6D2CA8BD4D7C7F8E80A6281237C81A1660DB3E66C4FD9A151B36B456E4B3FC2E5A695BD9951B6BBB672DADA4EC978428E6D449A995992F150CC6BE5BE6BE1859EA3A45EDD493E7DB77C65D83EC2EDF8ADF384F578F74F6C256D39819AFB9F0EEED34E7896D662BF3C13D2AEB1178E1DA4E6AC051FDD191AFA27F6F5B0E440C3C3CC6CBC05520531E80425F63CAFAE82FE854B7983E55D104408C5A1ED0F490CE725FF21512440801C7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "386476AE6E13F0F63F4498EACA90885FEA72585E1061A65FDD0C5A0DD973ABEC0D67081A05863CC8B0719D531FBC77B8F91B9854302A61FFFAD5A7D6B7E1256A888C47B91FA7F8A38D76ABB451489B67F011C5FD4DCE051F0082CF46D52912FFFFE3A2EE8270B04D2AF1812FFB95FD43C861AAFCB9B10743903EA4E58D3C27B36A3EE04B9F762B7FE0EEDAED4BBB7D2341EBF4B64481B1F7D280A771A9B15CF1838E423635CCBAEF94C0FC31F9B12FFE66E92EBDE861DAD21478A3CE6F9264780CB0AE11A4B5B1D5078F05188FB6F1919E6D380AEF51CFFFEDE9A97864143C4B724924D9D9E22D26248F529728554F9386C23F7E432CF13BFE19BAF7B52BAFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "FF6125D6D4F588C0E0F27FF0EC1B65B125865A050885B8E806F382483AA92D30F319B12168A3AFFFF8ACD74FC0309C32F635C2FC228C7AE2A1BE587E0A33C36825FE03CC42CC910F4003AF9BDDDF2FFFFA6CC2EFD59B7FE260027661239C349A27D0C38E5000832D40DDA1CEBDAC325958FFD97AD79E2FFFF80DCAAF300FFFA6BD7BACE690BA11E36593A3A33832F117F3495BAF812F606D3FAFBCF2135C2FFFF961D89DE7BFFFE42E558EAAA0CFEF9C658BFE8B91C97AE0EFF051CE0F2A17D2EB3B5CFBD35C2FFFF853393A3DFFFCFB039655B9548AF769ADA05E4554E8EE2807E5BD95A7DB57D661BD9B1C429D2FFFF810297C37FFFFFBBD4F164F95E214C6";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 9;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "42AA1E89911F2929D3A738A3D8176F6396DB0013408838F58E32A7FBB5ADDBABFF2142E23BB60716950613AEBCE3665BFA2764571EFFBDF7C50F512937B222A58B6903777F210E8A591315E0AB22CBCC1B185B3F48A4CEEEF961B8B1D89991179372D193099345AB91FC3A78D369C141E0F25D177F12515687EC7FEFB4BA73B179A62F9CF9D047FE44FA7D346621F3988A489CA6C33FD5818F4716F94112BBF58B1FEA0D2470E3B3382192671489D67CE97D0B335B1F71C44FD8B091763CB5BBF97BF421ACA9E9F2FC240BF465253178806A2F47AA1931FF234CA7401BA5D026E88AB7197C527DE02CFED0DFEA0ABA34CC3A7D67EAD9FAF705AEE5D64381BFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "6FB9D1B272D1F828F85D6CC3125F47C2549BB9E2421AF5BF82ACFD2251529B3BC9933CED03DB5FFFAA8683843BED5791F51EEDBAD72F0506039EE5540E9BF799DB4A7B774BE955CC3C8F57D57BC78FFFC5D990FCBCD7652E3F5B1794A225EF4667AE134D83FAB32B15C50F7E5BDD9EBA9583ACABE8F17FFFD75F69137BEF83E713F09E078BD147E7EAA1C23A1AE6FBF5FF12FB2F58991008E1CFD534D83E5FFF0FFDA9D26F3904A3C53EE5CDE9E2AC761E2B261743804B0784B20C497B9B7A3E3C032468F614EBFF0BD1F4040869185C1232D40AD29DEE878162EB9E7DEF94888DDC0BEF49FCEF1241A2E9C3382157FF335672AD3B5CF6280D91F99E91515556";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "823F7C3A50B97DF7E8922AA9040F803C2B740DFBA956EFFFC62F8DB6512C1C87692E5AD695F9F83464D23207DA5B429F12B0FBB100B7E8137F52EB9F18963FFF5BB309F3BCBF4BB73FF3CC16984832024C164B1CFF15F0FC21C533B69C6D0C7F696358CC169B1FFF3DA58227B5AF194AE5E80FF9995F6BB2CFEF16BBC1948B3FB95886F6BBF30B470B6ABDCF2FA43FFF64A1287B7028C7D559657DBC8EA88EE537304BAC36EE2A4DEE8DF3ABA07125FB39306B321CC73FFFC99566F6EDA085CE1DC9B394471DA8D9302067BD9C43636C2274F59BAAAF2D99CCFA9AB68B2FFFFF2BB0A230505E3F39724681CBBC2F42EA55BA676F742AF19B550E0AFD49EA9E9D";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "763B4565582C7FFFCC818873AE0A13B15866A6D5C352BD37D677BED610A2B9000D435DF4DB9293B4F526339840DDFFFF2BA8FB11BE5EB5D7CC50B55E0476FF35BFB8E986DD3D1D0E4AAE55568284BB1397A0604425EDFFFF6935F3922DA8B48477371BC9A6E786A9F143CC4C289ADDD43E87134FEAB353818C77A27B9511FFFF25C7D8E7308A6F3EB51712DD48E493D10959CFD07A310CFAAFF640AED18D607C7E59D932E305FFFFFFAEAF7D54F633ACB623EAE8B2250D285705F72E58AFC1A4BCC867C5D8F3F7DC7E8D063F05B5FFFF409D6544B73785A8E7B018539F98AAAFDEB6D734A9A4AB95F831770C1CDC3E52DAC04DA8998DFFFFA14E66E4CF88760C";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h010345CFAB03EFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = "B2590679C9D88B3D198BA7693DF66D60D40E694529912C3F5C8FD945747625D55BAE7065A63CE64A82982E78337C7281C932ED1DF1CDE1C7276834C201234B1F7E6F65DE54AF67A53183B10AC3B323820EE77C45E05970FF4AE3AF9BACA4E6F7E3500F6F14F19A1AF46A4718B9F826438A1F1D420B858445A17C9B7EC6E5A1C5BAF76D1F8B76B5D3A9D75AF739EC979D8A8E6E815C16AD8CB084C6EF66605B3E1D5E17C1F8D77AA3B4950C7766004E6F2679631A1377434C5D538D81DE32FB809443DC0F736A0EAD39C72527A67E753EF6A156A2E30AB6812B1662A170AFADC717912551A9B9873709FD534A481288AB6A3321CE96C37802381749110BA45E9E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = "81CEB8965555AAF578AE296584DF46926F1E65DDB8D0E9DE9794B19C2049CBE6079964BE7A0C2883291219929D4B0CA36B076C7F54222BF339CF6BA25BB29C9479C8F4ACC5677494E38AF1CB6895ADC08547B76696CF8B338CDC5D34DF4B57ACD86BC3877BF18520F090470BA3A321B6120A18D34DC2C92D481DA2EFE27430C6D0EBA0A5EFB2BCC72FF0E24DAE39AFA3B2C82068E664204DC4694CF709C41506303329B32FBC4E9AA7CF7602E82CFEDE924EF50DC472A02298BAAD1D670BB861DC929C86B04C43B3204B1A6C772D571A5C84B7D77F7C72253CD1AF808DE17BC2814BEF55582CE5C5387C19C6F286233C9B669302F2803A33954A3EEC9F0062EA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "E172696AA4C000ED852668C3564311E89ED0E51A2E2DA6874139D2316F2645A292A447ED3DC9A93A220D18B92C68FE70E24C054359D91931CE94C1EA911354104ED566CEACD5163096BE05FE97DC92598754957681A453904F1E10E4E4F98E03047F1EE9139879FD4CB7A62A1E7FD0EC4BF9D9899447187A2B9C23D757F2B3EB810438B08CE9C34BDBCBFC8B1DA0B2690AF105DAECA084EEA5D24DA34C51E257B868554FB3CA0885D90B4144CE95298FB75208E89907FC56438DA6617768B7F7DE3CB73743C760C90A04E5C8D5DF6E5B3DC1ACB5840F350E3BF7C9270D168B22D966AD2D7F37ED7615B4BEC97C4B3BA27CC9F384F9813065D3A49A0C927FA6D9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "A0B42FF9869D00EEB7602CD347833EE2DADCF6C42DA16F5A7363F578EC5CD7B4D9D6CADDC112F915886E574F93F89F905002ED146CFD88B4CFF35CEC1BEF230768F7AE5D3A9303086FE823B0496EDF563E121C5419337BB1306ABB7EF97850D5237EBCA47429BF5A6FBD7D0B50DDD459FC2BB61A79BE205E8FD35088052FDE8699136E9C444B4BF7B4EB78F2A07FE3D1EA7091295AD31FDFF85E077F019FDF631A19B927D062DAD53CF681FC2F18030C38F526B6C9F8CE617BA36223260726607A54FF9C9D2502B75D91D4D6CC19E61E1BB64FA76A4D6B7E567BA5ADA6EA73E115AE872788D0A29A8C0A33739B6F58633CEB353BF42FAAEEE395A3463A9EB125";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "A6BD58AABA022B5DD3F7CCC2775F6D239EBF4325F4887D46FF72C40DB7FF09545F0FEBCB411CF52C2C6D2845049B485FCD5B8E71130C5BDCC5864DE16ED5DE033B1AEEB55BFF9DD2C7BB145E7F65C2CE1FDB72F890E76CA9E4DA993C02D4CC2CC2E10985839367AE7D84128D87319483986F5C9F24C03A5B872E4E2F89E81A0CC000289FBC4E34A52738508998C9F005BEFE7C9D0506588EAB3688B7785C793DBE0075741771FEB571E3C3CCD34CFF2BA3CB3170A614D253DA31F3191180856E5C68C3C0E8A09637B3C1342F1009456C2938363423F36F2DBBBE73E778D6F238FC033BD45E9EF7DFEC009731203BAC7E646F12759DFCB2D3CAA286E09EF11796";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "0E0A3388FADC9C5799E5169651F242F2135B3A67379FD3E112DA86EC5EAA48D2CE810B661AA701BDD82C6AA58B0632F95BDD9297FD5C1860021677E3D957F58E08A9C826DC07AE5EC93BD0AE4C4CAAF7A55EF2A0515DAD8708917895E3D3E189BED6F3E03460E516BD814939FE640757B1B90D37FFF9054E20477B589C54BC1C68FE611AD210B7327C376AAD30EF215942C8AB7CA8FD55FB04CCA6E73EBD82B772DA53579ADDB838BFF8B7A69DBF91FEC8E71C7988CA57468D6A0C417F3A00F37AAD057B4BCDC96E09F659646BE51FCD9A57720B47ED5BFDC0A6DEBC474EF6CAD93BDF2C9A39041AC85D6D924FFD477DF870337004643E2017AEF4200FB8D896";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "82AD6ED182523FB634D83E847092381FA50CBB2295745A4B3D247D225BCF4A9D05ACA184B2AA5EBC78905A5FB7C1AAE76E4F4480F443A84E51428B1E8398331936973764DC08573B181AE8FA66832E64FDF706D60EE6914F96E6B0536F16CDC4AA6FC4CFACC37F58A6A069E0A5461AC3E1D01B0961D2AAB947C400794E43E1A6E25BD4759B23A2E56E9258341FBA5478EAF51BBEB5C0C991CE2ECC159CB679B11B3850ADA0C45F70F6F1C1F77CDF3313439B43610A61FE78001F72CF51624184FF7FACD374B3A0F71D973E4629EE4EF6B95AD48583753465A631436DB5D7D90A22E88DC27A04AE403EE72894A223A727983F6C92FDF1CDE778669D3E76B4DAA9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "57C8D9E5A0E591C4968EFA82D9DC64553EFE38CF0DF141F19FC43324DE51B11E0ADB305CA352837DD98107DB2EB6129F23D9AFE69DFAA14E14228D29A516B4F50FE3FA2DBA7C8F9341F9E0F0EFA35D8B47393F25DB997E29967CC89DA5A78C4942C693DEA1D775A201E83A0C42EC2AB59972F6D5C81A96E422808EA7F769E4A679C90232522196B80FD6BE1F27C56EF8FE3435BD2F87369A8057BCAB15C752F91D7A1C1179983145522A0B81819A4CCA044DD359E62F686A7933C881995CFD63043CAA883C965CF5D11B5D9068748530668280FA4564B53451522DA9FCC70186CDF1BAC55ACFD32F74656196C60F62D58A0F0F08D304D93E676B28C851AA69A8";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init3 = "5A99C0BEAF690D32C0009FAD0AD4BC953172396CDEA7FCB1E375C6BB9E166FE72A2086EF1E8EE703996BF90D9FDBE1A95CE05F27F444448DF193FB4986D7AD53DD011DD43F14188203DE8FA5CF7A0FF16DA0989C172E2A8BE78D1616CB2DB1B6C80E77006E4644E036B4A8874C44FB1A44C8831CA86F76EA354E16B5630F0267C3C7B93534F0885008276D9F67710EB7B57A69C6EAA03859DD21AED5D75BF140F099F7FFD9E74DAC1983A67C4CBE3661E7B9E2D2FAF32DEB797B2480878A0646B57553DAC922EE889E2E39B8FD74BECFB42405308C27464012F693089CD4D4B16478103B25918A43DA15EF865096C09DC8D4655589F8B40527B3E68C0CDAF1C2";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init2 = "C921441607F7AB8FF03B0857E308314F7004B88036387C53EB9F7C279391AF570A4BED799EA11B221FBE9368DD8345280BD89D6DDC57F256C91B1FE2E3CB27D263D009C2D114D2CC7565CD4079DF2757107C8578E043B6B5309BE3BAE300746C87E732E2C4225AB56258F674B8C94DFBFF79AA02D387C0930A354F18BF18BAD175A0BAB833F4999A623D7D9FB179ECCE7776BAB4657BA2ACA89DA5B899D8C5F49628BB6E4350F06F1B1F22D3E1A34CD5243EF66F78374B59174E2F7766F7F28767AB009624BA100DCAABD92E90ACD11909D7A8FAD0FA882483F6943EDF91ED733956DDE87623E303572F216E13A794CCFE076861A9AAC2D2859829657C0C542A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = "F30B66B0D5ED196FA646D029D8EE5C5E9644B90C322676048202C50D1284F3868567E49BA43939E344A5CC351124AD546EB4CCAC9197E9649ED535D223C3F78346C9A8A069290DB6236F8D7BBF68E0AA6BBE3E9854FF9408E1C7579321E8B211867BB4ECDF14EAF57969A1B78D4EF685DA875EEFDD33F5915661B8F8C74CEC2D70E1D7BC1C65AE1A56D84FDCFAFEB7918D4292827B7576F19E316EF2A3E43DD5DBE79E7E92A78FCFF135241831E5E3E19B0A7DBB544A05BEC27E5C2762A8C663263A039B4E6FC5A3ABFFF4044792415DBAF14E288964B4C201FE8C2972E1C5CC13ECF42AC474204E2E4A31AC76624B60197C62FEA680F0507506E82D5D2A0FE9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = "726B5DD2F45C3BCF51C57CA6D72EF5EA669EA095FD958318E1F518F1460781097985E3B625E6FD000B3C5673F08FDC7CE235E7A9B4EC2CA68B4FF14EAA6B45394E0D4F52AD40F0B819BDC9023C8B24B5CC51FE3667D24CB7B6F468E00A7C7B4CF015CC8232925E267F8A2F85D98D2919C6099828F12A5D8981A229CE226D35C15773392021349F8542524648F24CCEB72393C9A59172BCCECA11C8086BA8674DCD5F510DC6215F176FA58C799F9F5017DCD0B9FC307B8154561AD00BE7FE76D9D25CB82707879FAA8D0CFBF19D5BB9BDCDBCCC154686EADB1BD26838759A0C38A69086C9AA57A4981A92DA80C3C587A1F9C340B714DBF9E26A3777BCECA5DEA3";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "5EBFEE0C37F13F4175895FFF053EAB2B35C93D792B2700E7621978252FB880002D044F271C7487CE6C00B496710316422BE0586294CE3FE6903F74CB8126243F4FD04C12FEA780006E8BAB3464B7A6EEB1E939D0B5AE2AFD97E84B7BD33585E9E84D77BD005145B036BC0EC960CD000085FCEF1E2B55954EB0EA97729405E0102A206CACE4BB9ACD2C256BCAAE2F4283EDAB92FFB2A300008C0146C35D2F54BDF3CDD9E002576BD4B6BD9C639D8017DC6C6A189C3FC5ACF6EA53F0C6A1CF00004F790F621DFBEB4490E7B06B92F85E9EC3C98E981FB7D3FF67840DE45DB8744223D20E7B70BB0000FEFA414FC4D2FDEF268EBE2D580E5455C509E71EF163391A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "54C3A5CA53D78D6BEFC1DFB0D2CB000052CA2511DF12DD5C2173D4578F7CE98827FCF79D9FC74E11B0B8B9CF62AC4758B51AD353DEAF0000D26FBE7EB0AC0A3CC5234CD791D58EA2DBC1591B86EAA6CFB21ED72FE72FF4C5AA8FF6F26C82000030F710772FB745745392846354D9BFBB38483ABC0EBACBB888FF4C6BAE4ACDF21AF1C28A1F9200006EE07E3AA01175452535F28626D9AB8E49B3E148FB850339C740D679496661D70A66EF0DD7860000EC4A1FA161DD45ED2A0CEB87ED78E0128C3F5B93025C1E2927B986099F1C9655B5D6576726FC000004F38C0ABB303FF0C0FA26AAB77118147E7D92D3552983915790CD37323D0D2D9BE16BC5BDAC0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "ABB2186465D7AF342CAC42F8789DCE641A0F52F0086D07A7A1054E6C9828A05B3243920EFE860000E0241FBBD74F432643EDDA09901CECDBADFF94C2C0775E6E9F51F4F7D4A0C2DF3B751880F19C0000988947C21E50EE27367CA7E1D9F3EBF144964FE7399C0D5401C9297182E9D78F3618101DFF5600002B52777BF584F4FCFC2FFC4DC55A31777D803D20DD6642B2307C69E2B3E5B2136106CAAC96DE0000A455915EC35595D365F9CEA8316BC332D0A65D4A1DED4E5D5DCE05D259F92218C5756F9E44F40000F1CC5D3492CEF59FB8D08F7878865F9BC05423C9F9B929E77F438CC045238F385417017260EC00000610D9C3D3FD6C20B29D784E632A164B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "A58EA858E8E8E312BE3BDBD013E3F3C0102CEBCC023C0000948B0059090B6281E9754D3BC14052C2A2D2CB34E3FE6B9E40857E882447C2417CB28AA95DBC0000F526CC7C1B19ABB67F8BE83EABC7B86E4E0F837A74F6A4C0C98D768033126F90126B2E4BA5B8000060D9F156303E21C48746C5424AB90605F201CB66DEA51683F23D55A9546913316B37B49E9DA80000FD9F6D47050011D7462BEE13A439B05EC0F186C756FA4C8338F2432DCABCCB80D5DC6A5309980000EB33C067B6CF7B33D4901385D29BE897759DC2761452F933E3707A7DA8265DC31366DA3B34B8000011597C664F54493B47CD7022AA915335669DBECBE0FD583335C73B2C5FDBD43A";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "6BF4E9AA3D3E279A1B3C5E0C51808EEBF6F5FDA83E16B8694DF1DF9B3C516B56BFEB5F798ACE8F81AA552B2FA5D4136B8D111DC6ADAE178F85F6EC05CF04D7BC227F9A2DA2A8EE98DA35245191D2B5960DC98A2438618F730881A8C66E5B71B7F3528BEA122A23B651A1466924FCE3A89EB260072B8668A8EB52C64DE861C0E860F284B77E7B3E7D7D4D56D73C5A84507B43CE8C2B0786F6550AE11B82FB34A5B9791885EF711310DDA8CB8095655E78B6B5E5D0FFF7C4CA670CE77F9EDFE54CC85C85C504F84A54762B0C344AC0AE8AE022A6E16775E0FC46FB0C55C240EFD0E3F6C262C0D016696042DDE57BD96EEB1B5FB37CFBE2646D4FAF54A301C4D7FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "EBD66B553ED62DFDE5649F88C55DAD7F62A39B3450BAF7DCE95FA2734C2B920959FC1AA58A42BBFFC7D10879CA87102B27EBE1CB5ACC3A0235495B49E58CA65FCA0DE2899CCC06B0CBB5BC1D21F4B7806A5002FD1CEA34DE41E0E872E5C0CF9CD40E31CABB0643E5AE362EBA99E08A15A18B792D451F33803C56BEE40B516F8DED7C586580FA5A2BEE4F64960FE71CA02DB4A99B545DBA33840B7700123023C0631893D18F9400849C13EA8A966036EAB98FE3A4C65448DF18CF4F2D0C8017C57562B5591CC9F7002698EA7EB8E78FA7AFBB7E0260CD4AF98DA7F57BC8BB31703C42E36D0BD1265F55632EFD60CD17001CC969641F30E1B579E3A3EE55A682EB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "A985749B05746AA1273DC66BFDF07E8C70DCD0C1F6F90E00FD1270FEDA2CF7B17466A93ADB3BE9B733077C5E42B657815DBB1CFFDEA4ED6779687096A32C6C0020ED84AD6F950F9D3AFB708A9D647EBD5C3DC01982BF266B6A719B6C4509EFA9267D930F696258003184630130EDAB489752E242796D5B03985CB217F52D47235BEB22CD3C16027AA64FD38F0DA478000CFED78CBD52527D67DCD8681128886DA959827788DF5F95E0B24E257199EC1B13C036DF5F2FF0009798BDD61D4C34004464314D5E4A6E75719BEE54EF8647896BDEE625A78CEE35FC28F4ABBC0D7000F7DFE0566ECD438ECAAA17A5564046D8C32C9F64AA700A6B617E30475F6B9E03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "82C1B53AE3BBF00062672F5611353310B26447A3C59BC0C7F36F7DA4EFAD0E2C33870955AF701C13087197C72EB4E000EFBD3233940F826F0B99FE180D13F505A62C656D2C9E9B81C0F0698458A935D0B011E5CBBBA2C000F3B85E312036BC337B529F5F834D1888404E403C74F20CE0A63F7ED372324E9001704F6FA846800035E03B47A55CC42E9A218D906A032FEA3300FCB97E3468701F24F07D4A996ED2813DD12AAC7F8000DDDA0361FF9CEA0CCCE500F476AED7BC3941B8BAD3D83A58F60A814F2736D15E3F6D65A23E858000169A1A3C1991ADFA5DC6F7CC7E0F968759683DBCB63A83A85F47430DA8B4D28FC06D33C7F1E180005AC5F6711F9ED36A";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "AA78B997EBD2E5C5E2B4DF2209376D7874E2C91581F2BDB8E1F5D08299405259E9124FD2ADB2075472B34F55815969B22A6B864E71860B6E57C50E4CC1490DB7F9B5833ABE58E52BFD49522CB8EF825051051B4003A0DDA391904E121DC4C71EFA8FC95AA5BE22834DBD171412A58C7AFF5747D8E5590AB1422C635A6D491C02E5702251331012ACD856FAFA07FB624F5A151D40A79EE7B9F2BFB67A872393D33D7F5B6F7CAB5644000F233FEDC50537CAC066B62675BB8042888DF38933356EE8A0A343E1CE7B0C8B0944260891BDE5BC5CC0D4CD12ABE2C1F67CE7BD90D2D4C9165EC92D92C27D6A4E48CDE5D32A5D7B85307014F683FD1E3748F08E9AE5E7";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "046EAFB74A765316C54820E8D34D3718436B832C5FF6B31AA0320BF3F48BEC8BD2F85CCCB3521CA3008F53C2FBB2FB8BEE580285863DB730C22207DE1033853C77A1C561842663889E4D8925BD18EB7D49204D04F08942A3BAD27B8AB1865D00B27259A3AA5EF729BB11F8AEA09D89FECE6698A7B4D0F5C987EEE7B291B1510FAA55122F7DB904887A545AAED4D54641804842FC5AFB1DDCC5F9135E37A1911D0430AF9660991B037BEEAEB50F1B9F1622AA38D49D359BA596E8189A7E172C2E0B4DC3C9CC2B6E928A0DFAEA4850E07844CF9C7D305A5B466CACE21F145B920F7DDEEFC2AC3CE2FFC4301A561C9ED8ABBF0C5E05A540A51666D991A0F1DFBD73";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "3077EAEF4DD37F9623203B38FC09C72FECB10533390D792F19665315A0DD9E1D315896F5D47BFEAC9B158C08748FAC40E7550CB8FE4ABD3FE0EC2F12117DB18212672300F67D3D61FDF8E7510EB687820E70BD2BAECE00C2C9EF953442097840F32BFD5440CFFC9B8BDD554576FABECC19255248574E86C4685F4A5E2354206C8E6821A011B03F80640559402CE88FB52DAC203F3BB2599929D9FE851E465B9E7FB8F32119F4B48384DEFF3771723F01A689CD6DEEC9761C4B15A35053F4BD3BD6C83DEBF3494D3AF7B257FA0800EF4E8D75882E7B46AFC00DBAB3E07EFEE51C9A2B6592C37D0BC0BA9F7FEDFDA858057E3F65EB32B54FA5C50F0CA878926FC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "3762B75AE9C1C91BF6B18DBCDC075FC0499F159097E010E7CE369C5BFE0F0BB08CA983CE84ED3FC030A806E0D1E2FA4D3DD7D2A6715F7EA2AD510083E530780A25EE818C58842507A79C169901A50FE0627CABAD65797FE4C3268E07AD4CFDB7A3FE0EF3260AF8C520D431EC1B48968AE2FE1866D0F08FF0481C27DD30A7FF16E54D17E4242447D7A97E2ED94BB68D8803433C9B3881EEB5F60B7FEBAB8DCFF8797AFDD9495FE0FFD93A96E07E622C3EA0D35FB8E0891D5717D025158E8B8AAA9CCFB887D81DCFFC5C44145D9BF9FB7B73E7FA67DD13FA4B92DF7D05008B688BBF884873D7ABC5512D4CAE9F9FF9CFFF470A3D9F17E1FE3E68CD7720A1C34B95";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 8;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "21DD7EDDBBD800006C258D7AD5FB819D87D8B4F53E6EF4E204EA46287347DDE6E2B0426C598876799152F6446A7C000006B46CD29277C97CB3E0DFAD81D1113E9D9CABF182E6151C0DCCA8C36A873276EC0F8E9775FC000062B43F73A62EB8DDFED85625D8B0937C8567C13ECE3A3E531E4F240189BB52277A31BC3AA97C0000FAF2FC26D13CD7B8F95B23B1BEBF8A2E51B6931454DA7AB31C40C3E2A2C6854253E508C9AC7C00004C069E04DD8AF6FFAAC1F40F17E907F36620AACF09F357F147DF2311CB3E86CDD29EC2934B7C00007E5CC18CFE12DD4515658785EC13A16D966EC9E76DD4C18DCFD7D635CB3F38FD43B06ADCFC7C0600A17EC5C0DF90F17B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "436CB57E098C5A24A00579371E548D05507586F441EAB57E9EE974E4EFCE3600D110CAF4F6B3D90822D270BBF61BD91E4388ECEB4A53F3512F5789219779D2752FE9351A337FB600C7B4E0AA5BD6C96607A044E348E8C4853F1DD57B395BFECB670D2B07E5AEF51320A6A6EE9EDFD600526659F82914A806275C9A2980B80C671C64DD07A644FA91FE2B52DE75C401C45627C975A339F4008EE26DD2DA81FEE5D9ADE834244CE0E706EA8B538D7849B931349B78DB4EE1A1442507563793F8000B1B3602CBE5825C8EAD88BF472D9E9AC8E823F712DB5E2E1E97F64CF57B809A5802D0B201E79C00958B2D64223F68C963DD707F5B24C668293BC739EF9BDB78";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "2BE40FE2A3FECB35F2F6F39ECDC767800C1B2432D60C3B9F7EC1756D9E8EEDBF8D6A449C6F006C0E7B7AFD6DBD01BBCBE420E8F39D6F1180C9DEBE7808847228DA93F03FDC45EBB2E93B91AA7EDAF42C651DB021A6C78CB65ABDA5296C5BFFE067B5EA68C3FF197AAA1CE5389BD2746B16F041CA3B1D44FEB45C7970BA01D1C5A77B7D36F63CFEB0921665278118F429D176FB98B8C072356DA0B78B6BE0BF8470579F5ACD2F75CFDF23B6F70916ED709044DD7CE2FCE3087A13EE923F89EACADEDB7C401492C824B6F52CB566463836FA1E520F71105CF0D0C288E11EE2BF98F10C72EE54B60F255AF8C2331C96727FB5480D069D0A0D462B7282654D029398";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "329BE61688F16839A7E00F32816D42C6BDB4ECE7820EFA61EC2A194E15235DB0C0046E83237EC29CA52E3C3A41D1B54A6A4D0E573476F0BFD27C7511B36ACFBCCD965C952C88836B219E5CA1E38F01AEAF39BCA320EBEEFA25702A6BB087A78BEE290CBED26CB400A1452294382D6204327CBCC1A0AED72EEE373F0B866F2BF3B33916059AFC0D3BE4CBDB7F82EACFF696A695C97C48571956DE45D836EAAACB0B4E3065ED75910D9AB5B4D67C24705D13E7AC59A4E921064159305EC244F861D7EE2067A2F2AEDF03AB55DDB3C8E88D2DB0CF40F0979F08590A1EB87A15FB36E7A73C148824D82F3F3101E548655244F4996735D920BA2BAD50FD33A4E257E0";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h0047CC473347FF47;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h550355CF0303CFCF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N44
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "1000000003FFFFFF000000000000000000000000000000000000000007FFB43011000000000002440000000003FFFFFF00000000000000000000000000000000000000000778600400000000000000400000000003FFFFFF00000000000000000000000000000000000000000770600000000000000000000000000007FFFFFF00000000000000000000000000000000000000000430000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000023000000000000000000000000200007FFFFFF00000000000000000000000000000000000000000040000000000000000000000000000007FFFFFF0000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "0000000000000000000000000040000000000000000000000000000001FFFFFF000000000000000000000000000000000000000000400000000000000000000000000000007FFFFF000000000000000000000000000000000000000000400000000000000000000000000000001FFFFF0000000000000000000000000000000000000000004000000000000000000000000000000007FFFF0000000000000000000000000000000000000000004000000000000000000000000000000001FFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFF000000000000000000000000000000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000003FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000000000000001C000007F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFE00003F000000000000000000000000000000000000000000000000000000000000000000000FFFFF80001F000000000000000000000000000000000000000000000000000000000000000000003FFFFF90000F00000000000000000000000000000000000000000000000000000000000001800001FFFFFF80000700000000000000000000000000000000000000000000000000000000000001E2000FFFFFFF80000300000000000000000000000000000000000000000000000000000000000000E3001FFFFFFCC0000100000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "FFF0000000000003C0000FFFA0000000000009F0007FF300000000000007FFFF0000000001FFFFFFFFF0000000000003E0000FFE00000000006200F8007FF980000000000007FFFF0000000003FFFFFFFFF8000000000003E00000F4000000000040207800FFE480000000000007FFFF0000000003FFFFFFFFFE000000000001E00000EF8000000000384330003FE00000000000000FFFFF0000000003FFFFFFFFFE000000000001600000F30000000000300394043F000000000000000FFFFF0003000007FFFFFFFFFE000000000000700000F600000000007001C0021F000000000000000FFFFF0000000003FFFFFFFFFE000000000000700000B608000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00700CE0013F000000000000000FFFFF0000000003FFFFFFFFFF0000000000007000003F0000000000600060053F800000000000000FFFFF0000000003FFFFFFFFFF1000000000003000003F0000000000C00020009B800000000000001FFFFF0000000001FFFFFFFFFFB000000000001000002F8000000000C0000000FF000000000000001FFFFF00000000007FFFFFFFFFF000000000000000000FE000000000800000007F000000000000001FFFFF00000000003FFFFFFFFFF000000000000000000FE000000000805C00007E000000000000003FFFFF000000000007FFFFFFFFF800000000000000000FE000000000007C00006C000000000000003FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "000000000003FFFFFFFFF8000000000000000017E680000000007C0001FC000000000000003FFFFF000000000001FFFFFFFFFC000000000000000007FF8000000000080001B4000000000000003FFFFF0000000000007FFFFFFFFE000000000000000007FFE00000000000000300000000000000003FFFFF0000000000001FFFFFFFFF000000000000000007FFF80000000000040000000000000000003FFFFF00000000000001FFFFFFFF80000000000000000FFFFC00000000000C0808000000000000007FFFFF00000000000000FFFFFFFFC0000000000000000DFFFF8000000000001800000000000000007FFFFF000000000000001FFFFFFFE000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000009FFFF8000000000000000000000000000007FFFFF0000000000000000FC1FFFE000000000000000037FFFF00000008000000000000009000000FFFFFF00000000000000000007FFF000000000000000007FFFFC000000C000000000000000000000FFFFFF00000000000000000000FFF000000000000000005FFFFE0000000000000000008000800001FFFFFF00000000000000000000002000000000000000000FFFFF8000000000000000001801000001FFFFFF000000000000000000000000000000000000000003FFFFC000000000000000003001000003FFFFFF000000000000000000000000000000000000000003FFFFF01000000000000206";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "0000000000000000680000000000001F00000F0001C0001F0000000000001FFFFFFFFFFFFFFFE00000000000000000002D0000000000003F00000FC01DC01C0F8000000000003FFFFFFFFFFFFFFFE0000000000000000000180000000000007F00000FE03FE03FFFC000000000003FFCFFFFFF7FFFFFE000000000000000000010000000000000FF000007E03E007FFFC000000000003FFCFFFFFF8DFFFCE000000000000000000000000000000001FF000000101F807FFFE000000000003FF8FFFFFFC07FFE4000000000000000000000000000000001FF000000080FE07FFF8000000000003FFFFFFFFFF07FEC0000000000000200000000000000000003FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "F000000007F07FFF8000000000001FFFFFFFFFFC9F900000000000000400000000000000000003FFF80F000007FFFFFFC000000000003FFF7FFFFFFF8C900000000000000000000000000000000007FFFC0F000C03FFFFFFE000000000001FFC0FFFFFFF613A0000000000000000000000000000000007FFFC07000E07FFFFFFE000000000001FF99FFFFFFFFE7000000000000000070C000000000000000FFFFC030007C3FFFFFFE000000000001FFF1FFFFFFFFCC0000000000000003FE0000000000000000FFF38000003E7FFFFFFE000000000000FFF17FFFFFFFEC680000000000000FFE0000000000000000FFF00000001F7FFFFFFF0000000000007E0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "01FFFFFFFFE400000000000003FFF8000000000000001FFF00002001FFFFFFFFF8000000000007FE41FFFFFFFFE000000000000003FFFE000000000000003FFF00002000FFFFFFFFFC000000000007FCC0BFFFFFFFCB000300000000007FFF000000000000007FFF00003000FFFFFFFFFC000000000007FDC00FFFFFFFB0000000000000003FFF000000000000007FFF000030007FFFFFFFFE000000000003FBC00FFFFFFFC0000000000000003FFF80000000000000FFFF000010007FFFFFFFFF800000000003F98057FFFFFF00000000002000007FFF80000000000000FFFF000010007FFFFFFFFF800000000001F80021FFFFFE4000000002300000FFFFC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "000000000001FFFF000000007FFFFFFFFFC00000000000780040FFFFFDC0000000039C0001FFFFC0000000000003FFFF000000003FFFFFFFFFC000000000003C00807FFFFF00000000038F8001FFFFE0000000000003FFFF000000000FFFFFFFFFC000000000001E00007FFFFE00000000070780007FFFE0000000000007FFFF000000000FFFFFFFFFF000000000000E00003FFFFE000000000217C001FFFF80000000000007FFFF000000000FFFFFFFFFF000000000000700001FFDFC000000000001C000FFFF80000000000007FFFF0000000007FFFFFFFFF000000000000380001FFFC4000000000081E0017FFE00000000000007FFFF0000000003FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000060903FFFFFFE00000100000000000000000000000000000000000000000000000000000000000000381F7FFFFFFF800000000000000000000000000000000000000000000000000000000000000000001C07FFFFFFF1800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000DFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "3FFFFFFFF700000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFB000000000000000000000000000000000000000000000000000007F0000000000000003FFFFFFFFB00000000000000000000000000000000000000000000000000003FF8000000000000007FFFFFFFFF8000000000000000000000000000000000000000000000000000FFFC7E0000000000007FFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFF0000000000007FFFFFFFFFC00000000000000000000000000000000000000000000000001FFFFFFF6000000000007FFFFFFFFFC000000000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000007FFFFFFFF0000000000023FFFFFFFFE0000000000000000000000000000000000000000000000000FFFFFFFFFE000000000003FFFFFFFFE110000000000000000000000000000000000000000000001FFFFFFFFFFE00000000000BFF30FFFFF088000000000000000000000000000000000000000000007FFFFFFFFFFF000000000007FF981FFFFC8400000000000000000000000000000000000000000000FFFFFFFFFFFF800000000007FFDE0E7FF29000000000000000000000000003800000000000000001FFFFFFFFFFFFC00000000007BFF000FFF3D800000000000000000000000001FC0000000000000001FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "FFFFFFE000007C0003BEF833FFFFF600000000000000000000000001FFC000000000000001FFFFFFFFFFFFF00003FF0001327C1FFFFFF200000000000000000000000000FFF000000000000001FFFFFFFFFFFFF8000FFFC000306E07FFFFF800000000000000000000000000FFC000000000000001FFFFFFFFFFFFFE007FFFF000102721FFFFF800000000000000000000000000FFC000000000000001FFFFFFFFFFFFFF03FFFFF80008003CFFFFF840000000000000000000000000FF8000000000000001FFFFFFFFFFFFFF8FFFFFFC0000007FFF4F7820000000000000000000000000FFC000000000000001FFFFFFFFFFFFFFDFFFFFFE0000002FFF8FB000";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .lut_mask = 64'h0007888F7707FF8F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N2
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00E00000F7FFFBFE1FFFFF000000C09F6FC0FF8801FFC7BC00000000007FFFFFFFFFFFFBFFFFFFFE00600000F3F3FFFF1FFFFF800001E047E08003C0007FE2FF00000000003FFFFFFFFFFFFFFFFFFFFF80200000F1E3FFFFFFFFFF800003C023F80001C00E7FFE07000000000001FFFFFFFFFFFFFFFFFFFFF803800063FFFFFFFFFFFF800003E01FF80000401FFFFF03000000000000FEFFFFFFFFFFFFFFFBFFFC07E00063FFFFFEFFFFFF80000770072000000003FFFF000000000000007C0FFFFFFFFFFFFFFFFFFC03F00003FFFFFFFFFFFF8000073001C000000001FFFF000000000000003807FFFFFFFFFFFFFFFFFC07F80007FFFFFFE3FFF7800007C000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "4000000008FFFE000000000000000003FFFFFFFFFFFFFFFFFE1FFFC01FFFFFFFF1FFE300000FE0004000000004FFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF809FFE000001FC000C000000004FFFFC100000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F5FFE0000C1F800180000000007FFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFB81F0000C03000180000000007FFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFCFFF800F0001002000380000000003FFFC800000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE3FFFE009CC0C006009980000000003FFFE00000000000000000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFF9FFFFF000FC08000059DDC000000001FFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF3FFFFFE001C00800079FFC000000001EEFF3000000000000000000000FFFFFFFFFFFFFFFFFFFFFE07FFFFFE001800C0003FFF400CF00000F77FF0000000000000000000003FFFFFFFFFFFFFFFFFFFF80FFFFFFE000C00F8001FFF80067E000037BFF0000000000000000000003FFFFFFFFFFFFFFFFFFFF18FFFFFFE00060061000FEF80021F1800D6FFF0000000000000000000003FC7FFFFFFFFFFFFFFFFE3FFFFFFFE080300000201FF8400FFF000C27FF0000000000000000000003FE03FFFFFFFFFFFFFFFE3FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "FFE000180043831FFC4107CC000009FF0000000000000000000003FE003FFFFFFFFFFFFFFE3FFFFFFFE0C02C000CFE83BECD83E000000DFF0000000000000000000003FF000FFFFFFFFFFFFFFE3FFFFFFFF0C0770037FFA1FFCF91F8000007FF0000000000000000000003FF003FFFFFFFFFFFFFFE3FFFFFFFF1C079139FFFE1FFEFD8DE000007FF0000000000000000000003FF003FFFFFFFFFFFFFFE3FFFFFFFF1E07C9CFFFFF1FFF7FFC3000007BF0000000000000000000001FF007FFFF83FFFFFFFFE3FFFFFFFF1E07F53FFFFF9FFFFFF8000B087DF0000000000000000000001FF003FFFFEFFFFFFFFFE3FFFFFFFFBE07FAFFFFFFDFFFFFFD000704FFF";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "000009E1FFFFBFDB97FFF030007FFFEF0000F0FFFE3FFFE0FF600020000026C03FBFDA0400001FF6000000E19FFFFFFFD2FFE06000FFFFDF0000F03FE23FE3F07F600030000043003F39182000001FF60000013303FFFFFFE7FFA04003FFFFFF0003F01FC01FC0003F60001E00005F0333FD908000001FF30040E10060FFFFFFEFFE001001FFFF7F000FF81FC1FF80003F00003E00005F830BFFB07200031FFE0000C000F4FFFFFFFFFF01E003FFFEFF003FFFEFE07F80001F00003E00004FE70C3FF03F8001BFFC00018800FBFFBFFFFFFE07E003FFFFFFF87FFFF7F01F80007F00003E00004F000DFFE00F8013FFF8001000005D9FFFFFFFFC060001FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "0C7FFFFFF80F80007F86003C00002FC007FFF803606FFFE000000000BA7FFFFFFFFE100021FFFFFF0670FFFFF80000003F86001C00004FE081FFFC00736FFFD000000001FDFDF7FFFFF83F0073FFFBFF0230FFF3FC0000001FE6001C00006FC3F07FF9909EC5FFB000000001FFE7D9FFFFFC5F80BFFFFFFF0338FFF1F80000001FF0000C00002FC6603FF3E6018FFF8000000003FFD8F3FFFFF60FE1FFFFF7FF021CFFF83C0000001FF0000E00002F00E03FF6E4033FFF0000000013F7C01FFFFFFFFFFFFFFFF7FFC60FFFFC180000001FF0000E00001700E80FFFC0013978000000001BFF081FFFFFFDFFFCFFFFFFFF3C07FECE080000000FE0000E00000B1F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "FE07FFB8001BFC01AFE0001BDC0007FFFFFFFFFFFFFFFFFF0003DC060000000007E0C00000000BC1BE07FDBE601FFFFFEE200007F403C1FFFFBFFFFFFFFFDFFF0001DC1F0000000003F0C000000009E33F47FF7CC034FFFCFE180007E78FE0FFFFDFFFFFFFFFBFFF0000CE0F003FC00003F1C000400008E23FF1DEF8004FFEFF7FCC0000DFCA10FFFFEFFFFFBFFFFFFF0000CE0F83FFE00001F9C200000004043BF09FE8003FFFFDC7EFEFD8DFDBC07FFFFFFFEFFFFF7FFF0000EFFF83FFE000007C8300100004C677A81F8800FFFFFFE3AFDFF0008FFC7FFFFFFFFFFFFFFFFF0000EFFF81FF8030007E01021C000267FFDE3F8001BFFFFFE19DCFF8011FFE3F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "FFFFFFFFFFFEFFFF0000FFFF81FF0030003F009E0C0001B7F7BF1FE4023FFFFFFB7C63FC023F903FFFFFFFFFFFFDFFFF0000FFFFC1FF0030003F00FC0E000053FF4F9DF300FFFFFEFE7D706C060FC01EFFFFFFFDFFFFFFFF0000FF07F0FF0000003F007800800021FFCF88D861FFE1CFFFB8F87807BF801CFFFFFF7BFFFBFFFF0000FF83F07FE400000E000001C000119F1FC0C011FFFFBBFFFDE83E067FC07CEFFFFFFFFFFFFFFF00007F83F07FFE00000E000000E00018BF1BE00203F7FF8FFDFFFE3E017FC07E7FFFFFFFFFFBFFFF0003FF8FF87FFF80000E1800007000047F1060103BFFF927FFFD7E1F76BD81FE3FFFFFFFFFFBFFFF0003FF07FC13FF80";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "EFFFFFFFFDFFFFFFFFFFFFFFFF00001C0003FFFF80000001C00C03B7F8004BCFEEFFFFFFFFFFFDBBFFFFFFFE7DFFFFFFFFFFFFFFFF0000000001FFFF80000000C004438738879FFBFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFFFF0000000000FFFF000000000000418DF88F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFC0000000003EFE00000000000060CDFBCFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE0000000001C70000000003000600CFFDCFFF7FFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFF00000000008000000000030007004FFBFFFFFEF7FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFEE00000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "0000000008000000301018007FBFFFFFFFADFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFE06000000000000000000000007808000FBFFFFFFF01FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE000000000000001C0000000007808000FBFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE7FFFF8FFFFFFFE000000000000001C0000000003C0C0003BFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFBFFFF03FFFFFFE000000000000001C0000000003C000003BFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFEFFFF00FFFFFFF300000000000000E00000000018000300FFFFFFFF807FFFF7FFFFFFFFFFFFFFFFFFBFFF007FFFFFFF80000000000000E00000000000000300FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "FFE43FBFFFFFFFFFFFFFFFFFFFFFDFFF001FFFFFFF80000000000010F00000000000000300FFFFFFFFEE3FFFFFFFFFFFFFFFFFFFFFFFF7FF000FFFFFFFDE000000000018F0000000000000C780E7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFF67FBFF0003FFFFFFFF00000000003C60000000000000F3C021BFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF1FFFF00007FFFFFFF00000000003C60000000000000F3E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF00000FFFFFFFE0000000003C00000000000001FFF08007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0000007FFFFFFFF80000007C000000000000033FFB8007FFFFFFFFFFFDB3FFFEB0CFFFFE3FFFFFBF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "0000001FFFFFFFFC000000F8000000000000033FFF98007FFFFFFFE000001789000FFC0001FFFF5F0000000FFFFFFFFF000001F0000000000000073BDFC4001FFFFFFF80000000A0001FF000007FFDEF00000000FFFFFFFFF80003E0000007E080000733C7EEC00FFFFFFE00000003E4001FC000006FFBF7000000007FFFFFFFFE0003E000000FE1C0000707C7FFC007BFFFF8000000067F003E07C0007FD8EB000000003FFFFFFFFF0003E001E07FE1E0000607FFFFE0619FFFF00000000E1DE0F00FE0007FDCF7000000000FFFFFFFFFE087F003F7FFE000400001FFFFF0FD9FFFFC000000071CFFE01FF8033BCE3B0000000003FFFFFFFFFFFFF0FFFFFFF8";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "000F3E00003200043A1070005FFDFFC3FFFF540FFF8F0CFF7FFFFFFFFFFBFFFF0003FF03FE03FF00000FBE000007000410101001FEFCFFB7FF991D07FFB0067F7FFFFFFFFFFBFFFF0007FF01FC03FF800007FE00C007000414441F0BFB7CFFFFDFBE5F87FF181B7FFFFFFFFFFFFFFFFF003FFF00FC01FFE40001FC004007000218900F1077FFFFFFFFC4BD8FFFC01FFFFFFFFFFFFFF7FFFF003FFF80FC00FFF18001FC000000100298121F0CFFFFFFFFFFF89DEBFBD8FFFFFFFFFFFFFFF7FFFF003CFFC1F8007FF9C001FE00000030038C001F09FFBFFFFFFFA1FEFFFDE9FFFFFFFFFFFFFFF7FFFF001FFFC1FC003FFFC001FF0000003C008C208F49F7FFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "F3AF737FFEC0FFFFFFFFFFFFFFF7FFFF000FFFC1FC0017FFC800FF8000003C008C000BC0FF8FFFFFF39E3F36DAC03F6FFFFFFFFFFFFFFFFF000FFFF1FC0001FFC800EF8000001C00CE0013C0EF1FFFFFE33F0FD3DF747F6FFFFFFFFFFFEFFFFF001FFFFDFE0001FF1DE04FC0000000006E4003D07EFFFFFFE31F03DBDF10F3FFFFFFFFFFFFEFFFFF001FFFFFFF8001FE1FE00FE000000000338003F01DAFFFFFE35F1FC3DF80F1FFFFFFFFFFFFFFFFFF001FFFFFFFC000FC0FE00FF000000100378003F01F3FFFFFF35FEFC79F81FBFFFFFFFFFFFFDFFFFF000FFFFFFFF8000003E007F000000180078003F01FCFFFFFF19ECFC79F93FFFFFFFFFFFFBFDFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "000FFE1FE3FC000003F007F000000180018001E81957FFFFF19FC9879E03FFFFFFFFFFFFFFDFFFFF0007FF0387FE000001F803F000000080018001F80077FFFFF19F7787DE4BFFFFFFFFFFFF7FDFFFFF0000FF001FFF8000003C01F80000000001C011F8011BDFFFF19FDF8FDCFFFFFFFFFFFFF9BFDFFFFF0003FF183FFFE000000800F800000060018000F80FC7FFFFF8CFFF8BFFFFFFFFFFFFFFFC3FDFFFFF000FF83C1F7FFE000000007800000070000180F007F3FFFFE8E7FF03D7F7FFFFFFFFFFFF7F9FFFFF861FF03C0F1FFF000000003C000000700001807217F877FFEC63FE1FC7FFFFFFFFFFFFFDFFBFFFFFFFFFF83C1C0FFFE00000001C00000030";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "0000003607FF7DFFFE39F83FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFC7C3C0FFFFF03E0001C000000000000003C87FF0FFFFF9DF83FFFFFFFFFFFF6FFFFFF3FFFFFFFFFFCFE780C0FFFFFF8000E000000000006001F83FF63FFFFFF387FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFDFEC00C07FFFFFF000F000000000006300FA1FE19FFFFF7F0FFFFFFFFFF7FFF7FFFFE7FFFFFFFFFFFFF000803FFFFFFFFDF800000008006230FF1FC047FFFFFF1FFFFFFFFFFE7FEFFFFFEFFFFFFFFFFFFFE070001FFFFFFFFFF00000001800E0325FCB8003FFFFF81FFFFFFFFFFCFFEFFFFFCFFFFFFFFFFFFFF3F00007FE607FFFF80000003C00C0331FC00000FEFFFFFFFFFFFFDF9";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 64'h505F0303505FF3F3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "FC0000018000FF4180601000C00000FBD7860000000FFFC0BE0FFFFFFFFFFFFBFE000001C02E0119180000018001A7BD00000000C40000F3C3AE00000487FFC0FFFFFFFFFF0EFFFBFD80001FE01E027F18000000C001E62F80000003C4000003B70800000181FFC6FFFFFFFFFE0FE67FF9800007FC0502DC08000000E0016C7F80000003CC000013240B20000180EF87FFFFFFFFF81FC07FF9100003FE303AF8E8000101F000507E2C0000018C0000610002000009011AEE00FF3C01F87FC0FE7010000F0F183CB9F800000FF000F07E080000000000001E01CA00000B0113EB000000007C7EE0FE3000001F03B87DC99000302FF583F3F8000000000400000A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "004A0000020121E000000000FDE7F0CF1000001F00107CFF0800003FF786F9F8000000000400003F000800000003E9EC00000000E3E3FFC30000001E00087BE7900000D3F005F8180000000000000008005800000003E69F0000000003E3C00000000000001C79C7900600C7F801C41800000020B0038000003000000001F11C0000000403E1000000000600000E7C47903E007FF003DE0000000030F00783C00030000000013638000001C703E3000000000E00000A7B8E801E007FF007FE000000001A60068FF00010000000007CF0000001E37FE3C0000000040000047B0FC83E007FE001FE000000001FFA181DB410200000000037E5000001E27FE3F000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "0000000000043F9F887C007FC001FE0000000007FEDD3CBC30200000000003FA000000FFFFF3FF000000000000023B0200CC00EFC001BF0000000003FFFB3FEC10200000000000E10000007FFE7FFFC0000000000002330F14D801FFE003BE0000060000BF781EE4000000000000007F0000007FFC7FFFC0000000000002360C03D803FD8001F800007600003F383E6400000000000000030000003DFC3FFFC0000000000001346009C007FF0000B8000033880001004FD80000000000000001E0000000701FFFE000000000000175E011C007FEC0017E00007C0018008260202000000000000000F0000000000FFFF000000000000081C401F11FFF80032680";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "003C380C00CC32404080000000017C00FC0000000007FFFE0000000000C083F061F3BFFFC001B180000FF90400DC2BC041D8000001877800FC0040000000FFFF00000000003F83F0E0F3DFFFC000F180000FD99800CC1DC0C35800000382F900FC00C0000000FFFE00000000000F07FFCEF0FFFF00001CC00011BFB800040600C7F800000163F3C0FE0000000001FFFF00000000000087FFFE7FFFFF00001F8000006E6000008003CFCE00000371EFC0FE0000000001FFFF0000000000000FFFFF3FFFFF800003E000001C480000BFFF9F84000000337F80FE0000000003FFFF0000000000009FFFFF3FFFFF8000010000000C900000C02FFF44000000FEFF10";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init3 = "FFFFFFFFFFFFFFFDFFFFFFFF7FF3FFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFD8C7FFD85DFFF7FFFFFFFFFFE1FFFDC00001FFFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFF007FFFFFFFFFFE0038FFFC2000000400EFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFCE9FFFFFFFFFFFDFFFF983FFF8000800FF980367FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF000FFFE3FFFFFCFFFFF803FC0730AFFFF00064FFB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFF100FFC0F00079FDC0007FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init2 = "FFFFFFFFFFE39FFF21780019FFD981F878FFFFFC0BFFFFF3FFFFFFFFFFFFFFFFFFFFF7FB724080103E8FFBFFFBC3DFFA3BF8013FF77F0FFB20018018000008004180000000001080FFFFFFFFFFFFFF7CFF87FFFFFFE7FFFC3F8011FFE6FFF8C16033FFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFC7FFE63CC039FFEE87F20F000000000007FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFE461FE07FC00E47C00000000000FF1FFE3F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE867FC00FFC003DE03F0000000038000000000003FFFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFE213F01FFFFA03F00";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = "FBE0000000600000000000000FFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFC73FF8F2FE3FC0FFEC0FC0FFB0000000000000000000000B400000FFFE7FFFFFFFFFFFFFFFFFFFFFCFF860F2EC80000FCC1DC1FFBC000000000000000000103C000006FFFFFFF013C0000000000001011F0FC07F65000003C90FC1FFFC000000000000000000003C000164FFFFF7FF088001F0C01800004F8FF901F764000000731FC05FFE000000000000000000007A01CBF8FFFFFFFFFFFFFFFFFFFFFFFFFFA5909037E80000000F0F800FFE00000000108000000001C801F3D1FFFFFFFFFFFFFFFFFFFFFFFFFFA08011F3F0000000038FD00F8D800000003182C000010F00003F86";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00041F3E000000000E7F00FC2000008CFE19F8000000C00041DD0FFFFFFFFFFFFFFFFFFFFFFFFFF700023FD80000000002FF80FC000000243C0070000000000003DC0FFFFFFFFFFFFFFFFFFFFFFFFFF5A00054500000000003FF80FE0000022418203CC0000000001DD00FFFFFFFFFFFFFFFFFFFFFFFFFFD800142700000000000FF806F400002001000488000000000FA660FFFFFFFFFFFFFFFFFFFFFFFFF944001E1800000000010AFC44F60002000200067A800000003FECD0FFFFFFFFFFFFFFFFFFFFFFC3E02001BE78200000000063E0417200060000003FFFC20000003FFFF0FFFFFFFFFFFFFFFFFF800000002F0057";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "FE0000000003F87F8000000000001FFFFFAFFFFF8000009000000B000001C03FDFE40000007FFFFCFC0000000007F83F9800000000001FFFFFCBFBFF02000060000000040001FFFFF4C70000007FFFC0FC0000000007E03FFF00000000031FFFFFE3FFFFDB00003800000000000040FFCA974000007FFF30FC0000000007803F9F00000000071FFFE7F9FFFFFF80001C000000000000003FF42B800001FFFFFFFC000000000E0007DF00000000021FFFFFF8FFBEDEC0001E4000000E0000001CC6C3400001FFFFFEFC000000000E0003F800000000021FFFFFF2470EFDC0000FC00001B60000000C6D8BC00000FFFFFFF0000000003E0003F800000000021FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "FFBF670E7FC00007E0000190000000010F03900000FFFFFFE0000000003F0001F80000000002DFFFFFFDD773FFC00000C000C20C000000038FFBA00000FFFFFFE0000000003FF000F80000000001CFFFFFFFCEFFFFE00001E010638F000000038FF7E000007FFFFFE0000000003FF0007800000000017FFFFFFFC1FFBFE00000B10021FF80000000C7EFC000003FFFFFF0000000007FF9F03C00000000007FFFFFFFCC7FFFF000003EC1143CE00000009BC78000007FFFFFF000000000FFFC787E000000001EEFFFFFFFF23FFFC000007FC04BBBE0001A9FBFC0E000007FFFFEF00000000FFFFE00FE000030007F77FFFFFFB205F9D700001BF82BF8F8000A50";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "3FFCF000001FFFFEF00000001DFFFE00704000300000BFFFFFFFF91078FF80000BD40FDF78000DE03F03F000003FFFFFF000000008FFFE0060C000100000DFFFFFFFFF30788E800001E00FEFFC0202E1FE03F800003FFFFFF00000002007FC0060C00008000080FFFFFFFF003BAC000001E00FFEFC003745FFE3F800001FFFFFE0000000F803F800600000180001607FFFFFFF841FFE000001FC07FF874025C7FFF3FC00000FFFFFE0000001FC03FE00F00000180003B31FFFFFFFCC0EFFA00000FC03FF99C004BCFF67FC00001FFFFFF0000001FF83FE01F000001800007807FFFFFFFC0FFFE00000FE81CFDC2002F6DFE7F80001FFFFFF30000000FFC7FE03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "F800000800001807FFFFFF7A0BFFEC00006D81F7F0DC00BBCFC3F60001EFFFFE180000007FFFFE07FE00000000003C83FBFFFFFAC18F480000E0847FFE1E00B3EF03EC00016FFFFC100000007FFFFF0FFE00000000001C0073FFEFFF808798000190013FEF0E00F3FF07FC0000BFFFFB3001CE0C7FFFFF0FFE200000000079807DFFEFFF8003FA00008000FFFBFD8079C03FE80000BFFFFFE001FFFE7FFFFF87FFE00000000078007DF7FFD08001F7800C0003FFFFDC403C001FFC00103FFFFFC001FFFFFFFFFF83FFE00000000041805F3FBF8480007798000013CFFFFF7F1B03E7F810001FFFF70001FFFFFF7FFFC1FFE00020000021803FBFCF0408007FF8";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 64'h000F3535F0FF3535;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h27220F0027770FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "01FFFFF07004787E7F800000004123FFE82A01007FEF1F6FE8FFF4FF801E40374453FFFFFF80000303FFFFE00009F83E67C0008000E163FFE02A0420FDEC7F9FF04FFFFBB01E0B0807B0FFFFFF80003F03FFFFC0000BE03F00E0008001FC67FFE242000024FC9FC7FF5FFFFFF80FBF0C0666BFFFFF8008CF03FFFF80000B803F60C001C003F9E5FFFB458000007E27F3FFEFFFFF9F9EFFC669DA7FFFFE01100003FFFF000016000720E203C2030CEFFCEE06C041213E07E1BFBBFFF1C797FFE33B22BFFFFE01000103FFFE0000760003C7E301C3010DEFFBFE0D38F1023F8BF03FBFFE49F7FDB1F3966B3FFFFF0008000FFFFC0000C60003E7F181E20005EFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "FFD0F8F180BFFFF81FFBFE6FE1FF91FF52EF6FFFFF0079801FE3FC0001C70001C7F8E0E0001C2FFDFF8A388C00B7FF1F3FFF3DF3E07FC0FCD7065FFFFF037C1E1F83C00003C7F000E798E0F000073FFFFDE22D0061DF7D1E1FEF9C70F1E7707D37851FFFFF80F87F1F03C00007C7F000679C603000028FFFF9F6BD8EA09FBEC74EFFDE00709FFEF97A1F3FFFFFC0837E0F0780001F87F9F033E060380006A7FFFFF9B07FE48FFFEFC12EEBC3131FFF7DA4277FFFFF81F5FF0F0E00003F07FC7871F3007801E2167FFFF90D3FC0BFFF9F803FB4441F3FEC48C03EDFFFFF8071FE8E1C000FF003FE00E1FB014C0F800BFFFFFE4D55C6A8FF37E407D40707FEFE34";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "44028FFFFFE0787E8E38003FE2007E004FBF83CC0FF891EFFF7E06EA57027FB7F42BF02087F77207CCFA0FFFFFC03FFFCE70007FF7007E005F3F83EE0000613FFF3FC20077717FFFFE1FF01003FD7D0E01FBC7FFFFC6FFFFCE6003FFDFF87C105F3FC3F70001FF39FFBE66F03453FFFDFE1FF00103FF88CA001B87FFFFE1F9CF9E0007FF07FC78005FFFFBE70006188CCFFFFF7A9805FEFF7E03F80078BF9A78000B03FFFFF0FF8F9E000FFE03FC3E00CFFFFBE7003C2B660FDFFF318F245FCFFF03FC80663FB3E3009663FFFFE04F0FCF007FFE007C3E01CFFFFBE601FF94FB878FFF0B0EB41FD3FF017E3023DFB4D92017C7FFFE000E0F2F01FFFF00381E03";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "C7FFFFF600005CC3870FBFBDEB7C53F3FF927E080F23FF5C7023C9FFFE10063E97FFFFFF80000E0781FEFBFF000008840647EF352F0CB7EBFF1F7B8001E1FFB070FBD3FFFE90061D9FFFFFFF80000F0F81FE7FFF000073C79CC9D7B27AB467EBFE6FFEC010F1FF410087C3FFFF4004192FFE31F380003F0F81DE3FFF00008E618283D710632E05FFFF7FFF6004027F8A3E2017FFFF40001BDFFE000181007F87001F3FFE0000FBE1820B062F767D887FF3FFFC000023BFD5F01E03FFEFC000FB37FE000E01807F83381FF9FE0000F642A2C2457B6C7C08677FFFEC30000080FD22E607EFFFE003FFC7FE1F0E3B40FFC1F81FF8DE00007E78C64038FB94245007";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "E03FF81E7FF3007E7F9FEBBF3FFDE1042879FFFFFFF01C4541F00004000000C409FFFFFE3C117E97D787FFFE7FF859C2FFFFFB7F3BFD010C3C51FFFFFB7818670000000600F11BF43A7FFFE118111DC111C0FFFF3FFA19607FFFFBECBBF00FFC48F7FFFFFE7E13610000000001F42670067FFFF9E3F2FDA007C01FFF1FF293B07FFFFFFCB3F09FECDBF4DFFFFE4362280000000007E7587806EFFDFC01C7C5C8E7910EFE0FF7AF85D3FFFFFE7368DF9EFFFDFFFFF6A211E1FF00C3FE0797DCF98FEFFFF0F0EFC25DD7EFFFF00F9F0F81F77F7FFFFF03FFE1FE35FFFFF4A711F4FFFFFFFF83BEEC81CFFFFFE0FC4F80399F5FCFD00A7C0C07FF7F3FFFFB33FBF1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "FFB5FFFFFDCF09EBFFFFFFCF0227D0B0EFFFFFE0F3E6815927FFFFC008790607FFFF3FFFFBBFFFC0FFF7FFFFFFDCCC6CFFFFFFFF1C63873CFFFFFFE1F05A86249FFFFF2C2FFA47E7FFFF1FFFFFFFFC37F7A7FFFFFFDCA370FD3F1FFFFCEA3FEFF87FFFFFE02085141FF9FF3807FEBBE7FFEF5FDF4FFC73CEF7CFFFFFFFDE1BC3F8000FFBFDE4F801C026F9FFC03689879FC5DF800FFC21FFBFFFDFCF0FF86C38FBCFFFFFFFBED1B7FE0C0E38FCE2F0000001F1F20002AF8EAFEDEFA00FF801FFFFFFDFE59FF9500CF8EFFFFFFFBF90FFFECE0E1C8062380010009BE0070C030FF7DDCF901FFE01FEFFFFFFE005E7A24A29DFFFFFFFFFCB9AFF00061D80220FFD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "10001FE61F80C59EB7B38380BFFE01FFFFFFFFF80123C34209DFFFFFFFFFFC0AFF000300003200FFF0001ECE3FE64342174B07203FFE40FFFFFFFFFC0005401329DFFFFFFFFFFF21FFF80380019E303FF8003C0E7FE64B6F6B44063C1FFC41FFFFF9FFFF4087EC9B39FFFFFFFFFFFF80FFFE0380039C703FF8001F8FF9ECCE6C7A680C2A7FFE07EF3F89FFFFC0C4C91B3FFFFFFFFFFFFFFCFFFE0FC203CCF03FF000078FF1C3CD90147BC8F8FFFF47EFFFCC77DFFEFFB0263FFFFFFFFFFFFFFE1FFE0FFF8FE0F19FE000030CC7800C5FACCFFBF13FFE81FF9F83FFE7FF7D9E5E5FFFFFFFFFFFFFFF0FFF8FFFFFF0218FC000000C07E1FABBFD3EE1E07EFCD978";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "3FC3C7F3E733CD3E3B7FFFFFFFFE83FF03FFE7FFFFF80001C00001C4033C340F9DFC43C03FFE4E7A3FF006FBFB2BD7D8BE27FFFFFE7887FF03FFB3FFC3FF7F80C00003E000C0340F1CFC22003FC90E7F5FF0266FFD3B3D803CB7FFFFFC7D06FF03FF3FFFC07F7F81C00007E000717889B1BF0000FFE7E33F95EE4057FFEA75013837FFFFFE9C0C3FA1FFFFFFC0067C00F00003E0003E28F885100000FFE4E07BC5FF919FEDDE706C3069FFFFFC8E103FF1FEFFFFE0067E30F80000600078B7F8C0B000007FFC1C1FE76FE3B7C0FFB9866837FFFFFFCC807F31FFFFFFF004FFFCF8000002007021FCC1B800007FF81EFFFBFFF36F807F40AC107FFFFFFF0100EF";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init3 = "0000073FFFE7FFFDFFFFFFFF7FF3FFFFFFEEFF3E61FFC1FE7FF00000239C01005FC00210000F0000000000030301FFF8FFFFFD8C7FFD85DFFF7FFFFFFFFFFE1FF02203FFE02040803CC0000003FF000000000001F838FFF0FFFFFFFFFFFFF007FFFFFFFFFFE0038FF425000000BFF100A040061003204C03000000DEFE07FFFCFF0489FEFBFFFCE9F10003FFFFFDFFFE67C180712003F00680364114000007FC000031FFFEC7FFFCFE03FFFFF000FFFE380007CFFF1F803E3E930A94018039B1FB9F000000000010400000008403FFFFB003FFFBFFF0FFFFFFFFEFFFFE7100FC33500079FC38E43C00060000000000000000000000007FFFDFF3ECFBFDFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init2 = "7FFF058FF0639FF0D3680019EEA6428878FC3FFC0BFF0F833811FFFFFF8FFFFFFFFFF7FB724080103E8FFBF7FBC3DE05C4C4413FF75CF0FB5801819BFFB80804418000000200109CF010407FFFFFFF7CFF87FDFC77E7F803C300D1FFE6FC07235FCC000419FF5E07023F8FFFFFBF7FFFF506F81DFFEFFFFDF9FCFCBF13C7FC19DEE0397FEE87250680003FFFFFF831F81EE00019800007C1BC5EB000F9FFFFFC00107FC1064FFFE22561FE07FC48FB986E0000010E300E001DA818FC0DF7FF81FC0731E1FC3FFFFFFFFFEFE0002F300A86CEC00FFC0C0A53C0E00001FFC78001FE3FBFFC0B7E7F81F808FE77FFFE109FFF7FE01FFC47FE0E20211D80FFA118FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init1 = "0BDE0003FF9E080000020007F000003D89D86C1B7FFF88158330219FF0473F9A927CA03F1FEC083F0FAE000046FA0000000FFFFFF4BFDC0700018000000CDF301106000F804F86A782ACC1E337CC1A3E03A2000000000030001FFFEFC3C006F9FFFFFFB013C00000000000010114D04CFF64AFEF0CCD083E037A600000000FE7801FFFFFC380FE9BFFFFF7FF088001F0C01800004FE48939F376FFDF01939C3FA00960000019FFEF601FFFFF85C23507FFFFFFFF0CFFFFFFFFFFEEC0004590A8D3EC3FDE4031887FF00DE000FDFFEF7FF19FFFFE37FE0CAEFDFCFDFFFFFFFFFFFFFFFC01D018A06993E80FFF810D8F2FF072701FFFFFCE7D3BFFFEF0FFFE407A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init0 = "FFC01FFFFFFFFFFFFFFF980FC0503EBC73D01F7F200F6F8FF03D8C7FF7301E607FFFFFF3FFCB6AB200003E47E1FFFFE00100000000C03E523D7CFE1CEC07EF07F03FCDFFFDBC3FF8FFFFFFFFFFFFF2DF00000001C3FEFFF80FC000000CA273F285987808FF46D067F01FE9FFDDBE7DFC33FFFFFFFFFEDBD707BC03FFFFFFFFFFFFFFFFC1F82439D7E67BF000FCC3F3C7F90BF9FFDFFEFFFB77FFFFFFFEF1A26F0E0003FFFFFFFFFFFFFFFFE7F69BC7D9FFFFF001FC42F483BB09FBFDFFFDFFF9857FFFFFFDC2E0BF00000003F01FFFE00000003C1FFFE27185D7F007FFC39D5FBE8DFBF9FFFFFDC0003DFFFFFFC0A7170000000000000000007FFFFFFFF0EFB8";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "FF1FFFFF08006401E00080FE013F3F9F6FCF0077C1F83842F0FFFFFFCF8000000000000400000001FF9FFFFF0C0CE000E001C07E003E1FC7E08FFC3FE0781D00F0FFFFFFCFC0000000000000000000007FDFFFFF0E1C24000001807F807C3FE3FBFF863FCE7C01F8F0FFFFFFEFFE0000000000000000000007FC7FFF9C001F0C0001007FC8FC1FEFF9FF83BE1FFC00FCF0FFFFFFCFFF010000041E000000040003F81FFF9C001F3D0000007FC3F88FF920FE83FF03BC00FFF0FFFFFFDFFF83F0000F3F040000000003FC0FFFFC000FFE0000007FE7F8CFFEC07F81FF81FC40FFF0FFFFFFCFFFC7F8001F7FFF0000000003F807FFF80007FE1C01087FFFF83FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "801FF1FFC8F821FFF8FFFFFFCFFFFFFC001F1FFFCE00000001E0003FE00000FE0E019CFFFFF01FFFC001FC77E4F8007FF8FFFFFFDFFFFFFF0000BFFFFFF0001800000000000001FA3E019FFFFFE03FFF4060FE3074BC003EF07FFFFFDFFFFFFFC0003FFFFFF000FF00000000000F73DBFE3FDFFFF3E07FFE80703C18207830FFF0FFFFFFDFFFFFFFFF803FFFFFF9E1FF40000000003FFF5FF3854FFFF3FCFFFE80F81808007C907FF8FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFC041F0E00FFFD7FFFFE6FFFEFFDFFFC8038000000B6C037F0FFFFFFEFFFFFFFFFFC1E7FFFFFFFFFFF7FFFFFFFFFE5FFF9FE933F3FF9FF66803C0003C03FF01FE0FFFFFFCFFFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "FFFF8C0FFFFFFFFFFFFFFFFFFFFFA7FFF8FFCC3F7FFFFA625C740001E01FF61FF0FFFFFFCFFFFFFFFFFFE3CFFFFFFFFFFFFFFFFFFFFF5FFFF81FF03FF7FFF8603C700000701EEA0CF8FFFFFFDFFFFFFFFFFFF0FFFFFFFFFFFFFF1FFFFFE0BFFFFC1FFD7FF3FFFC003430CF00000F7500F8FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFDFE003FFF9F3FFFFC1FFEBFF07FFE00083067E000037A80F8FFFFFFFFFFFFFFFFFFFC7FFFFFFFF26C00003FFF273FFFFC1FFF5FF9EFFF01090021F1800D6E00F8FFFFFFFFFFFFFFFFFFFC3C7FFFFFF04000001FFE407FFFFC1F7FAFFFFFDFE009400FFF040C2700F8FFFFFFFFFFFFFFFFFFFC3E03FFFFE00006001FFE407FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "FC1FFFF7FFBCA2E0044107CC00008980F8FFFFFFFFFFFFFFFFFFFC3E003FFFF100040000FEC07FFFFC1F3FDBFFF57FFC46CD83E00000EDC0F0FFFFFFFFFFFFFFFFFFFC3F000FFFFF800000003EC07FFFFC0F3F86FFD3FFFE03CF91F80000F7E0F0FFFFFFFFFFFFFFFFFFFC3F003FFF81800000000EC07FFFFC0E3FB5EDAFFFCE01EFD8DE000047E0E0FFFFFFFFFFFFFFFFFFFC1F003FFF00000000000E407FFFFC0E1FBBE17FFFF684F7FFC3000007A0E07FFFFFFFFFFFFFFFFFFE1F007FFF07C00000000E407FFFFC0E1FBCE7FFFFF286FFFF8000B087C0F07FFFFFFFFFFFFFFFFFFE1F003FFF8100F000000E407FFFFC041FBF6FFFFFFC007FFFD000744FF0";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "FF0CC10FFFCDFC0635BE94484442003C0869BA820390BCC080BD98020003FFFFB7FC04FC7E7C00FFFF0E4103FFF8FC0F0FEEE001CD0B004800952EC7C8CF8600807CC8070007FFFFFFF800FE7C7C007FFF0701C13FF8FFC10BBB6F2BE5AB000020B6B007FE664B4001E8C3C7004BFFFFBFC1C0FF3C7E001BFF8183E1BF98FFC6176F77516840800000DC8ECFFFDF35C800B26FB60007FFFF8FC7F07F1C7F000E7F81C3C0FF9FEFC0B5ADE74C80004000004D61C90B83D8C80021353F0007FFFF83C4F83E187F80063FE1F1F0FFEFCFC02B3FAB19CC40400001C608F60DF88A000844B03F0007FFFFA2EFF83E1C3FC0003FF1F8F8F7EFC3C37B55515994006010";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "0CC08242075D8E001C209A3F000FFFFFFFF7E03E0C3FE80037F8FC7C70F4C3E06BF0F5D0E07060100CF1CEE9389D469006004F1E0037FFFFFFF3000E7C00FE0037FCEC7C20F0E3E049E62D40D0E070001C60F13C2324039007207C9E0007FFFFFFE1F0027E00FE00E21E4E3C04707FF8A1BE1D50410062081D20FC26230ACD0003003D8E00FFFFFFFFE3F8707F80FE01E01E0F1C03303FFC7C7CDD7212505B00DDE0ECBF2BBAEF880000FF4E00EFFFFFFFE3F8207DC07F03F01F0F0C01901EFC497CBC7248C01B418C202E3369E1C4010000FF0800CFFFFFFFF0600000F83FFFFC1F070C01F0067C387BBC734E300EE08E79EC336BD3C0000003BA0041DFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "FFF001E01C7C1FFFFC0FC7CE000006783E73BE68D96806F80E786E6FE003C0302001FB2003CFFFFFFFF818FC783E0FFFFE07E3CF0000077C1EFFBE78F9C842D86E60FC6FA14B80F02249FE1083CFFFFFFFFF18FFE00781FFFFC3F1C7000007FC1EBFEEFAFED460FE6E402057A4FFC0D81227FC0643EFFFFFFFFC00E7C003E03FFFF7F8E70000079E1E7DFFF8F06201EE4310005B0EFFE0C819BFFC83C7EFFFFFFFF007C3E081FE05FFFFFC778000018E07D87F10F8CA117F970AEED321F7E0F07BBFFE8087BFFFFF79E00FC3F0E07F00001FFC33C000018E03FA7FB269C4087BD3957DF923FF91F07F9FBF020F9FFFFF000007C3E3F007E00007FC13E00001CE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "007BFFD679E0E25FC9C097D31FFF90206FFFBD000FDFFFFF00000383C3F001FF03E0F81BE00001FF007FFC4CA8F8E81FB86147F31FFF33E0FFF6BF401F5FFFFF0000033187F3F1FFFFF80009F000007FE079FF6F0CF8929FB00127831FFE33FFFFFF9FE0073FFFFF000002313FF3F85CF8FF000CF800007FE029CFF7A6FDE5E5F01BEF02BFFF7FFF7FFF5FE806BFFFFF00000060FFF7FC000007FFDC7C00000F600D5CF0F28BFBE1F1920A073FE7FFFFE7FECFF00E7FFFFF00000001F8FFFE000001FFFCFC00000E7805FCDAFD4585B0F18E7E127BEFF7FFCFFEFFF80D7FFFFF00000000C0FFFF8019F877047600000C3E07FCCE3DFA00C0EBEE0013FFFFFDF9";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "EFFFFFF806FFFFFF0000000000FFFFE3FFFC00007600000E3FC3FC4819184BC4EEE1F007BFFFFDBBFFFFFFFD8FFFFFFF0000000000FFFFFFFFFE00007700000F38FBBC78D8979E3A37E3C007FBF7FFBFFFFFFFFC25FFFFFF8000060000FFCFFFFFFF0000FF000007F87FBE72088F9C8A04C3901FFBFFFFFFFFFFFF9C03FFFFFF80000F00003F807FFFFFC101FFC00007F8FF9F3203C7FE3064C3FC3FFFFFFFFFFFFFFF9C08FFFFFF00000F00001F807CFFFFE38FFFF00001CFFF9FF307D4FE3822029FFFFFFFFF9FFFFFDFDC08FFFFFF00001E00000F8000FFFFF7FFFFF00000CFFF8FFB00BFFC20528067FFFFFEFF3FFFFFFE1A03FFFFFF00001C00011F8001";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "F6FFFFFFF7E00000CFEFE76F802FFE10005243FFFFFCF83FFFFFFC0C077FFFFF00183E001F9F8001F07FFFFFFFE00000FF87F70FF227FFF880FE07FFFFC8C07FFFFFF04C60BFFFFF00300F001FFF8001C0FFFFFE3FE60000FF87F79FF02FFEFBA1FE05FFE60E907FFFFEC04F022FFFFF700001001FFF800000FFFFFE3FFF18006FC3F3DFFC2FDCFF81FE07FB400229FDFFBF806601F9FFFFFC0001001FFFE00000FFFFFE3FFFF80003C3DFF7FC2FFFFD007E016000427FFBFF20802307E27FFFFF0013000CFFF00000FFFFFF1FFFFC0001E7FFFCFF67BFF9307F80000884F77FF82000039C00FFFFFF806000007FF80000FFFFFF1FFFFE0000FFFFFDBF437FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "F99BC0400103E67FC000000FF8000FFFFE600000007FFF8079F7FFEF0FFFFE00007FFFFFBF007F7FFF91C00000068EE78000001FF0001FFFFE1000000021FFC0FDE7FFE70FFFFF000063FF387F18353FFFE00000001D9FFF0010003FFC9801FFFE3C00000000FFE3FFE3FFC39FFFFF807823FF0C3FDE703FFFE000020013FF7A0000003FFF0E02FFFC7F80000000FFFFFFE3FFC39FFFFFE1F807FF0C1FFFC03FFFE0000100003C66000001FFFF8000FFFC3FF00000001FFFFFE17FC3FFFFFFFFFC07FE000F7FF837FFF2001E00001040000001FFFFE0007FFC7FFF8000000007FFF0FF83FFFFFFFFFF0FFCC0047FF803FFF80000024C00014F300FFE3F70003F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "FC7FFFE000000003FFFFFF07FFFFFFFFFFFFFCC00067FF83F3D8001FFFFFE876FFF01C0001FE009FFC7FFFF000000000FFFFFE0FFFFFFFFFFFFFF8C4203BFFE1134F407FFFFFFF5FFFE070FFFC7F021FFC7FFBFF0000000007FFFC1FFFFFF81F7FFFF8CC38113FF0000E01FFFFFFFD9BFFE1CFFFFC68040FFC7FF9FF8708000001FFFC1FFFFFF01E3FFFF8F838043FF8400C07F5E6FFFA40FFC6383FF0782717F87FF9FFC11F400000FFFC1FFE1F801E1FFFF9F801061F9E60000FF8003FF21D1F11F01F00402309F87FFDFFF007C000001F780FFC08001FFFBFFFFE01004F02600003F8801FF81CF06FE007033431C7F0FFFFFF8C0000000000000F00000007";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 5;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "FFFFF61E0000402C97F80FCFFF800FAF87FF30E7FE20FFE0F89FF8DF00006931C04025E27FEC1029CFFEFF1E6000204452F01F9FFF001FEF87FF7337E23063F07C9FFBCF0000D4F040C6E71E76801F69FFFFFECCFC80003667E05FBFFC007BBF83FC7399C01FC0003C9FFFE10000E0E34C0268BCE4C01ECCF9BF1EFF9F4C4101EE01FFEFFE0033FF83F0F81DC1FF8E003CFFFFC10000087B7400447208931F81FBFF3FFF0B060100E000FE1FFC0006FFFFC0FFEEE07F9F001CFFFFC10000901753C70FB38181BD23EFFC75F7040040040001F81FFC0007FF779FFFF7F01F87F87CFFFFC1000012E19203DFEF8093F007FFEDFFFFA56202000C03F9FFFE004DFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "0FBFCFFFF80F81FC7E79FFC30000733D1803C773606FE01FFEFFF7CF4BA800C1F481EFFFDE006FFFE5B0C3FFF80000FC3E79FFE3000090188E00B3F8736FC82FFEE783DE327A08FB7007C0FF8C00E3FFFBD0C1F3FC0001FE1E19FFE30000B033F380066E9EC5E44FF0020FFE281B26FFC043A07F4001EFFFFAC8C031F80FFFFE1E0FFFF38000002643C12C19618FFE7F90003FFC00AAB3FFFD09F01E0001CFFF73ECC0183CFFFFFE1F0FFFF1C20000F8E140E91BEF3FFCFE038EBBEC384E161FFC8000000000CFFFC517C00C19FFFFFE1E0FFFF1E60038C0E833603FF93947FBFFFFFFE47136501FE04A000300019FFFC31BF13608FFFFFF0E1FFFF1E7001CDF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "7E187047F41AC3FE501FDFE4E1BFE600F800000000008FFF0C3CD3FA00FFFFFF061F3FFFE7001C21BE0832419DDD1F0411DFFFF8087C25F1744000000000DFFF807EDBE33CFFFFFF820F3FFFF200329B3F4800833BB4DF14C1E7FFF81BB21EB9902000000000BFFFE03F49F13FC03FFFC3CE3FFFB800731239F62107FFCE01428033FFFF2055EE80C81000004003BFFFF21F4DF19C001FFFE1E63DFFFC00FCF435F76017FC300002B850702720443E40E000001000077FFFF7DF6C019C001FFFF0637CFFEE0CF9366BA9E67408E208801C5F4B0FFFF0027048002000000F7FFFFFEF6C009E007FCFFC61FEFDE3CFFC9583DE427C79B800001E65CF87FE6001B0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "00003000001FFFFFFFFF3C008E00FFCFFE30FF61F3DFFECC8A8D601B323800000485E3E3FDC06FA000040000001DFFFFBFFF3C00CE00FFCFFE38FF03B1FFFFEBE47DE20CE0E000010185A073FA703E1100006002007DFFFFBFFF3CF87700FFFFFE3CFF87FF7F3FEDCD9EF72799E81E3020527867FBC07A1301F720840067FFFFBFFF3C7C17801BFFFC0DFFFFFE3F3F616BE84F3CE9D00044001C2A21FA923B631177900001C3FFFF9FFFBE7C138001FFFC0DFFFFFF1FFE285CE42EFA738C0070023C9FA1FE002471807BE0000007FFFF8FFC3E703980007FFE0DE7FFFF8FFC1F78BBA428390006D8009E41908A8263E1C07BE0000007FFFF87FC1EF87CEC007F";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h44770C0C44773F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 64'h333305AF05AF05AF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "F980388F8FFF9879787FFBFFFFBFC5B735ED02F17F50EF6C170174FF7FE382289F7F80000F8DF803F200181FFFF21B3D673FFF7FFF1E173F5FB804D8FD538B9E4FB113FA4FE3F6F5F2F7C00003B3EE3F82001E3FBFFCE1368C9FFF7FFE047FCFC5BFC07C248363C500A0B0FD87F0BF0261CAA002018EF6CF8201FC7E1FFD833E6EBFFE3FFC09AEFEDC9960300001D8EAD810E12F626100483FDA6204021EE8608201FCFC7FE20386ACDDFC3DFCF4B3BF11F4C0412121F82DB845C1D13B6800E38AB0A008061EEFE18301F9FD3D9287FA261CFE3CBEF323D4118FF8F146A0742D21D19E5988064EF3D44AA0480F1ED7F0CE00FBE0034A87FA160E7E1DBFFA81F8";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "C049D8F1B01000099195FE2F9E196E3E25B2E0400F0B867E9C1C03C012D907FD36071F1FFFE000FB3973088C392800EB7AF23DFBDF803F0728C070001F0C83E1987C3E001DD8F07E96671F0FFFFA75FFFA5DF101B80082E219AEFC708E188F82024AF8031F8F06809CFC3E00F9C8300F57639FCFFFFD40FFFE3949D13778413D4ECD5E046F60010659EAF6003FCF7C818CF87803E798F9F2231F9FC7FFFA187FFA307AC6C308C011C13ECBC31CE02E9A05FE7C00F38E0A1E8CF1F81FDF38FC7869CCFFB7FE2F51BFFFF68CECA1FFE06182BBB44418C043FFC7A99E03E39F8E1E4DE38070307C1E00D9E4FE8BF39CE807FCFD59AD2F29D8C9C6C4D407000114CB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "CA800E060FE2878E69C783C0627F9E3F2FB07C4BF0C563967CBF3624271D584B14EAF020860EC20F52F3EE047FC7D810A98E0F9CF701BE3F73307C69FFE15AC07EDC35CD877D361002D3F0D30600B7763F362609FFC10020A99CBC3DDFF9BC6F71303C94FF82BF49AC7FD99FBCD6E602029FF8C1030058D2D41E7E033FE676F859F8F87F07FCB87C71E00484FFBA415B390EC0EB5471ED008202D8307AB05F904C02F282FDF301D851FFF1FE03E45E78A3E00484FFCDCF89D2ED94A261985830075BFD0066387BE3EF9D83B93FE1B2BDA8FF83FE006C4679BBF00485FE00F70159B69C90F14B1CACC6017EF02BDC5DDDFD86A7F83E01F5FFB8FE06FF00386273";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "37F000B5DFF8F72919E76EB57AFA318C43D2FE684F2002AE3F3329F9FE1199C440003CFF8002326771F104FEDFC1CA9D758B16C531BBA574611D7B9861E8001D9F8436FFFE9019E14803DFBF80C6310E79F980FEFFCB9229E637FFCC51C62755CA687EDC76F9005CACD403FFFF401BE4B80231F391C6C10C7DD9C0FEFFFF0A5EB3F1DA635C5305B89D701714E50A6D207DFF97FFFF401FE3B07E020F92C38086FC10C0FFFFFEA596EBEEF96B418E793C00D89410F0B3BFB82DD103FFEFC3FF0FA87EFF103EC38082C41006FDFFFE0B2CBFF54AD912A04E608ED80C124CCA80B65BE5E7EFFFE3FC1BB8FE64F1C56300C10410075DEFFFEFC4DB67B58967DAAF86";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "DB0407E7700D0479639B24472FE21EA5A879EC41DA73E30A41F00FFBFE00113435FF001E23D98E83584800067C065BD3F139748B3BE2FE053C51D801BA1AEDDA00000FF9FCF124C5C27E0022D7E1FD479EB044032C041DA87F3374141A4FF07048F7FA003C02787BFFE73FCFF19B6669FE7C007A1A1ABDAD20BFE31F1F4ED209FC267200000F60E9DBF4D8000E3C6C1E007F3C00066A846476EC02DC7DD7F4B2E86EF2FE8A0FAFE9D00032000097209FFFFDF80016DF3B77FF00C3FE07AB8A858F6800D0F0EECE6BE1101BF1C8E78F81E5B0B001ECFC08218635F8001459828CA1FE1E0383FA92EF487800A2C45E8F1CB8A04F506A0CEC24D8C2D600E8CC344B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "03B5F4001533235CA00006310267B03628311C62ECFF8DAD40087D61B84934000040C712CA40E6C080F7F4000621BFAC800006011DBE488490003C21EF8DE7FE883F0E2FDFCAA7F000C0E279FF01D3D4A8A7E00000240BC702C0E71FFD273FD307803E3C1FC5FD02A83D8639E70C7AE098D6A1DD4E042DB5384FE0000026BB4707FFF79BFC2887FE3FD979803FF8F5D5B84B23376F0E217950C423CF0C09D4BF344D40000046F20C01F3F638FD2EEFFFFFFE018DFFFA50BA88FF9B976C18391C61ECA335DE79B00B376D00000046288A0131F21C81AF27FFEFFF6BDFF8E0B16849C1B48ED82E6105487C810005E7EA4BE65D00000000CDDA00FFF81DB86F0802";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "EFF7E4D9E07B70DF899B641B382E010061F88802093A0543D65D010000007DFA80FFFD003C5070C40F836131C017F022F5188107381E400041DDA7842C56D412E65C01000003F0418807FC867DBC49AE07A0C3F1B018D799A7000AD0111C41000B7DE34D46F4689AF63C00000003F11BF001FC8C7BAB89BE07B8E070761004DC8C0BF5D670021711C189CE4FC0C7441AF07C00000407EFFDF001F1C223D30BA00F98FA706E3C4C09E597B300F00F571001CC54FB7EF8B1A5F0FC00000C17DF821801F3F98FEF2E539FFC7CF3387E8E9D4D0F8807200E81406383FF8703751FD991FC00000D3FFF000E00770073F1DE6FBFFE7FF3F99FB46AF8AEE20661025947";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "C1CBC7F01B3F6C91B57D000119EE831CF383D80000787FE1BFFE3E3BFD3F2B001D2DC4292002CE45C07006FB45EE57D7B22700023E4897FFFBC3AC183C3F0060BFFE3C5FFFCFBB9F4F2C2DFF20360E40A010EE770236CDBF24AB00003C7D36FFFB01307C3F87B061BFFF785FFFB1A34630CF1BF6CB18EF806A2B5843001BE57F3A1A0000429C6C3F5D00F07C3FF8A3F80FFFDC1FFBC947071960639CCD1B0B743A0317B71227A21595140000008E123F0D0138FC1FFAA1CE87FF8F9FF986D9DD383876385803EC101896E2A63F0113CD64E2000007CC8F7FCD803CF00FF90F03F7FFC7FDFB8FCEE32697FDFC5E07EEFC0401F16EFF919D0A29D2800087051EEF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 4;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init3 = "FFFFF8C0031881FD0003039F4FF3FFB7E0D106C19EFFC1F1800BC0C65C6208FFD03FFDEFFFD0FFF00008FFFCFCFE0058DC007D8C7FFD85DCC14FFFE0000FFE1BE8A9FC7E6010417FA33668001C12FBF9E07FFFFE07D70010FEB83FFFFBFEF007EFFF1FE08EE0038D8A3CD9B02663F13EDFB9F9EFFCDFB3FCCFFFFF2101F8113C80FB76010461FCE9EAFE7C381E7DFFF96F7B01DECD4C700680363EEBFE7FF803FFFFCE0001387D9C01C4307FF000FDFE37EF7FCF28EF9039BD320AEBE8E759A71B9CC000037831EFBEF87FFF7BFC0C074FFC00040FF0FC0007FF11E7E19110E32FA07D69E5675A9203F6001800001F0F7C3F0FFFFFFF80FFA80CD304023E03FC";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init2 = "A060FA700FA39F0C480D7099D77E05F07BC3C1F48BF0F372C7AE00000070010EC0E4F47B725081D03E8FFBCBEBC3D9DDC5FAA13C1500413A57F5BA1DB046087A798013F8250610A38FEFBF840613DB7CF9864203882434025682170020B35773004DFF1BE600A1F81BC07001C040837F0AF967E207EFB8020613134CEC1C1BD9E45D39BFBEA6CC11027FC83FFFFBCE07EE907FE67F9FF83E43A17CBF063FEC33FFEF833EF99FF015F2457627F5369FA091E41BFEF1D18E001C58E703F210887E8238CE1E03CC36603800101FE060CFF6E7E7008F8C70A6A5C5DFE7FE06476D1E01C041FC1486787904370188677DAF6000801FE40385C1B7A11E28790CA2BC9F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = "3091FFFC0791F7FFFFFDFFF870FFFF32762F93E4997877EA7CCFDE600FE7306D92325E00202BC43F3ECDFFFFB905FFFFFFF0000FD4A2239BFD81801FF9F368CFEEF9FFF078EA754EF07DF7DCD2167A0E0D59FFFFFFFFFFCFFFE0062FDF3FF920BDC00050D3C6780239E7FFD9016AB89649F750D0F14B5BCE1CC79FFFFFFFF0187FE07CFFDB7F02BAFFFFF7FF088001F0C01800004EE8594D716307E0FEE4DF81A7F7DFFFFFE608119FE078FFE53CF6C10000CC00F31FFE00F006113FFC5893EAD45BC3AFBFDD2351F4019FFF0A00CF434E6067F636F30F0FE203020208FFFFF7FF8003DE2E41DFAD3377F11E7EF820A8F47A0FE01CF7CE7D040026F0FFE18BDE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = "003FE000003E0000000064F03E5DD030F72FE09CDFF3844C701D7380B7301F6470001FF3FE32B624FFBFC1B81E00001FFEFFFC3BC0A8C5C0798301EF13F848F430663200FDBC3FF9EE003EFDE60DDEC2FFFFFFFE3C010007F03EFF00F2B68C32DC67879700BB4FC430579601D5BE7D7C01C83CFBCC124E2FF843FC0003FFFFF00000003E0755C7F3C6840F83033F84875902860B9FFEF7FB77F620E63D728BC7F1FFFC00003FFFE000000719CE98BBC5E7000E0603BCB7233B218406FFF5E5F9857FC0E63A1D6A68FE7FFFFC0FE0001FFF9F803C184E56F18E180E09B83C9E7FA6879402FEFE02C0103D803CF93550BC8000FF7FFF3FF3F00E7FF800F0701183";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h50305F30503F5F3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h040CAE0C153FBF3F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "E6DAD0EE993FFFFF900000E313805F83E19D7E0649C600F620361E32386A4AAF801AC6E04E5D8B79EEABD4A3867FFFFFF8006E4D0BF6863D3F4EC3A118EE00753722A97AE36D9444CCF58D780CA91AF6DBA2E5823DFFFFFF7D21E99C8DBF3023FF01240E80FC007AC5E7A64A1007893F33BC65C9E771BF96195A83E9FBFFFFFF7FF8C0BD8F2E7F9C3E54DD59183C00793FD74906C80D7D03521C6BEB7F9E9F67604D37FA757FFFFFBFFE10F18F977F836654EB8F520E007E81070143C588174AC8B5788E1DE7CCFA725E4E21217FFFFF1FFFA1E38E815FFF604A97E65E0E00F366DB2A7B676C4F813D87986F1FAD0CDBAB58DD45EA7FFFFF4EFFE3E381117FEE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "C94200C0555F00E165ED749F828999EC555F2CE963A34754784B835B885FFFFFB7E7C1E39C917FE60FCB0061891FB0F13C8578F3D46A201100969C3A409F3C9533EF0E9A1F4FFFFF13CFF0F990637FCE37491E741AB9F8E177B5146496B60934DD3B3A5899B109F376B53BE0FDEBFFFF79FC7EFD90067F8FC6011C75FC80E4E19152D3A38C3F6379D8A28134AB6556824340CF95D6617FFF86FC3EFDD78E1C310D139B34F48E0501FCD8BE4AF923DC32B502288F890CC28568FF2E8C08593FFF9D9CECF96C878DF21F631B97CE3F83803E24D3208BFE627CC967B5248BEB0A83064E6F7C632E3FFF70279FE0204087FF7F27BF5E737F81C21F40785ADCFCB359";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "0640C77752941F8329B67FD0E58607FF7183FFE19F6EC07F86CBFF6A65CF8DFFFF833ECDDE8801BED1117E5F81497D9DC7667169EE07FBFF71F1FFE19D297E3F7219F6F765C3CCFFFF9D1E3B1B793AFE8F1B6ECEE5C0BC60E5D5F10FFB9878FF71CF10E1D8D68F9CF01C71DBF7700C7F87DC4D6D74D275AE0C27717A692D10C5FCCCBFDC3F0E167F738C87038042E2EFF01C318393F07C1E07FAC37E43B9B8755C97A330E766C298B84CCE4827C85B7F73CF9067803A1C38E79E906023E07F0003FAE632A4701DEB7419E78D1DB52BAC504DCF8064164C7F7387EF940079F016EFCF19AAA1F021F9F8F2E4DB453E886E00C3E5388E4DD04D4F3C93EAA2FF625F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "6386F7E8C0FC8F8B3FC01336F03FE702DF03D4D82AE435886CFCFC31F0276874E3F7A966DFF780BF639FE031C3FE3004F8F0328BF00F0FFF8462A0C42178F200A4F0BB30C7E81D412DAFB742FBFCA23F639FF7072FFFFFF3077FE1D13000D81F619247CD393C203749C1ECFE003A2F9A7D2F582CF9EC144743BFF681A8F7FFF87D9F0D5001FFF79E3FCB0DFBB8E2D868E6B22F4A1907AC26B9ED3829CA1C277F07BDF6E156E0BFFC06E0BE1882DF8F921FE6193802B5609FE6CDB087FFC0126053A71674D426230F47BFF2FE24F83FFE799F7A2FFD280F9FFFB3160E008E380262F343C77FE319044052EE32A32DB1C4CF3DF0FE791FE000FE60022F00107F07";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "07CC24325966429C5E16E4488485145FF9C7C7BF203F2BA674B8C758000089741C6BFDFB48128F14355B3B0F7B6B58A9926F1087031F6D5FEBE5BCF9A2EE8BF753B9C40F00020C4720C292D69175BCE7C0E650CCE0DD9E49779C5CBF806814BFEDEDDC06D4C009C7AB97C0652302F3CB0112A43F89B88E2D06374AF09BEA2EBA4F407AEB9AFADE7FE5D50AB213E6919FB7F3C35C0400F3E1604B6B6A87D65CDD155051AF0867DCFC5A0C661A5DAEFCFF4897ACE96958E4E31785C7B80800370D03C9C65F9ED478CDB6F2EE0B65C3E4650F41CA0F7D9F6FFF860C7F55B4C6D805778E07A4008095D006CF39209D53B12966CB942AB021DDC7F116F9FFB02F35FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "E20CB73E7C09863374498C860080B0B358CA53AA8F270659F5D1A83579D5E7BABAF02FFED33797FF1DF4072F120FC33AB8F988E780411BF6EE7B43391302F7EEF1187CAF82C25ED7F6DFC8FF8FAEDFFF176006239E3FFE195B9990578001383E7E95ECCFB3E55A8FAFFDF11155526A2B36ABA37F516CD3FF865102F5DAF30FF95B4FE17E0B09FEBCE874CD519BBDB1EDEBFFC130BB724E260AEDF01E01BCB7FFAF2599E82504F86D526819658519F9C5A4DB19B7437DE88DBC7155050AFE6C7C2A1B64A001D12FFFD0E5F9B51228062D57E8F9A14300DD362074D01215E0F2652E3F047CAAA48804FE073BF377A447FF3CE8C13B4B780736ABF1F591B200E728";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "B6FFF5C6EB5B9357703E64F72D7F4C552A3EBEF867EB3FFF53D95EBA665B01769735019FDA81F828A7D45278045B8B9B15DEA67806C83B05AA7FC4786FFE3FFF4391DAC8C37FE32649C11C9EEDE3CE5A03D8BA8421F5AE6209BDB9B81911395C0FF194FA3EA31FFF9FD704F318403F0631B88E3AAE678EDE773EEBFF94DC5988904475AE3E9C61D410D0BDAF57D8BFFF8DF1C367EC3F181255960D10727F3B6E99D80B1683240C5A9A0955800B85B97014AA6D161669FFFF8823EA7C08FF10FBA16B4C8229F33406439B637E34DDD8EE90D145A9B693BBC0B4ADE5C61A427FFF001FADB68AF260C813D1A29CA0307CAFC701D9EABDE7D50E50718C94DCE0B718";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "CBF288FE594AFFFF00C35E7A9AC2C1CFCD0C7D69BBE6068F4E02298240A0B035142F0823249F6A19542B3C703428FFFF4195664F824283CFDD161C0240060C8E3F4A8B6E0F568D4B01B8D4101076829503E781727C29FFFF416E2BB8FD22FFFF9DA896851F58CC10C63725E2C6513EBCC97B820ED48F84CA4A07D4F596FFFFFF47766204B9991BFF1AE3673D1620CCB494989F7175F90745C6FC499D3A2C94EF528F0040C42FFFFF6773A97C7287C1FF9A1B1BE10D1D1D23C7045572BF8AC4E6CB091B25795B5E2C2BA597C07BABFFFF778448716801E073091B2509858E3B29C0CE0E0CFEE20E5CEA63F6549C4B3CB1759C5B5E3CF9FFFF7B79818AA42CF87E";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "689C8DF7404DBB9D6A4048B516879639A394AF2C53BCBA37985A27A4B793FFFF49057FD5A3DCFCFFEEBC5DFCA0BA4BE0C069FF439043EADB3F33D5FC14F1FAD59FE7378842F3FFFF01AA19CAB5AC767FE7B46D33112A142EDACCE04B1ED37D2DAF4913E755B7996C44567C382337FFFF40DA3EAD56AE3F1BE118491193783E23FF58F7FA8C837D8922D53FEBDD6A4E80BF4D904973C3FFFF708C285C66B73FCE656FBA31536F69AC16D46E791CC4A52605F37AFADD86B5328A5DEA42EA9FFFFF7C18D59A629987E63D972589E2D04DE5B3055D3925713672A23EE783119456AF35A98DCEDDEFFFFF5D77969B8EDF41F03CEB15B748B64277A7FD7828C84409AE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "4943F6506A92F4B8E1DE6576C533FFFF0053D0AB7DC0A8F13416B34B8F2B825B1C66460C375D87F501514433B21D71B1D8BB00B97517FFFF00BCEBE8397F3E3C37EBE2FBDF6F235C517B1C8443BD2C35F162C11B3DBDF01288C50B899BFFFFFF80A68D6A22BD5E3CE2104DABBB898F04C7F5F3F85079BFC60266F790ACEC9D20FD49EAD59307FFFF80B49386C0876E31E013AADB9CC85BB8DF4A227C1B5C007B0653F356B0E44E1269C33D3C990FFFFF80A5D35582DBA703F01A080BCE6862A0291F4107058F45B6259158CBD3E2C76A5FC11C34093FFFFF80DB9C9DCE78D9FFFD9CF2F3FA081E1063A41C1448F5C1134DA66A8F859B51B77B3C753256EFFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "80779DE254FD6CF7FC0D2F31F9F8087C437F5702BD039B06FF161FFB40CB15DA1BDEC8D704DFFFFF802844EC4AC41103C606519CF838096878927E45A7B85F3F4C4E31218A07CA181D875D69B1C7FFFFFFE7249FE41AB63819C32C80FC3B1BEA73BA02F5C8142B05198F206D24266D262D6DAA6E5507FFFF7FCC42E7D06526C7E617965EFC19D99464C21A6FF3E71116AFF9D13A83590BF2A252222BCF77FFFF80D0E7D220964F1A00A4C947781E7FA96A2E91F4FF6A3186DF151132DE325A0F95F61B18AF6FFFFF79E6E85A9CE8BD70FFEF26713C38FE29C45C4659EACD6A8492F61B3B4018C0000DFF5CBA075FFFFF007E55E023B562E103E88BE99EF0FEC9";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "83A7CFC2BEB31620B122249BD1E20DD59D6F5EDC398FFFFF8F8EA177CA1463E902E904F65FF1FE5EF1BA8B9E6D47C592C128556FE1D4001FCCC600B6060FFFFF8F0030C985D276170489624FAFF07BA893A274A9D5C2FB84CE9103FAE255E5C60539E217DF8FFFFFFF01327D31D039A3073D61E1A760638CBFD7A709AA700788216A1D8F5E58AAB631B269938D3FFFFFFF13F514D314111C04FAE7C7633091F57FDCDC77CD7411399A990680AF5CE9A381B2B320C5FFFFFF4617F565F8F800FFFDECB5F3C30203D647871459B8178A5658C64E6D351FCA53DEA4D05087FFFFFF0003FA3CCAF0308059FA88FA490403D031C387CE6685D989C900222C8534B510";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "FF19FB9B6B249C19E07758E1FEC42F1D2A457774B1D5B8428F3FF07F35A7C000FF8FE6344ED07F81F9980F996DA61032E1780421FFC61790A5951DA5C0269D018F7BF003325C00003F80701BFE9078C07DDFC7986EF7DB5000706B687FB92F001A1C32EE2E0381FB8F79F842179F020007BF1E007A1030C0077C700C94E524B2D076963C373897B54188F7A1D8EA20FC8F79F07837E6457801FBE1FE381B0401C378100F95C54ACF487B0AC83C68ABE9AD0D78A0C159D8FF8F70F07C27FE3A3601F0C8FB800FC03FFBFDC9C7F5C2F078519BA9481B8ECBD048946F04603334FF8F7073FF37FFC67BF8E08E00CF07F867FBF9E7C7F9C68A5B7DAE886C0009F9EB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00E1EA9C1881CDFF873C71FF37FF7E74FCE0E7C031F007980DE63C3FE00CE7635A9414EF0A15C5FF80FE73E8C4953C7F853F71FF27FF1EFB7DFF41FF8C0FE0E70618070006163E0D805CF61F8F35219E2099414FA48A1D3E8FBFF3FF21FF1C78C221CFFFFE8FFB00F1E400F7FE308C607A9A101FD23FF7204DC8C3A7132E87FF8F3FE1FFA03F387C30BCC3FF7E261E00BE07FFEF018E2378E9ABA107B03C5F7206372797B76C6A7F877FEFFF800F007F0C76607E3F30000003FBE0F1FF3FE04FE0F0E8C76C353CFD32DC5E77C4493C778F7FEFFF904F007FF824618F1FE000000080000403FCA69FED0093263871256611D1261C90B72C5F9F7FE7EFB00F80FF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "F81893F3FFFFF0000000001F3EE0627FEEF837A67A0E72EEDFA8D284FF76F81F8F7FE7E7B007C3FFF85FB431FFFFF8100020003FF8C64CFFFD1C298EF770B36FCFA047E7BF44668C873FE73BA001FFFFFE7FE370C3FFFD800000E03FF9CC13FFF19F1F4F76E1B70596E54F3678591AF0873F43BF8110FFFFF83F5643807FFE000201FFCF9F1D6FFFF19FC7DF805BF43C9B4F266FB89B9B30873FE7FF851FFF9FFC3F0D2E600FFE0D93FFFFC300C5FFFFF19FE3CF89AF8819A47F29F5988D6830873FE3FF861CFF1DEC7C0D546FFFFE0FBFFFFFE3C05C9FFFF39F61F380764D6AC2AC2F475ACCE5508727C3FF01147C1CB33805526381FE1FFFF9FFE0C3A21FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "F39FF1E40784466205D7154DBB3778D88737C3FF0244380181180D523C3C7E0EFFFBFFFF3B5E1FFFF39F301E87F4917D5EFDE2A3A4C83C668F1201FE0200180200000D53180F1C007FFFFF3C4F5E1FFFF38F3838F7FEFF681932350B621948FF8F1001FE0000000300200D53003F087E6781C001B55E1FFFF28E3C4BE8EFFFA49BE558DE2878B54F9F0001FF000070020030096B003E0CBFF9C003FF95DE1FFFF28E1C7B877FFFE678312FDB0C06EB079F8000FF01C07E00A003BB6B007C0CD7CBF0FFFED1DC1FFFF28E1C5B3CFFFFFFC05E6090A2B2F0D58F8000EC08E1FE00001716A900380669670F3F00D4DF1FFFF6C41E5CF7FFFFFBC32C0C550B0849D7";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h041526378C9DAEBF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = "FEFFF8C23C997E1DA664FDE13013C2481115085D9E47C10980793369DD61F68788380D2E7EA4B00FFFF70639FCEE41AE23FFA1BD77FD85D33E7780FF009DFE14C531E087A1DE437EE30C166DEC9FC40E5F801DC237CF3DF7A15C443E14413017D01CEDD7516F03BA6BD1FD919924F15D3FB41965BCDE325CB0203F2101B86ECD72FB779D459204A99E818C44018DFE2DB420D93FD9549FE778F53EEBF5806803FFF64E1FE13B8264E13CF839F1F0826E06D088C0D4FF883D0FA1CFEFC032E9B2839BB86064877EECA14781FF7BFC739F4EF07FE531F23BFC09E0979B9FB16CDAE52F7BFE44979FE68D4412644BEF00B683C0F07FFD9F9F0034EF13252BC57C02";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = "D390FA43638B9CEA9F7CAD68BDC70B5040A2138D688F9071C66E1F7FFF7266F13F0B5EFB722180313AAE38E85E43D53564EBB47922028F43051B175ECD752B89C7C1AC07D8F9D38E6D2FACEAF9ED2540B4B1BE0388407B892C0834C9267F99B0F3DC32EAE68CA1FB0140703238449C800AF934E29A6C4602363B6F50E857E3B570D28CEAEA9BCF139D81F4C0487CCE07F2CB8E66786878B643AD4B53061FF34BFC2FC4F2EBC90E0BC737B01FEDB6E0E2D55BE40EF3C00EC3DE4D0773F24374427A49CE1E7AC0499F460013D34682C011956996086357A208EEBC1806F99E52E611C5DE3474B38451071501A998A96964DE841FAB83E6BB43F2CBDD04B2ACE2A1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "FF7D603CFA29D7BF07DDE7FBE74FA1EA763793F4A684552AFCCFDE79AE536CDBBA5BFF812490392700D9F003BF65DFBF37F00FF6B48D266DB2EDA48E06F0B6CF6AB9BFF0665542E859C8EAFCF9C337E23B38F00004FFFFC7F7E029EE4AA13D187AB8386511F987850619C225F151B4957B4651F0D5CB8CA061C98E0213FFF0397FE0837963DC6FD9FE03F461089F71F0C49BF0F84D1BB8D1519A48A6FFE75B6FA064BE1BFFE6C7D69FE087C2943D25D6FC273262F364011D0F99910FE0BD528DE4E1CDF1B7F1D1EB9AB3DFDF067328D60E6098AEF508EF221AC3020DF70F0008207FC3EE29AD918CFBC3F2CC7E95C88348C20FE0E9688F1C8701DA04FD96118E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "89B86C073FC1FFE63D006311016CE929ABEFE08EDFE14C1A9BA1F38141204E23C603631071A8DA0F9B43C5B9DE04071E72981BC5BE9DCA149743011B13FEEE6BDED9B2050DBCBFAAF54F477ADC9A564C0016000E3CE51FE7F03160FB37FC6F47C5F786650CB12787DDE0160A1DFA748EB236C32433642431EB43FDF86C6C1FCBFFE7073EE48ED66F319C0C7D3B3D943CBDBB061247CA6CDB64C9DF9BCB006120F1BFDC73FFCFFC9FF38F0CDB86BA709426D00D8ABFB8CE4A020AF41D2F1908999540BF1DCED01E378D80067C0E64001FFF607E2414BF384884180DF9463D9AF13AA9041DEF05434AD38D7F43004F1E397C7F048FF8C80CEBF17F84016BC05080";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "50F21FE20E0DC386FC1DC558343E1F7629E952BCA6C62C2B41F0F01BF19C6B25D588806893E487D4CD7CFA0A4383D367ACCEB5858A02FFAABD51E7FE404F7BEDFC80F189F2FD752E564D01CE9C0E276B776F2AFD43432BADE06E87116B8FF0BF41F7F5F7C6E033D90018C033ED729E78765A309811E74CFC99386EE0D0AE3D3C7B63A505B30F614C9370D7C1F77E8688FF80C307F7AD895086AA722DB9458DADF9EEB406259BEF0B61247503F2973F3281FDF7C0C7DC93F9FF20C362062F01C7B8AFF032962650E7221004500F653FA5748A874D96FC14757A35C7F091DE5F645E71E1E18214E35D9FB7FD7DA05E6D25EFAED99318041CDF07A1E19E0ACC4CBE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "FD950BE02C27148758703933027C6EF0A84EA3BC0D1571529C57AEA139399A007CA2D2692D43094223D62BE43DAB3D6A7800091F1CA97FAC687B1AEC0BA31B1D2DC4E16D18F0A5273C26E786CC07AB1118345F780CB2E68AF2C0E8ADF177AF9087A07DCBD19C18DCD3E2593E50B36B670730AE564D0D487CE8C81FE489B33620B7FFFBFBE2C967FE3FD98D7B011F9342E7DBA4A8AC8D3C86E76EAC000B1C9C77C48ABDE5C0423B4381F3F208F14F08007EE6D74D83601726BF7355166A0ED9FB0E55ECE5BD897EBE57EAD9FD80495534FD31F7C4909A37B82FC36A3F28D2A00C76E1E3229050FEEB37834EB31CF4CCFDD6DA9BFB803E4EACFEFFFAF5C7C06602";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "AF090B1968455C25EF8EDFEED0525CA49C1317D95722DB5F929A1AFFA03F8CB27CFFFC067A3A388B0F7CA5F1D80ECD9A6D886A0AF73886913FB2186B52288B12469B1EED083C0F6F7407E199B9EC4615F75F4BF1C815EE666DE7F6C3DA194DA514F814A3799F521BF67B1F6F507C26A50EC1F513B6362665F4472374A61452A9FC13C6477BFCEE10CE89B9F0D27BCED8E0B78E7DEB785181EFF1F242DA326DFFEE676D5C9E3CF796940DD851E1C1F4D30E44236F9AFBB123F8F38CDDF7E9BD4417E13C3688105A6C5F038497387F8688CB335165B006A5A0EC0FA5E17D69D01508FF0DB19AC3BE8789C350F98C10D24FE7618083CA5F094B25DE845F7535FC67";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "CB07533BFB26CDF9AF7A0182A6168AE30A619FF94398E391E641C20A043251F88205C43CB7951FA541BE4AEEA55FC5BF402800014278AF10F635BDE63C4FB1103E41C4A401504769DA2537388FB7BE30A4F806459FC3CFDD1EBC0002441D66E2F6F3218A3F894B593E0089B0609FC134DF27642DF4D873506A5E813984397A1E04773004BE908F0F58F96B9E3FFADBF68E00245034D53B1DCAF89DEAFA9B74EC3A379FDE92A38F932A7030C46C8ED5BF0BF95F1BDF99DDC97724779336865A249788B9CE6FC3F9CB1B995F973F7F8C0BD2DE83C05AFCB4C1CB7843080F1C763A9FE03A35148EFFD0B1E23609B9C763AB04523B4977AF27EFEF4D48C14D6969AF";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "FD60576E8F0D8F04107005D700B10848931D7CEE9EB0F12ED702E4F45FFE1D58F1E359C1B19186030BF027D038322CA3E0B801700913EFC9A6139156DFF380D92FB2ACC34FE665E4254A30E73C8F518F79E1E1A0401122A8121C01700E78C8E1FDC52090AFC360DEC0A14D9E85F739750DEF9375FEFD159F7BE23361E01EBCA0FDFF06BE09330FCE482974C44861D049A6115EDB6961C4D9E164753BFC2E2D901B82FA838032FC65E09D8CAD04B0415AC141FF49E315F9488D441AF6BA6C01031511BEF7FA62929DC282F502C2BB781185DCCEEC4296D7287B31FE190ACC7412BC40620A484F4E70FFA1D837F52136EF8DC1061FFD174FFDC50E66DD433A7ED4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "E1411691ED60001A4A648E6F5E64EE48C1C720BDF3158460D39DF23FEE4B4A782D17155F03273BFEC09C888C3FD849F6FD791DD69FFB3F00B89FFDCFE314FA21477C39FFE049779D057F130A013B528236BA6F0E1280AAE8776B0D72CE7AEF808536479CE19F11E052DC21FF1AD8C036E6E39FC801034F1E634B707623D0CD3B2CFBB8BBEF6550271945887FC05170946A9847FC698909F58ADF9FF6001A389EF1071374DBE62616E572AAC70CE753CC8794E7FF0CB20A21EA9107E7C75B0C78442CFFBF06443FCFEEFE3C1B24335F60C0259654D0C2A6F838DFB9FC1DA3AB2369227F90509C6E0F9474FEC214A13898CFF8248596EAFACADD87441D840551FB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "D95AF9F9F1ED1F92CDC67C5FA28FAE424EA87C3307336601525DDB25AD20F84ED16B01208D08A2E2E691817B804FC62F258DF3A3373E8E5E8D2C7CAD031FB189F0FEF98ADFF76182FDBED9983386EC0B07C381F600493C54059B44D2DCFADCAC872E3D72007C5346D3D991AE254B5C3211DF047F7EE3628EE8F451FCC06A8F36F5F70B8106E598BB3EFF856E004FB6CBB6381B74738A595C88E921496E885200C223A17D0275DE740DC076067FD9EEB6FCDFC56E8556733DDD0AEC9E77574636A8001408E2276DAF04979646C1EEB5D2E4C19C063E55DAA56C0DC56F0E3948042FD5343310323F2F2D1D73B7E0DA6D4F23557E67CE127335DCFE79031B2BA68E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "A20CF15727F721126B3EF7F489B1112CECB2430AAF3A14CDB8C988461E5269CAD403C30399E55694E90D751CA03E2CA6993D67BE69B0B095E31A4BA4C5F509575E7B53000E9669ACC8F5AC4FB93953E1E525B184803486F08DF485454C07423CE42782D890D7FDA4D10E28380F426BABC1FE2716AE29506B43D5C1C400006619E4C8B1EED79E344F6B5FB9ABB6C352F6A951D67E1F53EFEBD183C515ACA439F4FA5CC14500016A480310B4AFAD396E7BB661180A4C2AF04C7620CAFE2FDC0F0B0B8F04E14365BDBAC6F80663000142D56974E822FF0C79C68464EF24B2749A733D21172E07EC0C07391EEAC747053F5C364007D910003AF759DE4487C32A4095";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h0F3355000F3355FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h27220F0027770FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "9CCCDFBA7DCAC12695BCFD7BFF0EDE56395CA1BA351DE69CC1F367EA8C6AA633D3D64F97FBDB9D0A2C06DD12C2275302265C92B15C52DF46FE47F9E1DB75D1B0BB677E79E895099DAE10FEF0A499EF126F7BF2001BA4D4D7588CEC7A4DAF901548E581084B598CFBB0D8DE34086A78D6B5A3CD8E5111FE1226769467A009A2AA6FCD98824E6F2FA7D7F417BEFDF9B05BB8E0DAC1ED27B6E768218A46922A46C8E26ACEBF71023615987E8A675C97283ABFDF05BF8B10D8B3815ECA9CE44954C66FE46C2528B9FE5BA81065A7ED6B7E3F7AC1DF30CFF97223C855378B6683A8E65AA16F1482DEA8962661DE4039B901F038E1AEFD894D5D642DBCE90153CF070A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "A234FA5FFA93CA1D578DD8B342FDA648D7E8C8BCD42701636296375629B53794D6D6BE8F70445763F55DC84AE8063235760C188E106EFA36B836D9415CB771975A00354E53B83608DB823D236882FEE86B29BE87FF60602E3AC0EB02EFD65195D79E5917EBFBA1C699696163294A5F277248B20A319056812BCE461B402304034FBF912B9479D5C63C590804A2FC6D86D204B9F0D935F2DEEE5877FFF3F053F5E54AEE3A39D96C0979F3C29ABE32D7F7F95825AD479E5C1D75B0D41B1F8B74C6BF32B2D1895C2B5F0F3AFEE30C53AC968131F2CEAA641C4768215796D8347972093E14293F03101DED6ADA70352D575AEE1A79C5040F4D239CFFFADD94908D02";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "6B8AA978856D70ED52951E951770CF088A9373AFB9E2AE46464EFEA1044725821EFFE0F950D721B89BFCC9373D1B7E37BF1850ABB9E7F6AABF2E5844459B8D9EBA00E233E7467B387007DC0913EBAE7B00DF16DFB1299AEDCC1435ECBABD680BC5D4BA93708BA7FE36E2E7F1EFB6EA958931CBA2CFCF8F0263476C18760118942D74885EA41221FFFF26D1440BDDD0F97049358216FAE64E98CC069E51F11416096519308C2C79BA42403862BB9B4E5D062BA6B422371E27656DB3228A6E62BA1FD9D5CE0FB5479C40BBAE4BE973F5A27F214CB631F84680618762068D6C27C6DDB1B24FF0C5F7787DFDA8E68C7E50736291B756B0DA347D0B142710C3A50303";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "C09BE10349F2AE88E46E3E7D4CFE87EB205CEBA6ACA9957159A1CCE8C98FBC8218890C3E8ECAD8C9C8AF14FAB4B027E2EA2837BD9470D488A32ACEE53C93821CE0A1C9DA7F1328BE3B98F1E69464FB48A958BAB7DFCB69A7722273FDE06542DDBACE0A35B0B90C977DF0828CB1132655D03B797B0439EB0B7AAC43520A7799AAFB54C4EB2F1C1E3650E49DABF03857CC89FE2D8F65457DED5CE1AD17F35EC4C626ADE1241FE8A390B133CF6B9676FC110CD565203769D35EB0DBF39C063DA2760F0CE557500359485CB08AF38F42441B0699FC3DA76FE27ACF46798CF8893AD2A397B9D9A4CB86CBA0004262F167FC59C904D00F4BA87EF373319F3B3A03F5C2";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init3 = "99D63AC5E4DA66ED59981C6D003F9D49133706233C2E00E408B480DDF848969B43FED4CF81784F8FE5C74B0498D2BEB9A216158ACACD95CB253C5F5ECF5236454AF6F789C4706505B72BD7B7F56991D799A1E2BD162FDAC15172F87173A1560894B2C3F95BFEC3FA184CA3E65E1F4900A18669AACCD1E0B050DF81253948A8D4F0B854EF26BE6C49C4FD8098679DED577350ECA6BFD8DF95853300ABA8B493C29CE98EE9D929B20DD7FD5F84F61BF286693AAFCCD6C3BEC4B0809FA773082046A813B49B9C87ABEB113782C1480181CB474DE257335CC36222BDDE535DF5B2BCF2D2618D872F8C8033AA6D6E36D0ADCEA7D4F3217E63A713311D8544121BB4E0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init2 = "938DEA5C8C37B294C554C815098ABF0E3EB968A923322534C5C2E7B83BF5BBB1FD5C05E361CEBA1EBEC1F30CFA83C4A6107A99014003CF8A92A88D3909DBE2F9448BE9B1DC0879B31EAB43D77EE62DF4F2C49A26BA1F8F098D4659485EAFEE0076AE44531676A1A3D5815CC807EAAF8DFACCBF8B71EB451B86E82B7AA5882E5D386551C464E5E10A01BFD60FA7981E50C84491EC75EEB9284AC5634D064B108F3F8CAEBEF5BE0917BF60ACDE0BB48C66BB9BE5F2C5C88732F2AAA402122176FF7CCACF1EB752EE9E976ED1209F69CA669151BB055E7D3402DE4E5A1A08459AEAA9FA504224A0F265C3DB01481ADC4E79A0B8101243FB254E2063EFD51072D645";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = "28D193D5EC97A148F8AD1809919518AD15C03026222400CA4867DF86CEB5CB656AA174811ECF2F0A77A337DCA9F5A850CBFB921970FDA761CA51D97DC46F25C2A8E15893D5013530A3282BD6995A5D110233AECFFB5B17880A4B5349C34A831B6335C046266C854C449B34254DE79560E5365798B7E9A751846871FDEC29E448B3EF0F27CC371F9ABD24D39B08E68D58DB1904044FEEB12F010E31E38A5A4BF83A80CDE47BE664FAF9EDFF75C098801C825F31DDF32B91BA20E955211AF19D3027D0D631AE7552364451182F52DDAEBAEE69394AB5980D40833B0E05340081E87C7032A23C15C407108BF29062E6B9043A476C2882CF76D71C8250C23A1625EE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = "7334A7C2C1C55C747A800400B87E040534DFE2ECDDD5F34784ECF38CD4713EB02EE4A27ADB7F1E60645C488A8E3AB89788EC67C5E11AF9FC596B00A253E5DA56C0FEAA2B737D5B1390A4D07F2968039CF32930F821192016702D1C9458F29DBEB3AF8550C0BFEF3DCE0B7FBE02A629F60AB507550EABD2E211420607919668E40F1AAC93D3F792EFE6B5CA09C331BF9E84AB73F457F4B20E9F8CDF79D595D4578140A7AC77D61B500D77BAF0A6D0F5BFEDBBC97076AF0D0BC60705D4C60C1E3DB4640118F6C3836F1180898C09ABB87000E06DBFF353AA2108F823DAC53193AED06D6D85553BAA753801F64C5BD3FEA90B874A9784D6EDF59C184348840A83EC";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "365F2549A8F8A0637B4EC428B92E6FB9DE72B08DC8C169D917D31083A2E7169A53DDA23F4BBA97E38D80078E77CC9811E4278243D647CA16DC677F53A8179D1C8FBE7E49400011939728631A471C34FF039661785FF0464810D29FCFF2F12E70EF97FD8A36FB655CBDA9F263723362BDD29BACA81F81FB4F9516CBD1E133E097F0E6CB4314D07A935795A88796DDDEB971148BCD79617BA5DEBB18C018E4E6FCE77771E38069F11E820D7555099FA50D8137F4F547C5FAABC2568DCA716823A2940F851638A2555E0E744EC2C26743EF07F4B3B64620D99D6BEC5425A9D057C7384BC44D2BA8DFE273921DB633E125C0AD23039FFCC86832006A586547FF1E25";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "5B7558E5C72890E8964CC52DBCA66EC032FBFF0E376593CD7B5C093FED3EA5B3B12D0AF200E78468D2090A8F674E20CFE50F4C3101E27F146FB996B1CD7A81ED14CDF5FBECE81A22DFE57C4506CE227D755DF96266E89E84CE4343937E4A9BB4FFBF4368CFAB6F0428A511FF095154515C4AF3FF06F1A5AFF505EF73C604537B6C32CC615F6A35551592B98FCEFB36EB0F6027FD82A259BDEB8F93F183AECB3F537EA8101285D786D758ED7F0CAD0D26DC44F2CF0C158A40432187EBEB89844BC964A3C4CEE76006F2FB76301D8CE660DD6C950D17E5E5CC61154DDC1E6DDE043BC37FB7F1A4B612A094A6B7EDEABF6F0D261FBBC76A25DB3E3B1DE75501C62C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "1BE95D697215EFFC75447C9C8330169C7D307C0E93251F723A8DCA9843A52648D8A9E89A779E23ABEE4788AA83DB274F198DF4F8554F56FD1C2B7D0F8C99CE32167B31457A9C412584C5191C830654B0E54815760799466A399759485B78E42BFA2D3D768B7DB447857F2F8E927124DFEA009DED53FA2D742B7FB57CC8B18CD011E53DBE7D6049F3F3DC457386515BF56E792483B3A0D12995D52A77B4A19C29E37D1B1D1A9D227F3B209ADAFBBCE2ECED3CB5383A9DDF35E02062B28BF7C6F905EACD7D96F43FF042FBDDC6CAB2AF5F02B68CC2DD16A05625EAF424967166C295D873FBD449432609698834851776202FEBF5C4F0E8EB112AC2997D24C4C0FB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "FDE9E15FA803CA687485B855DD9CBA7FBE9C73C4234B4F08D7AEF9A66A9434CE2185DB3C20CC9C33DC79EDE02E3E16E2097CECF784B6FB3BFA7343BE0843973B773E298B0E918C4E3D0C7650BC2B9E795651C97B0934EF7E099B1B880EBBCAD470A7A9EFACE3DAC16629F206015D29DAF0FCD07B2A7909F2F943791B8000860C88F9190956D95CC5C22B6839A5115552E9AA1C21E46F37ABEA86ED212E8CB1ECE6AAD0898001F50B638DC955384A49AA73E7ECEC0D0EAE48FAB1314348201B3F0C926AB1F350F3456347174C83910A5DF8C06F6151D3F937E1A4A9A876F436BF97461648C8F4040F7A27B8B1847818E3C2B9C7C3D780775BB6983A7AC25E612E";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h02F2222207F77777;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "9C4C429471A3FFFF2BDB7F47882388E65303E314B788130546447BEF13FAAB036CD8D10AB5D4E4A6612251F15ADBFFFF37CC3D1BFAF79EE1A198EBD14E11049C5B493C845FB1446DDC26A02D61FA973FA9A4078165CFFFFF9AD5EF4A6CAD224776FC37EC17C203A82C99FD707DCE52E1E6804BCEA4C58BE636EB47434567FFFF94425FC34E1B7CED4BC56943DDB280B94C48CD55511287935544137CFBBE630EF8E063420EA1FFFF4F1CE440F96A5CFA392C3CC4492B92B5808642F056537C05865D62E6AA622E61F9F1863C76EDFFFFC44B6B52B17E796E7C2422F96AE7D94C1832CDED86424E6FB0407A107A03B51FBAD0A68EC871F9FF617C7EC7011CDB74";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "684DFF6387965F5E89E8E91E47615EE23D338E3C8AAE21AB6EF268695E0FF9FFFA85C03AFB695A59E38121D355370B066F36AC9B5DBCD66F3D6DAF992AD42373AAF66B24884FF9FF20CA12EDC4E1BD37C8C4BF3ABA18AC966F69BB6BC5FA50DEB0174B56B9942FCA61C1E508205FF9FF32772EE7E981E77021FF740441D4011F9DF99FAD1E07B8A6BB9B784AF4179743A72A4F801B8C7BFF5A784292796CD7CAF2E2F7923D4336FE6D03266A2ED08B37E8012D4EF5ADE2C9D5A1B80CB7067FFF19E368B7697126ADE927546CB807027FDE85B49A30A70500AC5BB794A85F26F00BE05197E7F1BFFF5A3B111E376A42A0F553A1672507BDBDEA585386E6221A08";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "F72EF2FA32941CACA494C622A5F1F7FFDD0F5DD854DC9E6E52091A4C8B70C1C05C7FBAE4E9DDF40479D3C0ECB9B9C31A86A2A294EA41DDFFE86A20C064C0B56103E001CB8724801D77FC8A31FE09F4A55442DEC18142695CE7756B1A2C9C00FF694113121A207F7CF0FEBDCC8844F16DB15AAE46BC75C7A3878DC70F3DF84B92E8E8AF6C328629BF0E11CB454476565103D98BB22AE4828B159361E1AE583F6A83767F6893D0451E47FF58F3BA68B1BF0A47F789249493C1F866A51BD6B1A2B2E3EF784C1E7A6841B5DD978723C76202C8227AA13BD4FEBF260A6A93C135E0A5D70F5EF52FAFCDB61213EC3CB2719A7719B8A3B2B5095A135DBBB5300AA1883F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "4C1B1702DF0FAB06BF68539E7939B8C2DE884244D966D8553487AC3F6D9FA02E2BD852D611C9FAEF88E713061DEB0C6AF5AA9E498CC9B7D515D973DE263A66F4FB8E8DD463247258623E4BF828B44A1F81E3174DEA0A3FE8C4DC161D29072B77020438FEC201F21B2FA42CA01D18E1217C0A80DB42763D6F31B8B1AE62F6A096711F343D4C3910CA977CB45D2D8635B24E50370A194DBF1E60D60692E621131F6FD11435CA28AFC22FC55CA1610794DC10F9A2D18AD462B628DE6D97CFDB84750FFAD310A2A3863931D7DB656B58008186097FB91359983829B0A0387123B8526C7630AF43E076433237A764080733688825D273356381FF10DD6DCDC8DF8FB5";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "7047E9441EF3845483477C5DCE0686995835BE51D0905E5F2A6F8E809DE1BEA12526984DB12C185925DEBD0991D0CE840B6A2E2F9F2349D52A679A4F978D5D08290B9FDCFC964EA9FAE770CD645BAD00DAD4AEED525FDCDF4082953D7E18B962B0B1D55CE8CDE9CC29C9A2AD12FB46E9EF468D33E2235D0FA0BD24FAC198E8F46EA40869364889845940E3E6FE259A0E0AC90B8775EAE53C462A4D05BA84B43E20A95EB6050EFCD5154EEC79FEA6919070A76C7982C13C8FD280CD8929B719142CD6C79B0BA537994004A69C4E17AD1B164FD700D3A4836298376468872CA68F3BD17844B18ACD643D6D84FE36CF46832FEEECFC3332655194D1AB1245606491";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "DDAEE405C127179FD364421D99F0B46187A6FC0C1D6A73A47DBE3A840BD60D8DED2AD480E4EAD33B7E74AF0AF7952F7D1657625D8903608432655FD852B0D523814C77946C99C01BEFFA31CF2C08F436477625A1572A350E1EF711B7A717E3735A5F607C7D6AE426E97396F49AFAAE93264A315A0D6C5B6BB0AFDB3F9ED47D932C72FF1265C5956F621C50FB59DE72A1A55E181024DD0C7E09E2AD3576474FE133E64347DD66F5350730933208F95D310159E19224C574BC82DBE6E7182B1FD1EDC43EB68FE2BDBBB4F5F4FF8F6F54252C709770DDBE473FB66F31B50F1C89767EDB9FFBDDD30AEE24F85FD58B43972E41ACBFC1536A309EBE09DCE931F7FCB3";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "E5E3CF9CF8400E66FF7A9C2AC29788AFFAC7A381AF6520F2827F85FE728C5317CA18CDE4B9F9C263D7AA1D34F0F3FFEEFF1B98D43A7F773FE1C6892AA5C25BA1F7E22859E058851C02CB0219A7EC7CE2219631EA30F7FA7DD8A2E386CB9F5D7FF3F7BA417D845F91550C5548146B087867CEA7AF06EF818007D2BC5A5997F98802391CE797CEEB7F7BF4B75224850B9C3CA375F35F7F561052DF022152E0876003C890C583F7D11D931F49CD717AEFFE77F090A805BCC54FBA1020AE9C6DC49570C90F0719E37CE2138B9B657A49C12826E66FF5C31C9FFFDDB359469AF622D789DDCCF9261986D1A5D9B786F6EAB3C14CC7B3C69B6960D01AD9AF8D9F685FFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "FD73CFDD3F3A2F1B4D0C8FE487EB6A4E95C81B0AE1A2571E7AE77E726A23D8CEBFDBCFCDE9237FFFFDF33D5F173A6A0DC8DF3FEA5DD8E1BF486DD361A5E0648DF9FFEF73A6CCD3A33790425AC758DFFFCDEF36A4B8E53EBEA0D985933E7F1674C82EC2A537EB7CCC99D06C015DACA50E587E3E34DA5D9FFFDF4A32FDE4B7FFDC4084D6B20F4DB2881D582604F7ED0EDDD0499DE9212D67E7BA07E33912DF9FFFFF4E429E22BFFFE2DBA075725F2610691CD10B80CE33815F5379C7A4576AA93098C6D32954D99FFFFF4E5AB5C7FFFCF86C4F82216BF30863896F65D3471631D3BFE9124A572DC1018F9A78F748DBDFFFCA15F97893FFFFFC22705A9EAF1BC330";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "9C19414345D5505385E78F445F963145445A32F6D3F2D2AB673DC33DBB7FFFFFE80A1B6652CD369A4FAD4940DD23B14156C62049C02DE6C817903E01D646B39EFF050B58EC41FFFF92DEABA55B54D1FD076E2A7D2D7CCEC529508FFF8C949162BE9C9033B103C892BB012CC0199BFFFF4480E18368A2E3CABB4172DA8D72F77DB9329D2A109D7CC58F9131B21A359C49A50FF9420C53FFFFB088AB4FFC820FAE7845A9AB2CE82D62B5E85D8FCCC7B06C886855E00F470AA16918BCA4057BFFFF7CD12AF2C3AE99DF074D4C2871003F66CAAE63024A07E7A2D5212EF145ACCC24B6286C3384DFFFFF55C51182A2415FF7BCFF3C2EB3BB08A79F9F9D4326D9A0AD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "9BF81841698EA4E84346510299F3FFFF01F2CCD31168492EA3E745F8E3BB6FA4BF9B91D6A69F37157F1D5382D75AAB8A69F01C9E1FDBFFFFDC10DD7B94518EBABEB08C651C1186713658EC700BB86A56FF6D913482F68CD3BC201B2860D3FFFF61B601F0E45A4693FA7677564B2EE2AD3A415D713FEE1811E7AB1696F7FA9A48BD93E61F7917FFFFB7252F6DA5DF664B28F9DA9E6C1CF10AF56EDACDA9D0AEEE8F8EFA057CA39E1EE62056F028EFFFFF71B610D4B2BA828233D29C1DB327427A01D23183A7A7ACE9F2117E1E31DA2CF575C47F98FA27FFFF7D7D3151F3CDCFF10C1BCB9685046842BE0461D15D3A902EC681493EF84B5578C3EEFDC7074FFFFF";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "DCA835089CFBA46C23FCE294467CE6060554AF02F2497170AC3528CDF356A442923F5056E33FFFFF41EBCFEE2D7FB64C222717B2DC67D33377945F39163266F73A76197319B9C1F07167BAAE029FFFFFC02495611B6CF84F52C1A72EDA44AA53682F4A89612EB51F5A7164660863D56F0CC4F1AC1B6FFFFFDE8DDAFBC69F2A8CF0ADE1D99A46394AA575C8CF43B4BF7BD1652D0ACD712C7293092E2FB9AFFFFFF9C54FD883ACF272E5783976FCA1B7EC07B22B043AC776C80C8D477D92F2E00F8459F80C1BCFFFFF39A953CC12C5C1948E679BE012E771341DF383C0A69E9DF727F0321413B94E8C1AF71163715FFFFFAFA2FDEBB30E1A2969031E930D097A8B";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "DD918CFA92C11B9FC5B7B8147E915B9AFAD7488413FFFFFFBF3C947F5C688A9FDAA5736A4C42068A8E7A56A4A2EAFD4A1AEB99828529C69C50F44887326FFFFF7E566DE8EB13B69B2FB94ED7446B85D09C5210BFA3F9600B145693FF517704C6F5C698A161FFFFFF3E22F0C5B91AA813A57F86C032B29DB200461F303FBFB73E9B19A1DDFCFBDF731EE643B2000FFFFFF05E2CF6E8B4ECC20B80FFDA33C26EF478B37D60B60E2D90D8915F723D7D4BF6B7E4DF1CE6DFFFFF06DBCD95DE17FFC859166DCF8A8C7C215C56E2751E38BB78247462ED888F134375577E3468BBFFFF855F028FE38D790A2DEE83B248F244307A1B640F724FEFA283231C3D4A1BF869";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "D654069753D629C654A69B2127F18D07EAD12EE18AD2038FD8C526FD478B9FB4596AF37DB062B315805104D6A618A6441EB2B75EC9253F47580B911B361F67A396F6C68500621FCAD9A673933D52C8507BE3E54F5F660E311C2B073845223F674FF7F1FF223BA5104F23B3F82BA22F17C80CB7CCCFE9203F9193C5F1A2615226B9BF2AFC466B2F708C5C9441E45D2049210F3DC7943F344ABBFAA190747E52F10D65862EF2C1135D5B98A44DBE7E3363607A1524407A4AF643E2181288334D3DB38C0D8B8FD3C7D7F0F32BF71324E094D819365B22A6DAC800CA6626592852C15301BB946C9275B301E621FDA23DF6F706E21C15906B616F0E66CE166D26259F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "12BAEA01539A5A610C1BECB668B577CA4E93091A295FAF006B5EF0CB169936C7CC61132D3E28051F6DA4E0CAC299A541801337A67259804A2FAD87CDCE79FEE604BA72E82435EBF8276F1015E5DB5B7F7059FBB45C8FEE844C9F2505F81A177B4B6EFD65663B9FFDC40D8F0AF17EAD588A17226BC26D27FF349F8A083AD7939D06AEAC9BCC74BEB03B21C104EAE7B8AA29D2BB4AF37FD2ECEEBF7D93D9EE47FFD0294E0FAF59BB4B84FCD091A06D0E139C292B09A3ABFF47737C1C159A1D5704331357B8D60AE6FFD23E725D8AD9812C7791D7A5096DBBEA4946B524B5611A289E481FF719EFE0164FA2C4432CDE5EFF5466758A83BD48302053ED957A8F94DA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "6AB7C888ECC323AD2A500B357A83994BB064DD31BFB95FFFD1FBEA59E544B2574F9DB651753215A0676363028D61B75014B8F8B7FC05AD6E6C52E25F0BC8FBFFFCAF70CCAEDF5F263DB1BB255C5F4177BF543C2D8430E255104771B3848DE9686E6292050B153FFFCE49DCA799A930F5E74B1D2D94B0385C88BA58BF5765712C0B5C8EDE0AC42E1250C87111F05ABFFFE9B2C16058102C6AFB1CE2AA37857966259EE97661B2AA4D204C1BAF13FF61C7C0D0064D42B5EFFF19A02728ED5E5A3D9B146B267BE7C0B5BF0EF55D67051193C4B8755FEA8F4849971791F972F0FFFFD3813CEE34BDE3C6AA43BE6F989F35E2410A95F54927ABA4A07257FA6802741F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "0A464B7BA3E1FFFFA135D2179F87345EE22B7562F7A97ABCE0E6EADA7CE4C61FFC463F215B1CEA73EA1D3D0FE79DFFFFC4ACA539D5CFC78DFD250BBB71BD324BC0762F804CD922A1B241175A86DB3B1C3059538BBC2EFFFF9A1DC702B223BABBC2E6844E1730825F08B0848DDB1CA214C0D6AA23AA87A1C172CF23E46A61FFFF98C76354FAF15B30938F0F53F9E380BB35C6AF19879D16F5B02484BC29CCDA5C989966E12CB3FFFF258C1E4CC4FD1181540A033CDF108A43AC62396496284AA58320FBC54B41FE3DC6671D0E69DFFFFF1B14D60445B8102CE931638FF860D25260BD67FAA6A1A1C5F6EA5AFBC5D01342C3779D055FC1FFFFF87E4D943FED1731";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h353500F035350FFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = "52037D7DD73DD2C5D98C08629B8EE37A6E69588B927E758D98DC8B7294AF42FC465104ABCF3884125A77D950B4569EA9269EDD6DBCE52D53C9BC4795B8E62980CC47D5596B584E5A8BA3780CBB7027A7B7DBE8320B5D60A1416CC2F3A62841E3B9CEFA3E6557B7E8EBCB2B7F0A6B02F93A9EE2B31768802EB07671A371C1E69CC91CDCC517C73EE957DA158A3DB5E8F140511EADF5C79B9E4802781A518BD21343DA0CF2051C7848AA4F068FDAA51A14AF54F17BFAEC752E16028A7A98DDBC9ACA6CED2F46D3B5ACA3E43F20705A322A8BED9F278EC7D2805E54F947EFCB7F1CC9651AF230A26A2916A2A6EB85197E69C2CAD09A8A65EF6DF69C7B79A73B2F41";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = "18BFB2F39B8A1E91C46A61D6E7C724C09687292CC8095218CC7782A9065D18F24F023683956B3EB6F0199E393A436F6E968D65BAE9A6CDEFF6A986FC41C78334D9BC7D8C046F67EFCBA8ACCBB922D60DCED0DA208DA676499EAC3DBC9B1AA1030C90C02B6B42E35D6B3CA8408C5DC0142BA03124E9AE4FB72CEC7BF1B634D723B89A70C54BB6361605C3F05412E86AFE7A3797A68D152C4BE5E34D7424F4DF8ED688F3E92D6A28418059BAD2082E79107C2A6459B5C27E3D5C19642973B57A3E3310C8F309099283C10D56868535E8148FB00F5D1BF7E8856FD5F9ED159353805130E2ACD19843AE3EFF7A0A9C4C0968A3EA7D18D85244D58F9D61FC06ACB2F5";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "28E8BC4E61427457BD41124EAA22DAB9CA8E1379B68E1B8A5EDB567755FF2F3C8ACA293B6F97A7BDC70C08A7384977438855611377CC63EA9C4D8AD36766A7DBC952155D646A0DA52EFAC234D3D1BB35E16DC521FF2CFBBBE9A5DDD5A805507FD1A3D8C01AD97B09FE8E833998B9723A206D9CB48C03C4F6153FDC0DEE177F184C07994C9A2A179E1B5C63B4EAE3FCB6E35CEB6E01897D1398D78878F149D8EE8F170BCC976319D296E213A80322DF8DFC1828EDE0CA2C81015078B202B71610228576117A5A690921655EF272B7A32F0640D7CE4F0635C8DE3CD2F715165E6E50DEAD953BCE87F01FED148578197397CD452BC774259BA4B413E8B73D0D4409";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "360FF2C3CE1BA24B1AD84304B3C200A79A43641EFADC96010906EA10D7C037C04F3FE026E712D7B5BC7C333014FF59DC38518A47F8260770D3401D18531802E10948F09E3CC03412D4B2A9968356BB8DEC68FC56FD0BC00585BF9BC9438E2B0ABF2FFF2352B83153A3335F648F3963CE33933B879638DFA3788370CF7792B52510E45AAF917DE19CCFD78D535D116C183A60F767C0E72B78D43001110B41B06B4D7F6D958B7D2F73AEF6C88E240DAB02E0B4B6C669B53A7F992E116F7ECE1E4A49DB5DBBD4F514B4483F59B18D9A57918E4B55DDC37C5047E6A7DB3226395CAB8DFD794A371D9A303034E4A8BC59D028163B83A9F0C5974F5ACD26B4447839EE";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "AE67336B0DD0067E35EDE24C7B8E96DAEBC2693A3799093BC1F592094965E63F3344F0A233943E4E200E86B1B25E60E2CB07ADFA214EAC569700EA020D100315F75B96504FDB2729846216E40B6C37840FB701325F2823A3E978BF9B4381E153C7EE7CE9BB44B6BCDD3AFD9F5A76DD4EF8354AC8A8FB851FCF74399FE851D99FFD3C5245188843A99BED607E0AB1B023879080EA45D6DB9283FFBE2F4CE55F2A546C77AC193B922083EEE0DAA3F1B510233C6EC5E7DA38550ED49482104FD3651B361DDE1E4C0483E734F680117EE652C029B28738FC90A724BF7605A207E24CC4CCA1CFB1E47D51999EA2590DE8541A0990B812ACC368557C32796D5EE8FC09";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "5CE7E0A4753DFA1DF0EA69F6A207CDA3705250216E45FBA937F3B7F7D04BC2FCC94330193253538F289FF23B546B821865D3716BD842DC4B31A5655354A713E5B81B9B8F8C1F11EA570BC99E861F009542FDEBC72DAB3396CAC2D0341AD60610EF57C64EF6648E0F0FEB2358A2B4288F21F8CFC7133F157DB3597E58762EFEAE245E654658F062EA2A4D3814A4FBE97E5B80F8D17867A03ECBF2581CD6E96D47365EB2DC861D5C39A5BA19A1CEF7D92E9C2B0C176CFC9FCD0279AA6BC1603B4718E669BB9FB83C5F3F20AB02F3EA8EC59B31107C7221B0478E15899852C7C7AE5222EA649BD71016CCB922B9E597BE7E74C0C4387F1DBF16A9F49B8BF0F0B3DA";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "CC0826A9B8342EF7140990FB60ED97D44F87053CF5745B3125C4ACD01F99CC802AE0C4429310086AA854BB60509EC8D2999E95A0C2D9D664B216995EAE9451BA621FBED2B0A8104596E7B56CEE6B77B0B15C1365E2F38E590F6DACB5046C64D8B6E65597DFB82B866EFDB37A8B1BCAFA2539A8A7A22012A90FC554DC68935C4F4491A443EC441403F06982EF2779D23B3B6A73E2D85148876F21DDFA775D6B67DDE991846AB29A17A4A02B14E4E1892656D621B324B86658513A1D38A7AAF97A8CF68404A6AA8F85F241F42332EE64388F0AE6F8C04EEB0571307AE1F3A5D13C78C35B5EFACFF7693DA09BE7EE0E6F6C70810B0067B5330DF9AA00908F060117";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "B672F6639982C978AF03D27ADAC0CEB49DD41746B5383B09A6B1D021FE63FAEAA49F17D5D0696E1DE5C5053592B48DE0F73B5BD828B2FE2C1889A739ED1D0A02CDB5DD98ED3F306796A391C4435F6766221303C830BC69DB39AFFD05A419B845CDFB629B0B1EA17580EE98DF461272F73002FBBE2150842662A2199136628BF0C8DD4B7F04A56CE55F9350F0E90EBE90FD212EA6C034EF974C8D5AAFE2BA8076327C0A464540A92976438339F9B1150E26A8E1C20818E58D22C3502E9BDF64A88125195DE500E0657F619FCF36CB881B0687AE22AD5F89333C059B44E7EE15ED017C7D692C2DFF8431794BADCAC38CC296AECA2CEC037A1FBC35B66047678BA1";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "74118B75501BAA1425ED06ABF4A57F5151703B2B7C1CEAA83E00D073ED2D8D4E3836FCE397AE17A425EFEF19645F04E257E45D0DB60FD294E4C68BC6E55A828E0587DB63F869C43C136DE558BB2A953FE41A8D9348A166A3690F677011888B2FF4D2D23A268961FD7EB5D3456FD93EDD70912334031BC093698448CDFE8F51F9DF3C7E05F43D09E5CDE7BF32F6FF0D94CAB2EDD68327BF718EE82AEE2DF8C2B0454E0ADBB0066F5776A451FA43438DBD5AAC120C30AEEC7B50FFEE81EEEE44C9A05B98AC5CB75049E0CB25A2C2AE4904D588C27C4672B10FECEE68B3BBD47902B661212449862B4A8BD81FA6724B06262AD0735E150B9846029668C3405F6976";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "8B2F4133C18811D268B6F241C38002532B5A38865BD83DE1881688300F411C0636837BA025C1B5DEF958519C799BE40BB155493B3E31A53A010EF3B0AA05C356907723C42692A783C92F3C29E2942F37FCCC53CAAEDB50F4DDCF540D6DFB4709BBF2BD2DBB1765E01F6EA8612FB8F3AEBD7190438AA0F35DC54C7637CB6540AF70FB570455CD3A4C84DFFDD3C0777CAE528B7654B2232F512DD60658457EE5A77DEB8B0AA76108562A19BAB3EE4BE4CD22627EB579B6AA707C54C021ED455C1775BC55D63AB7923C2E61626A2E3DBEDAB1BA3241269C91D68D6375BF309DEA2AB1E1F3AF817F02F0C577DAD113D075E156EFE6B3613FDA0B411F4B559ED1A45F";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "6D20C9D7FE0FEC475A9575EB4BB0A34DA921041C71E460E8B5AE2808C5429508CDA15DEE504B271605695DDA648FE7AF5DAAD1E3F09B92BBE650C33CC447467FBD1BAE8663ACF6287687BFDDD86710DB0CCF2A121A084C1AF9A04D2A57980F027AC1A2FCD4740EBA9915D1084EDDB5E73E012D30CAD6E3A22BB761CD75028C15320FF099FDD912621FDF638AB94A152F1137BC6FFD25F0A0125A2E4879254578AFE44575E3B472C79D913624A672D5D968D94E5C4AF0DE96787F9A133052073035E0425C4C90963F3EB9CB62D53CC75A440EA43B7672C3DFE64EAF5DF01E8B3A87EFFDF7E0165668D7D5CAE29951CFC307B7E6875E0FA7F87586390646372F2E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "6D524AE4B8250D308EB194D5C2603687B05231A1B21AA399CA26C1D635909E036E418719B3156076F8A994A0612A3382B044B7FFF3E8BD16EB31EBB59D1C62E68D52C1559890B912780AEA79167CBD690FF68B5A56B47D0D8DBF2A416BBA26B5F19032C452B7D3D67B688CC4C4DE66582676D1E197B02E9E67C7D42EFF8C8C5324B3A691A024A67CD468ECA30EA9B261B92495CC2B7F8C5287D9EE5DF805F7A11F67E8F977FD34CBC27133980AF1BC66033CFE0BAF6C4761B91A08DDEB451403198783577C4898BC5204AE995569FCB16939A6539116C39DF5F1CDC1094D0FF35D523381484F5B9BA70AA31F51125D042F3EBDF61B534AC4F9EA09EA01A18D50";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h111103CFDDDD03CF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h303A00AA353F55FF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~1_combout ),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "493D29584FCB291F300AA5E935A7E074DCF65F592229FC8769B4C5732D0D6929AC24200A2966F118D861C1695546C4642E6EEF1DE5A8DECB258034C258FFB2438791423D8B5E2FB207478F46CCF11B917FB9CE0976B30E257D55B51BA1271C6AA33C31EB483D6A8F2B7DE82A11E2A68F6EFD9930032FDD0158C12DE0207F3B42A6116D1F87D570A069964BA46DA540AD50EC7C3BA7536E8DBC09E58485C38C9CD78AC9C91EEA6C9D41DB7C7763E5BA3FA679E27BA98D7089B19B51C75CBD0EEE9CAEA5FD1508069D3A83F92A0744884C29C242A2F5F4FA0A2D14E5E4CF55686B11C915F9D9BE985F0A050C4A95F1423DD6AAC165951F3B63E8C9D111695F67EE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "35C81C825DAB7C7D1482984A5859ADE6E6F22F39B8ADADDE4D2A318BD831C19754D444BE37B03CB7FB253B971472DE3483329B9B6992259EBE74066625303753DEFF1FA661BC74EC4599A3CB752A44244106976684B19D48BED4E7D3B5EFC23268A66CF6766B5BBBA6254EF200ED50502605E1D3594277BA23D542BF5027C858977C43A38C5368B8DB453F3DA351F0571B666365207357FA6FFAC5F69E63407FDD9A1BE30FC7ABF9D555BF843FCBD86D375CE4EFB4B8BBB6F1E3986B7EDB9728A8D35F873A3E42012FBAFE08733EE44EFB149FD0A303F673DC033CF3D61FAD93F693AE1BB626A893C9A9D3CB9533C3723BCFE7E6E283AE09F4BA634E0B5AA42A";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "D783CEF5666AC3EA2376A619EBE2BA721D1D8D199EC842B3C63026314F27208243FD950DEC8D72F075F8A92D4F22165ACAF6BFF1262B040FC52F71E853A8825D3F1556BEFED30D3832D1343A78BF894D685A1EB59C30AFDA5CA544ED36F7010E227313EC76DB204C0137ACB20C7D43E988AD3F91CB678E289E308E3BF914894A594328E7AB1AFFBF8DD3EC0B4931C21A04BB011BC4A58933B40BB5F3901E36407F7F828C6235942DC3D7EFB85671E695AA26835BF4577EBDAC9DEA62536EAEFF3481464DC66B5957B773D24AF49FA461EAACB09CB60D7B9F96252616F2778C2EA0AAE07D7B2DBCF673B276C4A1B062FCD81D8FD0D980D3B8B64FB077F8D606F4";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "271C4DF514456E5481AC38124FD325E05834F35E9366E2D8A9F83C303C9815CBB56E517AEFA1FAE7EA3D424CA8E2F3A6FE4BFCC5329BCBB44811E66F849F8766551B8CC583A1879CBD1A2EDC7B4739F30E7B3DF072F68BC614DB95BF9347E212A4F605B575D0B41E705632DB960CDFF038586CAC2A23AB586BF0BB890DC47D46A7AE4742E06C4D2A3150B9B3AEDFBB4A761D1239F45985A8757FC370985207193EAB8EBFED99FD73D6D469DA8B1A4F283D2DE3D638168A7D5C4ADAD3D445D969ED4F40609C93FAF0F270F650F4EC4EE67D85585FAA5F8914510D3965E63A739B8E0A39F8C434C6022AD8E4826236F336070A314D47FF5E5A66F130B429907747";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "3BB514DBD766445F385E8F73C6E5ADD95B5933E4D246ADFFC0F7A409EFA58000FED514313C8E8BA1D1FC1BDFC38CD2A88CBC7FBB8855FEB69B39BA21706AA0CABC30F6227E358000BC98BD386C3FB0011622806D31EB2A3D3C86F2137FD42473C826C95D096E5D333473032AF01D0000FA20F8BC205F981120E622C4252704E3477E2962CFA8FBEF7FE7FF4B3A5043307966F467312D0000FEC9CE914F5814DA7314C0F446DEB80B19929CAEF0FF57F21CF76DE81DB1A710584E82C3255400000029A75B8BEE8B47797A18A74C78348257B6A09288139383E8AECBCDE5A00553001299E3D89A0000FFDC6734C11BFD42DE48C24C0D934C6BAFE20E7CCC77B921";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "C18477D8D8681AC3E611DBF756F20000A2712FDC7F4C386855DACE158C96D003620E0B30A34E0F9BAE0728FCCC10B3A5B5A2F37F8E8600001AD220B35A385B5D91506C45C72F4AB9EA3839C76F782618B220E18CE56A4C0D3AF7F7DF387E0000589A5335890213C08085D9BE72E4738BEE263911EB3B4DFACD5CEBC837C207747BFAC0A5D54E0000211B3CD883DC0767D603ED35F8487D63D2F16C595B9006BCF4C190ED2A3C4C4D1BC4E13912C6000053329A42BE31BB7F53B6F1F036D3A6F1A34B33825973799D30B1AACB736319F9FCD25AEB86E4000024FC7424B15FCA7EF4615DE05011EC2B7B013206C444912AE217CF8BD9CE2AE6B3205F0E621C0000";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "4567CE824C324C0188469A136F7F34325B9984C72951ABF503E78AE4F0C2540A36429B8A5BE40000FA020E0EF6329BBE32EB73DD276F4FA64943D28B7BF3116E09B2198E7B9AB47F58331A13DB6E0000A247B85740D65DA7354DEB93BD91DEEF93E5A40A41F946A55A5C8156D7A77BDFABC19B27421600009E8658146BAE12BCDFF3D63EA9A6AD394CAC3556DEE21593744DA93CCEDA93630B9CCB2CC486000039BE44AA1783427B1D99B71006B59BD2B12D55F4CE2903BD0F5571B803C68780F3FD63E6B96C0000506781E4A0A1EE970FB2F959CD9DA6ED32833410C111B1175A8BA008AAC23EA8F23D06F20F1400000FC57E35CE5CB466BE2C171BC74784BB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "7E2CEB5997468AA8AC1C5E1DB64B33CB9744EB1CD62800005485FF0895D02A27C6ED21F47C18785BABFF9F2CD20EADF374693AF9FC0F424DFAC9CA9732580000735D4A2DC49F44B9213093891E058487C8F9976CB3BCCAACCD161E1831826E35687FEBDBC1580000E098BD93892A4C89D2E5FA06EE9D152F7398DFA1D1AC7F9B31A54C9400283ACA5793232DA878000009988176696AC12B210C63D330252EF9A77BF63A6D59BA44FFEBBDA9DA7DD07B6D94B59FBBE0000067FFBF06C238FD33E6B6240F1EED812572198292906EEFDBFFE155DB2A074F4F16445272A1AC0000C4A3B21DADAB1BDCB7C80F8F9FB331E1179B9CE01A85C2962F5FF93C39BC902E";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "A94477DCC009266B921D880E5BE5721E1EFE9E62F19862C7CECDA5772526616EBA749FBFAC70FFF997E824C29A3A531F230FEB0C87CB281E6E33A6034A3780DF881FF5B566CBD93025D0D887076B88E0A042BDFD317EEED7A1C7618F1DA7EBF4D78548283A1785704A996D89770F755988C5719741747E1D56C395CFF1D7318F35953664BF3740FB39E965CCAD1911284C8B03EBC4C6FB5F4D09A7A3031D0D799CD59BE825AFA2EE47CAFE063BEC1AE3D9D712F51E71D192E838C9A878D0C34C7F1BCCF0AB80A9728F28C73E69EF5FA8F7A59805889550A72ABB03B0547B0EC67E73FCCC84E1CC71F6EA1678CE75F7883210329021ACCA89411B62B13099B9A0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "88D7060CFE25C94885AF58756848F9B2B5146BCC43C5BAF07715BD921F22CC8D4FC62BA52CCC6120E70E4D90EA3420926D543B9810456D442A34E8D2B0A097A86A250B9074C8688CC760C71DD442E580B186F4AF1F67E3A8D549D2DA4212176F6FF332A6C79F4C4201CECED3B6AB03FBA1EF88C96A3D460060C24B34C971C01E383F7297BDA472E270CD08662B347817168CC9E29C54276990FB986713EF3E00D3E60647AC4E3FE4FC1E3140B0803BE29A2B23F109C251CCD1F15D7D8F7012B379B0C1C938CAEE00D9F406189ADF311BC67D63B259F415B8988F43DB92893F2B9214F479582996A450B9D1B57315FF00243F2543F85976AD5880B4026995619E";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "DDAB9C44E6247E3AC666E5DFE6F56916E48C0FCBFD886C00F7D9756F7F2C6F0DC57C3D8E757FE9028E9C7B8AFAF4A9E1423113305B3F0DC76BCBF7D49C4DBC005B3402F5692FB4AC2F0C4B32911C9B1AF8B4905EE60A34D4D5D3C16B2234009F2AB6B44CFA93980019F747C16513C85C75404C54337CC5CA0724AF983435C119011492E7E5B4AFD54EE93093D965B800790A085769A8D8BCC387CB36A2C225214C3FC8869C95DB95CC07840BF35EA0C0FC504561B6BC78002BB52695F46FCC050885F0326147CADEDB92167CE27FDD597D3DC0FB63104E955F3333EA2B53600027F5195FA19140CED4DF765B22CFC5FE2C8C7A7917AA2089648D3ABA60E553BD";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "3C412EEB88EA600096B257D2C1CB2B050AE94DD228A43A42B827032FE50747643AFB04EA22E5DD8E1F25A60B7430E000B6671501FBD679D8B9F0A3598C7688DEE5D71F69D3E433B301573C2C458B41B817D601A15D84C0006F8745119BD0B9F3961BB0992009D36747408F122B8648E0A4FA5CA7789EB9233A3B398619F58000530EBC6490699BF5AF9EDFE90074D820D0C568991048044D7E53F1A2E680EDA11E848F7C1E2F80003A6D1468DB59BD8E1FFC46AFE6DD90C59413F218FB09BE193E5BE1F8AD56E8BDB286192280538000A5DFEAB42234A2C6F12D5163CB40DF7518988A487CA59CB86D70172F858A383E237D6043985B8000EF147ACDB62CC629";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "A974B8AC18F38F63EC12E060D2408563C00A569CE5970A65E725868120B27159008E0C2EA38DE91F538D4C76FC5D6DDEE1CCB2FDFFB83803A7CF763B04FE69DF3B81DEA83D9CEB32CE173DF8C37820F87B4D3B8DAEEBE632C3C130F00BF90F039839F8AFA48C293C2A014B95B05A7056D8492851120EEAB942A8E155F841C0172B10D9D3A76F721791DFA7B6C2F30F867281EA40A035E30B48C31AE75C14641B35CC5D41DCE3310B162F9C4FA4B6C8D56A0DA25F06475A650AB0A6F3A62B336E9000C4619C69B890D39444AD8AD49581A59E762698337B697EF2EC6F58D1D3B32B7605C51943C6D89B14A1409A24D5C5730E326FB410F4A1FCBCFFA9B48626FB";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "A7957F75C3512D01219C189E168B76AFD129B83F32A87E12A2A000272DF5BD5C55F8A10AFD98E04C82E7BCE16DB6F79BE239335A237D66CF281B5F2DE1917FF6FF3145EF091E8E10B22414F2EE211D7F2FF5BD6B10892624EDF0A9E7C8A9F3BDD5E0C278415B0C42818328C42870EC566B0606ED4F678A279AA6C667DBF16A4458F51A23724C42DD57A15D7934F49FAE9C3DBC06604FD32925A533E0784F68853F51E7C41CD7A71667E76557CF76A26B5B9FF232F27A6172CB4388D0DD502F62D5D8B991DAAC4E9C0BAB050DF9112F062AA679A85FB5CCFB7C490C7F58B86A0403DA0FD7D8FA1E4675CAC7C3B30C147AE4A521E26955A5ED5B7D19643201BB8C";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "D3F1573217A86926C1360CF8C2EF48A051B44B57CEBBD0D389A77B06749D1B998F2870C19F82515027B41EE3EF682768D9572378FB9ECEC1D3524AB5EFCCF2B41EE632156E7DB93FDD5AC92B4DFE1AF1D11999177D087A6827DCA19455E16DC0050608A630C4EC2D09D4AB9A5FFBB928F015FC943CEDFD3387E4A230DCAB944C1AC4EB548B6240809704050CB20E66E50E143EBA64334DE3571918523AA1266B03D4F8945C3B2B0D967E951589658701830733EE4CEC5FE22ADDDC265F60666D1D763DFC3184208A13B111F0B681300180FB5F879FCC5FC0284470C505211C73DE576DAFC3495FECE779D9714AEA9BABCC771D2C967791309CC01645DF357FC0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "042DE374D5A19736ACB4A422C8046BDC102D850C4538AEEE6625E8BE4E92F538B36B4616257E1FC0247D0EBF2908F938CECAF8B053E8BE18AB6CCA13211CA49DDFE0C32DBC8640ECEB7384A4D8A35FE035E1E06217A2CF0F1C5A16848F1630E63D4B0057EB96F8D25EDF4839B34A6552326EA0F19E36BFF06846F8329B47FB9A4FFF9A4F2423E743B4FE44B8DFD2ADB1EF2607F24883C826F3A65FF4014FBFF8096E98DBFEFFFD929630D3C9BE7B349431CB2F16AEBC1906541D4AA936CFCBB87CCCBC8DC4298FFC0767A7DAF1F9FBEBA0C0571ECD9F527690F0FB56275AC88449AF5DB84AB6AD27BD602E8C85FCEFFF32B19C134FC1FE3D8E8FCC0102D177FC";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w [3]),
	.ena1(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\pixel_gen|address[12]~18_combout ,\pixel_gen|address[11]~17_combout ,\pixel_gen|address[10]~16_combout ,\pixel_gen|address[9]~15_combout ,\pixel_gen|address[8]~14_combout ,\pixel_gen|address[7]~13_combout ,\pixel_gen|address[6]~12_combout ,
\pixel_gen|address[5]~11_combout ,\pixel_gen|address[4]~9_combout ,\pixel_gen|address[3]~7_combout ,\pixel_gen|address[2]~5_combout ,\pixel_gen|address[1]~3_combout ,\pixel_gen|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../source/image.mif";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "vga_pixel_gen_rom:pixel_gen|image:get_image|altsyncram:altsyncram_component|altsyncram_f2j1:auto_generated|altsyncram_dlk2:altsyncram1|ALTSYNCRAM";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 57600;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 24;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "09DA485AED540000EFDBA4B7B2DA3808E6E21B699921011FF7BB4B6A8444B83DF1F2A5206A4AD592000B69CDF9980000E4EE17E9CDAA37D5A6E070AD418275E79FC66DD249D0F99B394EE8C766A735F5AC97DB87FCEC000012DB8928810D4BD3D7DD64A15B92E5CD7BDDD0A95F6AD2176A04ADA211BB14D8AC9B211A968400004B9D995A838622B2427A2214F17F6039C569032EF0134979E7F0E1418CD4855789FAF3A0A07200005CAF5928808C0C0773F1F7BCCEE84BEDB350657C666234E9D9090493632E849AA537994E1E7E0000B7125905B55822ADC0E7D6BA7765E62DB02C05E56AE29164DDD7D235EB3F538A8C6581E02BF206000548C3EE8DF0CEBE";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "B9685D6DE8E80AF01006F7BB12348D2A5236B7F44BE9FFD9A970A4FB672C0600312B15523D96C4C644872F381A2A5EEACB891DAB5493F375459B99A135F2C2DA605ECE652787860093374496F28C36F0A8D6A2459EB12179C35F010F3F5BFEC92035640388C33D6CFF52F613F825E6006422A2A2F0567073593B7502EDBFB79F30B82EFFAB74FA96DA2D2A16A7C0D03BEC6C9A9CC240B400D70258E52EB7F3CE7210D67D9F11CFC8C58F0D02989649B25CD4EF98D5E5A56D49451BAB9F3DB80001626C39E5A65F88613D263B3A62ADC084E1110362039E4784C4F4A008B13FE006E6F52D279E7E0038B40BAA934EC74EBE45AFC48476FD3DFEF09DAF9D8DD923";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "CA6DCEF1C8E3313273A91B7F5BD90F004DBFB1AC6B738532F729F37389DEDE099FA5E11D7B4388B66FB01C688D74DEC10E7B1365E1D04BC0132242357716CCE0E1D2A32303BC0F1D8C17990FA8B19B99DA0935EC06BB4B1B657973C7D904CFC096E433E105931EC6641CCA38E926C9EEC5D48D1F41B6F2355F9297DFB9C8621CD80480AE852B7F30F2A51AE606835AD7B13F9944B2A79FD963760D4535C2DC253FF8A85932F76A7E235C4A4607573730B4359B0701E7F0547B12EC4FEEF683277D3EBED96F053765A97A9AC399AEC3D40700B09B18A4A370CA964513619504E5F12D3ACC97C9C320BCBBCA25C5A7306F7F43D2B923760AF53BB542ECD2B8DC38";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "3AED21E5CE20DF8EAFA124EDE0B2FE0691939214A5F34A1D2DC74AF56AD34BCD7EC9FD072B0E808CE248327D1625C8F8EA8E9084D40937AF564777616CEEFA6B2069A272BE07787E19F5A50DA1D39EAEE0F8919F5F158314247AF571FA581BC3DC506ABC8D8845531EF2DC51A0FA1CDDD0A7A005191CBC3EB98D349EE5949388C17E13026703C43BE16F50683BB78B78D9D9CB7AC19EAC0ABDCA0978A367A407432DE10D1CB4FCEDEEDA78D25E13C7BD09339B6462E2A146C6874BDFB0EB72592FA100DB3932980306AA4712CFAAF369561B4F88D5AA2248D2C23992A802A66E43838295777383BE8CB5982AA2CFCC8312499905A124322072E0D151F2C98EA0";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h0F5500330F55FF33;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h010B11BBF1FB11BB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N50
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hF0E0F0E0F0E00000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h0303030353035303;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N5
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N53
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h00FC54A800FC5400;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N52
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h5A4A5A4A5A4A0000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h01EE01EE01EE0000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N34
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N4
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hF000F000000F000F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h00000000000F000F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h00000000AA55AA55;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h5550333000003330;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h111111111BBB1BBB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0000C80000FAC8FA;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N55
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0000C0800F0ACF8A;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N59
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h5050505000000A0A;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h000E000EEE0EEE0E;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N16
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13B30F0F13130F0F;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0C0C0C0CC0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h000F000F444F444F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h3300330036003600;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h1030303030303060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hC0C040C0C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h5600560056005600;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00A200A200A200A2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h00000000AA55AA55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hC055000000550000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h1515151515FF15FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h330F330F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h000F0000110F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000F0000000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hCCCFDDDFCFCFDFDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N9
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3] = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .lut_mask = 64'h0000000003030000;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout  = ( \pixel_gen|Add0~5_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~5_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( 
// \pixel_gen|Add0~5_sumout  & ( !\pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~5_sumout  & ( !\pixel_gen|Equal0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Equal0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\pixel_gen|Equal0~0_combout ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Add0~5_sumout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N19
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N21
cyclonev_lcell_comb \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 (
// Equation(s):
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  = ( \pixel_gen|Add0~1_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~1_sumout  & ( \pixel_gen|Equal0~1_combout  ) ) # ( 
// \pixel_gen|Add0~1_sumout  & ( !\pixel_gen|Equal0~1_combout  ) ) # ( !\pixel_gen|Add0~1_sumout  & ( !\pixel_gen|Equal0~1_combout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Equal0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\clock_gen|Equal1~0_combout ),
	.datad(!\pixel_gen|Equal0~0_combout ),
	.datae(!\pixel_gen|Add0~1_sumout ),
	.dataf(!\pixel_gen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .extended_lut = "off";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N22
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \pixel_gen|vga_r[0]~3 (
// Equation(s):
// \pixel_gen|vga_r[0]~3_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[0]~3 .extended_lut = "off";
defparam \pixel_gen|vga_r[0]~3 .lut_mask = 64'h05053535C5C5F5F5;
defparam \pixel_gen|vga_r[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \pixel_gen|vga_r[1]~1 (
// Equation(s):
// \pixel_gen|vga_r[1]~1_combout  = ( \pixel_gen|LessThan1~0_combout  & ( !\reset|reset~q  & ( (\clock_gen|Equal1~0_combout  & \pixel_gen|xpos[8]~0_combout ) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\pixel_gen|xpos[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pixel_gen|LessThan1~0_combout ),
	.dataf(!\reset|reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~1 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~1 .lut_mask = 64'h0000111100000000;
defparam \pixel_gen|vga_r[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \pixel_gen|vga_r[1]~0 (
// Equation(s):
// \pixel_gen|vga_r[1]~0_combout  = ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~0 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~0 .lut_mask = 64'h5555555500000000;
defparam \pixel_gen|vga_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \pixel_gen|address[15]~19 (
// Equation(s):
// \pixel_gen|address[15]~19_combout  = ( \pixel_gen|Equal0~1_combout  & ( \pixel_gen|Add0~9_sumout  ) ) # ( !\pixel_gen|Equal0~1_combout  & ( \pixel_gen|Add0~9_sumout  ) ) # ( \pixel_gen|Equal0~1_combout  & ( !\pixel_gen|Add0~9_sumout  ) ) # ( 
// !\pixel_gen|Equal0~1_combout  & ( !\pixel_gen|Add0~9_sumout  & ( (((!\clock_gen|Equal1~0_combout ) # (\pixel_gen|Equal0~0_combout )) # (\reset|reset~q )) # (\clock_gen|h_count [11]) ) ) )

	.dataa(!\clock_gen|h_count [11]),
	.datab(!\reset|reset~q ),
	.datac(!\pixel_gen|Equal0~0_combout ),
	.datad(!\clock_gen|Equal1~0_combout ),
	.datae(!\pixel_gen|Equal0~1_combout ),
	.dataf(!\pixel_gen|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|address[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|address[15]~19 .extended_lut = "off";
defparam \pixel_gen|address[15]~19 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \pixel_gen|address[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N13
dffeas \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\clock_gen|pll_gen|pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pixel_gen|address[15]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \pixel_gen|vga_r[0]~2 (
// Equation(s):
// \pixel_gen|vga_r[0]~2_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[0]~2 .extended_lut = "off";
defparam \pixel_gen|vga_r[0]~2 .lut_mask = 64'h0047CC473347FF47;
defparam \pixel_gen|vga_r[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \pixel_gen|vga_r[0]~4 (
// Equation(s):
// \pixel_gen|vga_r[0]~4_combout  = ( \pixel_gen|vga_r[0]~2_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[1]~0_combout )) # (\pixel_gen|vga_r[0]~3_combout ))) ) ) ) # ( !\pixel_gen|vga_r[0]~2_combout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\pixel_gen|vga_r[1]~0_combout ) # (\pixel_gen|vga_r[0]~3_combout )))) ) ) ) # ( \pixel_gen|vga_r[0]~2_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((\pixel_gen|vga_r[0]~3_combout  & !\pixel_gen|vga_r[1]~0_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_r[0]~2_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\pixel_gen|vga_r[0]~3_combout  & (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|vga_r[1]~0_combout  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) )

	.dataa(!\pixel_gen|vga_r[0]~3_combout ),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\pixel_gen|vga_r[0]~2_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[0]~4 .extended_lut = "off";
defparam \pixel_gen|vga_r[0]~4 .lut_mask = 64'h1000103313001333;
defparam \pixel_gen|vga_r[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \pixel_gen|vga_r[1]~6 (
// Equation(s):
// \pixel_gen|vga_r[1]~6_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~6 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~6 .lut_mask = 64'h404070704F4F7F7F;
defparam \pixel_gen|vga_r[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \pixel_gen|vga_r[1]~5 (
// Equation(s):
// \pixel_gen|vga_r[1]~5_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~5 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~5 .lut_mask = 64'h00473347CC47FF47;
defparam \pixel_gen|vga_r[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N9
cyclonev_lcell_comb \pixel_gen|vga_r[1]~7 (
// Equation(s):
// \pixel_gen|vga_r[1]~7_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[1]~5_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[1]~5_combout ) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~6_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ),
	.datab(!\pixel_gen|vga_r[1]~6_combout ),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|vga_r[1]~5_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[1]~7 .extended_lut = "off";
defparam \pixel_gen|vga_r[1]~7 .lut_mask = 64'h03030505000F000F;
defparam \pixel_gen|vga_r[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \pixel_gen|vga_r[2]~9 (
// Equation(s):
// \pixel_gen|vga_r[2]~9_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[2]~9 .extended_lut = "off";
defparam \pixel_gen|vga_r[2]~9 .lut_mask = 64'h03035555F3F35555;
defparam \pixel_gen|vga_r[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \pixel_gen|vga_r[2]~8 (
// Equation(s):
// \pixel_gen|vga_r[2]~8_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ))))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ))))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[2]~8 .extended_lut = "off";
defparam \pixel_gen|vga_r[2]~8 .lut_mask = 64'h50305F30503F5F3F;
defparam \pixel_gen|vga_r[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \pixel_gen|vga_r[2]~10 (
// Equation(s):
// \pixel_gen|vga_r[2]~10_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ))) ) ) ) # ( !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[2]~9_combout ))) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( !\pixel_gen|vga_r[1]~0_combout  & ( 
// !\pixel_gen|vga_r[2]~8_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_r[2]~9_combout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|vga_r[2]~9_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|vga_r[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[2]~10 .extended_lut = "off";
defparam \pixel_gen|vga_r[2]~10 .lut_mask = 64'h1100050011550555;
defparam \pixel_gen|vga_r[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \pixel_gen|vga_r[3]~11 (
// Equation(s):
// \pixel_gen|vga_r[3]~11_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[3]~11 .extended_lut = "off";
defparam \pixel_gen|vga_r[3]~11 .lut_mask = 64'h333355550F0F00FF;
defparam \pixel_gen|vga_r[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \pixel_gen|vga_r[3]~12 (
// Equation(s):
// \pixel_gen|vga_r[3]~12_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[3]~12 .extended_lut = "off";
defparam \pixel_gen|vga_r[3]~12 .lut_mask = 64'h111111BBBB11BBBB;
defparam \pixel_gen|vga_r[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \pixel_gen|vga_r[3]~13 (
// Equation(s):
// \pixel_gen|vga_r[3]~13_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[3]~11_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[3]~11_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[3]~12_combout ) ) ) )

	.dataa(!\pixel_gen|vga_r[3]~11_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|vga_r[3]~12_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[3]~13 .extended_lut = "off";
defparam \pixel_gen|vga_r[3]~13 .lut_mask = 64'h000F030305050505;
defparam \pixel_gen|vga_r[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \pixel_gen|vga_r[4]~14 (
// Equation(s):
// \pixel_gen|vga_r[4]~14_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[4]~14 .extended_lut = "off";
defparam \pixel_gen|vga_r[4]~14 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \pixel_gen|vga_r[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N39
cyclonev_lcell_comb \pixel_gen|vga_r[4]~15 (
// Equation(s):
// \pixel_gen|vga_r[4]~15_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[4]~15 .extended_lut = "off";
defparam \pixel_gen|vga_r[4]~15 .lut_mask = 64'h202075752A2A7F7F;
defparam \pixel_gen|vga_r[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \pixel_gen|vga_r[4]~16 (
// Equation(s):
// \pixel_gen|vga_r[4]~16_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[4]~14_combout ))))) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[4]~14_combout ))) ) ) ) # ( 
// \pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[4]~14_combout ))))) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_r[4]~15_combout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[4]~14_combout  & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[4]~14_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|vga_r[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[4]~16 .extended_lut = "off";
defparam \pixel_gen|vga_r[4]~16 .lut_mask = 64'h0003004700CF0047;
defparam \pixel_gen|vga_r[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \pixel_gen|vga_r[5]~17 (
// Equation(s):
// \pixel_gen|vga_r[5]~17_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[5]~17 .extended_lut = "off";
defparam \pixel_gen|vga_r[5]~17 .lut_mask = 64'h0F5500330F55FF33;
defparam \pixel_gen|vga_r[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \pixel_gen|vga_r[5]~18 (
// Equation(s):
// \pixel_gen|vga_r[5]~18_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[5]~18 .extended_lut = "off";
defparam \pixel_gen|vga_r[5]~18 .lut_mask = 64'h505030305F5F3F3F;
defparam \pixel_gen|vga_r[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \pixel_gen|vga_r[5]~19 (
// Equation(s):
// \pixel_gen|vga_r[5]~19_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ( \pixel_gen|vga_r[1]~1_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\pixel_gen|vga_r[5]~18_combout )) # (\pixel_gen|vga_r[1]~0_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (((\pixel_gen|vga_r[5]~17_combout )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ( \pixel_gen|vga_r[1]~1_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\pixel_gen|vga_r[1]~0_combout  & ((\pixel_gen|vga_r[5]~18_combout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\pixel_gen|vga_r[5]~17_combout )))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[5]~17_combout ),
	.datad(!\pixel_gen|vga_r[5]~18_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.dataf(!\pixel_gen|vga_r[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[5]~19 .extended_lut = "off";
defparam \pixel_gen|vga_r[5]~19 .lut_mask = 64'h00000000038B47CF;
defparam \pixel_gen|vga_r[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_r[6]~20 (
// Equation(s):
// \pixel_gen|vga_r[6]~20_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[6]~20 .extended_lut = "off";
defparam \pixel_gen|vga_r[6]~20 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \pixel_gen|vga_r[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \pixel_gen|vga_r[6]~21 (
// Equation(s):
// \pixel_gen|vga_r[6]~21_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[6]~21 .extended_lut = "off";
defparam \pixel_gen|vga_r[6]~21 .lut_mask = 64'h0505F5F535353535;
defparam \pixel_gen|vga_r[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \pixel_gen|vga_r[6]~22 (
// Equation(s):
// \pixel_gen|vga_r[6]~22_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( \pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_r[6]~20_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( 
// \pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\pixel_gen|vga_r[1]~0_combout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[6]~20_combout ))))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( 
// !\pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~0_combout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[6]~20_combout ))))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  & ( 
// !\pixel_gen|vga_r[6]~21_combout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_r[6]~20_combout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_r[6]~20_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.dataf(!\pixel_gen|vga_r[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[6]~22 .extended_lut = "off";
defparam \pixel_gen|vga_r[6]~22 .lut_mask = 64'h0011021320312233;
defparam \pixel_gen|vga_r[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \pixel_gen|vga_r[7]~24 (
// Equation(s):
// \pixel_gen|vga_r[7]~24_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(gnd),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[7]~24 .extended_lut = "off";
defparam \pixel_gen|vga_r[7]~24 .lut_mask = 64'h00AA0A0A55FF5F5F;
defparam \pixel_gen|vga_r[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \pixel_gen|vga_r[7]~23 (
// Equation(s):
// \pixel_gen|vga_r[7]~23_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 )))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[7]~23 .extended_lut = "off";
defparam \pixel_gen|vga_r[7]~23 .lut_mask = 64'h500350F35F035FF3;
defparam \pixel_gen|vga_r[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \pixel_gen|vga_r[7]~25 (
// Equation(s):
// \pixel_gen|vga_r[7]~25_combout  = ( \pixel_gen|vga_r[7]~24_combout  & ( \pixel_gen|vga_r[7]~23_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) ) ) ) # ( !\pixel_gen|vga_r[7]~24_combout  & ( 
// \pixel_gen|vga_r[7]~23_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_r[7]~24_combout  & ( !\pixel_gen|vga_r[7]~23_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) ) ) # ( !\pixel_gen|vga_r[7]~24_combout  & ( !\pixel_gen|vga_r[7]~23_combout  & ( (\pixel_gen|vga_r[1]~0_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datae(!\pixel_gen|vga_r[7]~24_combout ),
	.dataf(!\pixel_gen|vga_r[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_r[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_r[7]~25 .extended_lut = "off";
defparam \pixel_gen|vga_r[7]~25 .lut_mask = 64'h0004080C03070B0F;
defparam \pixel_gen|vga_r[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \pixel_gen|vga_g[0]~1 (
// Equation(s):
// \pixel_gen|vga_g[0]~1_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[0]~1 .extended_lut = "off";
defparam \pixel_gen|vga_g[0]~1 .lut_mask = 64'h02025757A2A2F7F7;
defparam \pixel_gen|vga_g[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \pixel_gen|vga_g[0]~0 (
// Equation(s):
// \pixel_gen|vga_g[0]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176  & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[0]~0 .extended_lut = "off";
defparam \pixel_gen|vga_g[0]~0 .lut_mask = 64'h00530F53F053FF53;
defparam \pixel_gen|vga_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \pixel_gen|vga_g[0]~2 (
// Equation(s):
// \pixel_gen|vga_g[0]~2_combout  = ( \pixel_gen|vga_g[0]~0_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_g[0]~1_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\pixel_gen|vga_r[1]~0_combout ))) ) ) ) # ( !\pixel_gen|vga_g[0]~0_combout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & 
// ((\pixel_gen|vga_g[0]~1_combout ) # (\pixel_gen|vga_r[1]~0_combout )))) ) ) ) # ( \pixel_gen|vga_g[0]~0_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_g[0]~1_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[0]~0_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( (!\pixel_gen|vga_r[1]~0_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|vga_g[0]~1_combout  & \pixel_gen|vga_r[1]~1_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_g[0]~1_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_g[0]~0_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[0]~2 .extended_lut = "off";
defparam \pixel_gen|vga_g[0]~2 .lut_mask = 64'h0008003B004C007F;
defparam \pixel_gen|vga_g[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \pixel_gen|vga_g[1]~4 (
// Equation(s):
// \pixel_gen|vga_g[1]~4_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[1]~4 .extended_lut = "off";
defparam \pixel_gen|vga_g[1]~4 .lut_mask = 64'h1D1D1D1D0000FFFF;
defparam \pixel_gen|vga_g[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N36
cyclonev_lcell_comb \pixel_gen|vga_g[1]~3 (
// Equation(s):
// \pixel_gen|vga_g[1]~3_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[1]~3 .extended_lut = "off";
defparam \pixel_gen|vga_g[1]~3 .lut_mask = 64'h0F000FFF33553355;
defparam \pixel_gen|vga_g[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \pixel_gen|vga_g[1]~5 (
// Equation(s):
// \pixel_gen|vga_g[1]~5_combout  = ( \pixel_gen|vga_g[1]~3_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_r[1]~1_combout  ) ) ) # ( \pixel_gen|vga_g[1]~3_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[1]~4_combout )) # (\pixel_gen|vga_r[1]~0_combout  & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))))) ) ) ) # ( !\pixel_gen|vga_g[1]~3_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[1]~4_combout )) # (\pixel_gen|vga_r[1]~0_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_g[1]~4_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_g[1]~3_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[1]~5 .extended_lut = "off";
defparam \pixel_gen|vga_g[1]~5 .lut_mask = 64'h00270027000000FF;
defparam \pixel_gen|vga_g[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \pixel_gen|vga_g[2]~7 (
// Equation(s):
// \pixel_gen|vga_g[2]~7_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[2]~7 .extended_lut = "off";
defparam \pixel_gen|vga_g[2]~7 .lut_mask = 64'h333355550F0F0F0F;
defparam \pixel_gen|vga_g[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \pixel_gen|vga_g[2]~6 (
// Equation(s):
// \pixel_gen|vga_g[2]~6_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[2]~6 .extended_lut = "off";
defparam \pixel_gen|vga_g[2]~6 .lut_mask = 64'h5050303F5F5F303F;
defparam \pixel_gen|vga_g[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \pixel_gen|vga_g[2]~8 (
// Equation(s):
// \pixel_gen|vga_g[2]~8_combout  = ( \pixel_gen|vga_g[2]~7_combout  & ( \pixel_gen|vga_g[2]~6_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[2]~7_combout  & ( 
// \pixel_gen|vga_g[2]~6_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_g[2]~7_combout  & ( !\pixel_gen|vga_g[2]~6_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )))) ) ) ) # ( !\pixel_gen|vga_g[2]~7_combout  & ( !\pixel_gen|vga_g[2]~6_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout 
// ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datae(!\pixel_gen|vga_g[2]~7_combout ),
	.dataf(!\pixel_gen|vga_g[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[2]~8 .extended_lut = "off";
defparam \pixel_gen|vga_g[2]~8 .lut_mask = 64'h0002202211133133;
defparam \pixel_gen|vga_g[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \pixel_gen|vga_g[3]~9 (
// Equation(s):
// \pixel_gen|vga_g[3]~9_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[3]~9 .extended_lut = "off";
defparam \pixel_gen|vga_g[3]~9 .lut_mask = 64'h0C440C773F443F77;
defparam \pixel_gen|vga_g[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \pixel_gen|vga_g[3]~10 (
// Equation(s):
// \pixel_gen|vga_g[3]~10_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[3]~10 .extended_lut = "off";
defparam \pixel_gen|vga_g[3]~10 .lut_mask = 64'h0505AFAF33333333;
defparam \pixel_gen|vga_g[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \pixel_gen|vga_g[3]~11 (
// Equation(s):
// \pixel_gen|vga_g[3]~11_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( \pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_g[3]~9_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// \pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_g[3]~9_combout )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// !\pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_g[3]~9_combout )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// !\pixel_gen|vga_g[3]~10_combout  & ( (\pixel_gen|vga_g[3]~9_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_g[3]~9_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.dataf(!\pixel_gen|vga_g[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[3]~11 .extended_lut = "off";
defparam \pixel_gen|vga_g[3]~11 .lut_mask = 64'h0011001D00D100DD;
defparam \pixel_gen|vga_g[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \pixel_gen|vga_g[4]~12 (
// Equation(s):
// \pixel_gen|vga_g[4]~12_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[4]~12 .extended_lut = "off";
defparam \pixel_gen|vga_g[4]~12 .lut_mask = 64'h2727272700AA55FF;
defparam \pixel_gen|vga_g[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \pixel_gen|vga_g[4]~13 (
// Equation(s):
// \pixel_gen|vga_g[4]~13_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[4]~13 .extended_lut = "off";
defparam \pixel_gen|vga_g[4]~13 .lut_mask = 64'h05350535F535F535;
defparam \pixel_gen|vga_g[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \pixel_gen|vga_g[4]~14 (
// Equation(s):
// \pixel_gen|vga_g[4]~14_combout  = ( \pixel_gen|vga_r[1]~1_combout  & ( \pixel_gen|vga_g[4]~13_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\pixel_gen|vga_r[1]~0_combout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\pixel_gen|vga_g[4]~12_combout )))) ) ) ) # ( 
// \pixel_gen|vga_r[1]~1_combout  & ( !\pixel_gen|vga_g[4]~13_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & (\pixel_gen|vga_r[1]~0_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\pixel_gen|vga_g[4]~12_combout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_g[4]~12_combout ),
	.datae(!\pixel_gen|vga_r[1]~1_combout ),
	.dataf(!\pixel_gen|vga_g[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[4]~14 .extended_lut = "off";
defparam \pixel_gen|vga_g[4]~14 .lut_mask = 64'h000002570000A2F7;
defparam \pixel_gen|vga_g[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \pixel_gen|vga_g[5]~15 (
// Equation(s):
// \pixel_gen|vga_g[5]~15_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[5]~15 .extended_lut = "off";
defparam \pixel_gen|vga_g[5]~15 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \pixel_gen|vga_g[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N33
cyclonev_lcell_comb \pixel_gen|vga_g[5]~16 (
// Equation(s):
// \pixel_gen|vga_g[5]~16_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ) ) ) )

	.dataa(gnd),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[5]~16 .extended_lut = "off";
defparam \pixel_gen|vga_g[5]~16 .lut_mask = 64'h0033CCFF0F0F0F0F;
defparam \pixel_gen|vga_g[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N3
cyclonev_lcell_comb \pixel_gen|vga_g[5]~17 (
// Equation(s):
// \pixel_gen|vga_g[5]~17_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_g[5]~16_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_g[5]~15_combout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_g[5]~16_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_g[5]~16_combout  & ( 
// (\pixel_gen|vga_r[1]~1_combout  & \pixel_gen|vga_g[5]~15_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_g[5]~16_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|vga_g[5]~15_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\pixel_gen|vga_g[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[5]~17 .extended_lut = "off";
defparam \pixel_gen|vga_g[5]~17 .lut_mask = 64'h0005111150551111;
defparam \pixel_gen|vga_g[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \pixel_gen|vga_g[6]~19 (
// Equation(s):
// \pixel_gen|vga_g[6]~19_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[6]~19 .extended_lut = "off";
defparam \pixel_gen|vga_g[6]~19 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \pixel_gen|vga_g[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \pixel_gen|vga_g[6]~18 (
// Equation(s):
// \pixel_gen|vga_g[6]~18_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[6]~18 .extended_lut = "off";
defparam \pixel_gen|vga_g[6]~18 .lut_mask = 64'h0303505FF3F3505F;
defparam \pixel_gen|vga_g[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \pixel_gen|vga_g[6]~20 (
// Equation(s):
// \pixel_gen|vga_g[6]~20_combout  = ( \pixel_gen|vga_g[6]~18_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_g[6]~19_combout ) # 
// (\pixel_gen|vga_r[1]~0_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[6]~18_combout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\pixel_gen|vga_g[6]~19_combout ) # (\pixel_gen|vga_r[1]~0_combout )))) ) ) ) # ( \pixel_gen|vga_g[6]~18_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (((!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_g[6]~19_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_g[6]~18_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_g[6]~19_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_g[6]~19_combout ),
	.datae(!\pixel_gen|vga_g[6]~18_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[6]~20 .extended_lut = "off";
defparam \pixel_gen|vga_g[6]~20 .lut_mask = 64'h0040115104441555;
defparam \pixel_gen|vga_g[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \pixel_gen|vga_g[7]~22 (
// Equation(s):
// \pixel_gen|vga_g[7]~22_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[7]~22 .extended_lut = "off";
defparam \pixel_gen|vga_g[7]~22 .lut_mask = 64'h335500003355FFFF;
defparam \pixel_gen|vga_g[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \pixel_gen|vga_g[7]~21 (
// Equation(s):
// \pixel_gen|vga_g[7]~21_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[7]~21 .extended_lut = "off";
defparam \pixel_gen|vga_g[7]~21 .lut_mask = 64'h474700CC474733FF;
defparam \pixel_gen|vga_g[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \pixel_gen|vga_g[7]~23 (
// Equation(s):
// \pixel_gen|vga_g[7]~23_combout  = ( \pixel_gen|vga_g[7]~21_combout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_r[1]~1_combout  ) ) ) # ( \pixel_gen|vga_g[7]~21_combout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[7]~22_combout )) # (\pixel_gen|vga_r[1]~0_combout  & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))))) ) ) ) # ( !\pixel_gen|vga_g[7]~21_combout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_g[7]~22_combout )) # (\pixel_gen|vga_r[1]~0_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_g[7]~22_combout ),
	.datac(!\pixel_gen|vga_r[1]~1_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datae(!\pixel_gen|vga_g[7]~21_combout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_g[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_g[7]~23 .extended_lut = "off";
defparam \pixel_gen|vga_g[7]~23 .lut_mask = 64'h0207020700000F0F;
defparam \pixel_gen|vga_g[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \pixel_gen|vga_b[0]~0 (
// Equation(s):
// \pixel_gen|vga_b[0]~0_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[0]~0 .extended_lut = "off";
defparam \pixel_gen|vga_b[0]~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \pixel_gen|vga_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \pixel_gen|vga_b[0]~1 (
// Equation(s):
// \pixel_gen|vga_b[0]~1_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[0]~1 .extended_lut = "off";
defparam \pixel_gen|vga_b[0]~1 .lut_mask = 64'h222277770A0A5F5F;
defparam \pixel_gen|vga_b[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \pixel_gen|vga_b[0]~2 (
// Equation(s):
// \pixel_gen|vga_b[0]~2_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( 
// (\pixel_gen|vga_b[0]~0_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|vga_b[0]~1_combout ) # (\pixel_gen|vga_r[1]~0_combout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( (\pixel_gen|vga_b[0]~0_combout  & 
// \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( 
// (\pixel_gen|vga_r[1]~1_combout  & (!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_b[0]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_b[0]~0_combout ),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_b[0]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[0]~2 .extended_lut = "off";
defparam \pixel_gen|vga_b[0]~2 .lut_mask = 64'h0030111103331111;
defparam \pixel_gen|vga_b[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \pixel_gen|vga_b[1]~3 (
// Equation(s):
// \pixel_gen|vga_b[1]~3_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 )) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[1]~3 .extended_lut = "off";
defparam \pixel_gen|vga_b[1]~3 .lut_mask = 64'h00330F55FF330F55;
defparam \pixel_gen|vga_b[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N30
cyclonev_lcell_comb \pixel_gen|vga_b[1]~4 (
// Equation(s):
// \pixel_gen|vga_b[1]~4_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[1]~4 .extended_lut = "off";
defparam \pixel_gen|vga_b[1]~4 .lut_mask = 64'h303050503F3F5F5F;
defparam \pixel_gen|vga_b[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \pixel_gen|vga_b[1]~5 (
// Equation(s):
// \pixel_gen|vga_b[1]~5_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_b[1]~4_combout  & ( (\pixel_gen|vga_b[1]~3_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \pixel_gen|vga_b[1]~4_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_b[1]~4_combout  & ( 
// (\pixel_gen|vga_b[1]~3_combout  & \pixel_gen|vga_r[1]~1_combout ) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\pixel_gen|vga_b[1]~4_combout  & ( (\pixel_gen|vga_r[1]~0_combout  & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_b[1]~3_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\pixel_gen|vga_b[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[1]~5 .extended_lut = "off";
defparam \pixel_gen|vga_b[1]~5 .lut_mask = 64'h0005003300AF0033;
defparam \pixel_gen|vga_b[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \pixel_gen|vga_b[2]~6 (
// Equation(s):
// \pixel_gen|vga_b[2]~6_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ))))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ))))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ))))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[2]~6 .extended_lut = "off";
defparam \pixel_gen|vga_b[2]~6 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \pixel_gen|vga_b[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \pixel_gen|vga_b[2]~7 (
// Equation(s):
// \pixel_gen|vga_b[2]~7_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[2]~7 .extended_lut = "off";
defparam \pixel_gen|vga_b[2]~7 .lut_mask = 64'h303050503F3F5F5F;
defparam \pixel_gen|vga_b[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \pixel_gen|vga_b[2]~8 (
// Equation(s):
// \pixel_gen|vga_b[2]~8_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( \pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_b[2]~6_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// \pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_b[2]~6_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( !\pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_b[2]~7_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[2]~6_combout )))) 
// ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( !\pixel_gen|vga_r[1]~0_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_b[2]~7_combout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[2]~6_combout )))) 
// ) ) )

	.dataa(!\pixel_gen|vga_r[1]~1_combout ),
	.datab(!\pixel_gen|vga_b[2]~6_combout ),
	.datac(!\pixel_gen|vga_b[2]~7_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.dataf(!\pixel_gen|vga_r[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[2]~8 .extended_lut = "off";
defparam \pixel_gen|vga_b[2]~8 .lut_mask = 64'h0511051100115511;
defparam \pixel_gen|vga_b[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \pixel_gen|vga_b[3]~10 (
// Equation(s):
// \pixel_gen|vga_b[3]~10_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[3]~10 .extended_lut = "off";
defparam \pixel_gen|vga_b[3]~10 .lut_mask = 64'h0055FF5533333333;
defparam \pixel_gen|vga_b[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \pixel_gen|vga_b[3]~9 (
// Equation(s):
// \pixel_gen|vga_b[3]~9_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[3]~9 .extended_lut = "off";
defparam \pixel_gen|vga_b[3]~9 .lut_mask = 64'h02A252F207A757F7;
defparam \pixel_gen|vga_b[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \pixel_gen|vga_b[3]~11 (
// Equation(s):
// \pixel_gen|vga_b[3]~11_combout  = ( \pixel_gen|vga_b[3]~10_combout  & ( \pixel_gen|vga_b[3]~9_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_b[3]~10_combout  & ( 
// \pixel_gen|vga_b[3]~9_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_b[3]~10_combout  & ( !\pixel_gen|vga_b[3]~9_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) ) ) ) # ( !\pixel_gen|vga_b[3]~10_combout  & ( !\pixel_gen|vga_b[3]~9_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & (\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout 
// ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datae(!\pixel_gen|vga_b[3]~10_combout ),
	.dataf(!\pixel_gen|vga_b[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[3]~11 .extended_lut = "off";
defparam \pixel_gen|vga_b[3]~11 .lut_mask = 64'h0002202211133133;
defparam \pixel_gen|vga_b[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \pixel_gen|vga_b[4]~13 (
// Equation(s):
// \pixel_gen|vga_b[4]~13_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )))) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )))) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[4]~13 .extended_lut = "off";
defparam \pixel_gen|vga_b[4]~13 .lut_mask = 64'h05270527AF27AF27;
defparam \pixel_gen|vga_b[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \pixel_gen|vga_b[4]~12 (
// Equation(s):
// \pixel_gen|vga_b[4]~12_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[4]~12 .extended_lut = "off";
defparam \pixel_gen|vga_b[4]~12 .lut_mask = 64'h505F0303505FF3F3;
defparam \pixel_gen|vga_b[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \pixel_gen|vga_b[4]~14 (
// Equation(s):
// \pixel_gen|vga_b[4]~14_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( \pixel_gen|vga_b[4]~12_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_b[4]~13_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\pixel_gen|vga_r[1]~0_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( 
// \pixel_gen|vga_b[4]~12_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((!\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|vga_b[4]~13_combout )) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\pixel_gen|vga_b[4]~12_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_b[4]~13_combout ) # (\pixel_gen|vga_r[1]~0_combout )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\pixel_gen|vga_b[4]~12_combout  & ( (!\pixel_gen|vga_r[1]~0_combout  & (\pixel_gen|vga_r[1]~1_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \pixel_gen|vga_b[4]~13_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|vga_r[1]~1_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\pixel_gen|vga_b[4]~13_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.dataf(!\pixel_gen|vga_b[4]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[4]~14 .extended_lut = "off";
defparam \pixel_gen|vga_b[4]~14 .lut_mask = 64'h0020103003231333;
defparam \pixel_gen|vga_b[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N12
cyclonev_lcell_comb \pixel_gen|vga_b[5]~16 (
// Equation(s):
// \pixel_gen|vga_b[5]~16_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.datac(gnd),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[5]~16 .extended_lut = "off";
defparam \pixel_gen|vga_b[5]~16 .lut_mask = 64'h0055FF5533333333;
defparam \pixel_gen|vga_b[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \pixel_gen|vga_b[5]~15 (
// Equation(s):
// \pixel_gen|vga_b[5]~15_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout )) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[5]~15 .extended_lut = "off";
defparam \pixel_gen|vga_b[5]~15 .lut_mask = 64'h3535000F3535F0FF;
defparam \pixel_gen|vga_b[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \pixel_gen|vga_b[5]~17 (
// Equation(s):
// \pixel_gen|vga_b[5]~17_combout  = ( \pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_b[5]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( !\pixel_gen|vga_r[1]~0_combout  & ( \pixel_gen|vga_b[5]~15_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((\pixel_gen|vga_b[5]~16_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_b[5]~15_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & \pixel_gen|vga_r[1]~1_combout )) ) ) ) # ( 
// !\pixel_gen|vga_r[1]~0_combout  & ( !\pixel_gen|vga_b[5]~15_combout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[5]~16_combout  & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\pixel_gen|vga_b[5]~16_combout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_r[1]~0_combout ),
	.dataf(!\pixel_gen|vga_b[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[5]~17 .extended_lut = "off";
defparam \pixel_gen|vga_b[5]~17 .lut_mask = 64'h0022000A0077005F;
defparam \pixel_gen|vga_b[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \pixel_gen|vga_b[6]~19 (
// Equation(s):
// \pixel_gen|vga_b[6]~19_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[6]~19 .extended_lut = "off";
defparam \pixel_gen|vga_b[6]~19 .lut_mask = 64'h55550F0F33330F0F;
defparam \pixel_gen|vga_b[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_b[6]~18 (
// Equation(s):
// \pixel_gen|vga_b[6]~18_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout )))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[6]~18 .extended_lut = "off";
defparam \pixel_gen|vga_b[6]~18 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \pixel_gen|vga_b[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \pixel_gen|vga_b[6]~20 (
// Equation(s):
// \pixel_gen|vga_b[6]~20_combout  = ( \pixel_gen|vga_b[6]~19_combout  & ( \pixel_gen|vga_b[6]~18_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) ) ) ) # ( !\pixel_gen|vga_b[6]~19_combout  & ( 
// \pixel_gen|vga_b[6]~18_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & (((\pixel_gen|vga_r[1]~0_combout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) ) # ( \pixel_gen|vga_b[6]~19_combout  & ( !\pixel_gen|vga_b[6]~18_combout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|vga_r[1]~0_combout ) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )))) ) ) ) # ( !\pixel_gen|vga_b[6]~19_combout  & ( !\pixel_gen|vga_b[6]~18_combout  & ( (\pixel_gen|vga_r[1]~0_combout  & 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  & \pixel_gen|vga_r[1]~1_combout ))) ) ) )

	.dataa(!\pixel_gen|vga_r[1]~0_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|vga_b[6]~19_combout ),
	.dataf(!\pixel_gen|vga_b[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[6]~20 .extended_lut = "off";
defparam \pixel_gen|vga_b[6]~20 .lut_mask = 64'h0004008C003700BF;
defparam \pixel_gen|vga_b[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_b[7]~21 (
// Equation(s):
// \pixel_gen|vga_b[7]~21_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout )) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.datad(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[7]~21 .extended_lut = "off";
defparam \pixel_gen|vga_b[7]~21 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \pixel_gen|vga_b[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \pixel_gen|vga_b[7]~22 (
// Equation(s):
// \pixel_gen|vga_b[7]~22_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ))) ) ) ) # ( 
// \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ))) ) ) ) # ( 
// !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datac(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.dataf(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[7]~22 .extended_lut = "off";
defparam \pixel_gen|vga_b[7]~22 .lut_mask = 64'h03035353A3A3F3F3;
defparam \pixel_gen|vga_b[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \pixel_gen|vga_b[7]~23 (
// Equation(s):
// \pixel_gen|vga_b[7]~23_combout  = ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & 
// ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\pixel_gen|vga_b[7]~21_combout ))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// \pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[7]~21_combout )))) ) ) ) # ( \pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_r[1]~1_combout  & ((!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\pixel_gen|vga_r[1]~0_combout ))) # 
// (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\pixel_gen|vga_b[7]~21_combout )))) ) ) ) # ( !\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\pixel_gen|vga_b[7]~22_combout  & ( (\pixel_gen|vga_b[7]~21_combout  & (\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \pixel_gen|vga_r[1]~1_combout )) ) ) )

	.dataa(!\pixel_gen|vga_b[7]~21_combout ),
	.datab(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\pixel_gen|vga_r[1]~0_combout ),
	.datad(!\pixel_gen|vga_r[1]~1_combout ),
	.datae(!\pixel_gen|get_image|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.dataf(!\pixel_gen|vga_b[7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel_gen|vga_b[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel_gen|vga_b[7]~23 .extended_lut = "off";
defparam \pixel_gen|vga_b[7]~23 .lut_mask = 64'h0011001D00D100DD;
defparam \pixel_gen|vga_b[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \clock_gen|Equal5~0 (
// Equation(s):
// \clock_gen|Equal5~0_combout  = ( \clock_gen|v_count [4] & ( !\clock_gen|v_count [5] & ( !\clock_gen|v_count[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\clock_gen|v_count [4]),
	.dataf(!\clock_gen|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal5~0 .extended_lut = "off";
defparam \clock_gen|Equal5~0 .lut_mask = 64'h0000F0F000000000;
defparam \clock_gen|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N51
cyclonev_lcell_comb \clock_gen|comb~1 (
// Equation(s):
// \clock_gen|comb~1_combout  = ( \clock_gen|Equal1~1_combout  & ( \reset|reset~q  ) ) # ( !\clock_gen|Equal1~1_combout  & ( \reset|reset~q  ) ) # ( \clock_gen|Equal1~1_combout  & ( !\reset|reset~q  & ( (\clock_gen|Equal1~0_combout  & 
// (\clock_gen|Equal5~0_combout  & (\clock_gen|v_count [0] & \clock_gen|v_count [3]))) ) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|Equal5~0_combout ),
	.datac(!\clock_gen|v_count [0]),
	.datad(!\clock_gen|v_count [3]),
	.datae(!\clock_gen|Equal1~1_combout ),
	.dataf(!\reset|reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|comb~1 .extended_lut = "off";
defparam \clock_gen|comb~1 .lut_mask = 64'h00000001FFFFFFFF;
defparam \clock_gen|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N45
cyclonev_lcell_comb \clock_gen|Equal4~0 (
// Equation(s):
// \clock_gen|Equal4~0_combout  = ( !\clock_gen|v_count [5] & ( (\clock_gen|v_count [4] & \clock_gen|v_count[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|v_count [4]),
	.datad(!\clock_gen|v_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal4~0 .extended_lut = "off";
defparam \clock_gen|Equal4~0 .lut_mask = 64'h000F000F00000000;
defparam \clock_gen|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \clock_gen|Equal4~1 (
// Equation(s):
// \clock_gen|Equal4~1_combout  = ( !\clock_gen|v_count [3] & ( (\clock_gen|Equal1~0_combout  & (\clock_gen|Equal4~0_combout  & (!\clock_gen|v_count [0] & \clock_gen|Equal1~1_combout ))) ) )

	.dataa(!\clock_gen|Equal1~0_combout ),
	.datab(!\clock_gen|Equal4~0_combout ),
	.datac(!\clock_gen|v_count [0]),
	.datad(!\clock_gen|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|Equal4~1 .extended_lut = "off";
defparam \clock_gen|Equal4~1 .lut_mask = 64'h0010001000000000;
defparam \clock_gen|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \clock_gen|v_sync (
// Equation(s):
// \clock_gen|v_sync~combout  = ( \clock_gen|v_sync~combout  & ( !\clock_gen|comb~1_combout  ) ) # ( !\clock_gen|v_sync~combout  & ( (!\clock_gen|comb~1_combout  & \clock_gen|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_gen|comb~1_combout ),
	.datad(!\clock_gen|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\clock_gen|v_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_gen|v_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_gen|v_sync .extended_lut = "off";
defparam \clock_gen|v_sync .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \clock_gen|v_sync .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
