$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  1 & sig $end
  $var wire  8 # x [7:0] $end
  $var wire  3 % y [2:0] $end
  $scope module top $end
   $var wire  1 $ en $end
   $var wire 32 ( i [31:0] $end
   $var wire  3 ' regy [2:0] $end
   $var wire  1 & sig $end
   $var wire  8 # x [7:0] $end
   $var wire  3 % y [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b10000000 #
1$
b111 %
1&
b111 '
b00000000000000000000000000000111 (
#2
b01000000 #
b110 %
b110 '
b00000000000000000000000000000110 (
#3
b00100000 #
b101 %
b101 '
b00000000000000000000000000000101 (
#4
