# Reading D:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab-1-rns_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/traditionalSystem_BinToRNS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:39:53 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/traditionalSystem_BinToRNS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity traditionalSystem_BinToRNS
# -- Compiling architecture Structural of traditionalSystem_BinToRNS
# End time: 23:39:54 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/Mux2_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:39:54 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Mux of Mux2_1
# End time: 23:39:55 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:39:56 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture structural of fulladder
# End time: 23:39:57 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CSA_IEAC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:39:57 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CSA_IEAC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSA_IEAC
# -- Compiling architecture Structural of CSA_IEAC
# End time: 23:39:57 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CSA_EAC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:39:58 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CSA_EAC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSA_EAC
# -- Compiling architecture Structural of CSA_EAC
# End time: 23:39:58 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CPA_mod17.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:39:58 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CPA_mod17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPA_mod17
# -- Compiling architecture structural of CPA_mod17
# End time: 23:39:59 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CPA_mod15.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:39:59 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-1-RNS/CPA_mod15.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPA_mod15
# -- Compiling architecture structural of CPA_mod15
# End time: 23:40:00 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
