#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022200538100 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002220057af60_0 .net "PC", 31 0, v0000022200575500_0;  1 drivers
v000002220057c220_0 .var "clk", 0 0;
v000002220057c540_0 .net "clkout", 0 0, L_0000022200576470;  1 drivers
v000002220057b780_0 .net "cycles_consumed", 31 0, v000002220057bb40_0;  1 drivers
v000002220057ba00_0 .var "rst", 0 0;
S_0000022200538420 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022200538100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022200549d80 .param/l "RType" 0 4 2, C4<000000>;
P_0000022200549db8 .param/l "add" 0 4 5, C4<100000>;
P_0000022200549df0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022200549e28 .param/l "addu" 0 4 5, C4<100001>;
P_0000022200549e60 .param/l "and_" 0 4 5, C4<100100>;
P_0000022200549e98 .param/l "andi" 0 4 8, C4<001100>;
P_0000022200549ed0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022200549f08 .param/l "bne" 0 4 10, C4<000101>;
P_0000022200549f40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022200549f78 .param/l "j" 0 4 12, C4<000010>;
P_0000022200549fb0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022200549fe8 .param/l "jr" 0 4 6, C4<001000>;
P_000002220054a020 .param/l "lw" 0 4 8, C4<100011>;
P_000002220054a058 .param/l "nor_" 0 4 5, C4<100111>;
P_000002220054a090 .param/l "or_" 0 4 5, C4<100101>;
P_000002220054a0c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002220054a100 .param/l "sgt" 0 4 6, C4<101011>;
P_000002220054a138 .param/l "sll" 0 4 6, C4<000000>;
P_000002220054a170 .param/l "slt" 0 4 5, C4<101010>;
P_000002220054a1a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002220054a1e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002220054a218 .param/l "sub" 0 4 5, C4<100010>;
P_000002220054a250 .param/l "subu" 0 4 5, C4<100011>;
P_000002220054a288 .param/l "sw" 0 4 8, C4<101011>;
P_000002220054a2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002220054a2f8 .param/l "xori" 0 4 8, C4<001110>;
L_0000022200575ec0 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_0000022200575a60 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_0000022200576010 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_00000222005757c0 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_00000222005764e0 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_0000022200576240 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_0000022200576400 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_0000022200575830 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_0000022200576470 .functor OR 1, v000002220057c220_0, v00000222005412f0_0, C4<0>, C4<0>;
L_0000022200576320 .functor OR 1, L_00000222005fd920, L_00000222005fdc40, C4<0>, C4<0>;
L_0000022200575910 .functor AND 1, L_00000222005fe820, L_00000222005fe140, C4<1>, C4<1>;
L_00000222005756e0 .functor NOT 1, v000002220057ba00_0, C4<0>, C4<0>, C4<0>;
L_00000222005758a0 .functor OR 1, L_00000222005ff400, L_00000222005fe5a0, C4<0>, C4<0>;
L_0000022200575c90 .functor OR 1, L_00000222005758a0, L_00000222005fdec0, C4<0>, C4<0>;
L_0000022200575f30 .functor OR 1, L_00000222005fdb00, L_000002220060fd00, C4<0>, C4<0>;
L_0000022200576080 .functor AND 1, L_00000222005fda60, L_0000022200575f30, C4<1>, C4<1>;
L_00000222005762b0 .functor OR 1, L_000002220060fbc0, L_0000022200610ca0, C4<0>, C4<0>;
L_00000222005760f0 .functor AND 1, L_00000222006102a0, L_00000222005762b0, C4<1>, C4<1>;
L_0000022200575980 .functor NOT 1, L_0000022200576470, C4<0>, C4<0>, C4<0>;
v0000022200574ce0_0 .net "ALUOp", 3 0, v0000022200540f30_0;  1 drivers
v0000022200574ec0_0 .net "ALUResult", 31 0, v00000222005741a0_0;  1 drivers
v0000022200575140_0 .net "ALUSrc", 0 0, v0000022200540c10_0;  1 drivers
v00000222005771c0_0 .net "ALUin2", 31 0, L_0000022200610840;  1 drivers
v0000022200577da0_0 .net "MemReadEn", 0 0, v000002220053f9f0_0;  1 drivers
v0000022200576d60_0 .net "MemWriteEn", 0 0, v0000022200540350_0;  1 drivers
v0000022200577260_0 .net "MemtoReg", 0 0, v0000022200540cb0_0;  1 drivers
v0000022200578200_0 .net "PC", 31 0, v0000022200575500_0;  alias, 1 drivers
v0000022200577300_0 .net "PCPlus1", 31 0, L_00000222005fd9c0;  1 drivers
v0000022200576e00_0 .net "PCsrc", 0 0, v00000222005742e0_0;  1 drivers
v0000022200576ae0_0 .net "RegDst", 0 0, v000002220053fbd0_0;  1 drivers
v00000222005767c0_0 .net "RegWriteEn", 0 0, v0000022200540850_0;  1 drivers
v0000022200576b80_0 .net "WriteRegister", 4 0, L_00000222005ff180;  1 drivers
v0000022200577c60_0 .net *"_ivl_0", 0 0, L_0000022200575ec0;  1 drivers
L_00000222005b1900 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022200577120_0 .net/2u *"_ivl_10", 4 0, L_00000222005b1900;  1 drivers
L_00000222005b1cf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200577580_0 .net *"_ivl_101", 15 0, L_00000222005b1cf0;  1 drivers
v0000022200577d00_0 .net *"_ivl_102", 31 0, L_00000222005fee60;  1 drivers
L_00000222005b1d38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200577800_0 .net *"_ivl_105", 25 0, L_00000222005b1d38;  1 drivers
L_00000222005b1d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000222005778a0_0 .net/2u *"_ivl_106", 31 0, L_00000222005b1d80;  1 drivers
v00000222005776c0_0 .net *"_ivl_108", 0 0, L_00000222005fe820;  1 drivers
L_00000222005b1dc8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000222005783e0_0 .net/2u *"_ivl_110", 5 0, L_00000222005b1dc8;  1 drivers
v0000022200578340_0 .net *"_ivl_112", 0 0, L_00000222005fe140;  1 drivers
v00000222005773a0_0 .net *"_ivl_115", 0 0, L_0000022200575910;  1 drivers
v0000022200577e40_0 .net *"_ivl_116", 47 0, L_00000222005fdce0;  1 drivers
L_00000222005b1e10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200576720_0 .net *"_ivl_119", 15 0, L_00000222005b1e10;  1 drivers
L_00000222005b1948 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022200577f80_0 .net/2u *"_ivl_12", 5 0, L_00000222005b1948;  1 drivers
v0000022200576680_0 .net *"_ivl_120", 47 0, L_00000222005fe1e0;  1 drivers
L_00000222005b1e58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200578480_0 .net *"_ivl_123", 15 0, L_00000222005b1e58;  1 drivers
v0000022200576860_0 .net *"_ivl_125", 0 0, L_00000222005ff7c0;  1 drivers
v0000022200577ee0_0 .net *"_ivl_126", 31 0, L_00000222005fed20;  1 drivers
v0000022200577440_0 .net *"_ivl_128", 47 0, L_00000222005fe3c0;  1 drivers
v00000222005774e0_0 .net *"_ivl_130", 47 0, L_00000222005fe960;  1 drivers
v0000022200577760_0 .net *"_ivl_132", 47 0, L_00000222005feb40;  1 drivers
v0000022200577940_0 .net *"_ivl_134", 47 0, L_00000222005ff0e0;  1 drivers
v0000022200578520_0 .net *"_ivl_14", 0 0, L_000002220057a740;  1 drivers
v0000022200576ea0_0 .net *"_ivl_140", 0 0, L_00000222005756e0;  1 drivers
L_00000222005b1ee8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200577080_0 .net/2u *"_ivl_142", 31 0, L_00000222005b1ee8;  1 drivers
L_00000222005b1fc0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000222005782a0_0 .net/2u *"_ivl_146", 5 0, L_00000222005b1fc0;  1 drivers
v0000022200576c20_0 .net *"_ivl_148", 0 0, L_00000222005ff400;  1 drivers
L_00000222005b2008 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000022200578020_0 .net/2u *"_ivl_150", 5 0, L_00000222005b2008;  1 drivers
v0000022200576900_0 .net *"_ivl_152", 0 0, L_00000222005fe5a0;  1 drivers
v00000222005769a0_0 .net *"_ivl_155", 0 0, L_00000222005758a0;  1 drivers
L_00000222005b2050 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000022200576cc0_0 .net/2u *"_ivl_156", 5 0, L_00000222005b2050;  1 drivers
v0000022200576a40_0 .net *"_ivl_158", 0 0, L_00000222005fdec0;  1 drivers
L_00000222005b1990 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000022200576f40_0 .net/2u *"_ivl_16", 4 0, L_00000222005b1990;  1 drivers
v0000022200576fe0_0 .net *"_ivl_161", 0 0, L_0000022200575c90;  1 drivers
L_00000222005b2098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000222005779e0_0 .net/2u *"_ivl_162", 15 0, L_00000222005b2098;  1 drivers
v0000022200577620_0 .net *"_ivl_164", 31 0, L_00000222005ff2c0;  1 drivers
v0000022200577a80_0 .net *"_ivl_167", 0 0, L_00000222005fe6e0;  1 drivers
v0000022200577b20_0 .net *"_ivl_168", 15 0, L_00000222005ff4a0;  1 drivers
v0000022200577bc0_0 .net *"_ivl_170", 31 0, L_00000222005ff360;  1 drivers
v00000222005780c0_0 .net *"_ivl_174", 31 0, L_00000222005ff5e0;  1 drivers
L_00000222005b20e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200578160_0 .net *"_ivl_177", 25 0, L_00000222005b20e0;  1 drivers
L_00000222005b2128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200578e10_0 .net/2u *"_ivl_178", 31 0, L_00000222005b2128;  1 drivers
v0000022200578910_0 .net *"_ivl_180", 0 0, L_00000222005fda60;  1 drivers
L_00000222005b2170 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022200578af0_0 .net/2u *"_ivl_182", 5 0, L_00000222005b2170;  1 drivers
v00000222005787d0_0 .net *"_ivl_184", 0 0, L_00000222005fdb00;  1 drivers
L_00000222005b21b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022200579810_0 .net/2u *"_ivl_186", 5 0, L_00000222005b21b8;  1 drivers
v00000222005796d0_0 .net *"_ivl_188", 0 0, L_000002220060fd00;  1 drivers
v0000022200578ff0_0 .net *"_ivl_19", 4 0, L_000002220057a7e0;  1 drivers
v000002220057a2b0_0 .net *"_ivl_191", 0 0, L_0000022200575f30;  1 drivers
v0000022200578690_0 .net *"_ivl_193", 0 0, L_0000022200576080;  1 drivers
L_00000222005b2200 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022200579ef0_0 .net/2u *"_ivl_194", 5 0, L_00000222005b2200;  1 drivers
v0000022200579130_0 .net *"_ivl_196", 0 0, L_000002220060fb20;  1 drivers
L_00000222005b2248 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022200579090_0 .net/2u *"_ivl_198", 31 0, L_00000222005b2248;  1 drivers
L_00000222005b18b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022200578f50_0 .net/2u *"_ivl_2", 5 0, L_00000222005b18b8;  1 drivers
v0000022200579590_0 .net *"_ivl_20", 4 0, L_000002220057ab00;  1 drivers
v00000222005798b0_0 .net *"_ivl_200", 31 0, L_00000222006100c0;  1 drivers
v0000022200579770_0 .net *"_ivl_204", 31 0, L_0000022200610e80;  1 drivers
L_00000222005b2290 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200579db0_0 .net *"_ivl_207", 25 0, L_00000222005b2290;  1 drivers
L_00000222005b22d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200578730_0 .net/2u *"_ivl_208", 31 0, L_00000222005b22d8;  1 drivers
v0000022200578d70_0 .net *"_ivl_210", 0 0, L_00000222006102a0;  1 drivers
L_00000222005b2320 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022200578a50_0 .net/2u *"_ivl_212", 5 0, L_00000222005b2320;  1 drivers
v00000222005791d0_0 .net *"_ivl_214", 0 0, L_000002220060fbc0;  1 drivers
L_00000222005b2368 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000222005794f0_0 .net/2u *"_ivl_216", 5 0, L_00000222005b2368;  1 drivers
v0000022200579b30_0 .net *"_ivl_218", 0 0, L_0000022200610ca0;  1 drivers
v000002220057a350_0 .net *"_ivl_221", 0 0, L_00000222005762b0;  1 drivers
v000002220057a3f0_0 .net *"_ivl_223", 0 0, L_00000222005760f0;  1 drivers
L_00000222005b23b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000222005789b0_0 .net/2u *"_ivl_224", 5 0, L_00000222005b23b0;  1 drivers
v0000022200579630_0 .net *"_ivl_226", 0 0, L_0000022200610520;  1 drivers
v0000022200578cd0_0 .net *"_ivl_228", 31 0, L_0000022200610f20;  1 drivers
v0000022200579950_0 .net *"_ivl_24", 0 0, L_0000022200576010;  1 drivers
L_00000222005b19d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022200578b90_0 .net/2u *"_ivl_26", 4 0, L_00000222005b19d8;  1 drivers
v0000022200579d10_0 .net *"_ivl_29", 4 0, L_000002220057baa0;  1 drivers
v0000022200579bd0_0 .net *"_ivl_32", 0 0, L_00000222005757c0;  1 drivers
L_00000222005b1a20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022200578c30_0 .net/2u *"_ivl_34", 4 0, L_00000222005b1a20;  1 drivers
v0000022200579a90_0 .net *"_ivl_37", 4 0, L_000002220057b140;  1 drivers
v0000022200579270_0 .net *"_ivl_40", 0 0, L_00000222005764e0;  1 drivers
L_00000222005b1a68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000222005799f0_0 .net/2u *"_ivl_42", 15 0, L_00000222005b1a68;  1 drivers
v0000022200579c70_0 .net *"_ivl_45", 15 0, L_00000222005fe320;  1 drivers
v0000022200579e50_0 .net *"_ivl_48", 0 0, L_0000022200576240;  1 drivers
v0000022200578eb0_0 .net *"_ivl_5", 5 0, L_000002220057aba0;  1 drivers
L_00000222005b1ab0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200579450_0 .net/2u *"_ivl_50", 36 0, L_00000222005b1ab0;  1 drivers
L_00000222005b1af8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200579f90_0 .net/2u *"_ivl_52", 31 0, L_00000222005b1af8;  1 drivers
v0000022200579310_0 .net *"_ivl_55", 4 0, L_00000222005fe8c0;  1 drivers
v000002220057a170_0 .net *"_ivl_56", 36 0, L_00000222005fe500;  1 drivers
v0000022200578870_0 .net *"_ivl_58", 36 0, L_00000222005fedc0;  1 drivers
v00000222005793b0_0 .net *"_ivl_62", 0 0, L_0000022200576400;  1 drivers
L_00000222005b1b40 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002220057a030_0 .net/2u *"_ivl_64", 5 0, L_00000222005b1b40;  1 drivers
v000002220057a0d0_0 .net *"_ivl_67", 5 0, L_00000222005fe780;  1 drivers
v000002220057a210_0 .net *"_ivl_70", 0 0, L_0000022200575830;  1 drivers
L_00000222005b1b88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002220057a490_0 .net/2u *"_ivl_72", 57 0, L_00000222005b1b88;  1 drivers
L_00000222005b1bd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002220057a530_0 .net/2u *"_ivl_74", 31 0, L_00000222005b1bd0;  1 drivers
v000002220057bbe0_0 .net *"_ivl_77", 25 0, L_00000222005fdba0;  1 drivers
v000002220057bfa0_0 .net *"_ivl_78", 57 0, L_00000222005fec80;  1 drivers
v000002220057b6e0_0 .net *"_ivl_8", 0 0, L_0000022200575a60;  1 drivers
v000002220057b280_0 .net *"_ivl_80", 57 0, L_00000222005febe0;  1 drivers
L_00000222005b1c18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002220057a6a0_0 .net/2u *"_ivl_84", 31 0, L_00000222005b1c18;  1 drivers
L_00000222005b1c60 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002220057bc80_0 .net/2u *"_ivl_88", 5 0, L_00000222005b1c60;  1 drivers
v000002220057b820_0 .net *"_ivl_90", 0 0, L_00000222005fd920;  1 drivers
L_00000222005b1ca8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002220057ace0_0 .net/2u *"_ivl_92", 5 0, L_00000222005b1ca8;  1 drivers
v000002220057b3c0_0 .net *"_ivl_94", 0 0, L_00000222005fdc40;  1 drivers
v000002220057ad80_0 .net *"_ivl_97", 0 0, L_0000022200576320;  1 drivers
v000002220057a880_0 .net *"_ivl_98", 47 0, L_00000222005ff220;  1 drivers
v000002220057b1e0_0 .net "adderResult", 31 0, L_00000222005fe280;  1 drivers
v000002220057bd20_0 .net "address", 31 0, L_00000222005ff720;  1 drivers
v000002220057c400_0 .net "clk", 0 0, L_0000022200576470;  alias, 1 drivers
v000002220057bb40_0 .var "cycles_consumed", 31 0;
v000002220057ae20_0 .net "extImm", 31 0, L_00000222005ff540;  1 drivers
v000002220057bdc0_0 .net "funct", 5 0, L_00000222005fe0a0;  1 drivers
v000002220057c4a0_0 .net "hlt", 0 0, v00000222005412f0_0;  1 drivers
v000002220057b320_0 .net "imm", 15 0, L_00000222005ff680;  1 drivers
v000002220057be60_0 .net "immediate", 31 0, L_000002220060fc60;  1 drivers
v000002220057b460_0 .net "input_clk", 0 0, v000002220057c220_0;  1 drivers
v000002220057b500_0 .net "instruction", 31 0, L_00000222005fef00;  1 drivers
v000002220057b960_0 .net "memoryReadData", 31 0, v0000022200573a20_0;  1 drivers
v000002220057bf00_0 .net "nextPC", 31 0, L_00000222005fea00;  1 drivers
v000002220057a9c0_0 .net "opcode", 5 0, L_000002220057c360;  1 drivers
v000002220057aa60_0 .net "rd", 4 0, L_000002220057b000;  1 drivers
v000002220057b5a0_0 .net "readData1", 31 0, L_0000022200575750;  1 drivers
v000002220057aec0_0 .net "readData1_w", 31 0, L_0000022200610340;  1 drivers
v000002220057c0e0_0 .net "readData2", 31 0, L_00000222005759f0;  1 drivers
v000002220057c040_0 .net "rs", 4 0, L_000002220057ac40;  1 drivers
v000002220057b8c0_0 .net "rst", 0 0, v000002220057ba00_0;  1 drivers
v000002220057c2c0_0 .net "rt", 4 0, L_00000222005fdf60;  1 drivers
v000002220057b0a0_0 .net "shamt", 31 0, L_00000222005fe000;  1 drivers
v000002220057a920_0 .net "wire_instruction", 31 0, L_0000022200575ad0;  1 drivers
v000002220057b640_0 .net "writeData", 31 0, L_0000022200610660;  1 drivers
v000002220057c180_0 .net "zero", 0 0, L_0000022200610700;  1 drivers
L_000002220057aba0 .part L_00000222005fef00, 26, 6;
L_000002220057c360 .functor MUXZ 6, L_000002220057aba0, L_00000222005b18b8, L_0000022200575ec0, C4<>;
L_000002220057a740 .cmp/eq 6, L_000002220057c360, L_00000222005b1948;
L_000002220057a7e0 .part L_00000222005fef00, 11, 5;
L_000002220057ab00 .functor MUXZ 5, L_000002220057a7e0, L_00000222005b1990, L_000002220057a740, C4<>;
L_000002220057b000 .functor MUXZ 5, L_000002220057ab00, L_00000222005b1900, L_0000022200575a60, C4<>;
L_000002220057baa0 .part L_00000222005fef00, 21, 5;
L_000002220057ac40 .functor MUXZ 5, L_000002220057baa0, L_00000222005b19d8, L_0000022200576010, C4<>;
L_000002220057b140 .part L_00000222005fef00, 16, 5;
L_00000222005fdf60 .functor MUXZ 5, L_000002220057b140, L_00000222005b1a20, L_00000222005757c0, C4<>;
L_00000222005fe320 .part L_00000222005fef00, 0, 16;
L_00000222005ff680 .functor MUXZ 16, L_00000222005fe320, L_00000222005b1a68, L_00000222005764e0, C4<>;
L_00000222005fe8c0 .part L_00000222005fef00, 6, 5;
L_00000222005fe500 .concat [ 5 32 0 0], L_00000222005fe8c0, L_00000222005b1af8;
L_00000222005fedc0 .functor MUXZ 37, L_00000222005fe500, L_00000222005b1ab0, L_0000022200576240, C4<>;
L_00000222005fe000 .part L_00000222005fedc0, 0, 32;
L_00000222005fe780 .part L_00000222005fef00, 0, 6;
L_00000222005fe0a0 .functor MUXZ 6, L_00000222005fe780, L_00000222005b1b40, L_0000022200576400, C4<>;
L_00000222005fdba0 .part L_00000222005fef00, 0, 26;
L_00000222005fec80 .concat [ 26 32 0 0], L_00000222005fdba0, L_00000222005b1bd0;
L_00000222005febe0 .functor MUXZ 58, L_00000222005fec80, L_00000222005b1b88, L_0000022200575830, C4<>;
L_00000222005ff720 .part L_00000222005febe0, 0, 32;
L_00000222005fd9c0 .arith/sum 32, v0000022200575500_0, L_00000222005b1c18;
L_00000222005fd920 .cmp/eq 6, L_000002220057c360, L_00000222005b1c60;
L_00000222005fdc40 .cmp/eq 6, L_000002220057c360, L_00000222005b1ca8;
L_00000222005ff220 .concat [ 32 16 0 0], L_00000222005ff720, L_00000222005b1cf0;
L_00000222005fee60 .concat [ 6 26 0 0], L_000002220057c360, L_00000222005b1d38;
L_00000222005fe820 .cmp/eq 32, L_00000222005fee60, L_00000222005b1d80;
L_00000222005fe140 .cmp/eq 6, L_00000222005fe0a0, L_00000222005b1dc8;
L_00000222005fdce0 .concat [ 32 16 0 0], L_0000022200575750, L_00000222005b1e10;
L_00000222005fe1e0 .concat [ 32 16 0 0], v0000022200575500_0, L_00000222005b1e58;
L_00000222005ff7c0 .part L_00000222005ff680, 15, 1;
LS_00000222005fed20_0_0 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_0_4 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_0_8 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_0_12 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_0_16 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_0_20 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_0_24 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_0_28 .concat [ 1 1 1 1], L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0, L_00000222005ff7c0;
LS_00000222005fed20_1_0 .concat [ 4 4 4 4], LS_00000222005fed20_0_0, LS_00000222005fed20_0_4, LS_00000222005fed20_0_8, LS_00000222005fed20_0_12;
LS_00000222005fed20_1_4 .concat [ 4 4 4 4], LS_00000222005fed20_0_16, LS_00000222005fed20_0_20, LS_00000222005fed20_0_24, LS_00000222005fed20_0_28;
L_00000222005fed20 .concat [ 16 16 0 0], LS_00000222005fed20_1_0, LS_00000222005fed20_1_4;
L_00000222005fe3c0 .concat [ 16 32 0 0], L_00000222005ff680, L_00000222005fed20;
L_00000222005fe960 .arith/sum 48, L_00000222005fe1e0, L_00000222005fe3c0;
L_00000222005feb40 .functor MUXZ 48, L_00000222005fe960, L_00000222005fdce0, L_0000022200575910, C4<>;
L_00000222005ff0e0 .functor MUXZ 48, L_00000222005feb40, L_00000222005ff220, L_0000022200576320, C4<>;
L_00000222005fe280 .part L_00000222005ff0e0, 0, 32;
L_00000222005fea00 .functor MUXZ 32, L_00000222005fd9c0, L_00000222005fe280, v00000222005742e0_0, C4<>;
L_00000222005fef00 .functor MUXZ 32, L_0000022200575ad0, L_00000222005b1ee8, L_00000222005756e0, C4<>;
L_00000222005ff400 .cmp/eq 6, L_000002220057c360, L_00000222005b1fc0;
L_00000222005fe5a0 .cmp/eq 6, L_000002220057c360, L_00000222005b2008;
L_00000222005fdec0 .cmp/eq 6, L_000002220057c360, L_00000222005b2050;
L_00000222005ff2c0 .concat [ 16 16 0 0], L_00000222005ff680, L_00000222005b2098;
L_00000222005fe6e0 .part L_00000222005ff680, 15, 1;
LS_00000222005ff4a0_0_0 .concat [ 1 1 1 1], L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0;
LS_00000222005ff4a0_0_4 .concat [ 1 1 1 1], L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0;
LS_00000222005ff4a0_0_8 .concat [ 1 1 1 1], L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0;
LS_00000222005ff4a0_0_12 .concat [ 1 1 1 1], L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0, L_00000222005fe6e0;
L_00000222005ff4a0 .concat [ 4 4 4 4], LS_00000222005ff4a0_0_0, LS_00000222005ff4a0_0_4, LS_00000222005ff4a0_0_8, LS_00000222005ff4a0_0_12;
L_00000222005ff360 .concat [ 16 16 0 0], L_00000222005ff680, L_00000222005ff4a0;
L_00000222005ff540 .functor MUXZ 32, L_00000222005ff360, L_00000222005ff2c0, L_0000022200575c90, C4<>;
L_00000222005ff5e0 .concat [ 6 26 0 0], L_000002220057c360, L_00000222005b20e0;
L_00000222005fda60 .cmp/eq 32, L_00000222005ff5e0, L_00000222005b2128;
L_00000222005fdb00 .cmp/eq 6, L_00000222005fe0a0, L_00000222005b2170;
L_000002220060fd00 .cmp/eq 6, L_00000222005fe0a0, L_00000222005b21b8;
L_000002220060fb20 .cmp/eq 6, L_000002220057c360, L_00000222005b2200;
L_00000222006100c0 .functor MUXZ 32, L_00000222005ff540, L_00000222005b2248, L_000002220060fb20, C4<>;
L_000002220060fc60 .functor MUXZ 32, L_00000222006100c0, L_00000222005fe000, L_0000022200576080, C4<>;
L_0000022200610e80 .concat [ 6 26 0 0], L_000002220057c360, L_00000222005b2290;
L_00000222006102a0 .cmp/eq 32, L_0000022200610e80, L_00000222005b22d8;
L_000002220060fbc0 .cmp/eq 6, L_00000222005fe0a0, L_00000222005b2320;
L_0000022200610ca0 .cmp/eq 6, L_00000222005fe0a0, L_00000222005b2368;
L_0000022200610520 .cmp/eq 6, L_000002220057c360, L_00000222005b23b0;
L_0000022200610f20 .functor MUXZ 32, L_0000022200575750, v0000022200575500_0, L_0000022200610520, C4<>;
L_0000022200610340 .functor MUXZ 32, L_0000022200610f20, L_00000222005759f0, L_00000222005760f0, C4<>;
S_00000222005385b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000222005457b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022200575d00 .functor NOT 1, v0000022200540c10_0, C4<0>, C4<0>, C4<0>;
v000002220053f810_0 .net *"_ivl_0", 0 0, L_0000022200575d00;  1 drivers
v000002220053fa90_0 .net "in1", 31 0, L_00000222005759f0;  alias, 1 drivers
v000002220053f8b0_0 .net "in2", 31 0, L_000002220060fc60;  alias, 1 drivers
v0000022200540170_0 .net "out", 31 0, L_0000022200610840;  alias, 1 drivers
v0000022200541250_0 .net "s", 0 0, v0000022200540c10_0;  alias, 1 drivers
L_0000022200610840 .functor MUXZ 32, L_000002220060fc60, L_00000222005759f0, L_0000022200575d00, C4<>;
S_000002220054ca40 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002220054a340 .param/l "RType" 0 4 2, C4<000000>;
P_000002220054a378 .param/l "add" 0 4 5, C4<100000>;
P_000002220054a3b0 .param/l "addi" 0 4 8, C4<001000>;
P_000002220054a3e8 .param/l "addu" 0 4 5, C4<100001>;
P_000002220054a420 .param/l "and_" 0 4 5, C4<100100>;
P_000002220054a458 .param/l "andi" 0 4 8, C4<001100>;
P_000002220054a490 .param/l "beq" 0 4 10, C4<000100>;
P_000002220054a4c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002220054a500 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002220054a538 .param/l "j" 0 4 12, C4<000010>;
P_000002220054a570 .param/l "jal" 0 4 12, C4<000011>;
P_000002220054a5a8 .param/l "jr" 0 4 6, C4<001000>;
P_000002220054a5e0 .param/l "lw" 0 4 8, C4<100011>;
P_000002220054a618 .param/l "nor_" 0 4 5, C4<100111>;
P_000002220054a650 .param/l "or_" 0 4 5, C4<100101>;
P_000002220054a688 .param/l "ori" 0 4 8, C4<001101>;
P_000002220054a6c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002220054a6f8 .param/l "sll" 0 4 6, C4<000000>;
P_000002220054a730 .param/l "slt" 0 4 5, C4<101010>;
P_000002220054a768 .param/l "slti" 0 4 8, C4<101010>;
P_000002220054a7a0 .param/l "srl" 0 4 6, C4<000010>;
P_000002220054a7d8 .param/l "sub" 0 4 5, C4<100010>;
P_000002220054a810 .param/l "subu" 0 4 5, C4<100011>;
P_000002220054a848 .param/l "sw" 0 4 8, C4<101011>;
P_000002220054a880 .param/l "xor_" 0 4 5, C4<100110>;
P_000002220054a8b8 .param/l "xori" 0 4 8, C4<001110>;
v0000022200540f30_0 .var "ALUOp", 3 0;
v0000022200540c10_0 .var "ALUSrc", 0 0;
v000002220053f9f0_0 .var "MemReadEn", 0 0;
v0000022200540350_0 .var "MemWriteEn", 0 0;
v0000022200540cb0_0 .var "MemtoReg", 0 0;
v000002220053fbd0_0 .var "RegDst", 0 0;
v0000022200540850_0 .var "RegWriteEn", 0 0;
v0000022200540df0_0 .net "funct", 5 0, L_00000222005fe0a0;  alias, 1 drivers
v00000222005412f0_0 .var "hlt", 0 0;
v0000022200540fd0_0 .net "opcode", 5 0, L_000002220057c360;  alias, 1 drivers
v0000022200540210_0 .net "rst", 0 0, v000002220057ba00_0;  alias, 1 drivers
E_0000022200545cf0 .event anyedge, v0000022200540210_0, v0000022200540fd0_0, v0000022200540df0_0;
S_0000022200549620 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022200545c70 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000022200575ad0 .functor BUFZ 32, L_00000222005fe460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000222005403f0_0 .net "Data_Out", 31 0, L_0000022200575ad0;  alias, 1 drivers
v0000022200541390 .array "InstMem", 0 1023, 31 0;
v0000022200540a30_0 .net *"_ivl_0", 31 0, L_00000222005fe460;  1 drivers
v0000022200541430_0 .net *"_ivl_3", 9 0, L_00000222005fe640;  1 drivers
v000002220053f950_0 .net *"_ivl_4", 11 0, L_00000222005fdd80;  1 drivers
L_00000222005b1ea0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022200540530_0 .net *"_ivl_7", 1 0, L_00000222005b1ea0;  1 drivers
v00000222005405d0_0 .net "addr", 31 0, v0000022200575500_0;  alias, 1 drivers
v0000022200540670_0 .var/i "i", 31 0;
L_00000222005fe460 .array/port v0000022200541390, L_00000222005fdd80;
L_00000222005fe640 .part v0000022200575500_0, 0, 10;
L_00000222005fdd80 .concat [ 10 2 0 0], L_00000222005fe640, L_00000222005b1ea0;
S_00000222005497b0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000022200575750 .functor BUFZ 32, L_00000222005fefa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000222005759f0 .functor BUFZ 32, L_00000222005fde20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022200540ad0_0 .net *"_ivl_0", 31 0, L_00000222005fefa0;  1 drivers
v0000022200540b70_0 .net *"_ivl_10", 6 0, L_00000222005ff040;  1 drivers
L_00000222005b1f78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022200521400_0 .net *"_ivl_13", 1 0, L_00000222005b1f78;  1 drivers
v00000222005200a0_0 .net *"_ivl_2", 6 0, L_00000222005feaa0;  1 drivers
L_00000222005b1f30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000222005750a0_0 .net *"_ivl_5", 1 0, L_00000222005b1f30;  1 drivers
v0000022200575460_0 .net *"_ivl_8", 31 0, L_00000222005fde20;  1 drivers
v0000022200574380_0 .net "clk", 0 0, L_0000022200576470;  alias, 1 drivers
v0000022200573d40_0 .var/i "i", 31 0;
v0000022200574e20_0 .net "readData1", 31 0, L_0000022200575750;  alias, 1 drivers
v00000222005738e0_0 .net "readData2", 31 0, L_00000222005759f0;  alias, 1 drivers
v0000022200573c00_0 .net "readRegister1", 4 0, L_000002220057ac40;  alias, 1 drivers
v00000222005753c0_0 .net "readRegister2", 4 0, L_00000222005fdf60;  alias, 1 drivers
v0000022200573de0 .array "registers", 31 0, 31 0;
v0000022200573e80_0 .net "rst", 0 0, v000002220057ba00_0;  alias, 1 drivers
v0000022200573700_0 .net "we", 0 0, v0000022200540850_0;  alias, 1 drivers
v0000022200573f20_0 .net "writeData", 31 0, L_0000022200610660;  alias, 1 drivers
v0000022200574a60_0 .net "writeRegister", 4 0, L_00000222005ff180;  alias, 1 drivers
E_0000022200545870/0 .event negedge, v0000022200540210_0;
E_0000022200545870/1 .event posedge, v0000022200574380_0;
E_0000022200545870 .event/or E_0000022200545870/0, E_0000022200545870/1;
L_00000222005fefa0 .array/port v0000022200573de0, L_00000222005feaa0;
L_00000222005feaa0 .concat [ 5 2 0 0], L_000002220057ac40, L_00000222005b1f30;
L_00000222005fde20 .array/port v0000022200573de0, L_00000222005ff040;
L_00000222005ff040 .concat [ 5 2 0 0], L_00000222005fdf60, L_00000222005b1f78;
S_00000222004e1c90 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000222005497b0;
 .timescale 0 0;
v00000222005408f0_0 .var/i "i", 31 0;
S_00000222004e1e20 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022200545f70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000022200575670 .functor NOT 1, v000002220053fbd0_0, C4<0>, C4<0>, C4<0>;
v00000222005744c0_0 .net *"_ivl_0", 0 0, L_0000022200575670;  1 drivers
v0000022200574880_0 .net "in1", 4 0, L_00000222005fdf60;  alias, 1 drivers
v0000022200573fc0_0 .net "in2", 4 0, L_000002220057b000;  alias, 1 drivers
v0000022200574420_0 .net "out", 4 0, L_00000222005ff180;  alias, 1 drivers
v00000222005751e0_0 .net "s", 0 0, v000002220053fbd0_0;  alias, 1 drivers
L_00000222005ff180 .functor MUXZ 5, L_000002220057b000, L_00000222005fdf60, L_0000022200575670, C4<>;
S_00000222004929c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022200545e70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022200575b40 .functor NOT 1, v0000022200540cb0_0, C4<0>, C4<0>, C4<0>;
v0000022200574f60_0 .net *"_ivl_0", 0 0, L_0000022200575b40;  1 drivers
v0000022200574060_0 .net "in1", 31 0, v00000222005741a0_0;  alias, 1 drivers
v0000022200575280_0 .net "in2", 31 0, v0000022200573a20_0;  alias, 1 drivers
v0000022200574240_0 .net "out", 31 0, L_0000022200610660;  alias, 1 drivers
v00000222005737a0_0 .net "s", 0 0, v0000022200540cb0_0;  alias, 1 drivers
L_0000022200610660 .functor MUXZ 32, v0000022200573a20_0, v00000222005741a0_0, L_0000022200575b40, C4<>;
S_0000022200492b50 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000222004e1350 .param/l "ADD" 0 9 12, C4<0000>;
P_00000222004e1388 .param/l "AND" 0 9 12, C4<0010>;
P_00000222004e13c0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000222004e13f8 .param/l "OR" 0 9 12, C4<0011>;
P_00000222004e1430 .param/l "SGT" 0 9 12, C4<0111>;
P_00000222004e1468 .param/l "SLL" 0 9 12, C4<1000>;
P_00000222004e14a0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000222004e14d8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000222004e1510 .param/l "SUB" 0 9 12, C4<0001>;
P_00000222004e1548 .param/l "XOR" 0 9 12, C4<0100>;
P_00000222004e1580 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000222004e15b8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000222005b23f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022200575000_0 .net/2u *"_ivl_0", 31 0, L_00000222005b23f8;  1 drivers
v0000022200574560_0 .net "opSel", 3 0, v0000022200540f30_0;  alias, 1 drivers
v0000022200574100_0 .net "operand1", 31 0, L_0000022200610340;  alias, 1 drivers
v0000022200574ba0_0 .net "operand2", 31 0, L_0000022200610840;  alias, 1 drivers
v00000222005741a0_0 .var "result", 31 0;
v0000022200573660_0 .net "zero", 0 0, L_0000022200610700;  alias, 1 drivers
E_0000022200545830 .event anyedge, v0000022200540f30_0, v0000022200574100_0, v0000022200540170_0;
L_0000022200610700 .cmp/eq 32, v00000222005741a0_0, L_00000222005b23f8;
S_00000222004e1600 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002220054a900 .param/l "RType" 0 4 2, C4<000000>;
P_000002220054a938 .param/l "add" 0 4 5, C4<100000>;
P_000002220054a970 .param/l "addi" 0 4 8, C4<001000>;
P_000002220054a9a8 .param/l "addu" 0 4 5, C4<100001>;
P_000002220054a9e0 .param/l "and_" 0 4 5, C4<100100>;
P_000002220054aa18 .param/l "andi" 0 4 8, C4<001100>;
P_000002220054aa50 .param/l "beq" 0 4 10, C4<000100>;
P_000002220054aa88 .param/l "bne" 0 4 10, C4<000101>;
P_000002220054aac0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002220054aaf8 .param/l "j" 0 4 12, C4<000010>;
P_000002220054ab30 .param/l "jal" 0 4 12, C4<000011>;
P_000002220054ab68 .param/l "jr" 0 4 6, C4<001000>;
P_000002220054aba0 .param/l "lw" 0 4 8, C4<100011>;
P_000002220054abd8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002220054ac10 .param/l "or_" 0 4 5, C4<100101>;
P_000002220054ac48 .param/l "ori" 0 4 8, C4<001101>;
P_000002220054ac80 .param/l "sgt" 0 4 6, C4<101011>;
P_000002220054acb8 .param/l "sll" 0 4 6, C4<000000>;
P_000002220054acf0 .param/l "slt" 0 4 5, C4<101010>;
P_000002220054ad28 .param/l "slti" 0 4 8, C4<101010>;
P_000002220054ad60 .param/l "srl" 0 4 6, C4<000010>;
P_000002220054ad98 .param/l "sub" 0 4 5, C4<100010>;
P_000002220054add0 .param/l "subu" 0 4 5, C4<100011>;
P_000002220054ae08 .param/l "sw" 0 4 8, C4<101011>;
P_000002220054ae40 .param/l "xor_" 0 4 5, C4<100110>;
P_000002220054ae78 .param/l "xori" 0 4 8, C4<001110>;
v00000222005742e0_0 .var "PCsrc", 0 0;
v0000022200573ca0_0 .net "funct", 5 0, L_00000222005fe0a0;  alias, 1 drivers
v0000022200573b60_0 .net "opcode", 5 0, L_000002220057c360;  alias, 1 drivers
v0000022200575320_0 .net "operand1", 31 0, L_0000022200575750;  alias, 1 drivers
v0000022200573840_0 .net "operand2", 31 0, L_0000022200610840;  alias, 1 drivers
v00000222005746a0_0 .net "rst", 0 0, v000002220057ba00_0;  alias, 1 drivers
E_00000222005459f0/0 .event anyedge, v0000022200540210_0, v0000022200540fd0_0, v0000022200574e20_0, v0000022200540170_0;
E_00000222005459f0/1 .event anyedge, v0000022200540df0_0;
E_00000222005459f0 .event/or E_00000222005459f0/0, E_00000222005459f0/1;
S_00000222004cafb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000222005749c0 .array "DataMem", 0 1023, 31 0;
v0000022200574600_0 .net "address", 31 0, v00000222005741a0_0;  alias, 1 drivers
v0000022200574740_0 .net "clock", 0 0, L_0000022200575980;  1 drivers
v0000022200574d80_0 .net "data", 31 0, L_00000222005759f0;  alias, 1 drivers
v0000022200573980_0 .var/i "i", 31 0;
v0000022200573a20_0 .var "q", 31 0;
v00000222005747e0_0 .net "rden", 0 0, v000002220053f9f0_0;  alias, 1 drivers
v0000022200574920_0 .net "wren", 0 0, v0000022200540350_0;  alias, 1 drivers
E_00000222005464f0 .event posedge, v0000022200574740_0;
S_00000222004cb140 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000022200538420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022200545db0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000022200573ac0_0 .net "PCin", 31 0, L_00000222005fea00;  alias, 1 drivers
v0000022200575500_0 .var "PCout", 31 0;
v0000022200574b00_0 .net "clk", 0 0, L_0000022200576470;  alias, 1 drivers
v0000022200574c40_0 .net "rst", 0 0, v000002220057ba00_0;  alias, 1 drivers
    .scope S_00000222004e1600;
T_0 ;
    %wait E_00000222005459f0;
    %load/vec4 v00000222005746a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000222005742e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022200573b60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000022200575320_0;
    %load/vec4 v0000022200573840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000022200573b60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000022200575320_0;
    %load/vec4 v0000022200573840_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000022200573b60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000022200573b60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000022200573b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000022200573ca0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000222005742e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000222004cb140;
T_1 ;
    %wait E_0000022200545870;
    %load/vec4 v0000022200574c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022200575500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022200573ac0_0;
    %assign/vec4 v0000022200575500_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022200549620;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022200540670_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022200540670_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022200540670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %load/vec4 v0000022200540670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022200540670_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200541390, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002220054ca40;
T_3 ;
    %wait E_0000022200545cf0;
    %load/vec4 v0000022200540210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000222005412f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022200540850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022200540350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022200540cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002220053f9f0_0, 0;
    %assign/vec4 v000002220053fbd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000222005412f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022200540f30_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022200540c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022200540850_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022200540350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022200540cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002220053f9f0_0, 0, 1;
    %store/vec4 v000002220053fbd0_0, 0, 1;
    %load/vec4 v0000022200540fd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000222005412f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002220053fbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %load/vec4 v0000022200540df0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002220053fbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002220053fbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002220053f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540cb0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022200540c10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022200540f30_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000222005497b0;
T_4 ;
    %wait E_0000022200545870;
    %fork t_1, S_00000222004e1c90;
    %jmp t_0;
    .scope S_00000222004e1c90;
t_1 ;
    %load/vec4 v0000022200573e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000222005408f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000222005408f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000222005408f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200573de0, 0, 4;
    %load/vec4 v00000222005408f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000222005408f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022200573700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022200573f20_0;
    %load/vec4 v0000022200574a60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200573de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022200573de0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000222005497b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000222005497b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022200573d40_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022200573d40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022200573d40_0;
    %ix/getv/s 4, v0000022200573d40_0;
    %load/vec4a v0000022200573de0, 4;
    %ix/getv/s 4, v0000022200573d40_0;
    %load/vec4a v0000022200573de0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022200573d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022200573d40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022200492b50;
T_6 ;
    %wait E_0000022200545830;
    %load/vec4 v0000022200574560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000022200574100_0;
    %load/vec4 v0000022200574ba0_0;
    %add;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000022200574100_0;
    %load/vec4 v0000022200574ba0_0;
    %sub;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000022200574100_0;
    %load/vec4 v0000022200574ba0_0;
    %and;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000022200574100_0;
    %load/vec4 v0000022200574ba0_0;
    %or;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000022200574100_0;
    %load/vec4 v0000022200574ba0_0;
    %xor;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000022200574100_0;
    %load/vec4 v0000022200574ba0_0;
    %or;
    %inv;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000022200574100_0;
    %load/vec4 v0000022200574ba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022200574ba0_0;
    %load/vec4 v0000022200574100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000022200574100_0;
    %ix/getv 4, v0000022200574ba0_0;
    %shiftl 4;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000022200574100_0;
    %ix/getv 4, v0000022200574ba0_0;
    %shiftr 4;
    %assign/vec4 v00000222005741a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000222004cafb0;
T_7 ;
    %wait E_00000222005464f0;
    %load/vec4 v00000222005747e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022200574600_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000222005749c0, 4;
    %assign/vec4 v0000022200573a20_0, 0;
T_7.0 ;
    %load/vec4 v0000022200574920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022200574d80_0;
    %ix/getv 3, v0000022200574600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000222005749c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000222004cafb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022200573980_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000022200573980_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022200573980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000222005749c0, 0, 4;
    %load/vec4 v0000022200573980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022200573980_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000222004cafb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022200573980_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022200573980_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022200573980_0;
    %load/vec4a v00000222005749c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000022200573980_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022200573980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022200573980_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000022200538420;
T_10 ;
    %wait E_0000022200545870;
    %load/vec4 v000002220057b8c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002220057bb40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002220057bb40_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002220057bb40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022200538100;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002220057c220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002220057ba00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022200538100;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002220057c220_0;
    %inv;
    %assign/vec4 v000002220057c220_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022200538100;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002220057ba00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002220057ba00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002220057b780_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
